-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "11/01/2019 14:41:10"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	topLevel IS
    PORT (
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	CLOCK_50 : IN std_logic;
	LEDR : BUFFER std_logic_vector(17 DOWNTO 0)
	);
END topLevel;

-- Design Ports Information
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF topLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \K1|saida~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \K0|saida~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDR[17]~output_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \K1|saidaQ~0_combout\ : std_logic;
SIGNAL \K1|saidaQ~q\ : std_logic;
SIGNAL \K1|saida~combout\ : std_logic;
SIGNAL \K1|saida~clkctrl_outclk\ : std_logic;
SIGNAL \PC|DOUT[2]~6_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \K0|saidaQ~q\ : std_logic;
SIGNAL \K0|saida~combout\ : std_logic;
SIGNAL \K0|saida~clkctrl_outclk\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \PC|DOUT[2]~7\ : std_logic;
SIGNAL \PC|DOUT[3]~8_combout\ : std_logic;
SIGNAL \PC|DOUT[3]~9\ : std_logic;
SIGNAL \PC|DOUT[4]~10_combout\ : std_logic;
SIGNAL \PC|DOUT[4]~11\ : std_logic;
SIGNAL \PC|DOUT[5]~12_combout\ : std_logic;
SIGNAL \PC|DOUT[5]~13\ : std_logic;
SIGNAL \PC|DOUT[6]~14_combout\ : std_logic;
SIGNAL \PC|DOUT[6]~15\ : std_logic;
SIGNAL \PC|DOUT[7]~16_combout\ : std_logic;
SIGNAL \ROM1|memROM~0_combout\ : std_logic;
SIGNAL \ROM1|memROM~1_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \RAM1|ram_s~8141feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9615_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10202_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10213_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7569_q\ : std_logic;
SIGNAL \RAM1|ram_s~9677_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9688_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10215_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7697_q\ : std_logic;
SIGNAL \RAM1|ram_s~9662_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10214_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7313_q\ : std_logic;
SIGNAL \RAM1|ram_s~9629_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10212_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7441_q\ : std_logic;
SIGNAL \RAM1|ram_s~10023_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10024_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8081feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9660_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10237_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8081_q\ : std_logic;
SIGNAL \RAM1|ram_s~10245_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7825_q\ : std_logic;
SIGNAL \RAM1|ram_s~10030_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10249_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8209_q\ : std_logic;
SIGNAL \RAM1|ram_s~7953feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10137_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10241_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7953_q\ : std_logic;
SIGNAL \RAM1|ram_s~10031_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9665_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10231_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6289_q\ : std_logic;
SIGNAL \RAM1|ram_s~6417feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9606_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10229_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6417_q\ : std_logic;
SIGNAL \RAM1|ram_s~10027_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10232_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6673_q\ : std_logic;
SIGNAL \RAM1|ram_s~6545feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9616_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10230_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6545_q\ : std_logic;
SIGNAL \RAM1|ram_s~10028_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10195_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6929_q\ : std_logic;
SIGNAL \RAM1|ram_s~9663_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10197_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6801_q\ : std_logic;
SIGNAL \RAM1|ram_s~10100_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10196_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7057_q\ : std_logic;
SIGNAL \RAM1|ram_s~10025_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10183_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10198_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7185_q\ : std_logic;
SIGNAL \RAM1|ram_s~10026_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10029_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10032_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9623_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10216_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6353_q\ : std_logic;
SIGNAL \RAM1|ram_s~9645_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10218_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6225_q\ : std_logic;
SIGNAL \RAM1|ram_s~6481feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9601_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10217_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6481_q\ : std_logic;
SIGNAL \RAM1|ram_s~9996_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9672_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10219_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6609_q\ : std_logic;
SIGNAL \RAM1|ram_s~9997_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9624_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10199_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7377_q\ : std_logic;
SIGNAL \RAM1|ram_s~10203_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7633_q\ : std_logic;
SIGNAL \RAM1|ram_s~9602_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10201_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7249_q\ : std_logic;
SIGNAL \RAM1|ram_s~7505feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10200_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7505_q\ : std_logic;
SIGNAL \RAM1|ram_s~9994_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9995_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9998_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8017feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10187_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10234_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8017_q\ : std_logic;
SIGNAL \RAM1|ram_s~8145_q\ : std_logic;
SIGNAL \RAM1|ram_s~10238_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7889_q\ : std_logic;
SIGNAL \RAM1|ram_s~10243_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7761_q\ : std_logic;
SIGNAL \RAM1|ram_s~9999_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10000_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10189_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6737_q\ : std_logic;
SIGNAL \RAM1|ram_s~9640_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10186_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6865_q\ : std_logic;
SIGNAL \RAM1|ram_s~9992_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10190_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7121_q\ : std_logic;
SIGNAL \RAM1|ram_s~10188_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6993_q\ : std_logic;
SIGNAL \RAM1|ram_s~9993_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10001_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9609_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10224_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10225_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6449_q\ : std_logic;
SIGNAL \RAM1|ram_s~9656_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10227_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6193_q\ : std_logic;
SIGNAL \RAM1|ram_s~10016_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9674_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9682_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10228_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6577_q\ : std_logic;
SIGNAL \RAM1|ram_s~6321feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9627_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10082_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10226_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6321_q\ : std_logic;
SIGNAL \RAM1|ram_s~10017_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10078_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10191_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6961_q\ : std_logic;
SIGNAL \RAM1|ram_s~10194_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7089_q\ : std_logic;
SIGNAL \RAM1|ram_s~10080_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10192_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6833_q\ : std_logic;
SIGNAL \RAM1|ram_s~10193_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6705_q\ : std_logic;
SIGNAL \RAM1|ram_s~10014_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10015_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10018_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10236_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7985_q\ : std_logic;
SIGNAL \RAM1|ram_s~9675_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10248_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8113_q\ : std_logic;
SIGNAL \RAM1|ram_s~7857feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10240_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7857_q\ : std_logic;
SIGNAL \RAM1|ram_s~10244_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7729_q\ : std_logic;
SIGNAL \RAM1|ram_s~10019_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10020_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10209_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7345_q\ : std_logic;
SIGNAL \RAM1|ram_s~10211_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7601_q\ : std_logic;
SIGNAL \RAM1|ram_s~10210_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7217_q\ : std_logic;
SIGNAL \RAM1|ram_s~7473feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9612_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10208_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7473_q\ : std_logic;
SIGNAL \RAM1|ram_s~10012_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10013_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10021_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7409feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9621_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10205_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7409_q\ : std_logic;
SIGNAL \RAM1|ram_s~10221_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6385_q\ : std_logic;
SIGNAL \RAM1|ram_s~10002_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10239_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7921_q\ : std_logic;
SIGNAL \RAM1|ram_s~9632_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10182_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6897_q\ : std_logic;
SIGNAL \RAM1|ram_s~10003_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9669_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10185_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7153_q\ : std_logic;
SIGNAL \RAM1|ram_s~10223_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6641_q\ : std_logic;
SIGNAL \RAM1|ram_s~10053_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10207_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7665_q\ : std_logic;
SIGNAL \RAM1|ram_s~10009_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9670_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10247_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8177_q\ : std_logic;
SIGNAL \RAM1|ram_s~10010_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7537feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9593_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10204_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7537_q\ : std_logic;
SIGNAL \RAM1|ram_s~10233_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8049_q\ : std_logic;
SIGNAL \RAM1|ram_s~9596_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10220_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6513_q\ : std_logic;
SIGNAL \RAM1|ram_s~9594_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10181_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7025_q\ : std_logic;
SIGNAL \RAM1|ram_s~10004_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10005_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9650_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10222_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6257_q\ : std_logic;
SIGNAL \RAM1|ram_s~10184_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6769_q\ : std_logic;
SIGNAL \RAM1|ram_s~10006_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7281feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10206_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7281_q\ : std_logic;
SIGNAL \RAM1|ram_s~10242_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7793_q\ : std_logic;
SIGNAL \RAM1|ram_s~10007_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10008_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10011_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10022_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10033_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10159_combout\ : std_logic;
SIGNAL \RAM1|ram_s~433_q\ : std_logic;
SIGNAL \RAM1|ram_s~10145_combout\ : std_logic;
SIGNAL \RAM1|ram_s~945_q\ : std_logic;
SIGNAL \RAM1|ram_s~9976_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10179_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1969_q\ : std_logic;
SIGNAL \RAM1|ram_s~10112_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10125_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1457_q\ : std_logic;
SIGNAL \RAM1|ram_s~9977_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10123_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1329_q\ : std_logic;
SIGNAL \RAM1|ram_s~10156_combout\ : std_logic;
SIGNAL \RAM1|ram_s~305_q\ : std_logic;
SIGNAL \RAM1|ram_s~9969_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10164_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10171_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1841_q\ : std_logic;
SIGNAL \RAM1|ram_s~817feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10132_combout\ : std_logic;
SIGNAL \RAM1|ram_s~817_q\ : std_logic;
SIGNAL \RAM1|ram_s~9970_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10122_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1201_q\ : std_logic;
SIGNAL \RAM1|ram_s~10167_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1713_q\ : std_logic;
SIGNAL \RAM1|ram_s~10157_combout\ : std_logic;
SIGNAL \RAM1|ram_s~177_q\ : std_logic;
SIGNAL \RAM1|ram_s~689feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10136_combout\ : std_logic;
SIGNAL \RAM1|ram_s~689_q\ : std_logic;
SIGNAL \RAM1|ram_s~9971_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9972_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10147_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10158_combout\ : std_logic;
SIGNAL \RAM1|ram_s~49_q\ : std_logic;
SIGNAL \RAM1|ram_s~10124_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1073_q\ : std_logic;
SIGNAL \RAM1|ram_s~9973_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10175_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1585_q\ : std_logic;
SIGNAL \RAM1|ram_s~10036_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10141_combout\ : std_logic;
SIGNAL \RAM1|ram_s~561_q\ : std_logic;
SIGNAL \RAM1|ram_s~9974_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9975_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9978_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1137feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10115_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1137_q\ : std_logic;
SIGNAL \RAM1|ram_s~10154_combout\ : std_logic;
SIGNAL \RAM1|ram_s~113_q\ : std_logic;
SIGNAL \RAM1|ram_s~9963_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10174_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1649_q\ : std_logic;
SIGNAL \RAM1|ram_s~625feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9652_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10139_combout\ : std_logic;
SIGNAL \RAM1|ram_s~625_q\ : std_logic;
SIGNAL \RAM1|ram_s~9964_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1265feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10113_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1265_q\ : std_logic;
SIGNAL \RAM1|ram_s~753feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10135_combout\ : std_logic;
SIGNAL \RAM1|ram_s~753_q\ : std_logic;
SIGNAL \RAM1|ram_s~10153_combout\ : std_logic;
SIGNAL \RAM1|ram_s~241_q\ : std_logic;
SIGNAL \RAM1|ram_s~9961_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10165_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1777_q\ : std_logic;
SIGNAL \RAM1|ram_s~9962_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9965_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10155_combout\ : std_logic;
SIGNAL \RAM1|ram_s~497_q\ : std_logic;
SIGNAL \RAM1|ram_s~10144_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1009_q\ : std_logic;
SIGNAL \RAM1|ram_s~9966_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1521feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10116_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1521_q\ : std_logic;
SIGNAL \RAM1|ram_s~10177_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2033_q\ : std_logic;
SIGNAL \RAM1|ram_s~9967_combout\ : std_logic;
SIGNAL \RAM1|ram_s~881feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10130_combout\ : std_logic;
SIGNAL \RAM1|ram_s~881_q\ : std_logic;
SIGNAL \RAM1|ram_s~10170_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1905_q\ : std_logic;
SIGNAL \RAM1|ram_s~1393feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10114_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1393_q\ : std_logic;
SIGNAL \RAM1|ram_s~10152_combout\ : std_logic;
SIGNAL \RAM1|ram_s~369_q\ : std_logic;
SIGNAL \RAM1|ram_s~9959_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9960_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9968_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9979_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10163_combout\ : std_logic;
SIGNAL \RAM1|ram_s~529_q\ : std_logic;
SIGNAL \RAM1|ram_s~1041feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9693_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10146_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1041_q\ : std_logic;
SIGNAL \RAM1|ram_s~9987_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10129_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1553_q\ : std_logic;
SIGNAL \RAM1|ram_s~10180_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2065_q\ : std_logic;
SIGNAL \RAM1|ram_s~9988_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10133_combout\ : std_logic;
SIGNAL \RAM1|ram_s~913_q\ : std_logic;
SIGNAL \RAM1|ram_s~10172_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1937_q\ : std_logic;
SIGNAL \RAM1|ram_s~10161_combout\ : std_logic;
SIGNAL \RAM1|ram_s~401_q\ : std_logic;
SIGNAL \RAM1|ram_s~1425feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10126_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1425_q\ : std_logic;
SIGNAL \RAM1|ram_s~9982_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9983_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1169feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10128_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1169_q\ : std_logic;
SIGNAL \RAM1|ram_s~10162_combout\ : std_logic;
SIGNAL \RAM1|ram_s~145_q\ : std_logic;
SIGNAL \RAM1|ram_s~9984_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10176_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1681_q\ : std_logic;
SIGNAL \RAM1|ram_s~10142_combout\ : std_logic;
SIGNAL \RAM1|ram_s~657_q\ : std_logic;
SIGNAL \RAM1|ram_s~9985_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9986_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10096_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10160_combout\ : std_logic;
SIGNAL \RAM1|ram_s~273_q\ : std_logic;
SIGNAL \RAM1|ram_s~10138_combout\ : std_logic;
SIGNAL \RAM1|ram_s~785_q\ : std_logic;
SIGNAL \RAM1|ram_s~9980_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10168_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1809_q\ : std_logic;
SIGNAL \RAM1|ram_s~10127_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1297_q\ : std_logic;
SIGNAL \RAM1|ram_s~9981_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9989_combout\ : std_logic;
SIGNAL \RAM1|ram_s~721feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10134_combout\ : std_logic;
SIGNAL \RAM1|ram_s~721_q\ : std_logic;
SIGNAL \RAM1|ram_s~10148_combout\ : std_logic;
SIGNAL \RAM1|ram_s~209_q\ : std_logic;
SIGNAL \RAM1|ram_s~9949_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10166_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1745_q\ : std_logic;
SIGNAL \RAM1|ram_s~10118_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1233_q\ : std_logic;
SIGNAL \RAM1|ram_s~9950_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1489feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10121_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1489_q\ : std_logic;
SIGNAL \RAM1|ram_s~10178_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2001_q\ : std_logic;
SIGNAL \RAM1|ram_s~10143_combout\ : std_logic;
SIGNAL \RAM1|ram_s~977_q\ : std_logic;
SIGNAL \RAM1|ram_s~9679_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10151_combout\ : std_logic;
SIGNAL \RAM1|ram_s~465_q\ : std_logic;
SIGNAL \RAM1|ram_s~9956_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9957_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10066_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10140_combout\ : std_logic;
SIGNAL \RAM1|ram_s~593_q\ : std_logic;
SIGNAL \RAM1|ram_s~10119_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10150_combout\ : std_logic;
SIGNAL \RAM1|ram_s~81_q\ : std_logic;
SIGNAL \RAM1|ram_s~10120_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1105_q\ : std_logic;
SIGNAL \RAM1|ram_s~9953_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10173_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1617_q\ : std_logic;
SIGNAL \RAM1|ram_s~9954_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10131_combout\ : std_logic;
SIGNAL \RAM1|ram_s~849_q\ : std_logic;
SIGNAL \RAM1|ram_s~10169_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1873_q\ : std_logic;
SIGNAL \RAM1|ram_s~10117_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1361_q\ : std_logic;
SIGNAL \RAM1|ram_s~10149_combout\ : std_logic;
SIGNAL \RAM1|ram_s~337_q\ : std_logic;
SIGNAL \RAM1|ram_s~9951_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9952_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9955_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9958_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9990_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10102_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2449_q\ : std_logic;
SIGNAL \RAM1|ram_s~10101_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2961_q\ : std_logic;
SIGNAL \RAM1|ram_s~9938_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10103_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3985_q\ : std_logic;
SIGNAL \RAM1|ram_s~3473feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10099_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3473_q\ : std_logic;
SIGNAL \RAM1|ram_s~9939_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10109_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3601_q\ : std_logic;
SIGNAL \RAM1|ram_s~10049_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10110_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2577_q\ : std_logic;
SIGNAL \RAM1|ram_s~9945_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10111_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4113_q\ : std_logic;
SIGNAL \RAM1|ram_s~10108_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3089_q\ : std_logic;
SIGNAL \RAM1|ram_s~9946_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10104_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3217_q\ : std_logic;
SIGNAL \RAM1|ram_s~10106_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2193_q\ : std_logic;
SIGNAL \RAM1|ram_s~2705feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10040_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10105_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2705_q\ : std_logic;
SIGNAL \RAM1|ram_s~9942_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10107_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3729_q\ : std_logic;
SIGNAL \RAM1|ram_s~9943_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2321_q\ : std_logic;
SIGNAL \RAM1|ram_s~10095_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3345_q\ : std_logic;
SIGNAL \RAM1|ram_s~9940_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10098_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3857_q\ : std_logic;
SIGNAL \RAM1|ram_s~10094_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2833_q\ : std_logic;
SIGNAL \RAM1|ram_s~9941_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9944_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9947_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2929feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10037_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2929_q\ : std_logic;
SIGNAL \RAM1|ram_s~10048_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2673_q\ : std_logic;
SIGNAL \RAM1|ram_s~9907_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2801feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10041_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2801_q\ : std_logic;
SIGNAL \RAM1|ram_s~10052_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3057_q\ : std_logic;
SIGNAL \RAM1|ram_s~9908_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10039_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3953_q\ : std_logic;
SIGNAL \RAM1|ram_s~10051_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3697_q\ : std_logic;
SIGNAL \RAM1|ram_s~9914_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10045_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3825_q\ : std_logic;
SIGNAL \RAM1|ram_s~10056_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4081_q\ : std_logic;
SIGNAL \RAM1|ram_s~9915_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10038_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2417_q\ : std_logic;
SIGNAL \RAM1|ram_s~10055_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2545_q\ : std_logic;
SIGNAL \RAM1|ram_s~10050_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2161_q\ : std_logic;
SIGNAL \RAM1|ram_s~2289feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10043_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10044_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2289_q\ : std_logic;
SIGNAL \RAM1|ram_s~9911_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9912_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10046_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10047_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3185_q\ : std_logic;
SIGNAL \RAM1|ram_s~10042_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3313_q\ : std_logic;
SIGNAL \RAM1|ram_s~9909_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10054_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3569_q\ : std_logic;
SIGNAL \RAM1|ram_s~10035_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3441_q\ : std_logic;
SIGNAL \RAM1|ram_s~9910_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9913_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9916_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10059_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2257_q\ : std_logic;
SIGNAL \RAM1|ram_s~2769feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10057_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2769_q\ : std_logic;
SIGNAL \RAM1|ram_s~9917_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10060_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3793_q\ : std_logic;
SIGNAL \RAM1|ram_s~10058_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3281_q\ : std_logic;
SIGNAL \RAM1|ram_s~9918_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10067_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2641_q\ : std_logic;
SIGNAL \RAM1|ram_s~10069_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3665_q\ : std_logic;
SIGNAL \RAM1|ram_s~10068_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2129_q\ : std_logic;
SIGNAL \RAM1|ram_s~10065_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3153_q\ : std_logic;
SIGNAL \RAM1|ram_s~9921_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9922_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10063_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2385_q\ : std_logic;
SIGNAL \RAM1|ram_s~10061_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3409_q\ : std_logic;
SIGNAL \RAM1|ram_s~9919_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10064_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3921_q\ : std_logic;
SIGNAL \RAM1|ram_s~2897feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10062_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2897_q\ : std_logic;
SIGNAL \RAM1|ram_s~9920_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9923_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10070_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10071_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3025_q\ : std_logic;
SIGNAL \RAM1|ram_s~10073_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2513_q\ : std_logic;
SIGNAL \RAM1|ram_s~9924_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10074_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4049_q\ : std_logic;
SIGNAL \RAM1|ram_s~10072_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3537_q\ : std_logic;
SIGNAL \RAM1|ram_s~9925_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9926_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10090_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2993_q\ : std_logic;
SIGNAL \RAM1|ram_s~10092_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2481_q\ : std_logic;
SIGNAL \RAM1|ram_s~9934_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3505feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10091_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3505_q\ : std_logic;
SIGNAL \RAM1|ram_s~10093_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4017_q\ : std_logic;
SIGNAL \RAM1|ram_s~9935_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10077_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2353_q\ : std_logic;
SIGNAL \RAM1|ram_s~10075_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3377_q\ : std_logic;
SIGNAL \RAM1|ram_s~9927_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10079_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3889_q\ : std_logic;
SIGNAL \RAM1|ram_s~10076_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2865_q\ : std_logic;
SIGNAL \RAM1|ram_s~9928_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10088_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2097_q\ : std_logic;
SIGNAL \RAM1|ram_s~10086_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3121_q\ : std_logic;
SIGNAL \RAM1|ram_s~9931_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10087_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2609_q\ : std_logic;
SIGNAL \RAM1|ram_s~10089_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3633_q\ : std_logic;
SIGNAL \RAM1|ram_s~9932_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10084_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2225_q\ : std_logic;
SIGNAL \RAM1|ram_s~2737feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10081_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2737_q\ : std_logic;
SIGNAL \RAM1|ram_s~9929_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10085_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3761_q\ : std_logic;
SIGNAL \RAM1|ram_s~10083_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3249_q\ : std_logic;
SIGNAL \RAM1|ram_s~9930_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9933_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9936_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9937_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9948_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9991_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9647_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5201_q\ : std_logic;
SIGNAL \RAM1|ram_s~9666_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5265_q\ : std_logic;
SIGNAL \RAM1|ram_s~9657_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5169_q\ : std_logic;
SIGNAL \RAM1|ram_s~5233feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9651_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5233_q\ : std_logic;
SIGNAL \RAM1|ram_s~9885_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9886_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9599_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9655_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5745_q\ : std_logic;
SIGNAL \RAM1|ram_s~9661_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5681_q\ : std_logic;
SIGNAL \RAM1|ram_s~5713feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9649_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5713_q\ : std_logic;
SIGNAL \RAM1|ram_s~9892_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9668_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5777_q\ : std_logic;
SIGNAL \RAM1|ram_s~9893_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9654_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4209_q\ : std_logic;
SIGNAL \RAM1|ram_s~9659_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4145_q\ : std_logic;
SIGNAL \RAM1|ram_s~9889_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9667_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4241_q\ : std_logic;
SIGNAL \RAM1|ram_s~9648_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4177_q\ : std_logic;
SIGNAL \RAM1|ram_s~9890_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9604_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9658_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4657_q\ : std_logic;
SIGNAL \RAM1|ram_s~4689feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9646_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4689_q\ : std_logic;
SIGNAL \RAM1|ram_s~9887_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9653_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4721_q\ : std_logic;
SIGNAL \RAM1|ram_s~9664_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4753_q\ : std_logic;
SIGNAL \RAM1|ram_s~9888_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9891_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9894_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9641_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5841_q\ : std_logic;
SIGNAL \RAM1|ram_s~9643_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5809_q\ : std_logic;
SIGNAL \RAM1|ram_s~9882_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5873feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9642_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5873_q\ : std_logic;
SIGNAL \RAM1|ram_s~9644_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5905_q\ : std_logic;
SIGNAL \RAM1|ram_s~9883_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9631_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4817_q\ : std_logic;
SIGNAL \RAM1|ram_s~9634_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4785_q\ : std_logic;
SIGNAL \RAM1|ram_s~9875_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9635_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4881_q\ : std_logic;
SIGNAL \RAM1|ram_s~4849feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9633_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4849_q\ : std_logic;
SIGNAL \RAM1|ram_s~9876_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9625_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5329_q\ : std_logic;
SIGNAL \RAM1|ram_s~9626_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9630_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5393_q\ : std_logic;
SIGNAL \RAM1|ram_s~9628_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5297_q\ : std_logic;
SIGNAL \RAM1|ram_s~5361feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9622_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5361_q\ : std_logic;
SIGNAL \RAM1|ram_s~9877_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9878_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9638_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4273_q\ : std_logic;
SIGNAL \RAM1|ram_s~4337feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9636_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4337_q\ : std_logic;
SIGNAL \RAM1|ram_s~9879_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9639_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4369_q\ : std_logic;
SIGNAL \RAM1|ram_s~9637_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4305_q\ : std_logic;
SIGNAL \RAM1|ram_s~9880_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9881_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9884_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9895_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9598_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4465_q\ : std_logic;
SIGNAL \RAM1|ram_s~9613_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4401_q\ : std_logic;
SIGNAL \RAM1|ram_s~9869_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4433feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9607_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4433_q\ : std_logic;
SIGNAL \RAM1|ram_s~9619_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4497_q\ : std_logic;
SIGNAL \RAM1|ram_s~9870_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9595_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4977_q\ : std_logic;
SIGNAL \RAM1|ram_s~9618_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5009_q\ : std_logic;
SIGNAL \RAM1|ram_s~9610_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4913_q\ : std_logic;
SIGNAL \RAM1|ram_s~4945feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9605_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4945_q\ : std_logic;
SIGNAL \RAM1|ram_s~9867_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9868_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9871_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9603_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5457_q\ : std_logic;
SIGNAL \RAM1|ram_s~9617_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5521_q\ : std_logic;
SIGNAL \RAM1|ram_s~9597_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5489_q\ : std_logic;
SIGNAL \RAM1|ram_s~9611_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5425_q\ : std_logic;
SIGNAL \RAM1|ram_s~9865_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9866_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9600_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6001_q\ : std_logic;
SIGNAL \RAM1|ram_s~9620_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6033_q\ : std_logic;
SIGNAL \RAM1|ram_s~9608_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5969_q\ : std_logic;
SIGNAL \RAM1|ram_s~9614_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5937_q\ : std_logic;
SIGNAL \RAM1|ram_s~9872_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9873_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9874_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5073feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9673_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5073_q\ : std_logic;
SIGNAL \RAM1|ram_s~9676_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5041_q\ : std_logic;
SIGNAL \RAM1|ram_s~9896_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5105feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9671_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5105_q\ : std_logic;
SIGNAL \RAM1|ram_s~9678_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5137_q\ : std_logic;
SIGNAL \RAM1|ram_s~9897_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9686_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4593_q\ : std_logic;
SIGNAL \RAM1|ram_s~9687_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4529_q\ : std_logic;
SIGNAL \RAM1|ram_s~9900_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9689_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4625_q\ : std_logic;
SIGNAL \RAM1|ram_s~9685_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4561_q\ : std_logic;
SIGNAL \RAM1|ram_s~9901_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9680_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5585_q\ : std_logic;
SIGNAL \RAM1|ram_s~9684_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5649_q\ : std_logic;
SIGNAL \RAM1|ram_s~9683_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5553_q\ : std_logic;
SIGNAL \RAM1|ram_s~5617feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9681_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5617_q\ : std_logic;
SIGNAL \RAM1|ram_s~9898_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9899_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9902_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9690_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6129_q\ : std_logic;
SIGNAL \RAM1|ram_s~9694_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6161_q\ : std_logic;
SIGNAL \RAM1|ram_s~9692_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6065_q\ : std_logic;
SIGNAL \RAM1|ram_s~6097feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9691_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6097_q\ : std_logic;
SIGNAL \RAM1|ram_s~9903_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9904_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9905_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9906_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10034_combout\ : std_logic;
SIGNAL \MUXULARAM|b[8]~9_combout\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \BR1|registrador~1072_combout\ : std_logic;
SIGNAL \BR1|registrador~366_q\ : std_logic;
SIGNAL \BR1|registrador~1073_combout\ : std_logic;
SIGNAL \BR1|registrador~398_q\ : std_logic;
SIGNAL \BR1|registrador~46feeder_combout\ : std_logic;
SIGNAL \BR1|registrador~1074_combout\ : std_logic;
SIGNAL \BR1|registrador~46_q\ : std_logic;
SIGNAL \BR1|registrador~1071_combout\ : std_logic;
SIGNAL \BR1|saidaB[8]~10_combout\ : std_logic;
SIGNAL \ULA1|Add0~27_combout\ : std_logic;
SIGNAL \ULA1|Add0~6_combout\ : std_logic;
SIGNAL \ULA1|Add0~8_cout\ : std_logic;
SIGNAL \ULA1|Add0~10\ : std_logic;
SIGNAL \ULA1|Add0~11_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6506_q\ : std_logic;
SIGNAL \RAM1|ram_s~7530_q\ : std_logic;
SIGNAL \RAM1|ram_s~8410_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8042_q\ : std_logic;
SIGNAL \RAM1|ram_s~7018_q\ : std_logic;
SIGNAL \RAM1|ram_s~8411_combout\ : std_logic;
SIGNAL \RAM1|ram_s~362_q\ : std_logic;
SIGNAL \RAM1|ram_s~874_q\ : std_logic;
SIGNAL \RAM1|ram_s~8407_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1898_q\ : std_logic;
SIGNAL \RAM1|ram_s~1386_q\ : std_logic;
SIGNAL \RAM1|ram_s~8408_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2922_q\ : std_logic;
SIGNAL \RAM1|ram_s~3946_q\ : std_logic;
SIGNAL \RAM1|ram_s~2410_q\ : std_logic;
SIGNAL \RAM1|ram_s~3434_q\ : std_logic;
SIGNAL \RAM1|ram_s~8405_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8406_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8409_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5482_q\ : std_logic;
SIGNAL \RAM1|ram_s~5994_q\ : std_logic;
SIGNAL \RAM1|ram_s~4970_q\ : std_logic;
SIGNAL \RAM1|ram_s~4458_q\ : std_logic;
SIGNAL \RAM1|ram_s~8403_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8404_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8412_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6762_q\ : std_logic;
SIGNAL \RAM1|ram_s~7786_q\ : std_logic;
SIGNAL \RAM1|ram_s~6250_q\ : std_logic;
SIGNAL \RAM1|ram_s~7274_q\ : std_logic;
SIGNAL \RAM1|ram_s~8430_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8431_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3178_q\ : std_logic;
SIGNAL \RAM1|ram_s~2154_q\ : std_logic;
SIGNAL \RAM1|ram_s~8425_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3690_q\ : std_logic;
SIGNAL \RAM1|ram_s~2666_q\ : std_logic;
SIGNAL \RAM1|ram_s~8426_combout\ : std_logic;
SIGNAL \RAM1|ram_s~618_q\ : std_logic;
SIGNAL \RAM1|ram_s~106_q\ : std_logic;
SIGNAL \RAM1|ram_s~8427_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1130_q\ : std_logic;
SIGNAL \RAM1|ram_s~1642_q\ : std_logic;
SIGNAL \RAM1|ram_s~8428_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8429_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4714_q\ : std_logic;
SIGNAL \RAM1|ram_s~4202_q\ : std_logic;
SIGNAL \RAM1|ram_s~8423_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5226feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5226_q\ : std_logic;
SIGNAL \RAM1|ram_s~5738_q\ : std_logic;
SIGNAL \RAM1|ram_s~8424_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8432_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2282_q\ : std_logic;
SIGNAL \RAM1|ram_s~3306feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3306_q\ : std_logic;
SIGNAL \RAM1|ram_s~8413_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3818_q\ : std_logic;
SIGNAL \RAM1|ram_s~2794_q\ : std_logic;
SIGNAL \RAM1|ram_s~8414_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6890_q\ : std_logic;
SIGNAL \RAM1|ram_s~7914_q\ : std_logic;
SIGNAL \RAM1|ram_s~7402_q\ : std_logic;
SIGNAL \RAM1|ram_s~6378_q\ : std_logic;
SIGNAL \RAM1|ram_s~8420_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8421_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5354feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5354_q\ : std_logic;
SIGNAL \RAM1|ram_s~5866_q\ : std_logic;
SIGNAL \RAM1|ram_s~4330_q\ : std_logic;
SIGNAL \RAM1|ram_s~4842feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4842_q\ : std_logic;
SIGNAL \RAM1|ram_s~8415_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8416_combout\ : std_logic;
SIGNAL \RAM1|ram_s~746feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~746_q\ : std_logic;
SIGNAL \RAM1|ram_s~234_q\ : std_logic;
SIGNAL \RAM1|ram_s~8417_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1770_q\ : std_logic;
SIGNAL \RAM1|ram_s~1258_q\ : std_logic;
SIGNAL \RAM1|ram_s~8418_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8419_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8422_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8433_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6122_q\ : std_logic;
SIGNAL \RAM1|ram_s~8170_q\ : std_logic;
SIGNAL \RAM1|ram_s~2026_q\ : std_logic;
SIGNAL \RAM1|ram_s~4074feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4074_q\ : std_logic;
SIGNAL \RAM1|ram_s~8441_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8442_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5098feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5098_q\ : std_logic;
SIGNAL \RAM1|ram_s~1002_q\ : std_logic;
SIGNAL \RAM1|ram_s~3050_q\ : std_logic;
SIGNAL \RAM1|ram_s~8436_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7146_q\ : std_logic;
SIGNAL \RAM1|ram_s~8437_combout\ : std_logic;
SIGNAL \RAM1|ram_s~490_q\ : std_logic;
SIGNAL \RAM1|ram_s~4586feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4586_q\ : std_logic;
SIGNAL \RAM1|ram_s~8438_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6634_q\ : std_logic;
SIGNAL \RAM1|ram_s~2538_q\ : std_logic;
SIGNAL \RAM1|ram_s~8439_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8440_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1514_q\ : std_logic;
SIGNAL \RAM1|ram_s~5610feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5610_q\ : std_logic;
SIGNAL \RAM1|ram_s~8434_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3562_q\ : std_logic;
SIGNAL \RAM1|ram_s~7658_q\ : std_logic;
SIGNAL \RAM1|ram_s~8435_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8443_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8444_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4874feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4874_q\ : std_logic;
SIGNAL \RAM1|ram_s~4746_q\ : std_logic;
SIGNAL \RAM1|ram_s~8530_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5130_q\ : std_logic;
SIGNAL \RAM1|ram_s~5002feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5002_q\ : std_logic;
SIGNAL \RAM1|ram_s~8531_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2826_q\ : std_logic;
SIGNAL \RAM1|ram_s~3082_q\ : std_logic;
SIGNAL \RAM1|ram_s~2954feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2954_q\ : std_logic;
SIGNAL \RAM1|ram_s~2698_q\ : std_logic;
SIGNAL \RAM1|ram_s~8532_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8533_combout\ : std_logic;
SIGNAL \RAM1|ram_s~778_q\ : std_logic;
SIGNAL \RAM1|ram_s~650_q\ : std_logic;
SIGNAL \RAM1|ram_s~8534_combout\ : std_logic;
SIGNAL \RAM1|ram_s~906_q\ : std_logic;
SIGNAL \RAM1|ram_s~1034_q\ : std_logic;
SIGNAL \RAM1|ram_s~8535_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8536_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6922_q\ : std_logic;
SIGNAL \RAM1|ram_s~7178_q\ : std_logic;
SIGNAL \RAM1|ram_s~6794_q\ : std_logic;
SIGNAL \RAM1|ram_s~7050feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7050_q\ : std_logic;
SIGNAL \RAM1|ram_s~8537_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8538_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8539_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6410_q\ : std_logic;
SIGNAL \RAM1|ram_s~6538feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6538_q\ : std_logic;
SIGNAL \RAM1|ram_s~6282_q\ : std_logic;
SIGNAL \RAM1|ram_s~8557_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6666_q\ : std_logic;
SIGNAL \RAM1|ram_s~8558_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4490_q\ : std_logic;
SIGNAL \RAM1|ram_s~4618_q\ : std_logic;
SIGNAL \RAM1|ram_s~4362_q\ : std_logic;
SIGNAL \RAM1|ram_s~4234_q\ : std_logic;
SIGNAL \RAM1|ram_s~8552_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8553_combout\ : std_logic;
SIGNAL \RAM1|ram_s~394_q\ : std_logic;
SIGNAL \RAM1|ram_s~522_q\ : std_logic;
SIGNAL \RAM1|ram_s~138_q\ : std_logic;
SIGNAL \RAM1|ram_s~266_q\ : std_logic;
SIGNAL \RAM1|ram_s~8554_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8555_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8556_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2442feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2442_q\ : std_logic;
SIGNAL \RAM1|ram_s~2186_q\ : std_logic;
SIGNAL \RAM1|ram_s~8550_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2570_q\ : std_logic;
SIGNAL \RAM1|ram_s~2314feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2314_q\ : std_logic;
SIGNAL \RAM1|ram_s~8551_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8559_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1418_q\ : std_logic;
SIGNAL \RAM1|ram_s~5514_q\ : std_logic;
SIGNAL \RAM1|ram_s~8540_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7562_q\ : std_logic;
SIGNAL \RAM1|ram_s~3466_q\ : std_logic;
SIGNAL \RAM1|ram_s~8541_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5642_q\ : std_logic;
SIGNAL \RAM1|ram_s~7690_q\ : std_logic;
SIGNAL \RAM1|ram_s~1546_q\ : std_logic;
SIGNAL \RAM1|ram_s~3594_q\ : std_logic;
SIGNAL \RAM1|ram_s~8547_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8548_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3210_q\ : std_logic;
SIGNAL \RAM1|ram_s~7306_q\ : std_logic;
SIGNAL \RAM1|ram_s~1162_q\ : std_logic;
SIGNAL \RAM1|ram_s~5258feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5258_q\ : std_logic;
SIGNAL \RAM1|ram_s~8544_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8545_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3338_q\ : std_logic;
SIGNAL \RAM1|ram_s~1290_q\ : std_logic;
SIGNAL \RAM1|ram_s~8542_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7434_q\ : std_logic;
SIGNAL \RAM1|ram_s~5386_q\ : std_logic;
SIGNAL \RAM1|ram_s~8543_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8546_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8549_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8560_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3978_q\ : std_logic;
SIGNAL \RAM1|ram_s~4106_q\ : std_logic;
SIGNAL \RAM1|ram_s~3850_q\ : std_logic;
SIGNAL \RAM1|ram_s~3722_q\ : std_logic;
SIGNAL \RAM1|ram_s~8561_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8562_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1930_q\ : std_logic;
SIGNAL \RAM1|ram_s~1674_q\ : std_logic;
SIGNAL \RAM1|ram_s~8565_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2058_q\ : std_logic;
SIGNAL \RAM1|ram_s~1802feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1802_q\ : std_logic;
SIGNAL \RAM1|ram_s~8566_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6026_q\ : std_logic;
SIGNAL \RAM1|ram_s~5770_q\ : std_logic;
SIGNAL \RAM1|ram_s~8563_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6154_q\ : std_logic;
SIGNAL \RAM1|ram_s~5898_q\ : std_logic;
SIGNAL \RAM1|ram_s~8564_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8567_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7946feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7946_q\ : std_logic;
SIGNAL \RAM1|ram_s~7818_q\ : std_logic;
SIGNAL \RAM1|ram_s~8568_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8074feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8074_q\ : std_logic;
SIGNAL \RAM1|ram_s~8202_q\ : std_logic;
SIGNAL \RAM1|ram_s~8569_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8570_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8571_combout\ : std_logic;
SIGNAL \RAM1|ram_s~458_q\ : std_logic;
SIGNAL \RAM1|ram_s~2506_q\ : std_logic;
SIGNAL \RAM1|ram_s~8472_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6602_q\ : std_logic;
SIGNAL \RAM1|ram_s~4554_q\ : std_logic;
SIGNAL \RAM1|ram_s~8473_combout\ : std_logic;
SIGNAL \RAM1|ram_s~74_q\ : std_logic;
SIGNAL \RAM1|ram_s~4170feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4170_q\ : std_logic;
SIGNAL \RAM1|ram_s~8469_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6218_q\ : std_logic;
SIGNAL \RAM1|ram_s~2122feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2122_q\ : std_logic;
SIGNAL \RAM1|ram_s~8470_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4426feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4426_q\ : std_logic;
SIGNAL \RAM1|ram_s~330_q\ : std_logic;
SIGNAL \RAM1|ram_s~8467_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6474_q\ : std_logic;
SIGNAL \RAM1|ram_s~2378feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2378_q\ : std_logic;
SIGNAL \RAM1|ram_s~8468_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8471_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4298_q\ : std_logic;
SIGNAL \RAM1|ram_s~6346_q\ : std_logic;
SIGNAL \RAM1|ram_s~202_q\ : std_logic;
SIGNAL \RAM1|ram_s~2250feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2250_q\ : std_logic;
SIGNAL \RAM1|ram_s~8465_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8466_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8474_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2634feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2634_q\ : std_logic;
SIGNAL \RAM1|ram_s~6730_q\ : std_logic;
SIGNAL \RAM1|ram_s~4682feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4682_q\ : std_logic;
SIGNAL \RAM1|ram_s~586_q\ : std_logic;
SIGNAL \RAM1|ram_s~8459_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8460_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4810_q\ : std_logic;
SIGNAL \RAM1|ram_s~6858_q\ : std_logic;
SIGNAL \RAM1|ram_s~2762_q\ : std_logic;
SIGNAL \RAM1|ram_s~714_q\ : std_logic;
SIGNAL \RAM1|ram_s~8457_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8458_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8461_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3018_q\ : std_logic;
SIGNAL \RAM1|ram_s~970_q\ : std_logic;
SIGNAL \RAM1|ram_s~8462_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5066_q\ : std_logic;
SIGNAL \RAM1|ram_s~7114_q\ : std_logic;
SIGNAL \RAM1|ram_s~8463_combout\ : std_logic;
SIGNAL \RAM1|ram_s~842_q\ : std_logic;
SIGNAL \RAM1|ram_s~4938_q\ : std_logic;
SIGNAL \RAM1|ram_s~8455_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6986_q\ : std_logic;
SIGNAL \RAM1|ram_s~2890_q\ : std_logic;
SIGNAL \RAM1|ram_s~8456_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8464_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8475_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5322_q\ : std_logic;
SIGNAL \RAM1|ram_s~7370_q\ : std_logic;
SIGNAL \RAM1|ram_s~1226_q\ : std_logic;
SIGNAL \RAM1|ram_s~3274_q\ : std_logic;
SIGNAL \RAM1|ram_s~8445_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8446_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1098_q\ : std_logic;
SIGNAL \RAM1|ram_s~5194_q\ : std_logic;
SIGNAL \RAM1|ram_s~8449_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7242_q\ : std_logic;
SIGNAL \RAM1|ram_s~3146_q\ : std_logic;
SIGNAL \RAM1|ram_s~8450_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3402_q\ : std_logic;
SIGNAL \RAM1|ram_s~7498_q\ : std_logic;
SIGNAL \RAM1|ram_s~1354_q\ : std_logic;
SIGNAL \RAM1|ram_s~5450feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5450_q\ : std_logic;
SIGNAL \RAM1|ram_s~8447_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8448_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8451_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5578_q\ : std_logic;
SIGNAL \RAM1|ram_s~7626_q\ : std_logic;
SIGNAL \RAM1|ram_s~1482_q\ : std_logic;
SIGNAL \RAM1|ram_s~3530_q\ : std_logic;
SIGNAL \RAM1|ram_s~8452_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8453_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8454_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3786_q\ : std_logic;
SIGNAL \RAM1|ram_s~4042_q\ : std_logic;
SIGNAL \RAM1|ram_s~3658_q\ : std_logic;
SIGNAL \RAM1|ram_s~3914_q\ : std_logic;
SIGNAL \RAM1|ram_s~8476_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8477_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5834feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5834_q\ : std_logic;
SIGNAL \RAM1|ram_s~5706_q\ : std_logic;
SIGNAL \RAM1|ram_s~8478_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6090_q\ : std_logic;
SIGNAL \RAM1|ram_s~5962feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5962_q\ : std_logic;
SIGNAL \RAM1|ram_s~8479_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1738feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1738_q\ : std_logic;
SIGNAL \RAM1|ram_s~1610_q\ : std_logic;
SIGNAL \RAM1|ram_s~8480_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1866_q\ : std_logic;
SIGNAL \RAM1|ram_s~1994_q\ : std_logic;
SIGNAL \RAM1|ram_s~8481_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8482_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7882feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7882_q\ : std_logic;
SIGNAL \RAM1|ram_s~8138_q\ : std_logic;
SIGNAL \RAM1|ram_s~8010feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8010_q\ : std_logic;
SIGNAL \RAM1|ram_s~7754_q\ : std_logic;
SIGNAL \RAM1|ram_s~8483_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8484_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8485_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8486_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4010_q\ : std_logic;
SIGNAL \RAM1|ram_s~1962_q\ : std_logic;
SIGNAL \RAM1|ram_s~8525_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6058feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6058_q\ : std_logic;
SIGNAL \RAM1|ram_s~8106_q\ : std_logic;
SIGNAL \RAM1|ram_s~8526_combout\ : std_logic;
SIGNAL \RAM1|ram_s~938_q\ : std_logic;
SIGNAL \RAM1|ram_s~2986_q\ : std_logic;
SIGNAL \RAM1|ram_s~8518_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7082_q\ : std_logic;
SIGNAL \RAM1|ram_s~5034feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5034_q\ : std_logic;
SIGNAL \RAM1|ram_s~8519_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1450_q\ : std_logic;
SIGNAL \RAM1|ram_s~5546feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5546_q\ : std_logic;
SIGNAL \RAM1|ram_s~8520_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3498_q\ : std_logic;
SIGNAL \RAM1|ram_s~7594_q\ : std_logic;
SIGNAL \RAM1|ram_s~8521_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4522feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4522_q\ : std_logic;
SIGNAL \RAM1|ram_s~426_q\ : std_logic;
SIGNAL \RAM1|ram_s~8522_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2474_q\ : std_logic;
SIGNAL \RAM1|ram_s~6570_q\ : std_logic;
SIGNAL \RAM1|ram_s~8523_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8524_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8527_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2346feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2346_q\ : std_logic;
SIGNAL \RAM1|ram_s~298_q\ : std_logic;
SIGNAL \RAM1|ram_s~4394feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4394_q\ : std_logic;
SIGNAL \RAM1|ram_s~8501_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6442_q\ : std_logic;
SIGNAL \RAM1|ram_s~8502_combout\ : std_logic;
SIGNAL \RAM1|ram_s~810_q\ : std_logic;
SIGNAL \RAM1|ram_s~2858feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2858_q\ : std_logic;
SIGNAL \RAM1|ram_s~8499_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6954_q\ : std_logic;
SIGNAL \RAM1|ram_s~4906_q\ : std_logic;
SIGNAL \RAM1|ram_s~8500_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8503_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3370_q\ : std_logic;
SIGNAL \RAM1|ram_s~7466_q\ : std_logic;
SIGNAL \RAM1|ram_s~1322_q\ : std_logic;
SIGNAL \RAM1|ram_s~5418_q\ : std_logic;
SIGNAL \RAM1|ram_s~8497_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8498_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1834_q\ : std_logic;
SIGNAL \RAM1|ram_s~3882feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3882_q\ : std_logic;
SIGNAL \RAM1|ram_s~8504_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5930feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5930_q\ : std_logic;
SIGNAL \RAM1|ram_s~7978_q\ : std_logic;
SIGNAL \RAM1|ram_s~8505_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8506_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4650_q\ : std_logic;
SIGNAL \RAM1|ram_s~554_q\ : std_logic;
SIGNAL \RAM1|ram_s~2602_q\ : std_logic;
SIGNAL \RAM1|ram_s~8509_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6698_q\ : std_logic;
SIGNAL \RAM1|ram_s~8510_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2090feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2090_q\ : std_logic;
SIGNAL \RAM1|ram_s~6186_q\ : std_logic;
SIGNAL \RAM1|ram_s~4138_q\ : std_logic;
SIGNAL \RAM1|ram_s~42_q\ : std_logic;
SIGNAL \RAM1|ram_s~8511_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8512_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8513_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3114feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3114_q\ : std_logic;
SIGNAL \RAM1|ram_s~7210_q\ : std_logic;
SIGNAL \RAM1|ram_s~1066_q\ : std_logic;
SIGNAL \RAM1|ram_s~5162_q\ : std_logic;
SIGNAL \RAM1|ram_s~8507_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8508_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5674_q\ : std_logic;
SIGNAL \RAM1|ram_s~7722_q\ : std_logic;
SIGNAL \RAM1|ram_s~1578_q\ : std_logic;
SIGNAL \RAM1|ram_s~3626feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3626_q\ : std_logic;
SIGNAL \RAM1|ram_s~8514_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8515_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8516_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8517_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4778feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4778_q\ : std_logic;
SIGNAL \RAM1|ram_s~6826_q\ : std_logic;
SIGNAL \RAM1|ram_s~682_q\ : std_logic;
SIGNAL \RAM1|ram_s~2730_q\ : std_logic;
SIGNAL \RAM1|ram_s~8487_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8488_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2218feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2218_q\ : std_logic;
SIGNAL \RAM1|ram_s~170_q\ : std_logic;
SIGNAL \RAM1|ram_s~4266feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4266_q\ : std_logic;
SIGNAL \RAM1|ram_s~8491_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6314_q\ : std_logic;
SIGNAL \RAM1|ram_s~8492_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1194_q\ : std_logic;
SIGNAL \RAM1|ram_s~5290_q\ : std_logic;
SIGNAL \RAM1|ram_s~8489_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7338_q\ : std_logic;
SIGNAL \RAM1|ram_s~3242feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3242_q\ : std_logic;
SIGNAL \RAM1|ram_s~8490_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8493_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5802_q\ : std_logic;
SIGNAL \RAM1|ram_s~1706_q\ : std_logic;
SIGNAL \RAM1|ram_s~3754_q\ : std_logic;
SIGNAL \RAM1|ram_s~8494_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7850_q\ : std_logic;
SIGNAL \RAM1|ram_s~8495_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8496_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8528_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8529_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8572_combout\ : std_logic;
SIGNAL \MUXULARAM|b[1]~1_combout\ : std_logic;
SIGNAL \BR1|registrador~391_q\ : std_logic;
SIGNAL \BR1|registrador~1075_combout\ : std_logic;
SIGNAL \BR1|registrador~359_q\ : std_logic;
SIGNAL \BR1|saidaB[1]~2_combout\ : std_logic;
SIGNAL \ULA1|Add0~5_combout\ : std_logic;
SIGNAL \ULA1|Add0~12\ : std_logic;
SIGNAL \ULA1|Add0~14\ : std_logic;
SIGNAL \ULA1|Add0~16\ : std_logic;
SIGNAL \ULA1|Add0~18\ : std_logic;
SIGNAL \ULA1|Add0~20\ : std_logic;
SIGNAL \ULA1|Add0~22\ : std_logic;
SIGNAL \ULA1|Add0~25\ : std_logic;
SIGNAL \ULA1|Add0~28_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10097_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2316_q\ : std_logic;
SIGNAL \RAM1|ram_s~2188_q\ : std_logic;
SIGNAL \RAM1|ram_s~8834_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2572_q\ : std_logic;
SIGNAL \RAM1|ram_s~2444_q\ : std_logic;
SIGNAL \RAM1|ram_s~8835_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2156_q\ : std_logic;
SIGNAL \RAM1|ram_s~2412_q\ : std_logic;
SIGNAL \RAM1|ram_s~8829_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2540_q\ : std_logic;
SIGNAL \RAM1|ram_s~2284feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2284_q\ : std_logic;
SIGNAL \RAM1|ram_s~8830_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2220_q\ : std_logic;
SIGNAL \RAM1|ram_s~2092_q\ : std_logic;
SIGNAL \RAM1|ram_s~2348feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2348_q\ : std_logic;
SIGNAL \RAM1|ram_s~8831_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2476_q\ : std_logic;
SIGNAL \RAM1|ram_s~8832_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8833_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2124_q\ : std_logic;
SIGNAL \RAM1|ram_s~2252feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2252_q\ : std_logic;
SIGNAL \RAM1|ram_s~8827_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2508_q\ : std_logic;
SIGNAL \RAM1|ram_s~2380_q\ : std_logic;
SIGNAL \RAM1|ram_s~8828_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8836_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6540_q\ : std_logic;
SIGNAL \RAM1|ram_s~6668_q\ : std_logic;
SIGNAL \RAM1|ram_s~6284_q\ : std_logic;
SIGNAL \RAM1|ram_s~6412feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6412_q\ : std_logic;
SIGNAL \RAM1|ram_s~8865_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8866_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6220_q\ : std_logic;
SIGNAL \RAM1|ram_s~6348feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6348_q\ : std_logic;
SIGNAL \RAM1|ram_s~8858_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6604_q\ : std_logic;
SIGNAL \RAM1|ram_s~6476feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6476_q\ : std_logic;
SIGNAL \RAM1|ram_s~8859_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6188_q\ : std_logic;
SIGNAL \RAM1|ram_s~6444_q\ : std_logic;
SIGNAL \RAM1|ram_s~8862_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6572_q\ : std_logic;
SIGNAL \RAM1|ram_s~6316_q\ : std_logic;
SIGNAL \RAM1|ram_s~8863_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6380_q\ : std_logic;
SIGNAL \RAM1|ram_s~6508feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6508_q\ : std_logic;
SIGNAL \RAM1|ram_s~6252_q\ : std_logic;
SIGNAL \RAM1|ram_s~8860_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6636_q\ : std_logic;
SIGNAL \RAM1|ram_s~8861_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8864_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8867_combout\ : std_logic;
SIGNAL \RAM1|ram_s~396feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~396_q\ : std_logic;
SIGNAL \RAM1|ram_s~524_q\ : std_logic;
SIGNAL \RAM1|ram_s~140_q\ : std_logic;
SIGNAL \RAM1|ram_s~268feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~268_q\ : std_logic;
SIGNAL \RAM1|ram_s~8854_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8855_combout\ : std_logic;
SIGNAL \RAM1|ram_s~364_q\ : std_logic;
SIGNAL \RAM1|ram_s~108_q\ : std_logic;
SIGNAL \RAM1|ram_s~8847_combout\ : std_logic;
SIGNAL \RAM1|ram_s~492_q\ : std_logic;
SIGNAL \RAM1|ram_s~236feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~236_q\ : std_logic;
SIGNAL \RAM1|ram_s~8848_combout\ : std_logic;
SIGNAL \RAM1|ram_s~332feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~332_q\ : std_logic;
SIGNAL \RAM1|ram_s~76_q\ : std_logic;
SIGNAL \RAM1|ram_s~204feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~204_q\ : std_logic;
SIGNAL \RAM1|ram_s~8849_combout\ : std_logic;
SIGNAL \RAM1|ram_s~460_q\ : std_logic;
SIGNAL \RAM1|ram_s~8850_combout\ : std_logic;
SIGNAL \RAM1|ram_s~172feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~172_q\ : std_logic;
SIGNAL \RAM1|ram_s~428_q\ : std_logic;
SIGNAL \RAM1|ram_s~300feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~300_q\ : std_logic;
SIGNAL \RAM1|ram_s~44_q\ : std_logic;
SIGNAL \RAM1|ram_s~8851_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8852_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8853_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8856_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4332_q\ : std_logic;
SIGNAL \RAM1|ram_s~4588_q\ : std_logic;
SIGNAL \RAM1|ram_s~4204_q\ : std_logic;
SIGNAL \RAM1|ram_s~4460_q\ : std_logic;
SIGNAL \RAM1|ram_s~8837_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8838_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4492_q\ : std_logic;
SIGNAL \RAM1|ram_s~4620_q\ : std_logic;
SIGNAL \RAM1|ram_s~4364_q\ : std_logic;
SIGNAL \RAM1|ram_s~4236_q\ : std_logic;
SIGNAL \RAM1|ram_s~8844_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8845_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4300feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4300_q\ : std_logic;
SIGNAL \RAM1|ram_s~4172_q\ : std_logic;
SIGNAL \RAM1|ram_s~8839_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4428feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4428_q\ : std_logic;
SIGNAL \RAM1|ram_s~4556_q\ : std_logic;
SIGNAL \RAM1|ram_s~8840_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4268feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4268_q\ : std_logic;
SIGNAL \RAM1|ram_s~4524_q\ : std_logic;
SIGNAL \RAM1|ram_s~4396feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4396_q\ : std_logic;
SIGNAL \RAM1|ram_s~4140_q\ : std_logic;
SIGNAL \RAM1|ram_s~8841_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8842_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8843_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8846_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8857_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8868_combout\ : std_logic;
SIGNAL \RAM1|ram_s~556_q\ : std_logic;
SIGNAL \RAM1|ram_s~812feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~812_q\ : std_logic;
SIGNAL \RAM1|ram_s~8809_combout\ : std_logic;
SIGNAL \RAM1|ram_s~940_q\ : std_logic;
SIGNAL \RAM1|ram_s~684feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~684_q\ : std_logic;
SIGNAL \RAM1|ram_s~8810_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2860feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2860_q\ : std_logic;
SIGNAL \RAM1|ram_s~2988_q\ : std_logic;
SIGNAL \RAM1|ram_s~2732feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2732_q\ : std_logic;
SIGNAL \RAM1|ram_s~2604_q\ : std_logic;
SIGNAL \RAM1|ram_s~8807_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8808_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8811_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4780feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4780_q\ : std_logic;
SIGNAL \RAM1|ram_s~4652_q\ : std_logic;
SIGNAL \RAM1|ram_s~4908feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4908_q\ : std_logic;
SIGNAL \RAM1|ram_s~8805_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5036_q\ : std_logic;
SIGNAL \RAM1|ram_s~8806_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6828feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6828_q\ : std_logic;
SIGNAL \RAM1|ram_s~6700_q\ : std_logic;
SIGNAL \RAM1|ram_s~8812_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7084_q\ : std_logic;
SIGNAL \RAM1|ram_s~6956_q\ : std_logic;
SIGNAL \RAM1|ram_s~8813_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8814_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4844_q\ : std_logic;
SIGNAL \RAM1|ram_s~4972feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4972_q\ : std_logic;
SIGNAL \RAM1|ram_s~4716_q\ : std_logic;
SIGNAL \RAM1|ram_s~8795_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5100_q\ : std_logic;
SIGNAL \RAM1|ram_s~8796_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7020feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7020_q\ : std_logic;
SIGNAL \RAM1|ram_s~7148_q\ : std_logic;
SIGNAL \RAM1|ram_s~6764_q\ : std_logic;
SIGNAL \RAM1|ram_s~6892feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6892_q\ : std_logic;
SIGNAL \RAM1|ram_s~8802_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8803_combout\ : std_logic;
SIGNAL \RAM1|ram_s~748_q\ : std_logic;
SIGNAL \RAM1|ram_s~1004_q\ : std_logic;
SIGNAL \RAM1|ram_s~620_q\ : std_logic;
SIGNAL \RAM1|ram_s~876_q\ : std_logic;
SIGNAL \RAM1|ram_s~8799_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8800_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2796feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2796_q\ : std_logic;
SIGNAL \RAM1|ram_s~2668_q\ : std_logic;
SIGNAL \RAM1|ram_s~8797_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3052_q\ : std_logic;
SIGNAL \RAM1|ram_s~2924_q\ : std_logic;
SIGNAL \RAM1|ram_s~8798_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8801_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8804_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8815_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6988_q\ : std_logic;
SIGNAL \RAM1|ram_s~7116_q\ : std_logic;
SIGNAL \RAM1|ram_s~6732_q\ : std_logic;
SIGNAL \RAM1|ram_s~6860_q\ : std_logic;
SIGNAL \RAM1|ram_s~8792_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8793_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2636_q\ : std_logic;
SIGNAL \RAM1|ram_s~2764_q\ : std_logic;
SIGNAL \RAM1|ram_s~8785_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3020_q\ : std_logic;
SIGNAL \RAM1|ram_s~2892_q\ : std_logic;
SIGNAL \RAM1|ram_s~8786_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4684_q\ : std_logic;
SIGNAL \RAM1|ram_s~4940_q\ : std_logic;
SIGNAL \RAM1|ram_s~8787_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5068_q\ : std_logic;
SIGNAL \RAM1|ram_s~4812_q\ : std_logic;
SIGNAL \RAM1|ram_s~8788_combout\ : std_logic;
SIGNAL \RAM1|ram_s~716_q\ : std_logic;
SIGNAL \RAM1|ram_s~588_q\ : std_logic;
SIGNAL \RAM1|ram_s~844_q\ : std_logic;
SIGNAL \RAM1|ram_s~8789_combout\ : std_logic;
SIGNAL \RAM1|ram_s~972_q\ : std_logic;
SIGNAL \RAM1|ram_s~8790_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8791_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8794_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2828feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2828_q\ : std_logic;
SIGNAL \RAM1|ram_s~780_q\ : std_logic;
SIGNAL \RAM1|ram_s~8816_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6924_q\ : std_logic;
SIGNAL \RAM1|ram_s~4876_q\ : std_logic;
SIGNAL \RAM1|ram_s~8817_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5132feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5132_q\ : std_logic;
SIGNAL \RAM1|ram_s~7180_q\ : std_logic;
SIGNAL \RAM1|ram_s~1036_q\ : std_logic;
SIGNAL \RAM1|ram_s~3084_q\ : std_logic;
SIGNAL \RAM1|ram_s~8823_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8824_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4748_q\ : std_logic;
SIGNAL \RAM1|ram_s~652_q\ : std_logic;
SIGNAL \RAM1|ram_s~8820_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6796_q\ : std_logic;
SIGNAL \RAM1|ram_s~2700_q\ : std_logic;
SIGNAL \RAM1|ram_s~8821_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2956_q\ : std_logic;
SIGNAL \RAM1|ram_s~7052_q\ : std_logic;
SIGNAL \RAM1|ram_s~908_q\ : std_logic;
SIGNAL \RAM1|ram_s~5004_q\ : std_logic;
SIGNAL \RAM1|ram_s~8818_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8819_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8822_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8825_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8826_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8869_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3692_q\ : std_logic;
SIGNAL \RAM1|ram_s~7788_q\ : std_logic;
SIGNAL \RAM1|ram_s~5740_q\ : std_logic;
SIGNAL \RAM1|ram_s~1644_q\ : std_logic;
SIGNAL \RAM1|ram_s~8874_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8875_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3820_q\ : std_logic;
SIGNAL \RAM1|ram_s~1772_q\ : std_logic;
SIGNAL \RAM1|ram_s~8872_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7916_q\ : std_logic;
SIGNAL \RAM1|ram_s~5868feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5868_q\ : std_logic;
SIGNAL \RAM1|ram_s~8873_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8876_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2028_q\ : std_logic;
SIGNAL \RAM1|ram_s~4076_q\ : std_logic;
SIGNAL \RAM1|ram_s~8877_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8172_q\ : std_logic;
SIGNAL \RAM1|ram_s~6124feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6124_q\ : std_logic;
SIGNAL \RAM1|ram_s~8878_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5996_q\ : std_logic;
SIGNAL \RAM1|ram_s~1900_q\ : std_logic;
SIGNAL \RAM1|ram_s~8870_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8044_q\ : std_logic;
SIGNAL \RAM1|ram_s~3948_q\ : std_logic;
SIGNAL \RAM1|ram_s~8871_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8879_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1804_q\ : std_logic;
SIGNAL \RAM1|ram_s~2060_q\ : std_logic;
SIGNAL \RAM1|ram_s~1676_q\ : std_logic;
SIGNAL \RAM1|ram_s~1932_q\ : std_logic;
SIGNAL \RAM1|ram_s~8905_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8906_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6028feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6028_q\ : std_logic;
SIGNAL \RAM1|ram_s~5772_q\ : std_logic;
SIGNAL \RAM1|ram_s~8903_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6156_q\ : std_logic;
SIGNAL \RAM1|ram_s~5900feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5900_q\ : std_logic;
SIGNAL \RAM1|ram_s~8904_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8907_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3980_q\ : std_logic;
SIGNAL \RAM1|ram_s~4108_q\ : std_logic;
SIGNAL \RAM1|ram_s~3852_q\ : std_logic;
SIGNAL \RAM1|ram_s~3724_q\ : std_logic;
SIGNAL \RAM1|ram_s~8901_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8902_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7948feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7948_q\ : std_logic;
SIGNAL \RAM1|ram_s~7820_q\ : std_logic;
SIGNAL \RAM1|ram_s~8908_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8076_q\ : std_logic;
SIGNAL \RAM1|ram_s~8204_q\ : std_logic;
SIGNAL \RAM1|ram_s~8909_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8910_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5804feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5804_q\ : std_logic;
SIGNAL \RAM1|ram_s~1708_q\ : std_logic;
SIGNAL \RAM1|ram_s~3756feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3756_q\ : std_logic;
SIGNAL \RAM1|ram_s~8892_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7852_q\ : std_logic;
SIGNAL \RAM1|ram_s~8893_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3628feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3628_q\ : std_logic;
SIGNAL \RAM1|ram_s~7724_q\ : std_logic;
SIGNAL \RAM1|ram_s~1580_q\ : std_logic;
SIGNAL \RAM1|ram_s~5676feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5676_q\ : std_logic;
SIGNAL \RAM1|ram_s~8894_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8895_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8896_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1836_q\ : std_logic;
SIGNAL \RAM1|ram_s~5932_q\ : std_logic;
SIGNAL \RAM1|ram_s~8890_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7980_q\ : std_logic;
SIGNAL \RAM1|ram_s~3884feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3884_q\ : std_logic;
SIGNAL \RAM1|ram_s~8891_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4012feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4012_q\ : std_logic;
SIGNAL \RAM1|ram_s~1964_q\ : std_logic;
SIGNAL \RAM1|ram_s~8897_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6060feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6060_q\ : std_logic;
SIGNAL \RAM1|ram_s~8108_q\ : std_logic;
SIGNAL \RAM1|ram_s~8898_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8899_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3660_q\ : std_logic;
SIGNAL \RAM1|ram_s~7756_q\ : std_logic;
SIGNAL \RAM1|ram_s~5708_q\ : std_logic;
SIGNAL \RAM1|ram_s~1612_q\ : std_logic;
SIGNAL \RAM1|ram_s~8884_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8885_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5964feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5964_q\ : std_logic;
SIGNAL \RAM1|ram_s~1868_q\ : std_logic;
SIGNAL \RAM1|ram_s~8882_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8012_q\ : std_logic;
SIGNAL \RAM1|ram_s~3916_q\ : std_logic;
SIGNAL \RAM1|ram_s~8883_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8886_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5836feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5836_q\ : std_logic;
SIGNAL \RAM1|ram_s~7884_q\ : std_logic;
SIGNAL \RAM1|ram_s~1740_q\ : std_logic;
SIGNAL \RAM1|ram_s~3788feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3788_q\ : std_logic;
SIGNAL \RAM1|ram_s~8880_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8881_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4044_q\ : std_logic;
SIGNAL \RAM1|ram_s~1996_q\ : std_logic;
SIGNAL \RAM1|ram_s~8887_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8140_q\ : std_logic;
SIGNAL \RAM1|ram_s~6092feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6092_q\ : std_logic;
SIGNAL \RAM1|ram_s~8888_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8889_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8900_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8911_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3308_q\ : std_logic;
SIGNAL \RAM1|ram_s~3564_q\ : std_logic;
SIGNAL \RAM1|ram_s~3436feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3436_q\ : std_logic;
SIGNAL \RAM1|ram_s~3180_q\ : std_logic;
SIGNAL \RAM1|ram_s~8753_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8754_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3404_q\ : std_logic;
SIGNAL \RAM1|ram_s~3532_q\ : std_logic;
SIGNAL \RAM1|ram_s~3276feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3276_q\ : std_logic;
SIGNAL \RAM1|ram_s~3148_q\ : std_logic;
SIGNAL \RAM1|ram_s~8755_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8756_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3116_q\ : std_logic;
SIGNAL \RAM1|ram_s~3372_q\ : std_logic;
SIGNAL \RAM1|ram_s~8757_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3244feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3244_q\ : std_logic;
SIGNAL \RAM1|ram_s~3500_q\ : std_logic;
SIGNAL \RAM1|ram_s~8758_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8759_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3212_q\ : std_logic;
SIGNAL \RAM1|ram_s~3340feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3340_q\ : std_logic;
SIGNAL \RAM1|ram_s~8760_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3596_q\ : std_logic;
SIGNAL \RAM1|ram_s~3468_q\ : std_logic;
SIGNAL \RAM1|ram_s~8761_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8762_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1388_q\ : std_logic;
SIGNAL \RAM1|ram_s~1420_q\ : std_logic;
SIGNAL \RAM1|ram_s~1324_q\ : std_logic;
SIGNAL \RAM1|ram_s~1356feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1356_q\ : std_logic;
SIGNAL \RAM1|ram_s~8763_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8764_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1452_q\ : std_logic;
SIGNAL \RAM1|ram_s~1516feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1516_q\ : std_logic;
SIGNAL \RAM1|ram_s~8770_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1548_q\ : std_logic;
SIGNAL \RAM1|ram_s~1484feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1484_q\ : std_logic;
SIGNAL \RAM1|ram_s~8771_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1068_q\ : std_logic;
SIGNAL \RAM1|ram_s~1100feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1100_q\ : std_logic;
SIGNAL \RAM1|ram_s~8767_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1132feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1132_q\ : std_logic;
SIGNAL \RAM1|ram_s~1164_q\ : std_logic;
SIGNAL \RAM1|ram_s~8768_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1228_q\ : std_logic;
SIGNAL \RAM1|ram_s~1196_q\ : std_logic;
SIGNAL \RAM1|ram_s~1260feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1260_q\ : std_logic;
SIGNAL \RAM1|ram_s~8765_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1292_q\ : std_logic;
SIGNAL \RAM1|ram_s~8766_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8769_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8772_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8773_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7244_q\ : std_logic;
SIGNAL \RAM1|ram_s~7500_q\ : std_logic;
SIGNAL \RAM1|ram_s~8774_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7628_q\ : std_logic;
SIGNAL \RAM1|ram_s~7372_q\ : std_logic;
SIGNAL \RAM1|ram_s~8775_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7436_q\ : std_logic;
SIGNAL \RAM1|ram_s~7692_q\ : std_logic;
SIGNAL \RAM1|ram_s~7308_q\ : std_logic;
SIGNAL \RAM1|ram_s~7564feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7564_q\ : std_logic;
SIGNAL \RAM1|ram_s~8781_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8782_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7212_q\ : std_logic;
SIGNAL \RAM1|ram_s~7340_q\ : std_logic;
SIGNAL \RAM1|ram_s~8778_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7596_q\ : std_logic;
SIGNAL \RAM1|ram_s~7468feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7468_q\ : std_logic;
SIGNAL \RAM1|ram_s~8779_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7276_q\ : std_logic;
SIGNAL \RAM1|ram_s~7404feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7404_q\ : std_logic;
SIGNAL \RAM1|ram_s~8776_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7532_q\ : std_logic;
SIGNAL \RAM1|ram_s~7660_q\ : std_logic;
SIGNAL \RAM1|ram_s~8777_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8780_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8783_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5196_q\ : std_logic;
SIGNAL \RAM1|ram_s~5260_q\ : std_logic;
SIGNAL \RAM1|ram_s~5164_q\ : std_logic;
SIGNAL \RAM1|ram_s~5228_q\ : std_logic;
SIGNAL \RAM1|ram_s~8747_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8748_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5452_q\ : std_logic;
SIGNAL \RAM1|ram_s~5516_q\ : std_logic;
SIGNAL \RAM1|ram_s~5484_q\ : std_logic;
SIGNAL \RAM1|ram_s~5420_q\ : std_logic;
SIGNAL \RAM1|ram_s~8745_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8746_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8749_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5612_q\ : std_logic;
SIGNAL \RAM1|ram_s~5644_q\ : std_logic;
SIGNAL \RAM1|ram_s~5580_q\ : std_logic;
SIGNAL \RAM1|ram_s~5548_q\ : std_logic;
SIGNAL \RAM1|ram_s~8750_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8751_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5292_q\ : std_logic;
SIGNAL \RAM1|ram_s~5324feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5324_q\ : std_logic;
SIGNAL \RAM1|ram_s~8743_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5388_q\ : std_logic;
SIGNAL \RAM1|ram_s~5356feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5356_q\ : std_logic;
SIGNAL \RAM1|ram_s~8744_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8752_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8784_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8912_combout\ : std_logic;
SIGNAL \MUXULARAM|b[3]~3_combout\ : std_logic;
SIGNAL \BR1|registrador~41_q\ : std_logic;
SIGNAL \BR1|registrador~1065_combout\ : std_logic;
SIGNAL \BR1|registrador~1077_combout\ : std_logic;
SIGNAL \BR1|registrador~361_q\ : std_logic;
SIGNAL \BR1|registrador~393_q\ : std_logic;
SIGNAL \BR1|saidaB[3]~4_combout\ : std_logic;
SIGNAL \ULA1|Add0~3_combout\ : std_logic;
SIGNAL \ULA1|Add0~15_combout\ : std_logic;
SIGNAL \RAM1|ram_s~690_q\ : std_logic;
SIGNAL \RAM1|ram_s~4786feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4786_q\ : std_logic;
SIGNAL \RAM1|ram_s~9781_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6834_q\ : std_logic;
SIGNAL \RAM1|ram_s~2738feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2738_q\ : std_logic;
SIGNAL \RAM1|ram_s~9782_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4274_q\ : std_logic;
SIGNAL \RAM1|ram_s~6322_q\ : std_logic;
SIGNAL \RAM1|ram_s~178_q\ : std_logic;
SIGNAL \RAM1|ram_s~2226_q\ : std_logic;
SIGNAL \RAM1|ram_s~9783_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9784_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9785_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1714_q\ : std_logic;
SIGNAL \RAM1|ram_s~5810feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5810_q\ : std_logic;
SIGNAL \RAM1|ram_s~9786_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7858_q\ : std_logic;
SIGNAL \RAM1|ram_s~3762_q\ : std_logic;
SIGNAL \RAM1|ram_s~9787_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1202_q\ : std_logic;
SIGNAL \RAM1|ram_s~3250_q\ : std_logic;
SIGNAL \RAM1|ram_s~9779_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7346_q\ : std_logic;
SIGNAL \RAM1|ram_s~5298feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5298_q\ : std_logic;
SIGNAL \RAM1|ram_s~9780_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9788_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4914_q\ : std_logic;
SIGNAL \RAM1|ram_s~818_q\ : std_logic;
SIGNAL \RAM1|ram_s~9789_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6962_q\ : std_logic;
SIGNAL \RAM1|ram_s~2866_q\ : std_logic;
SIGNAL \RAM1|ram_s~9790_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5938_q\ : std_logic;
SIGNAL \RAM1|ram_s~1842_q\ : std_logic;
SIGNAL \RAM1|ram_s~9796_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7986_q\ : std_logic;
SIGNAL \RAM1|ram_s~3890_q\ : std_logic;
SIGNAL \RAM1|ram_s~9797_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1330_q\ : std_logic;
SIGNAL \RAM1|ram_s~3378_q\ : std_logic;
SIGNAL \RAM1|ram_s~9791_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7474_q\ : std_logic;
SIGNAL \RAM1|ram_s~5426feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5426_q\ : std_logic;
SIGNAL \RAM1|ram_s~9792_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2354_q\ : std_logic;
SIGNAL \RAM1|ram_s~306_q\ : std_logic;
SIGNAL \RAM1|ram_s~9793_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6450_q\ : std_logic;
SIGNAL \RAM1|ram_s~4402_q\ : std_logic;
SIGNAL \RAM1|ram_s~9794_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9795_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9798_combout\ : std_logic;
SIGNAL \RAM1|ram_s~562_q\ : std_logic;
SIGNAL \RAM1|ram_s~4658feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4658_q\ : std_logic;
SIGNAL \RAM1|ram_s~9799_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6706_q\ : std_logic;
SIGNAL \RAM1|ram_s~2610feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2610_q\ : std_logic;
SIGNAL \RAM1|ram_s~9800_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4146feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4146_q\ : std_logic;
SIGNAL \RAM1|ram_s~6194_q\ : std_logic;
SIGNAL \RAM1|ram_s~50_q\ : std_logic;
SIGNAL \RAM1|ram_s~2098feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2098_q\ : std_logic;
SIGNAL \RAM1|ram_s~9803_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9804_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3122feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3122_q\ : std_logic;
SIGNAL \RAM1|ram_s~1074_q\ : std_logic;
SIGNAL \RAM1|ram_s~9801_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7218_q\ : std_logic;
SIGNAL \RAM1|ram_s~5170_q\ : std_logic;
SIGNAL \RAM1|ram_s~9802_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9805_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1586_q\ : std_logic;
SIGNAL \RAM1|ram_s~5682feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5682_q\ : std_logic;
SIGNAL \RAM1|ram_s~9806_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7730_q\ : std_logic;
SIGNAL \RAM1|ram_s~3634_q\ : std_logic;
SIGNAL \RAM1|ram_s~9807_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9808_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9809_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2994_q\ : std_logic;
SIGNAL \RAM1|ram_s~7090_q\ : std_logic;
SIGNAL \RAM1|ram_s~946_q\ : std_logic;
SIGNAL \RAM1|ram_s~5042feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5042_q\ : std_logic;
SIGNAL \RAM1|ram_s~9812_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9813_combout\ : std_logic;
SIGNAL \RAM1|ram_s~434_q\ : std_logic;
SIGNAL \RAM1|ram_s~2482feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2482_q\ : std_logic;
SIGNAL \RAM1|ram_s~9814_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4530feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4530_q\ : std_logic;
SIGNAL \RAM1|ram_s~6578_q\ : std_logic;
SIGNAL \RAM1|ram_s~9815_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9816_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4018_q\ : std_logic;
SIGNAL \RAM1|ram_s~8114_q\ : std_logic;
SIGNAL \RAM1|ram_s~1970_q\ : std_logic;
SIGNAL \RAM1|ram_s~6066_q\ : std_logic;
SIGNAL \RAM1|ram_s~9817_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9818_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5554feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5554_q\ : std_logic;
SIGNAL \RAM1|ram_s~3506feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3506_q\ : std_logic;
SIGNAL \RAM1|ram_s~1458_q\ : std_logic;
SIGNAL \RAM1|ram_s~9810_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7602_q\ : std_logic;
SIGNAL \RAM1|ram_s~9811_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9819_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9820_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1490_q\ : std_logic;
SIGNAL \RAM1|ram_s~5586feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5586_q\ : std_logic;
SIGNAL \RAM1|ram_s~9744_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7634_q\ : std_logic;
SIGNAL \RAM1|ram_s~3538feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3538_q\ : std_logic;
SIGNAL \RAM1|ram_s~9745_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5458feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5458_q\ : std_logic;
SIGNAL \RAM1|ram_s~7506_q\ : std_logic;
SIGNAL \RAM1|ram_s~3410feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3410_q\ : std_logic;
SIGNAL \RAM1|ram_s~1362_q\ : std_logic;
SIGNAL \RAM1|ram_s~9737_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9738_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5202_q\ : std_logic;
SIGNAL \RAM1|ram_s~7250_q\ : std_logic;
SIGNAL \RAM1|ram_s~1106_q\ : std_logic;
SIGNAL \RAM1|ram_s~3154feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3154_q\ : std_logic;
SIGNAL \RAM1|ram_s~9741_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9742_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3282feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3282_q\ : std_logic;
SIGNAL \RAM1|ram_s~7378_q\ : std_logic;
SIGNAL \RAM1|ram_s~1234_q\ : std_logic;
SIGNAL \RAM1|ram_s~5330_q\ : std_logic;
SIGNAL \RAM1|ram_s~9739_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9740_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9743_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9746_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3794_q\ : std_logic;
SIGNAL \RAM1|ram_s~7890_q\ : std_logic;
SIGNAL \RAM1|ram_s~1746_q\ : std_logic;
SIGNAL \RAM1|ram_s~5842_q\ : std_logic;
SIGNAL \RAM1|ram_s~9768_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9769_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5714_q\ : std_logic;
SIGNAL \RAM1|ram_s~3666_q\ : std_logic;
SIGNAL \RAM1|ram_s~1618_q\ : std_logic;
SIGNAL \RAM1|ram_s~9772_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7762_q\ : std_logic;
SIGNAL \RAM1|ram_s~9773_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3922feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3922_q\ : std_logic;
SIGNAL \RAM1|ram_s~1874_q\ : std_logic;
SIGNAL \RAM1|ram_s~9770_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8018_q\ : std_logic;
SIGNAL \RAM1|ram_s~5970feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5970_q\ : std_logic;
SIGNAL \RAM1|ram_s~9771_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9774_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4050_q\ : std_logic;
SIGNAL \RAM1|ram_s~8146_q\ : std_logic;
SIGNAL \RAM1|ram_s~2002_q\ : std_logic;
SIGNAL \RAM1|ram_s~6098_q\ : std_logic;
SIGNAL \RAM1|ram_s~9775_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9776_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9777_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5074_q\ : std_logic;
SIGNAL \RAM1|ram_s~978_q\ : std_logic;
SIGNAL \RAM1|ram_s~9754_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7122_q\ : std_logic;
SIGNAL \RAM1|ram_s~3026feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3026_q\ : std_logic;
SIGNAL \RAM1|ram_s~9755_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2770_q\ : std_logic;
SIGNAL \RAM1|ram_s~6866_q\ : std_logic;
SIGNAL \RAM1|ram_s~722_q\ : std_logic;
SIGNAL \RAM1|ram_s~4818_q\ : std_logic;
SIGNAL \RAM1|ram_s~9747_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9748_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4690_q\ : std_logic;
SIGNAL \RAM1|ram_s~2642feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2642_q\ : std_logic;
SIGNAL \RAM1|ram_s~594_q\ : std_logic;
SIGNAL \RAM1|ram_s~9751_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6738_q\ : std_logic;
SIGNAL \RAM1|ram_s~9752_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2898feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2898_q\ : std_logic;
SIGNAL \RAM1|ram_s~850_q\ : std_logic;
SIGNAL \RAM1|ram_s~9749_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4946feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4946_q\ : std_logic;
SIGNAL \RAM1|ram_s~6994_q\ : std_logic;
SIGNAL \RAM1|ram_s~9750_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9753_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9756_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4434_q\ : std_logic;
SIGNAL \RAM1|ram_s~6482_q\ : std_logic;
SIGNAL \RAM1|ram_s~2386_q\ : std_logic;
SIGNAL \RAM1|ram_s~338_q\ : std_logic;
SIGNAL \RAM1|ram_s~9757_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9758_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4562feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4562_q\ : std_logic;
SIGNAL \RAM1|ram_s~466_q\ : std_logic;
SIGNAL \RAM1|ram_s~9764_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6610_q\ : std_logic;
SIGNAL \RAM1|ram_s~2514_q\ : std_logic;
SIGNAL \RAM1|ram_s~9765_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4178feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4178_q\ : std_logic;
SIGNAL \RAM1|ram_s~6226_q\ : std_logic;
SIGNAL \RAM1|ram_s~82_q\ : std_logic;
SIGNAL \RAM1|ram_s~2130_q\ : std_logic;
SIGNAL \RAM1|ram_s~9761_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9762_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2258_q\ : std_logic;
SIGNAL \RAM1|ram_s~6354_q\ : std_logic;
SIGNAL \RAM1|ram_s~210_q\ : std_logic;
SIGNAL \RAM1|ram_s~4306_q\ : std_logic;
SIGNAL \RAM1|ram_s~9759_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9760_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9763_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9766_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9767_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9778_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9821_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7826_q\ : std_logic;
SIGNAL \RAM1|ram_s~8082feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8082_q\ : std_logic;
SIGNAL \RAM1|ram_s~9860_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8210_q\ : std_logic;
SIGNAL \RAM1|ram_s~7954_q\ : std_logic;
SIGNAL \RAM1|ram_s~9861_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3986feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3986_q\ : std_logic;
SIGNAL \RAM1|ram_s~3730_q\ : std_logic;
SIGNAL \RAM1|ram_s~9853_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4114_q\ : std_logic;
SIGNAL \RAM1|ram_s~3858feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3858_q\ : std_logic;
SIGNAL \RAM1|ram_s~9854_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1938feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1938_q\ : std_logic;
SIGNAL \RAM1|ram_s~2066_q\ : std_logic;
SIGNAL \RAM1|ram_s~1682_q\ : std_logic;
SIGNAL \RAM1|ram_s~1810feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1810_q\ : std_logic;
SIGNAL \RAM1|ram_s~9857_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9858_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5906_q\ : std_logic;
SIGNAL \RAM1|ram_s~5778_q\ : std_logic;
SIGNAL \RAM1|ram_s~9855_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6162_q\ : std_logic;
SIGNAL \RAM1|ram_s~6034_q\ : std_logic;
SIGNAL \RAM1|ram_s~9856_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9859_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9862_combout\ : std_logic;
SIGNAL \RAM1|ram_s~914feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~914_q\ : std_logic;
SIGNAL \RAM1|ram_s~1042_q\ : std_logic;
SIGNAL \RAM1|ram_s~786_q\ : std_logic;
SIGNAL \RAM1|ram_s~658_q\ : std_logic;
SIGNAL \RAM1|ram_s~9826_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9827_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5010_q\ : std_logic;
SIGNAL \RAM1|ram_s~5138_q\ : std_logic;
SIGNAL \RAM1|ram_s~4882feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4882_q\ : std_logic;
SIGNAL \RAM1|ram_s~4754_q\ : std_logic;
SIGNAL \RAM1|ram_s~9824_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9825_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9828_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6802_q\ : std_logic;
SIGNAL \RAM1|ram_s~7058feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7058_q\ : std_logic;
SIGNAL \RAM1|ram_s~9829_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7186_q\ : std_logic;
SIGNAL \RAM1|ram_s~6930_q\ : std_logic;
SIGNAL \RAM1|ram_s~9830_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2834feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2834_q\ : std_logic;
SIGNAL \RAM1|ram_s~3090_q\ : std_logic;
SIGNAL \RAM1|ram_s~2706_q\ : std_logic;
SIGNAL \RAM1|ram_s~2962_q\ : std_logic;
SIGNAL \RAM1|ram_s~9822_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9823_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9831_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3346feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3346_q\ : std_logic;
SIGNAL \RAM1|ram_s~3602_q\ : std_logic;
SIGNAL \RAM1|ram_s~3218_q\ : std_logic;
SIGNAL \RAM1|ram_s~3474feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3474_q\ : std_logic;
SIGNAL \RAM1|ram_s~9834_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9835_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1170_q\ : std_logic;
SIGNAL \RAM1|ram_s~1298feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1298_q\ : std_logic;
SIGNAL \RAM1|ram_s~9836_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1426feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1426_q\ : std_logic;
SIGNAL \RAM1|ram_s~1554_q\ : std_logic;
SIGNAL \RAM1|ram_s~9837_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9838_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7442_q\ : std_logic;
SIGNAL \RAM1|ram_s~7698_q\ : std_logic;
SIGNAL \RAM1|ram_s~7570feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7570_q\ : std_logic;
SIGNAL \RAM1|ram_s~7314_q\ : std_logic;
SIGNAL \RAM1|ram_s~9839_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9840_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5522feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5522_q\ : std_logic;
SIGNAL \RAM1|ram_s~5650_q\ : std_logic;
SIGNAL \RAM1|ram_s~5266_q\ : std_logic;
SIGNAL \RAM1|ram_s~5394_q\ : std_logic;
SIGNAL \RAM1|ram_s~9832_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9833_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9841_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4498_q\ : std_logic;
SIGNAL \RAM1|ram_s~4370feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4370_q\ : std_logic;
SIGNAL \RAM1|ram_s~4242_q\ : std_logic;
SIGNAL \RAM1|ram_s~9842_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4626_q\ : std_logic;
SIGNAL \RAM1|ram_s~9843_combout\ : std_logic;
SIGNAL \RAM1|ram_s~402_q\ : std_logic;
SIGNAL \RAM1|ram_s~530_q\ : std_logic;
SIGNAL \RAM1|ram_s~274feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~274_q\ : std_logic;
SIGNAL \RAM1|ram_s~146_q\ : std_logic;
SIGNAL \RAM1|ram_s~9846_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9847_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2322_q\ : std_logic;
SIGNAL \RAM1|ram_s~2578_q\ : std_logic;
SIGNAL \RAM1|ram_s~2450feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2450_q\ : std_logic;
SIGNAL \RAM1|ram_s~2194_q\ : std_logic;
SIGNAL \RAM1|ram_s~9844_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9845_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9848_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6418_q\ : std_logic;
SIGNAL \RAM1|ram_s~6674_q\ : std_logic;
SIGNAL \RAM1|ram_s~6546feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6546_q\ : std_logic;
SIGNAL \RAM1|ram_s~6290_q\ : std_logic;
SIGNAL \RAM1|ram_s~9849_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9850_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9851_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9852_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9863_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2290_q\ : std_logic;
SIGNAL \RAM1|ram_s~4338_q\ : std_logic;
SIGNAL \RAM1|ram_s~242_q\ : std_logic;
SIGNAL \RAM1|ram_s~9709_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6386_q\ : std_logic;
SIGNAL \RAM1|ram_s~9710_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1266_q\ : std_logic;
SIGNAL \RAM1|ram_s~5362_q\ : std_logic;
SIGNAL \RAM1|ram_s~9707_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7410_q\ : std_logic;
SIGNAL \RAM1|ram_s~3314feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3314_q\ : std_logic;
SIGNAL \RAM1|ram_s~9708_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9711_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4850feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4850_q\ : std_logic;
SIGNAL \RAM1|ram_s~6898_q\ : std_logic;
SIGNAL \RAM1|ram_s~754_q\ : std_logic;
SIGNAL \RAM1|ram_s~2802feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2802_q\ : std_logic;
SIGNAL \RAM1|ram_s~9705_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9706_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3826_q\ : std_logic;
SIGNAL \RAM1|ram_s~1778_q\ : std_logic;
SIGNAL \RAM1|ram_s~9712_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7922_q\ : std_logic;
SIGNAL \RAM1|ram_s~5874_q\ : std_logic;
SIGNAL \RAM1|ram_s~9713_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9714_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7282feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7282_q\ : std_logic;
SIGNAL \RAM1|ram_s~6258_q\ : std_logic;
SIGNAL \RAM1|ram_s~6770_q\ : std_logic;
SIGNAL \RAM1|ram_s~9722_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7794_q\ : std_logic;
SIGNAL \RAM1|ram_s~9723_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5234feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5234_q\ : std_logic;
SIGNAL \RAM1|ram_s~4210_q\ : std_logic;
SIGNAL \RAM1|ram_s~9715_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4722feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4722_q\ : std_logic;
SIGNAL \RAM1|ram_s~5746_q\ : std_logic;
SIGNAL \RAM1|ram_s~9716_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2162_q\ : std_logic;
SIGNAL \RAM1|ram_s~2674feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2674_q\ : std_logic;
SIGNAL \RAM1|ram_s~9717_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3186feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3186_q\ : std_logic;
SIGNAL \RAM1|ram_s~3698_q\ : std_logic;
SIGNAL \RAM1|ram_s~9718_combout\ : std_logic;
SIGNAL \RAM1|ram_s~626_q\ : std_logic;
SIGNAL \RAM1|ram_s~1650_q\ : std_logic;
SIGNAL \RAM1|ram_s~1138feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1138_q\ : std_logic;
SIGNAL \RAM1|ram_s~114_q\ : std_logic;
SIGNAL \RAM1|ram_s~9719_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9720_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9721_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9724_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9725_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2034_q\ : std_logic;
SIGNAL \RAM1|ram_s~6130_q\ : std_logic;
SIGNAL \RAM1|ram_s~9733_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8178_q\ : std_logic;
SIGNAL \RAM1|ram_s~4082feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4082_q\ : std_logic;
SIGNAL \RAM1|ram_s~9734_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5106feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5106_q\ : std_logic;
SIGNAL \RAM1|ram_s~1010_q\ : std_logic;
SIGNAL \RAM1|ram_s~9728_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3058feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3058_q\ : std_logic;
SIGNAL \RAM1|ram_s~7154_q\ : std_logic;
SIGNAL \RAM1|ram_s~9729_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4594feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4594_q\ : std_logic;
SIGNAL \RAM1|ram_s~6642_q\ : std_logic;
SIGNAL \RAM1|ram_s~498_q\ : std_logic;
SIGNAL \RAM1|ram_s~2546_q\ : std_logic;
SIGNAL \RAM1|ram_s~9730_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9731_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9732_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5618_q\ : std_logic;
SIGNAL \RAM1|ram_s~7666_q\ : std_logic;
SIGNAL \RAM1|ram_s~1522_q\ : std_logic;
SIGNAL \RAM1|ram_s~3570_q\ : std_logic;
SIGNAL \RAM1|ram_s~9726_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9727_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9735_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1394feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1394_q\ : std_logic;
SIGNAL \RAM1|ram_s~1906_q\ : std_logic;
SIGNAL \RAM1|ram_s~370_q\ : std_logic;
SIGNAL \RAM1|ram_s~882_q\ : std_logic;
SIGNAL \RAM1|ram_s~9699_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9700_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5490feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5490_q\ : std_logic;
SIGNAL \RAM1|ram_s~6002_q\ : std_logic;
SIGNAL \RAM1|ram_s~4978_q\ : std_logic;
SIGNAL \RAM1|ram_s~4466_q\ : std_logic;
SIGNAL \RAM1|ram_s~9697_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9698_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9701_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2418_q\ : std_logic;
SIGNAL \RAM1|ram_s~3442_q\ : std_logic;
SIGNAL \RAM1|ram_s~9695_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2930feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2930_q\ : std_logic;
SIGNAL \RAM1|ram_s~3954_q\ : std_logic;
SIGNAL \RAM1|ram_s~9696_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7538_q\ : std_logic;
SIGNAL \RAM1|ram_s~6514_q\ : std_logic;
SIGNAL \RAM1|ram_s~9702_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8050_q\ : std_logic;
SIGNAL \RAM1|ram_s~7026_q\ : std_logic;
SIGNAL \RAM1|ram_s~9703_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9704_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9736_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9864_combout\ : std_logic;
SIGNAL \MUXULARAM|b[9]~8_combout\ : std_logic;
SIGNAL \BR1|registrador~367_q\ : std_logic;
SIGNAL \BR1|registrador~47feeder_combout\ : std_logic;
SIGNAL \BR1|registrador~47_q\ : std_logic;
SIGNAL \BR1|registrador~1070_combout\ : std_logic;
SIGNAL \BR1|registrador~399_q\ : std_logic;
SIGNAL \BR1|saidaB[9]~9_combout\ : std_logic;
SIGNAL \ULA1|Add0~26_combout\ : std_logic;
SIGNAL \ULA1|Add0~29\ : std_logic;
SIGNAL \ULA1|Add0~30_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10235_combout\ : std_logic;
SIGNAL \RAM1|ram_s~10246_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8141_q\ : std_logic;
SIGNAL \RAM1|ram_s~8205_q\ : std_logic;
SIGNAL \RAM1|ram_s~8173feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8173_q\ : std_logic;
SIGNAL \RAM1|ram_s~8109_q\ : std_logic;
SIGNAL \RAM1|ram_s~9078_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9079_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7661feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7661_q\ : std_logic;
SIGNAL \RAM1|ram_s~7693_q\ : std_logic;
SIGNAL \RAM1|ram_s~7597_q\ : std_logic;
SIGNAL \RAM1|ram_s~7629feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7629_q\ : std_logic;
SIGNAL \RAM1|ram_s~9071_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9072_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7117_q\ : std_logic;
SIGNAL \RAM1|ram_s~7181_q\ : std_logic;
SIGNAL \RAM1|ram_s~7085_q\ : std_logic;
SIGNAL \RAM1|ram_s~7149feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7149_q\ : std_logic;
SIGNAL \RAM1|ram_s~9073_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9074_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6637feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6637_q\ : std_logic;
SIGNAL \RAM1|ram_s~6605_q\ : std_logic;
SIGNAL \RAM1|ram_s~6573_q\ : std_logic;
SIGNAL \RAM1|ram_s~9075_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6669_q\ : std_logic;
SIGNAL \RAM1|ram_s~9076_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9077_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9080_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6509_q\ : std_logic;
SIGNAL \RAM1|ram_s~6477_q\ : std_logic;
SIGNAL \RAM1|ram_s~6445_q\ : std_logic;
SIGNAL \RAM1|ram_s~9044_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6541_q\ : std_logic;
SIGNAL \RAM1|ram_s~9045_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7533feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7533_q\ : std_logic;
SIGNAL \RAM1|ram_s~7469_q\ : std_logic;
SIGNAL \RAM1|ram_s~7501_q\ : std_logic;
SIGNAL \RAM1|ram_s~9042_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7565_q\ : std_logic;
SIGNAL \RAM1|ram_s~9043_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9046_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6957_q\ : std_logic;
SIGNAL \RAM1|ram_s~7021_q\ : std_logic;
SIGNAL \RAM1|ram_s~9040_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7053_q\ : std_logic;
SIGNAL \RAM1|ram_s~6989feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6989_q\ : std_logic;
SIGNAL \RAM1|ram_s~9041_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7981_q\ : std_logic;
SIGNAL \RAM1|ram_s~8045feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8045_q\ : std_logic;
SIGNAL \RAM1|ram_s~9047_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8013_q\ : std_logic;
SIGNAL \RAM1|ram_s~8077_q\ : std_logic;
SIGNAL \RAM1|ram_s~9048_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9049_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6861_q\ : std_logic;
SIGNAL \RAM1|ram_s~6893feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6893_q\ : std_logic;
SIGNAL \RAM1|ram_s~6829_q\ : std_logic;
SIGNAL \RAM1|ram_s~9052_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6925_q\ : std_logic;
SIGNAL \RAM1|ram_s~9053_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6381_q\ : std_logic;
SIGNAL \RAM1|ram_s~6413_q\ : std_logic;
SIGNAL \RAM1|ram_s~6317_q\ : std_logic;
SIGNAL \RAM1|ram_s~6349_q\ : std_logic;
SIGNAL \RAM1|ram_s~9054_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9055_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9056_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7917feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7917_q\ : std_logic;
SIGNAL \RAM1|ram_s~7853_q\ : std_logic;
SIGNAL \RAM1|ram_s~9057_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7949_q\ : std_logic;
SIGNAL \RAM1|ram_s~7885feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7885_q\ : std_logic;
SIGNAL \RAM1|ram_s~9058_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7405_q\ : std_logic;
SIGNAL \RAM1|ram_s~7437_q\ : std_logic;
SIGNAL \RAM1|ram_s~7373_q\ : std_logic;
SIGNAL \RAM1|ram_s~7341_q\ : std_logic;
SIGNAL \RAM1|ram_s~9050_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9051_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9059_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6253feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6253_q\ : std_logic;
SIGNAL \RAM1|ram_s~6285_q\ : std_logic;
SIGNAL \RAM1|ram_s~6221_q\ : std_logic;
SIGNAL \RAM1|ram_s~6189_q\ : std_logic;
SIGNAL \RAM1|ram_s~9064_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9065_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7213_q\ : std_logic;
SIGNAL \RAM1|ram_s~7245_q\ : std_logic;
SIGNAL \RAM1|ram_s~9062_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7309_q\ : std_logic;
SIGNAL \RAM1|ram_s~7277_q\ : std_logic;
SIGNAL \RAM1|ram_s~9063_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9066_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6765_q\ : std_logic;
SIGNAL \RAM1|ram_s~6701_q\ : std_logic;
SIGNAL \RAM1|ram_s~9060_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6797_q\ : std_logic;
SIGNAL \RAM1|ram_s~6733_q\ : std_logic;
SIGNAL \RAM1|ram_s~9061_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7757feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7757_q\ : std_logic;
SIGNAL \RAM1|ram_s~7821_q\ : std_logic;
SIGNAL \RAM1|ram_s~7789_q\ : std_logic;
SIGNAL \RAM1|ram_s~7725_q\ : std_logic;
SIGNAL \RAM1|ram_s~9067_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9068_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9069_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9070_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9081_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1389feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1389_q\ : std_logic;
SIGNAL \RAM1|ram_s~365_q\ : std_logic;
SIGNAL \RAM1|ram_s~9009_combout\ : std_logic;
SIGNAL \RAM1|ram_s~877_q\ : std_logic;
SIGNAL \RAM1|ram_s~1901_q\ : std_logic;
SIGNAL \RAM1|ram_s~9010_combout\ : std_logic;
SIGNAL \RAM1|ram_s~621feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~621_q\ : std_logic;
SIGNAL \RAM1|ram_s~1645_q\ : std_logic;
SIGNAL \RAM1|ram_s~1133feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1133_q\ : std_logic;
SIGNAL \RAM1|ram_s~109_q\ : std_logic;
SIGNAL \RAM1|ram_s~9011_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9012_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9013_combout\ : std_logic;
SIGNAL \RAM1|ram_s~493_q\ : std_logic;
SIGNAL \RAM1|ram_s~1005_q\ : std_logic;
SIGNAL \RAM1|ram_s~9014_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1517_q\ : std_logic;
SIGNAL \RAM1|ram_s~2029_q\ : std_logic;
SIGNAL \RAM1|ram_s~9015_combout\ : std_logic;
SIGNAL \RAM1|ram_s~749feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~749_q\ : std_logic;
SIGNAL \RAM1|ram_s~237_q\ : std_logic;
SIGNAL \RAM1|ram_s~9007_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1261_q\ : std_logic;
SIGNAL \RAM1|ram_s~1773_q\ : std_logic;
SIGNAL \RAM1|ram_s~9008_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9016_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1453_q\ : std_logic;
SIGNAL \RAM1|ram_s~1965_q\ : std_logic;
SIGNAL \RAM1|ram_s~429_q\ : std_logic;
SIGNAL \RAM1|ram_s~941_q\ : std_logic;
SIGNAL \RAM1|ram_s~9024_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9025_combout\ : std_logic;
SIGNAL \RAM1|ram_s~813_q\ : std_logic;
SIGNAL \RAM1|ram_s~1325_q\ : std_logic;
SIGNAL \RAM1|ram_s~301_q\ : std_logic;
SIGNAL \RAM1|ram_s~9019_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1837_q\ : std_logic;
SIGNAL \RAM1|ram_s~9020_combout\ : std_logic;
SIGNAL \RAM1|ram_s~557_q\ : std_logic;
SIGNAL \RAM1|ram_s~1581_q\ : std_logic;
SIGNAL \RAM1|ram_s~45_q\ : std_logic;
SIGNAL \RAM1|ram_s~1069_q\ : std_logic;
SIGNAL \RAM1|ram_s~9021_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9022_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9023_combout\ : std_logic;
SIGNAL \RAM1|ram_s~173_q\ : std_logic;
SIGNAL \RAM1|ram_s~685_q\ : std_logic;
SIGNAL \RAM1|ram_s~9017_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1709_q\ : std_logic;
SIGNAL \RAM1|ram_s~1197_q\ : std_logic;
SIGNAL \RAM1|ram_s~9018_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9026_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9027_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1037feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1037_q\ : std_logic;
SIGNAL \RAM1|ram_s~525_q\ : std_logic;
SIGNAL \RAM1|ram_s~9035_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2061_q\ : std_logic;
SIGNAL \RAM1|ram_s~1549feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1549_q\ : std_logic;
SIGNAL \RAM1|ram_s~9036_combout\ : std_logic;
SIGNAL \RAM1|ram_s~141_q\ : std_logic;
SIGNAL \RAM1|ram_s~1165feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1165_q\ : std_logic;
SIGNAL \RAM1|ram_s~9032_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1677_q\ : std_logic;
SIGNAL \RAM1|ram_s~653_q\ : std_logic;
SIGNAL \RAM1|ram_s~9033_combout\ : std_logic;
SIGNAL \RAM1|ram_s~269_q\ : std_logic;
SIGNAL \RAM1|ram_s~781feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~781_q\ : std_logic;
SIGNAL \RAM1|ram_s~9030_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1805_q\ : std_logic;
SIGNAL \RAM1|ram_s~1293feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1293_q\ : std_logic;
SIGNAL \RAM1|ram_s~9031_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9034_combout\ : std_logic;
SIGNAL \RAM1|ram_s~909_q\ : std_logic;
SIGNAL \RAM1|ram_s~1933_q\ : std_logic;
SIGNAL \RAM1|ram_s~397_q\ : std_logic;
SIGNAL \RAM1|ram_s~1421feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1421_q\ : std_logic;
SIGNAL \RAM1|ram_s~9028_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9029_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9037_combout\ : std_logic;
SIGNAL \RAM1|ram_s~973_q\ : std_logic;
SIGNAL \RAM1|ram_s~461_q\ : std_logic;
SIGNAL \RAM1|ram_s~9004_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1997_q\ : std_logic;
SIGNAL \RAM1|ram_s~1485feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1485_q\ : std_logic;
SIGNAL \RAM1|ram_s~9005_combout\ : std_logic;
SIGNAL \RAM1|ram_s~845feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~845_q\ : std_logic;
SIGNAL \RAM1|ram_s~1869_q\ : std_logic;
SIGNAL \RAM1|ram_s~1357_q\ : std_logic;
SIGNAL \RAM1|ram_s~333_q\ : std_logic;
SIGNAL \RAM1|ram_s~8997_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8998_combout\ : std_logic;
SIGNAL \RAM1|ram_s~77_q\ : std_logic;
SIGNAL \RAM1|ram_s~1101_q\ : std_logic;
SIGNAL \RAM1|ram_s~9001_combout\ : std_logic;
SIGNAL \RAM1|ram_s~589_q\ : std_logic;
SIGNAL \RAM1|ram_s~1613_q\ : std_logic;
SIGNAL \RAM1|ram_s~9002_combout\ : std_logic;
SIGNAL \RAM1|ram_s~205_q\ : std_logic;
SIGNAL \RAM1|ram_s~717_q\ : std_logic;
SIGNAL \RAM1|ram_s~8999_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1741_q\ : std_logic;
SIGNAL \RAM1|ram_s~1229_q\ : std_logic;
SIGNAL \RAM1|ram_s~9000_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9003_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9006_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9038_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4909feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4909_q\ : std_logic;
SIGNAL \RAM1|ram_s~5933_q\ : std_logic;
SIGNAL \RAM1|ram_s~5421feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5421_q\ : std_logic;
SIGNAL \RAM1|ram_s~4397_q\ : std_logic;
SIGNAL \RAM1|ram_s~8977_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8978_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4141_q\ : std_logic;
SIGNAL \RAM1|ram_s~5165_q\ : std_logic;
SIGNAL \RAM1|ram_s~8979_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5677_q\ : std_logic;
SIGNAL \RAM1|ram_s~4653_q\ : std_logic;
SIGNAL \RAM1|ram_s~8980_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8981_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4781feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4781_q\ : std_logic;
SIGNAL \RAM1|ram_s~4269_q\ : std_logic;
SIGNAL \RAM1|ram_s~8975_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5805_q\ : std_logic;
SIGNAL \RAM1|ram_s~5293_q\ : std_logic;
SIGNAL \RAM1|ram_s~8976_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5549feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5549_q\ : std_logic;
SIGNAL \RAM1|ram_s~4525_q\ : std_logic;
SIGNAL \RAM1|ram_s~5037_q\ : std_logic;
SIGNAL \RAM1|ram_s~8982_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6061_q\ : std_logic;
SIGNAL \RAM1|ram_s~8983_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8984_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4941_q\ : std_logic;
SIGNAL \RAM1|ram_s~5453feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5453_q\ : std_logic;
SIGNAL \RAM1|ram_s~4429_q\ : std_logic;
SIGNAL \RAM1|ram_s~8965_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5965_q\ : std_logic;
SIGNAL \RAM1|ram_s~8966_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4173_q\ : std_logic;
SIGNAL \RAM1|ram_s~5197feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5197_q\ : std_logic;
SIGNAL \RAM1|ram_s~8969_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4685feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4685_q\ : std_logic;
SIGNAL \RAM1|ram_s~5709_q\ : std_logic;
SIGNAL \RAM1|ram_s~8970_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5325feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5325_q\ : std_logic;
SIGNAL \RAM1|ram_s~5837_q\ : std_logic;
SIGNAL \RAM1|ram_s~4301_q\ : std_logic;
SIGNAL \RAM1|ram_s~4813feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4813_q\ : std_logic;
SIGNAL \RAM1|ram_s~8967_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8968_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8971_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5581feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5581_q\ : std_logic;
SIGNAL \RAM1|ram_s~6093_q\ : std_logic;
SIGNAL \RAM1|ram_s~4557_q\ : std_logic;
SIGNAL \RAM1|ram_s~5069_q\ : std_logic;
SIGNAL \RAM1|ram_s~8972_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8973_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8974_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8985_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4493_q\ : std_logic;
SIGNAL \RAM1|ram_s~5517feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5517_q\ : std_logic;
SIGNAL \RAM1|ram_s~8986_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6029_q\ : std_logic;
SIGNAL \RAM1|ram_s~5005_q\ : std_logic;
SIGNAL \RAM1|ram_s~8987_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5645_q\ : std_logic;
SIGNAL \RAM1|ram_s~6157_q\ : std_logic;
SIGNAL \RAM1|ram_s~5133_q\ : std_logic;
SIGNAL \RAM1|ram_s~4621_q\ : std_logic;
SIGNAL \RAM1|ram_s~8993_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8994_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5389feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5389_q\ : std_logic;
SIGNAL \RAM1|ram_s~5901_q\ : std_logic;
SIGNAL \RAM1|ram_s~4365_q\ : std_logic;
SIGNAL \RAM1|ram_s~4877feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4877_q\ : std_logic;
SIGNAL \RAM1|ram_s~8988_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8989_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4749feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4749_q\ : std_logic;
SIGNAL \RAM1|ram_s~5773_q\ : std_logic;
SIGNAL \RAM1|ram_s~4237_q\ : std_logic;
SIGNAL \RAM1|ram_s~5261_q\ : std_logic;
SIGNAL \RAM1|ram_s~8990_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8991_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8992_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8995_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5101feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5101_q\ : std_logic;
SIGNAL \RAM1|ram_s~4589_q\ : std_logic;
SIGNAL \RAM1|ram_s~8962_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6125_q\ : std_logic;
SIGNAL \RAM1|ram_s~5613_q\ : std_logic;
SIGNAL \RAM1|ram_s~8963_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5229_q\ : std_logic;
SIGNAL \RAM1|ram_s~4205_q\ : std_logic;
SIGNAL \RAM1|ram_s~8959_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4717feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4717_q\ : std_logic;
SIGNAL \RAM1|ram_s~5741_q\ : std_logic;
SIGNAL \RAM1|ram_s~8960_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5485_q\ : std_logic;
SIGNAL \RAM1|ram_s~4461_q\ : std_logic;
SIGNAL \RAM1|ram_s~8957_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5997_q\ : std_logic;
SIGNAL \RAM1|ram_s~4973_q\ : std_logic;
SIGNAL \RAM1|ram_s~8958_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8961_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5357feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5357_q\ : std_logic;
SIGNAL \RAM1|ram_s~5869_q\ : std_logic;
SIGNAL \RAM1|ram_s~4333_q\ : std_logic;
SIGNAL \RAM1|ram_s~4845feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4845_q\ : std_logic;
SIGNAL \RAM1|ram_s~8955_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8956_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8964_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8996_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9039_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2573_q\ : std_logic;
SIGNAL \RAM1|ram_s~3085feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3085_q\ : std_logic;
SIGNAL \RAM1|ram_s~8951_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4109_q\ : std_logic;
SIGNAL \RAM1|ram_s~3597feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3597_q\ : std_logic;
SIGNAL \RAM1|ram_s~8952_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3533feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3533_q\ : std_logic;
SIGNAL \RAM1|ram_s~4045_q\ : std_logic;
SIGNAL \RAM1|ram_s~2509_q\ : std_logic;
SIGNAL \RAM1|ram_s~3021_q\ : std_logic;
SIGNAL \RAM1|ram_s~8944_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8945_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3053_q\ : std_logic;
SIGNAL \RAM1|ram_s~4077_q\ : std_logic;
SIGNAL \RAM1|ram_s~3565feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3565_q\ : std_logic;
SIGNAL \RAM1|ram_s~2541_q\ : std_logic;
SIGNAL \RAM1|ram_s~8946_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8947_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3501feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3501_q\ : std_logic;
SIGNAL \RAM1|ram_s~2477_q\ : std_logic;
SIGNAL \RAM1|ram_s~8948_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4013_q\ : std_logic;
SIGNAL \RAM1|ram_s~2989_q\ : std_logic;
SIGNAL \RAM1|ram_s~8949_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8950_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8953_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2189_q\ : std_logic;
SIGNAL \RAM1|ram_s~2701_q\ : std_logic;
SIGNAL \RAM1|ram_s~8940_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3213feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3213_q\ : std_logic;
SIGNAL \RAM1|ram_s~3725_q\ : std_logic;
SIGNAL \RAM1|ram_s~8941_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2125_q\ : std_logic;
SIGNAL \RAM1|ram_s~2637_q\ : std_logic;
SIGNAL \RAM1|ram_s~8935_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3661_q\ : std_logic;
SIGNAL \RAM1|ram_s~3149_q\ : std_logic;
SIGNAL \RAM1|ram_s~8936_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2093_q\ : std_logic;
SIGNAL \RAM1|ram_s~3117_q\ : std_logic;
SIGNAL \RAM1|ram_s~8937_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3629_q\ : std_logic;
SIGNAL \RAM1|ram_s~2605feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2605_q\ : std_logic;
SIGNAL \RAM1|ram_s~8938_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8939_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2669_q\ : std_logic;
SIGNAL \RAM1|ram_s~3693_q\ : std_logic;
SIGNAL \RAM1|ram_s~2157_q\ : std_logic;
SIGNAL \RAM1|ram_s~3181_q\ : std_logic;
SIGNAL \RAM1|ram_s~8933_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8934_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8942_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3469feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3469_q\ : std_logic;
SIGNAL \RAM1|ram_s~3981_q\ : std_logic;
SIGNAL \RAM1|ram_s~2445_q\ : std_logic;
SIGNAL \RAM1|ram_s~2957_q\ : std_logic;
SIGNAL \RAM1|ram_s~8930_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8931_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2925_q\ : std_logic;
SIGNAL \RAM1|ram_s~3437feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3437_q\ : std_logic;
SIGNAL \RAM1|ram_s~2413_q\ : std_logic;
SIGNAL \RAM1|ram_s~8923_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3949_q\ : std_logic;
SIGNAL \RAM1|ram_s~8924_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2381_q\ : std_logic;
SIGNAL \RAM1|ram_s~2893_q\ : std_logic;
SIGNAL \RAM1|ram_s~8925_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3917_q\ : std_logic;
SIGNAL \RAM1|ram_s~3405_q\ : std_logic;
SIGNAL \RAM1|ram_s~8926_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2861_q\ : std_logic;
SIGNAL \RAM1|ram_s~3885_q\ : std_logic;
SIGNAL \RAM1|ram_s~2349_q\ : std_logic;
SIGNAL \RAM1|ram_s~3373feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3373_q\ : std_logic;
SIGNAL \RAM1|ram_s~8927_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8928_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8929_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8932_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8943_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3341feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3341_q\ : std_logic;
SIGNAL \RAM1|ram_s~3853_q\ : std_logic;
SIGNAL \RAM1|ram_s~2317_q\ : std_logic;
SIGNAL \RAM1|ram_s~2829_q\ : std_logic;
SIGNAL \RAM1|ram_s~8920_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8921_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2285_q\ : std_logic;
SIGNAL \RAM1|ram_s~3309_q\ : std_logic;
SIGNAL \RAM1|ram_s~8915_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2797feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2797_q\ : std_logic;
SIGNAL \RAM1|ram_s~3821_q\ : std_logic;
SIGNAL \RAM1|ram_s~8916_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2733feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2733_q\ : std_logic;
SIGNAL \RAM1|ram_s~2221_q\ : std_logic;
SIGNAL \RAM1|ram_s~3245feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3245_q\ : std_logic;
SIGNAL \RAM1|ram_s~8917_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3757_q\ : std_logic;
SIGNAL \RAM1|ram_s~8918_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8919_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3277_q\ : std_logic;
SIGNAL \RAM1|ram_s~2253_q\ : std_logic;
SIGNAL \RAM1|ram_s~2765feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2765_q\ : std_logic;
SIGNAL \RAM1|ram_s~8913_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3789_q\ : std_logic;
SIGNAL \RAM1|ram_s~8914_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8922_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8954_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9082_combout\ : std_logic;
SIGNAL \MUXULARAM|b[4]~4_combout\ : std_logic;
SIGNAL \BR1|registrador~362feeder_combout\ : std_logic;
SIGNAL \BR1|registrador~362_q\ : std_logic;
SIGNAL \BR1|registrador~1078_combout\ : std_logic;
SIGNAL \BR1|registrador~394_q\ : std_logic;
SIGNAL \BR1|registrador~42_q\ : std_logic;
SIGNAL \BR1|registrador~1066_combout\ : std_logic;
SIGNAL \BR1|saidaB[4]~5_combout\ : std_logic;
SIGNAL \ULA1|Add0~2_combout\ : std_logic;
SIGNAL \ULA1|Add0~17_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1227_q\ : std_logic;
SIGNAL \RAM1|ram_s~5323_q\ : std_logic;
SIGNAL \RAM1|ram_s~8627_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7371_q\ : std_logic;
SIGNAL \RAM1|ram_s~3275_q\ : std_logic;
SIGNAL \RAM1|ram_s~8628_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5291_q\ : std_logic;
SIGNAL \RAM1|ram_s~7339_q\ : std_logic;
SIGNAL \RAM1|ram_s~3243feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3243_q\ : std_logic;
SIGNAL \RAM1|ram_s~1195_q\ : std_logic;
SIGNAL \RAM1|ram_s~8629_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8630_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8631_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3307_q\ : std_logic;
SIGNAL \RAM1|ram_s~1259_q\ : std_logic;
SIGNAL \RAM1|ram_s~8625_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7403_q\ : std_logic;
SIGNAL \RAM1|ram_s~5355feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5355_q\ : std_logic;
SIGNAL \RAM1|ram_s~8626_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3339_q\ : std_logic;
SIGNAL \RAM1|ram_s~7435_q\ : std_logic;
SIGNAL \RAM1|ram_s~5387feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5387_q\ : std_logic;
SIGNAL \RAM1|ram_s~1291_q\ : std_logic;
SIGNAL \RAM1|ram_s~8632_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8633_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8634_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4267_q\ : std_logic;
SIGNAL \RAM1|ram_s~4299feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4299_q\ : std_logic;
SIGNAL \RAM1|ram_s~8635_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4363_q\ : std_logic;
SIGNAL \RAM1|ram_s~4331feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4331_q\ : std_logic;
SIGNAL \RAM1|ram_s~8636_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6347feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6347_q\ : std_logic;
SIGNAL \RAM1|ram_s~6411_q\ : std_logic;
SIGNAL \RAM1|ram_s~6379_q\ : std_logic;
SIGNAL \RAM1|ram_s~6315_q\ : std_logic;
SIGNAL \RAM1|ram_s~8642_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8643_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2219_q\ : std_logic;
SIGNAL \RAM1|ram_s~2283feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2283_q\ : std_logic;
SIGNAL \RAM1|ram_s~8637_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2315_q\ : std_logic;
SIGNAL \RAM1|ram_s~2251feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2251_q\ : std_logic;
SIGNAL \RAM1|ram_s~8638_combout\ : std_logic;
SIGNAL \RAM1|ram_s~203feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~203_q\ : std_logic;
SIGNAL \RAM1|ram_s~171_q\ : std_logic;
SIGNAL \RAM1|ram_s~8639_combout\ : std_logic;
SIGNAL \RAM1|ram_s~267_q\ : std_logic;
SIGNAL \RAM1|ram_s~235feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~235_q\ : std_logic;
SIGNAL \RAM1|ram_s~8640_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8641_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8644_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8645_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6891feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6891_q\ : std_logic;
SIGNAL \RAM1|ram_s~6827_q\ : std_logic;
SIGNAL \RAM1|ram_s~8622_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6923_q\ : std_logic;
SIGNAL \RAM1|ram_s~6859_q\ : std_logic;
SIGNAL \RAM1|ram_s~8623_combout\ : std_logic;
SIGNAL \RAM1|ram_s~747feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~747_q\ : std_logic;
SIGNAL \RAM1|ram_s~779_q\ : std_logic;
SIGNAL \RAM1|ram_s~715feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~715_q\ : std_logic;
SIGNAL \RAM1|ram_s~683_q\ : std_logic;
SIGNAL \RAM1|ram_s~8619_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8620_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4843feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4843_q\ : std_logic;
SIGNAL \RAM1|ram_s~4875_q\ : std_logic;
SIGNAL \RAM1|ram_s~4811feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4811_q\ : std_logic;
SIGNAL \RAM1|ram_s~4779_q\ : std_logic;
SIGNAL \RAM1|ram_s~8617_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8618_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8621_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2763feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2763_q\ : std_logic;
SIGNAL \RAM1|ram_s~2827_q\ : std_logic;
SIGNAL \RAM1|ram_s~2731_q\ : std_logic;
SIGNAL \RAM1|ram_s~2795_q\ : std_logic;
SIGNAL \RAM1|ram_s~8615_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8616_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8624_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7851_q\ : std_logic;
SIGNAL \RAM1|ram_s~7883_q\ : std_logic;
SIGNAL \RAM1|ram_s~8653_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7915_q\ : std_logic;
SIGNAL \RAM1|ram_s~7947_q\ : std_logic;
SIGNAL \RAM1|ram_s~8654_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3819_q\ : std_logic;
SIGNAL \RAM1|ram_s~3851_q\ : std_logic;
SIGNAL \RAM1|ram_s~3787feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3787_q\ : std_logic;
SIGNAL \RAM1|ram_s~3755_q\ : std_logic;
SIGNAL \RAM1|ram_s~8648_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8649_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1739_q\ : std_logic;
SIGNAL \RAM1|ram_s~1803_q\ : std_logic;
SIGNAL \RAM1|ram_s~1707_q\ : std_logic;
SIGNAL \RAM1|ram_s~1771feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1771_q\ : std_logic;
SIGNAL \RAM1|ram_s~8650_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8651_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8652_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5835feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5835_q\ : std_logic;
SIGNAL \RAM1|ram_s~5899_q\ : std_logic;
SIGNAL \RAM1|ram_s~5867feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5867_q\ : std_logic;
SIGNAL \RAM1|ram_s~5803_q\ : std_logic;
SIGNAL \RAM1|ram_s~8646_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8647_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8655_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8656_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6219_q\ : std_logic;
SIGNAL \RAM1|ram_s~6283_q\ : std_logic;
SIGNAL \RAM1|ram_s~6251_q\ : std_logic;
SIGNAL \RAM1|ram_s~6187_q\ : std_logic;
SIGNAL \RAM1|ram_s~8684_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8685_combout\ : std_logic;
SIGNAL \RAM1|ram_s~43_q\ : std_logic;
SIGNAL \RAM1|ram_s~75_q\ : std_logic;
SIGNAL \RAM1|ram_s~8681_combout\ : std_logic;
SIGNAL \RAM1|ram_s~107feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~107_q\ : std_logic;
SIGNAL \RAM1|ram_s~139_q\ : std_logic;
SIGNAL \RAM1|ram_s~8682_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2091_q\ : std_logic;
SIGNAL \RAM1|ram_s~2155_q\ : std_logic;
SIGNAL \RAM1|ram_s~8679_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2187_q\ : std_logic;
SIGNAL \RAM1|ram_s~2123_q\ : std_logic;
SIGNAL \RAM1|ram_s~8680_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8683_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4139_q\ : std_logic;
SIGNAL \RAM1|ram_s~4171feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4171_q\ : std_logic;
SIGNAL \RAM1|ram_s~8677_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4235_q\ : std_logic;
SIGNAL \RAM1|ram_s~4203_q\ : std_logic;
SIGNAL \RAM1|ram_s~8678_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8686_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4651_q\ : std_logic;
SIGNAL \RAM1|ram_s~4683_q\ : std_logic;
SIGNAL \RAM1|ram_s~8669_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4715feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4715_q\ : std_logic;
SIGNAL \RAM1|ram_s~4747_q\ : std_logic;
SIGNAL \RAM1|ram_s~8670_combout\ : std_logic;
SIGNAL \RAM1|ram_s~555_q\ : std_logic;
SIGNAL \RAM1|ram_s~587_q\ : std_logic;
SIGNAL \RAM1|ram_s~8671_combout\ : std_logic;
SIGNAL \RAM1|ram_s~651_q\ : std_logic;
SIGNAL \RAM1|ram_s~619_q\ : std_logic;
SIGNAL \RAM1|ram_s~8672_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8673_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6763_q\ : std_logic;
SIGNAL \RAM1|ram_s~6699_q\ : std_logic;
SIGNAL \RAM1|ram_s~8674_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6795_q\ : std_logic;
SIGNAL \RAM1|ram_s~6731_q\ : std_logic;
SIGNAL \RAM1|ram_s~8675_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2635feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2635_q\ : std_logic;
SIGNAL \RAM1|ram_s~2699_q\ : std_logic;
SIGNAL \RAM1|ram_s~2603_q\ : std_logic;
SIGNAL \RAM1|ram_s~2667feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2667_q\ : std_logic;
SIGNAL \RAM1|ram_s~8667_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8668_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8676_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8687_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3659feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3659_q\ : std_logic;
SIGNAL \RAM1|ram_s~3723_q\ : std_logic;
SIGNAL \RAM1|ram_s~3627_q\ : std_logic;
SIGNAL \RAM1|ram_s~3691_q\ : std_logic;
SIGNAL \RAM1|ram_s~8688_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8689_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7755_q\ : std_logic;
SIGNAL \RAM1|ram_s~7723_q\ : std_logic;
SIGNAL \RAM1|ram_s~7787_q\ : std_logic;
SIGNAL \RAM1|ram_s~8695_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7819_q\ : std_logic;
SIGNAL \RAM1|ram_s~8696_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5739_q\ : std_logic;
SIGNAL \RAM1|ram_s~5707_q\ : std_logic;
SIGNAL \RAM1|ram_s~5675_q\ : std_logic;
SIGNAL \RAM1|ram_s~8690_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5771_q\ : std_logic;
SIGNAL \RAM1|ram_s~8691_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1579_q\ : std_logic;
SIGNAL \RAM1|ram_s~1611_q\ : std_logic;
SIGNAL \RAM1|ram_s~8692_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1643feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1643_q\ : std_logic;
SIGNAL \RAM1|ram_s~1675_q\ : std_logic;
SIGNAL \RAM1|ram_s~8693_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8694_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8697_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7275_q\ : std_logic;
SIGNAL \RAM1|ram_s~7211_q\ : std_logic;
SIGNAL \RAM1|ram_s~8664_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7307_q\ : std_logic;
SIGNAL \RAM1|ram_s~7243_q\ : std_logic;
SIGNAL \RAM1|ram_s~8665_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1131feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1131_q\ : std_logic;
SIGNAL \RAM1|ram_s~1163_q\ : std_logic;
SIGNAL \RAM1|ram_s~1067_q\ : std_logic;
SIGNAL \RAM1|ram_s~1099_q\ : std_logic;
SIGNAL \RAM1|ram_s~8661_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8662_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3115_q\ : std_logic;
SIGNAL \RAM1|ram_s~3179_q\ : std_logic;
SIGNAL \RAM1|ram_s~8659_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3211_q\ : std_logic;
SIGNAL \RAM1|ram_s~3147_q\ : std_logic;
SIGNAL \RAM1|ram_s~8660_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8663_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5163_q\ : std_logic;
SIGNAL \RAM1|ram_s~5195feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5195_q\ : std_logic;
SIGNAL \RAM1|ram_s~8657_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5259_q\ : std_logic;
SIGNAL \RAM1|ram_s~5227feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5227_q\ : std_logic;
SIGNAL \RAM1|ram_s~8658_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8666_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8698_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8699_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6507_q\ : std_logic;
SIGNAL \RAM1|ram_s~7531_q\ : std_logic;
SIGNAL \RAM1|ram_s~8604_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8043_q\ : std_logic;
SIGNAL \RAM1|ram_s~7019feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7019_q\ : std_logic;
SIGNAL \RAM1|ram_s~8605_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7563feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7563_q\ : std_logic;
SIGNAL \RAM1|ram_s~8075_q\ : std_logic;
SIGNAL \RAM1|ram_s~6539_q\ : std_logic;
SIGNAL \RAM1|ram_s~7051_q\ : std_logic;
SIGNAL \RAM1|ram_s~8611_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8612_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6475_q\ : std_logic;
SIGNAL \RAM1|ram_s~6987_q\ : std_logic;
SIGNAL \RAM1|ram_s~8606_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8011_q\ : std_logic;
SIGNAL \RAM1|ram_s~7499_q\ : std_logic;
SIGNAL \RAM1|ram_s~8607_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7467feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7467_q\ : std_logic;
SIGNAL \RAM1|ram_s~6443_q\ : std_logic;
SIGNAL \RAM1|ram_s~8608_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7979_q\ : std_logic;
SIGNAL \RAM1|ram_s~6955_q\ : std_logic;
SIGNAL \RAM1|ram_s~8609_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8610_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8613_combout\ : std_logic;
SIGNAL \RAM1|ram_s~395_q\ : std_logic;
SIGNAL \RAM1|ram_s~907feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~907_q\ : std_logic;
SIGNAL \RAM1|ram_s~8600_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1931_q\ : std_logic;
SIGNAL \RAM1|ram_s~1419feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1419_q\ : std_logic;
SIGNAL \RAM1|ram_s~8601_combout\ : std_logic;
SIGNAL \RAM1|ram_s~299_q\ : std_logic;
SIGNAL \RAM1|ram_s~1323_q\ : std_logic;
SIGNAL \RAM1|ram_s~8597_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1835_q\ : std_logic;
SIGNAL \RAM1|ram_s~811_q\ : std_logic;
SIGNAL \RAM1|ram_s~8598_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1387feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1387_q\ : std_logic;
SIGNAL \RAM1|ram_s~363_q\ : std_logic;
SIGNAL \RAM1|ram_s~8595_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1899_q\ : std_logic;
SIGNAL \RAM1|ram_s~875_q\ : std_logic;
SIGNAL \RAM1|ram_s~8596_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8599_combout\ : std_logic;
SIGNAL \RAM1|ram_s~843feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~843_q\ : std_logic;
SIGNAL \RAM1|ram_s~331_q\ : std_logic;
SIGNAL \RAM1|ram_s~8593_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1867_q\ : std_logic;
SIGNAL \RAM1|ram_s~1355feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1355_q\ : std_logic;
SIGNAL \RAM1|ram_s~8594_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8602_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2923feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2923_q\ : std_logic;
SIGNAL \RAM1|ram_s~3947_q\ : std_logic;
SIGNAL \RAM1|ram_s~2411_q\ : std_logic;
SIGNAL \RAM1|ram_s~3435_q\ : std_logic;
SIGNAL \RAM1|ram_s~8583_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8584_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3403feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3403_q\ : std_logic;
SIGNAL \RAM1|ram_s~3915_q\ : std_logic;
SIGNAL \RAM1|ram_s~2379_q\ : std_logic;
SIGNAL \RAM1|ram_s~2891_q\ : std_logic;
SIGNAL \RAM1|ram_s~8585_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8586_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2859_q\ : std_logic;
SIGNAL \RAM1|ram_s~3883_q\ : std_logic;
SIGNAL \RAM1|ram_s~2347_q\ : std_logic;
SIGNAL \RAM1|ram_s~3371_q\ : std_logic;
SIGNAL \RAM1|ram_s~8587_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8588_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8589_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2955_q\ : std_logic;
SIGNAL \RAM1|ram_s~2443_q\ : std_logic;
SIGNAL \RAM1|ram_s~8590_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3467feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3467_q\ : std_logic;
SIGNAL \RAM1|ram_s~3979_q\ : std_logic;
SIGNAL \RAM1|ram_s~8591_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8592_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8603_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5003feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5003_q\ : std_logic;
SIGNAL \RAM1|ram_s~4491_q\ : std_logic;
SIGNAL \RAM1|ram_s~8580_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6027_q\ : std_logic;
SIGNAL \RAM1|ram_s~5515_q\ : std_logic;
SIGNAL \RAM1|ram_s~8581_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4939_q\ : std_logic;
SIGNAL \RAM1|ram_s~4427_q\ : std_logic;
SIGNAL \RAM1|ram_s~8573_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5451feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5451_q\ : std_logic;
SIGNAL \RAM1|ram_s~5963_q\ : std_logic;
SIGNAL \RAM1|ram_s~8574_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5419_q\ : std_logic;
SIGNAL \RAM1|ram_s~4395_q\ : std_logic;
SIGNAL \RAM1|ram_s~8577_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5931_q\ : std_logic;
SIGNAL \RAM1|ram_s~4907feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4907_q\ : std_logic;
SIGNAL \RAM1|ram_s~8578_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4971feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4971_q\ : std_logic;
SIGNAL \RAM1|ram_s~5995_q\ : std_logic;
SIGNAL \RAM1|ram_s~4459_q\ : std_logic;
SIGNAL \RAM1|ram_s~5483feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5483_q\ : std_logic;
SIGNAL \RAM1|ram_s~8575_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8576_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8579_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8582_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8614_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1995_q\ : std_logic;
SIGNAL \RAM1|ram_s~6091feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6091_q\ : std_logic;
SIGNAL \RAM1|ram_s~8731_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8139_q\ : std_logic;
SIGNAL \RAM1|ram_s~4043_q\ : std_logic;
SIGNAL \RAM1|ram_s~8732_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4107feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4107_q\ : std_logic;
SIGNAL \RAM1|ram_s~8203_q\ : std_logic;
SIGNAL \RAM1|ram_s~2059_q\ : std_logic;
SIGNAL \RAM1|ram_s~6155_q\ : std_logic;
SIGNAL \RAM1|ram_s~8738_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8739_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2027_q\ : std_logic;
SIGNAL \RAM1|ram_s~4075feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4075_q\ : std_logic;
SIGNAL \RAM1|ram_s~8733_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8171_q\ : std_logic;
SIGNAL \RAM1|ram_s~6123feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6123_q\ : std_logic;
SIGNAL \RAM1|ram_s~8734_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6059feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6059_q\ : std_logic;
SIGNAL \RAM1|ram_s~1963_q\ : std_logic;
SIGNAL \RAM1|ram_s~4011feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4011_q\ : std_logic;
SIGNAL \RAM1|ram_s~8735_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8107_q\ : std_logic;
SIGNAL \RAM1|ram_s~8736_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8737_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8740_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5579_q\ : std_logic;
SIGNAL \RAM1|ram_s~5643_q\ : std_logic;
SIGNAL \RAM1|ram_s~5547_q\ : std_logic;
SIGNAL \RAM1|ram_s~5611_q\ : std_logic;
SIGNAL \RAM1|ram_s~8702_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8703_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1451_q\ : std_logic;
SIGNAL \RAM1|ram_s~1515feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1515_q\ : std_logic;
SIGNAL \RAM1|ram_s~8704_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1547_q\ : std_logic;
SIGNAL \RAM1|ram_s~1483_q\ : std_logic;
SIGNAL \RAM1|ram_s~8705_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8706_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3531_q\ : std_logic;
SIGNAL \RAM1|ram_s~3499_q\ : std_logic;
SIGNAL \RAM1|ram_s~8700_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3595_q\ : std_logic;
SIGNAL \RAM1|ram_s~3563feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3563_q\ : std_logic;
SIGNAL \RAM1|ram_s~8701_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7659_q\ : std_logic;
SIGNAL \RAM1|ram_s~7691_q\ : std_logic;
SIGNAL \RAM1|ram_s~7595_q\ : std_logic;
SIGNAL \RAM1|ram_s~7627feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7627_q\ : std_logic;
SIGNAL \RAM1|ram_s~8707_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8708_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8709_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2475feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2475_q\ : std_logic;
SIGNAL \RAM1|ram_s~4523feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4523_q\ : std_logic;
SIGNAL \RAM1|ram_s~427_q\ : std_logic;
SIGNAL \RAM1|ram_s~8724_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6571_q\ : std_logic;
SIGNAL \RAM1|ram_s~8725_combout\ : std_logic;
SIGNAL \RAM1|ram_s~491_q\ : std_logic;
SIGNAL \RAM1|ram_s~4587feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4587_q\ : std_logic;
SIGNAL \RAM1|ram_s~8722_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6635_q\ : std_logic;
SIGNAL \RAM1|ram_s~2539_q\ : std_logic;
SIGNAL \RAM1|ram_s~8723_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8726_combout\ : std_logic;
SIGNAL \RAM1|ram_s~459_q\ : std_logic;
SIGNAL \RAM1|ram_s~2507feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2507_q\ : std_logic;
SIGNAL \RAM1|ram_s~8720_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6603_q\ : std_logic;
SIGNAL \RAM1|ram_s~4555feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4555_q\ : std_logic;
SIGNAL \RAM1|ram_s~8721_combout\ : std_logic;
SIGNAL \RAM1|ram_s~523_q\ : std_logic;
SIGNAL \RAM1|ram_s~2571_q\ : std_logic;
SIGNAL \RAM1|ram_s~8727_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6667_q\ : std_logic;
SIGNAL \RAM1|ram_s~4619_q\ : std_logic;
SIGNAL \RAM1|ram_s~8728_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8729_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5131_q\ : std_logic;
SIGNAL \RAM1|ram_s~7179_q\ : std_logic;
SIGNAL \RAM1|ram_s~1035_q\ : std_logic;
SIGNAL \RAM1|ram_s~3083_q\ : std_logic;
SIGNAL \RAM1|ram_s~8717_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8718_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3019feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3019_q\ : std_logic;
SIGNAL \RAM1|ram_s~971_q\ : std_logic;
SIGNAL \RAM1|ram_s~8712_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7115_q\ : std_logic;
SIGNAL \RAM1|ram_s~5067_q\ : std_logic;
SIGNAL \RAM1|ram_s~8713_combout\ : std_logic;
SIGNAL \RAM1|ram_s~939_q\ : std_logic;
SIGNAL \RAM1|ram_s~5035_q\ : std_logic;
SIGNAL \RAM1|ram_s~8714_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7083_q\ : std_logic;
SIGNAL \RAM1|ram_s~2987feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2987_q\ : std_logic;
SIGNAL \RAM1|ram_s~8715_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8716_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5099feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5099_q\ : std_logic;
SIGNAL \RAM1|ram_s~1003_q\ : std_logic;
SIGNAL \RAM1|ram_s~8710_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3051_q\ : std_logic;
SIGNAL \RAM1|ram_s~7147_q\ : std_logic;
SIGNAL \RAM1|ram_s~8711_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8719_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8730_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8741_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8742_combout\ : std_logic;
SIGNAL \MUXULARAM|b[2]~2_combout\ : std_logic;
SIGNAL \BR1|registrador~360_q\ : std_logic;
SIGNAL \BR1|registrador~1076_combout\ : std_logic;
SIGNAL \BR1|registrador~392_q\ : std_logic;
SIGNAL \BR1|registrador~40_q\ : std_logic;
SIGNAL \BR1|registrador~1064_combout\ : std_logic;
SIGNAL \BR1|saidaB[2]~3_combout\ : std_logic;
SIGNAL \ULA1|Add0~4_combout\ : std_logic;
SIGNAL \ULA1|Add0~13_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5870feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5870_q\ : std_logic;
SIGNAL \RAM1|ram_s~5998feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5998_q\ : std_logic;
SIGNAL \RAM1|ram_s~5742_q\ : std_logic;
SIGNAL \RAM1|ram_s~9156_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6126_q\ : std_logic;
SIGNAL \RAM1|ram_s~9157_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8046_q\ : std_logic;
SIGNAL \RAM1|ram_s~8174_q\ : std_logic;
SIGNAL \RAM1|ram_s~7790_q\ : std_logic;
SIGNAL \RAM1|ram_s~7918feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7918_q\ : std_logic;
SIGNAL \RAM1|ram_s~9163_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9164_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3822_q\ : std_logic;
SIGNAL \RAM1|ram_s~3694_q\ : std_logic;
SIGNAL \RAM1|ram_s~9158_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4078_q\ : std_logic;
SIGNAL \RAM1|ram_s~3950_q\ : std_logic;
SIGNAL \RAM1|ram_s~9159_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1774feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1774_q\ : std_logic;
SIGNAL \RAM1|ram_s~2030_q\ : std_logic;
SIGNAL \RAM1|ram_s~1902feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1902_q\ : std_logic;
SIGNAL \RAM1|ram_s~1646_q\ : std_logic;
SIGNAL \RAM1|ram_s~9160_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9161_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9162_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9165_combout\ : std_logic;
SIGNAL \RAM1|ram_s~750feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~750_q\ : std_logic;
SIGNAL \RAM1|ram_s~1006_q\ : std_logic;
SIGNAL \RAM1|ram_s~622_q\ : std_logic;
SIGNAL \RAM1|ram_s~878_q\ : std_logic;
SIGNAL \RAM1|ram_s~9129_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9130_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2798_q\ : std_logic;
SIGNAL \RAM1|ram_s~2670_q\ : std_logic;
SIGNAL \RAM1|ram_s~9127_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3054_q\ : std_logic;
SIGNAL \RAM1|ram_s~2926feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2926_q\ : std_logic;
SIGNAL \RAM1|ram_s~9128_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9131_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4846_q\ : std_logic;
SIGNAL \RAM1|ram_s~5102_q\ : std_logic;
SIGNAL \RAM1|ram_s~4974feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4974_q\ : std_logic;
SIGNAL \RAM1|ram_s~4718_q\ : std_logic;
SIGNAL \RAM1|ram_s~9125_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9126_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6766_q\ : std_logic;
SIGNAL \RAM1|ram_s~6894_q\ : std_logic;
SIGNAL \RAM1|ram_s~9132_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7150_q\ : std_logic;
SIGNAL \RAM1|ram_s~7022_q\ : std_logic;
SIGNAL \RAM1|ram_s~9133_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9134_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7278_q\ : std_logic;
SIGNAL \RAM1|ram_s~7406_q\ : std_logic;
SIGNAL \RAM1|ram_s~9142_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7662_q\ : std_logic;
SIGNAL \RAM1|ram_s~7534_q\ : std_logic;
SIGNAL \RAM1|ram_s~9143_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1262_q\ : std_logic;
SIGNAL \RAM1|ram_s~1518_q\ : std_logic;
SIGNAL \RAM1|ram_s~1134_q\ : std_logic;
SIGNAL \RAM1|ram_s~1390_q\ : std_logic;
SIGNAL \RAM1|ram_s~9139_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9140_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5486feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5486_q\ : std_logic;
SIGNAL \RAM1|ram_s~5230_q\ : std_logic;
SIGNAL \RAM1|ram_s~9137_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5358feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5358_q\ : std_logic;
SIGNAL \RAM1|ram_s~5614_q\ : std_logic;
SIGNAL \RAM1|ram_s~9138_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9141_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3438feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3438_q\ : std_logic;
SIGNAL \RAM1|ram_s~3566_q\ : std_logic;
SIGNAL \RAM1|ram_s~3310_q\ : std_logic;
SIGNAL \RAM1|ram_s~3182_q\ : std_logic;
SIGNAL \RAM1|ram_s~9135_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9136_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9144_combout\ : std_logic;
SIGNAL \RAM1|ram_s~110_q\ : std_logic;
SIGNAL \RAM1|ram_s~366feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~366_q\ : std_logic;
SIGNAL \RAM1|ram_s~9149_combout\ : std_logic;
SIGNAL \RAM1|ram_s~494_q\ : std_logic;
SIGNAL \RAM1|ram_s~238_q\ : std_logic;
SIGNAL \RAM1|ram_s~9150_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4462_q\ : std_logic;
SIGNAL \RAM1|ram_s~4206_q\ : std_logic;
SIGNAL \RAM1|ram_s~9147_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4590_q\ : std_logic;
SIGNAL \RAM1|ram_s~4334feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4334_q\ : std_logic;
SIGNAL \RAM1|ram_s~9148_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9151_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6382_q\ : std_logic;
SIGNAL \RAM1|ram_s~6254_q\ : std_logic;
SIGNAL \RAM1|ram_s~9152_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6638_q\ : std_logic;
SIGNAL \RAM1|ram_s~6510_q\ : std_logic;
SIGNAL \RAM1|ram_s~9153_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2414_q\ : std_logic;
SIGNAL \RAM1|ram_s~2542_q\ : std_logic;
SIGNAL \RAM1|ram_s~2158_q\ : std_logic;
SIGNAL \RAM1|ram_s~2286_q\ : std_logic;
SIGNAL \RAM1|ram_s~9145_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9146_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9154_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9155_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9166_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4014feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4014_q\ : std_logic;
SIGNAL \RAM1|ram_s~8110_q\ : std_logic;
SIGNAL \RAM1|ram_s~1966_q\ : std_logic;
SIGNAL \RAM1|ram_s~6062_q\ : std_logic;
SIGNAL \RAM1|ram_s~9205_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9206_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1454_q\ : std_logic;
SIGNAL \RAM1|ram_s~3502_q\ : std_logic;
SIGNAL \RAM1|ram_s~9198_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5550_q\ : std_logic;
SIGNAL \RAM1|ram_s~7598_q\ : std_logic;
SIGNAL \RAM1|ram_s~9199_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5038feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5038_q\ : std_logic;
SIGNAL \RAM1|ram_s~942_q\ : std_logic;
SIGNAL \RAM1|ram_s~9200_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7086_q\ : std_logic;
SIGNAL \RAM1|ram_s~2990feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2990_q\ : std_logic;
SIGNAL \RAM1|ram_s~9201_combout\ : std_logic;
SIGNAL \RAM1|ram_s~430_q\ : std_logic;
SIGNAL \RAM1|ram_s~2478feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2478_q\ : std_logic;
SIGNAL \RAM1|ram_s~9202_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6574_q\ : std_logic;
SIGNAL \RAM1|ram_s~4526_q\ : std_logic;
SIGNAL \RAM1|ram_s~9203_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9204_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9207_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3758_q\ : std_logic;
SIGNAL \RAM1|ram_s~7854_q\ : std_logic;
SIGNAL \RAM1|ram_s~1710_q\ : std_logic;
SIGNAL \RAM1|ram_s~5806_q\ : std_logic;
SIGNAL \RAM1|ram_s~9174_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9175_combout\ : std_logic;
SIGNAL \RAM1|ram_s~174_q\ : std_logic;
SIGNAL \RAM1|ram_s~2222_q\ : std_logic;
SIGNAL \RAM1|ram_s~9171_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6318_q\ : std_logic;
SIGNAL \RAM1|ram_s~4270_q\ : std_logic;
SIGNAL \RAM1|ram_s~9172_combout\ : std_logic;
SIGNAL \RAM1|ram_s~686_q\ : std_logic;
SIGNAL \RAM1|ram_s~4782_q\ : std_logic;
SIGNAL \RAM1|ram_s~9169_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6830_q\ : std_logic;
SIGNAL \RAM1|ram_s~2734_q\ : std_logic;
SIGNAL \RAM1|ram_s~9170_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9173_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1198_q\ : std_logic;
SIGNAL \RAM1|ram_s~3246_q\ : std_logic;
SIGNAL \RAM1|ram_s~9167_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7342_q\ : std_logic;
SIGNAL \RAM1|ram_s~5294feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5294_q\ : std_logic;
SIGNAL \RAM1|ram_s~9168_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9176_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5422_q\ : std_logic;
SIGNAL \RAM1|ram_s~7470_q\ : std_logic;
SIGNAL \RAM1|ram_s~1326_q\ : std_logic;
SIGNAL \RAM1|ram_s~3374feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3374_q\ : std_logic;
SIGNAL \RAM1|ram_s~9179_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9180_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4398_q\ : std_logic;
SIGNAL \RAM1|ram_s~6446_q\ : std_logic;
SIGNAL \RAM1|ram_s~2350feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2350_q\ : std_logic;
SIGNAL \RAM1|ram_s~302_q\ : std_logic;
SIGNAL \RAM1|ram_s~9181_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9182_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9183_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4910_q\ : std_logic;
SIGNAL \RAM1|ram_s~814_q\ : std_logic;
SIGNAL \RAM1|ram_s~9177_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6958_q\ : std_logic;
SIGNAL \RAM1|ram_s~2862feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2862_q\ : std_logic;
SIGNAL \RAM1|ram_s~9178_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5934_q\ : std_logic;
SIGNAL \RAM1|ram_s~1838_q\ : std_logic;
SIGNAL \RAM1|ram_s~9184_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7982_q\ : std_logic;
SIGNAL \RAM1|ram_s~3886_q\ : std_logic;
SIGNAL \RAM1|ram_s~9185_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9186_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2606_q\ : std_logic;
SIGNAL \RAM1|ram_s~6702_q\ : std_logic;
SIGNAL \RAM1|ram_s~558_q\ : std_logic;
SIGNAL \RAM1|ram_s~4654_q\ : std_logic;
SIGNAL \RAM1|ram_s~9187_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9188_combout\ : std_logic;
SIGNAL \RAM1|ram_s~46_q\ : std_logic;
SIGNAL \RAM1|ram_s~2094_q\ : std_logic;
SIGNAL \RAM1|ram_s~9191_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6190_q\ : std_logic;
SIGNAL \RAM1|ram_s~4142feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4142_q\ : std_logic;
SIGNAL \RAM1|ram_s~9192_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5166_q\ : std_logic;
SIGNAL \RAM1|ram_s~7214_q\ : std_logic;
SIGNAL \RAM1|ram_s~3118feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3118_q\ : std_logic;
SIGNAL \RAM1|ram_s~1070_q\ : std_logic;
SIGNAL \RAM1|ram_s~9189_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9190_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9193_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5678_q\ : std_logic;
SIGNAL \RAM1|ram_s~1582_q\ : std_logic;
SIGNAL \RAM1|ram_s~9194_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7726_q\ : std_logic;
SIGNAL \RAM1|ram_s~3630_q\ : std_logic;
SIGNAL \RAM1|ram_s~9195_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9196_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9197_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9208_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9209_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5390feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5390_q\ : std_logic;
SIGNAL \RAM1|ram_s~5902_q\ : std_logic;
SIGNAL \RAM1|ram_s~4366_q\ : std_logic;
SIGNAL \RAM1|ram_s~4878_q\ : std_logic;
SIGNAL \RAM1|ram_s~9210_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9211_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6414_q\ : std_logic;
SIGNAL \RAM1|ram_s~7438feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7438_q\ : std_logic;
SIGNAL \RAM1|ram_s~9217_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7950_q\ : std_logic;
SIGNAL \RAM1|ram_s~6926feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6926_q\ : std_logic;
SIGNAL \RAM1|ram_s~9218_combout\ : std_logic;
SIGNAL \RAM1|ram_s~270_q\ : std_logic;
SIGNAL \RAM1|ram_s~782_q\ : std_logic;
SIGNAL \RAM1|ram_s~9214_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1806_q\ : std_logic;
SIGNAL \RAM1|ram_s~1294_q\ : std_logic;
SIGNAL \RAM1|ram_s~9215_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2318_q\ : std_logic;
SIGNAL \RAM1|ram_s~3342feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3342_q\ : std_logic;
SIGNAL \RAM1|ram_s~9212_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3854_q\ : std_logic;
SIGNAL \RAM1|ram_s~2830feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2830_q\ : std_logic;
SIGNAL \RAM1|ram_s~9213_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9216_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9219_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2958feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2958_q\ : std_logic;
SIGNAL \RAM1|ram_s~2446_q\ : std_logic;
SIGNAL \RAM1|ram_s~3470feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3470_q\ : std_logic;
SIGNAL \RAM1|ram_s~9220_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3982_q\ : std_logic;
SIGNAL \RAM1|ram_s~9221_combout\ : std_logic;
SIGNAL \RAM1|ram_s~398_q\ : std_logic;
SIGNAL \RAM1|ram_s~910_q\ : std_logic;
SIGNAL \RAM1|ram_s~9224_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1934_q\ : std_logic;
SIGNAL \RAM1|ram_s~1422_q\ : std_logic;
SIGNAL \RAM1|ram_s~9225_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4494_q\ : std_logic;
SIGNAL \RAM1|ram_s~5006_q\ : std_logic;
SIGNAL \RAM1|ram_s~9222_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6030_q\ : std_logic;
SIGNAL \RAM1|ram_s~5518_q\ : std_logic;
SIGNAL \RAM1|ram_s~9223_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9226_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7566_q\ : std_logic;
SIGNAL \RAM1|ram_s~6542_q\ : std_logic;
SIGNAL \RAM1|ram_s~9227_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8078_q\ : std_logic;
SIGNAL \RAM1|ram_s~7054_q\ : std_logic;
SIGNAL \RAM1|ram_s~9228_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9229_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7310_q\ : std_logic;
SIGNAL \RAM1|ram_s~6286_q\ : std_logic;
SIGNAL \RAM1|ram_s~9237_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6798feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6798_q\ : std_logic;
SIGNAL \RAM1|ram_s~7822_q\ : std_logic;
SIGNAL \RAM1|ram_s~9238_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4750_q\ : std_logic;
SIGNAL \RAM1|ram_s~4238_q\ : std_logic;
SIGNAL \RAM1|ram_s~9232_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5774_q\ : std_logic;
SIGNAL \RAM1|ram_s~5262_q\ : std_logic;
SIGNAL \RAM1|ram_s~9233_combout\ : std_logic;
SIGNAL \RAM1|ram_s~654_q\ : std_logic;
SIGNAL \RAM1|ram_s~142_q\ : std_logic;
SIGNAL \RAM1|ram_s~9234_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1678_q\ : std_logic;
SIGNAL \RAM1|ram_s~1166_q\ : std_logic;
SIGNAL \RAM1|ram_s~9235_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9236_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2702feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2702_q\ : std_logic;
SIGNAL \RAM1|ram_s~3726_q\ : std_logic;
SIGNAL \RAM1|ram_s~2190_q\ : std_logic;
SIGNAL \RAM1|ram_s~3214_q\ : std_logic;
SIGNAL \RAM1|ram_s~9230_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9231_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9239_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9240_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1550_q\ : std_logic;
SIGNAL \RAM1|ram_s~3598_q\ : std_logic;
SIGNAL \RAM1|ram_s~9241_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7694_q\ : std_logic;
SIGNAL \RAM1|ram_s~5646_q\ : std_logic;
SIGNAL \RAM1|ram_s~9242_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3086feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3086_q\ : std_logic;
SIGNAL \RAM1|ram_s~7182_q\ : std_logic;
SIGNAL \RAM1|ram_s~1038_q\ : std_logic;
SIGNAL \RAM1|ram_s~5134_q\ : std_logic;
SIGNAL \RAM1|ram_s~9243_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9244_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4622_q\ : std_logic;
SIGNAL \RAM1|ram_s~6670_q\ : std_logic;
SIGNAL \RAM1|ram_s~2574_q\ : std_logic;
SIGNAL \RAM1|ram_s~526_q\ : std_logic;
SIGNAL \RAM1|ram_s~9245_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9246_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9247_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2062_q\ : std_logic;
SIGNAL \RAM1|ram_s~6158feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6158_q\ : std_logic;
SIGNAL \RAM1|ram_s~9248_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8206_q\ : std_logic;
SIGNAL \RAM1|ram_s~4110feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4110_q\ : std_logic;
SIGNAL \RAM1|ram_s~9249_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9250_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9251_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1358feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1358_q\ : std_logic;
SIGNAL \RAM1|ram_s~334_q\ : std_logic;
SIGNAL \RAM1|ram_s~9087_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1870_q\ : std_logic;
SIGNAL \RAM1|ram_s~846_q\ : std_logic;
SIGNAL \RAM1|ram_s~9088_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3406feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3406_q\ : std_logic;
SIGNAL \RAM1|ram_s~3918_q\ : std_logic;
SIGNAL \RAM1|ram_s~2382_q\ : std_logic;
SIGNAL \RAM1|ram_s~2894feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2894_q\ : std_logic;
SIGNAL \RAM1|ram_s~9085_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9086_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9089_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7502_q\ : std_logic;
SIGNAL \RAM1|ram_s~6990_q\ : std_logic;
SIGNAL \RAM1|ram_s~6478_q\ : std_logic;
SIGNAL \RAM1|ram_s~9090_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8014_q\ : std_logic;
SIGNAL \RAM1|ram_s~9091_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5454feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5454_q\ : std_logic;
SIGNAL \RAM1|ram_s~4430_q\ : std_logic;
SIGNAL \RAM1|ram_s~9083_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4942_q\ : std_logic;
SIGNAL \RAM1|ram_s~5966_q\ : std_logic;
SIGNAL \RAM1|ram_s~9084_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9092_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3022_q\ : std_logic;
SIGNAL \RAM1|ram_s~974_q\ : std_logic;
SIGNAL \RAM1|ram_s~9114_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7118_q\ : std_logic;
SIGNAL \RAM1|ram_s~5070_q\ : std_logic;
SIGNAL \RAM1|ram_s~9115_combout\ : std_logic;
SIGNAL \RAM1|ram_s~462_q\ : std_logic;
SIGNAL \RAM1|ram_s~4558_q\ : std_logic;
SIGNAL \RAM1|ram_s~9118_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2510_q\ : std_logic;
SIGNAL \RAM1|ram_s~6606_q\ : std_logic;
SIGNAL \RAM1|ram_s~9119_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1486_q\ : std_logic;
SIGNAL \RAM1|ram_s~5582_q\ : std_logic;
SIGNAL \RAM1|ram_s~9116_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7630_q\ : std_logic;
SIGNAL \RAM1|ram_s~3534_q\ : std_logic;
SIGNAL \RAM1|ram_s~9117_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9120_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6094_q\ : std_logic;
SIGNAL \RAM1|ram_s~8142_q\ : std_logic;
SIGNAL \RAM1|ram_s~1998_q\ : std_logic;
SIGNAL \RAM1|ram_s~4046_q\ : std_logic;
SIGNAL \RAM1|ram_s~9121_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9122_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9123_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4174feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4174_q\ : std_logic;
SIGNAL \RAM1|ram_s~78_q\ : std_logic;
SIGNAL \RAM1|ram_s~2126_q\ : std_logic;
SIGNAL \RAM1|ram_s~9107_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6222_q\ : std_logic;
SIGNAL \RAM1|ram_s~9108_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5198feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5198_q\ : std_logic;
SIGNAL \RAM1|ram_s~7246_q\ : std_logic;
SIGNAL \RAM1|ram_s~1102_q\ : std_logic;
SIGNAL \RAM1|ram_s~3150feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3150_q\ : std_logic;
SIGNAL \RAM1|ram_s~9105_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9106_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9109_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4686feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4686_q\ : std_logic;
SIGNAL \RAM1|ram_s~590_q\ : std_logic;
SIGNAL \RAM1|ram_s~9103_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2638_q\ : std_logic;
SIGNAL \RAM1|ram_s~6734_q\ : std_logic;
SIGNAL \RAM1|ram_s~9104_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3662_q\ : std_logic;
SIGNAL \RAM1|ram_s~7758_q\ : std_logic;
SIGNAL \RAM1|ram_s~5710_q\ : std_logic;
SIGNAL \RAM1|ram_s~1614_q\ : std_logic;
SIGNAL \RAM1|ram_s~9110_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9111_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9112_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3790_q\ : std_logic;
SIGNAL \RAM1|ram_s~7886_q\ : std_logic;
SIGNAL \RAM1|ram_s~1742_q\ : std_logic;
SIGNAL \RAM1|ram_s~5838_q\ : std_logic;
SIGNAL \RAM1|ram_s~9100_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9101_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1230_q\ : std_logic;
SIGNAL \RAM1|ram_s~3278_q\ : std_logic;
SIGNAL \RAM1|ram_s~9093_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7374_q\ : std_logic;
SIGNAL \RAM1|ram_s~5326_q\ : std_logic;
SIGNAL \RAM1|ram_s~9094_combout\ : std_logic;
SIGNAL \RAM1|ram_s~206_q\ : std_logic;
SIGNAL \RAM1|ram_s~2254_q\ : std_logic;
SIGNAL \RAM1|ram_s~9097_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6350_q\ : std_logic;
SIGNAL \RAM1|ram_s~4302feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4302_q\ : std_logic;
SIGNAL \RAM1|ram_s~9098_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2766_q\ : std_logic;
SIGNAL \RAM1|ram_s~6862_q\ : std_logic;
SIGNAL \RAM1|ram_s~718_q\ : std_logic;
SIGNAL \RAM1|ram_s~4814_q\ : std_logic;
SIGNAL \RAM1|ram_s~9095_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9096_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9099_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9102_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9113_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9124_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9252_combout\ : std_logic;
SIGNAL \MUXULARAM|b[5]~5_combout\ : std_logic;
SIGNAL \BR1|registrador~43_q\ : std_logic;
SIGNAL \BR1|registrador~1067_combout\ : std_logic;
SIGNAL \BR1|registrador~363feeder_combout\ : std_logic;
SIGNAL \BR1|registrador~363_q\ : std_logic;
SIGNAL \BR1|registrador~395_q\ : std_logic;
SIGNAL \BR1|saidaB[5]~6_combout\ : std_logic;
SIGNAL \ULA1|Add0~1_combout\ : std_logic;
SIGNAL \ULA1|Add0~19_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2128_q\ : std_logic;
SIGNAL \RAM1|ram_s~2256feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2256_q\ : std_logic;
SIGNAL \RAM1|ram_s~9507_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2512_q\ : std_logic;
SIGNAL \RAM1|ram_s~2384_q\ : std_logic;
SIGNAL \RAM1|ram_s~9508_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2224feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2224_q\ : std_logic;
SIGNAL \RAM1|ram_s~2352feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2352_q\ : std_logic;
SIGNAL \RAM1|ram_s~2096_q\ : std_logic;
SIGNAL \RAM1|ram_s~9511_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2480_q\ : std_logic;
SIGNAL \RAM1|ram_s~9512_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2160_q\ : std_logic;
SIGNAL \RAM1|ram_s~2416_q\ : std_logic;
SIGNAL \RAM1|ram_s~9509_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2544_q\ : std_logic;
SIGNAL \RAM1|ram_s~2288feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2288_q\ : std_logic;
SIGNAL \RAM1|ram_s~9510_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9513_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2448feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2448_q\ : std_logic;
SIGNAL \RAM1|ram_s~2576_q\ : std_logic;
SIGNAL \RAM1|ram_s~2320_q\ : std_logic;
SIGNAL \RAM1|ram_s~2192_q\ : std_logic;
SIGNAL \RAM1|ram_s~9514_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9515_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9516_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6384feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6384_q\ : std_logic;
SIGNAL \RAM1|ram_s~6512feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6512_q\ : std_logic;
SIGNAL \RAM1|ram_s~6256_q\ : std_logic;
SIGNAL \RAM1|ram_s~9540_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6640_q\ : std_logic;
SIGNAL \RAM1|ram_s~9541_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6192_q\ : std_logic;
SIGNAL \RAM1|ram_s~6448_q\ : std_logic;
SIGNAL \RAM1|ram_s~9542_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6576_q\ : std_logic;
SIGNAL \RAM1|ram_s~6320_q\ : std_logic;
SIGNAL \RAM1|ram_s~9543_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9544_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6544_q\ : std_logic;
SIGNAL \RAM1|ram_s~6672_q\ : std_logic;
SIGNAL \RAM1|ram_s~6288_q\ : std_logic;
SIGNAL \RAM1|ram_s~6416_q\ : std_logic;
SIGNAL \RAM1|ram_s~9545_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9546_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6224_q\ : std_logic;
SIGNAL \RAM1|ram_s~6352_q\ : std_logic;
SIGNAL \RAM1|ram_s~9538_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6608_q\ : std_logic;
SIGNAL \RAM1|ram_s~6480feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6480_q\ : std_logic;
SIGNAL \RAM1|ram_s~9539_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9547_combout\ : std_logic;
SIGNAL \RAM1|ram_s~400feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~400_q\ : std_logic;
SIGNAL \RAM1|ram_s~528_q\ : std_logic;
SIGNAL \RAM1|ram_s~144_q\ : std_logic;
SIGNAL \RAM1|ram_s~272feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~272_q\ : std_logic;
SIGNAL \RAM1|ram_s~9534_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9535_combout\ : std_logic;
SIGNAL \RAM1|ram_s~176feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~176_q\ : std_logic;
SIGNAL \RAM1|ram_s~432_q\ : std_logic;
SIGNAL \RAM1|ram_s~304_q\ : std_logic;
SIGNAL \RAM1|ram_s~48_q\ : std_logic;
SIGNAL \RAM1|ram_s~9531_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9532_combout\ : std_logic;
SIGNAL \RAM1|ram_s~208feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~208_q\ : std_logic;
SIGNAL \RAM1|ram_s~80_q\ : std_logic;
SIGNAL \RAM1|ram_s~9529_combout\ : std_logic;
SIGNAL \RAM1|ram_s~464_q\ : std_logic;
SIGNAL \RAM1|ram_s~336feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~336_q\ : std_logic;
SIGNAL \RAM1|ram_s~9530_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9533_combout\ : std_logic;
SIGNAL \RAM1|ram_s~240feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~240_q\ : std_logic;
SIGNAL \RAM1|ram_s~496_q\ : std_logic;
SIGNAL \RAM1|ram_s~368feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~368_q\ : std_logic;
SIGNAL \RAM1|ram_s~112_q\ : std_logic;
SIGNAL \RAM1|ram_s~9527_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9528_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9536_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4208_q\ : std_logic;
SIGNAL \RAM1|ram_s~4464_q\ : std_logic;
SIGNAL \RAM1|ram_s~9517_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4592_q\ : std_logic;
SIGNAL \RAM1|ram_s~4336feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4336_q\ : std_logic;
SIGNAL \RAM1|ram_s~9518_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4368feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4368_q\ : std_logic;
SIGNAL \RAM1|ram_s~4240_q\ : std_logic;
SIGNAL \RAM1|ram_s~9524_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4624_q\ : std_logic;
SIGNAL \RAM1|ram_s~4496_q\ : std_logic;
SIGNAL \RAM1|ram_s~9525_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4432feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4432_q\ : std_logic;
SIGNAL \RAM1|ram_s~4560_q\ : std_logic;
SIGNAL \RAM1|ram_s~4176_q\ : std_logic;
SIGNAL \RAM1|ram_s~4304feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4304_q\ : std_logic;
SIGNAL \RAM1|ram_s~9519_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9520_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4272feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4272_q\ : std_logic;
SIGNAL \RAM1|ram_s~4528_q\ : std_logic;
SIGNAL \RAM1|ram_s~4400_q\ : std_logic;
SIGNAL \RAM1|ram_s~4144_q\ : std_logic;
SIGNAL \RAM1|ram_s~9521_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9522_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9523_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9526_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9537_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9548_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7440feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7440_q\ : std_logic;
SIGNAL \RAM1|ram_s~7696_q\ : std_logic;
SIGNAL \RAM1|ram_s~7312_q\ : std_logic;
SIGNAL \RAM1|ram_s~7568_q\ : std_logic;
SIGNAL \RAM1|ram_s~9503_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9504_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7248_q\ : std_logic;
SIGNAL \RAM1|ram_s~7504_q\ : std_logic;
SIGNAL \RAM1|ram_s~9498_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7632_q\ : std_logic;
SIGNAL \RAM1|ram_s~7376_q\ : std_logic;
SIGNAL \RAM1|ram_s~9499_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7472feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7472_q\ : std_logic;
SIGNAL \RAM1|ram_s~7600_q\ : std_logic;
SIGNAL \RAM1|ram_s~7216_q\ : std_logic;
SIGNAL \RAM1|ram_s~7344feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7344_q\ : std_logic;
SIGNAL \RAM1|ram_s~9500_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9501_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9502_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7280_q\ : std_logic;
SIGNAL \RAM1|ram_s~7408_q\ : std_logic;
SIGNAL \RAM1|ram_s~9496_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7664_q\ : std_logic;
SIGNAL \RAM1|ram_s~7536_q\ : std_logic;
SIGNAL \RAM1|ram_s~9497_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9505_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1264feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1264_q\ : std_logic;
SIGNAL \RAM1|ram_s~1520_q\ : std_logic;
SIGNAL \RAM1|ram_s~1136_q\ : std_logic;
SIGNAL \RAM1|ram_s~1392_q\ : std_logic;
SIGNAL \RAM1|ram_s~9485_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9486_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1200feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1200_q\ : std_logic;
SIGNAL \RAM1|ram_s~1328_q\ : std_logic;
SIGNAL \RAM1|ram_s~1072_q\ : std_logic;
SIGNAL \RAM1|ram_s~9489_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1456_q\ : std_logic;
SIGNAL \RAM1|ram_s~9490_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1360_q\ : std_logic;
SIGNAL \RAM1|ram_s~1488_q\ : std_logic;
SIGNAL \RAM1|ram_s~1232feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1232_q\ : std_logic;
SIGNAL \RAM1|ram_s~1104_q\ : std_logic;
SIGNAL \RAM1|ram_s~9487_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9488_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9491_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1168_q\ : std_logic;
SIGNAL \RAM1|ram_s~1296_q\ : std_logic;
SIGNAL \RAM1|ram_s~9492_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1552_q\ : std_logic;
SIGNAL \RAM1|ram_s~1424feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1424_q\ : std_logic;
SIGNAL \RAM1|ram_s~9493_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9494_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3120_q\ : std_logic;
SIGNAL \RAM1|ram_s~3376feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3376_q\ : std_logic;
SIGNAL \RAM1|ram_s~9479_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3248feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3248_q\ : std_logic;
SIGNAL \RAM1|ram_s~3504_q\ : std_logic;
SIGNAL \RAM1|ram_s~9480_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3440feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3440_q\ : std_logic;
SIGNAL \RAM1|ram_s~3184_q\ : std_logic;
SIGNAL \RAM1|ram_s~9477_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3568_q\ : std_logic;
SIGNAL \RAM1|ram_s~3312_q\ : std_logic;
SIGNAL \RAM1|ram_s~9478_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9481_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3216_q\ : std_logic;
SIGNAL \RAM1|ram_s~3344feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3344_q\ : std_logic;
SIGNAL \RAM1|ram_s~9482_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3600_q\ : std_logic;
SIGNAL \RAM1|ram_s~3472_q\ : std_logic;
SIGNAL \RAM1|ram_s~9483_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3152_q\ : std_logic;
SIGNAL \RAM1|ram_s~3280feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3280_q\ : std_logic;
SIGNAL \RAM1|ram_s~9475_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3536_q\ : std_logic;
SIGNAL \RAM1|ram_s~3408_q\ : std_logic;
SIGNAL \RAM1|ram_s~9476_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9484_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9495_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5552_q\ : std_logic;
SIGNAL \RAM1|ram_s~5616_q\ : std_logic;
SIGNAL \RAM1|ram_s~9472_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5648_q\ : std_logic;
SIGNAL \RAM1|ram_s~5584_q\ : std_logic;
SIGNAL \RAM1|ram_s~9473_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5328feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5328_q\ : std_logic;
SIGNAL \RAM1|ram_s~5392_q\ : std_logic;
SIGNAL \RAM1|ram_s~5296_q\ : std_logic;
SIGNAL \RAM1|ram_s~5360feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5360_q\ : std_logic;
SIGNAL \RAM1|ram_s~9465_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9466_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5200feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5200_q\ : std_logic;
SIGNAL \RAM1|ram_s~5168_q\ : std_logic;
SIGNAL \RAM1|ram_s~9469_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5264_q\ : std_logic;
SIGNAL \RAM1|ram_s~5232feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5232_q\ : std_logic;
SIGNAL \RAM1|ram_s~9470_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5488feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5488_q\ : std_logic;
SIGNAL \RAM1|ram_s~5520_q\ : std_logic;
SIGNAL \RAM1|ram_s~5456feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5456_q\ : std_logic;
SIGNAL \RAM1|ram_s~5424_q\ : std_logic;
SIGNAL \RAM1|ram_s~9467_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9468_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9471_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9474_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9506_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9549_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4976_q\ : std_logic;
SIGNAL \RAM1|ram_s~4720_q\ : std_logic;
SIGNAL \RAM1|ram_s~9433_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4848feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4848_q\ : std_logic;
SIGNAL \RAM1|ram_s~5104_q\ : std_logic;
SIGNAL \RAM1|ram_s~9434_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2928feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2928_q\ : std_logic;
SIGNAL \RAM1|ram_s~3056_q\ : std_logic;
SIGNAL \RAM1|ram_s~2800_q\ : std_logic;
SIGNAL \RAM1|ram_s~2672_q\ : std_logic;
SIGNAL \RAM1|ram_s~9435_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9436_combout\ : std_logic;
SIGNAL \RAM1|ram_s~624_q\ : std_logic;
SIGNAL \RAM1|ram_s~880feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~880_q\ : std_logic;
SIGNAL \RAM1|ram_s~9437_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1008_q\ : std_logic;
SIGNAL \RAM1|ram_s~752feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~752_q\ : std_logic;
SIGNAL \RAM1|ram_s~9438_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9439_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6768_q\ : std_logic;
SIGNAL \RAM1|ram_s~6896_q\ : std_logic;
SIGNAL \RAM1|ram_s~9440_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7152_q\ : std_logic;
SIGNAL \RAM1|ram_s~7024feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7024_q\ : std_logic;
SIGNAL \RAM1|ram_s~9441_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9442_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4656_q\ : std_logic;
SIGNAL \RAM1|ram_s~4912feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4912_q\ : std_logic;
SIGNAL \RAM1|ram_s~9443_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4784_q\ : std_logic;
SIGNAL \RAM1|ram_s~5040_q\ : std_logic;
SIGNAL \RAM1|ram_s~9444_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6960_q\ : std_logic;
SIGNAL \RAM1|ram_s~6832_q\ : std_logic;
SIGNAL \RAM1|ram_s~6704_q\ : std_logic;
SIGNAL \RAM1|ram_s~9450_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7088_q\ : std_logic;
SIGNAL \RAM1|ram_s~9451_combout\ : std_logic;
SIGNAL \RAM1|ram_s~560_q\ : std_logic;
SIGNAL \RAM1|ram_s~816_q\ : std_logic;
SIGNAL \RAM1|ram_s~9447_combout\ : std_logic;
SIGNAL \RAM1|ram_s~944_q\ : std_logic;
SIGNAL \RAM1|ram_s~688_q\ : std_logic;
SIGNAL \RAM1|ram_s~9448_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2864_q\ : std_logic;
SIGNAL \RAM1|ram_s~2992_q\ : std_logic;
SIGNAL \RAM1|ram_s~2736_q\ : std_logic;
SIGNAL \RAM1|ram_s~2608_q\ : std_logic;
SIGNAL \RAM1|ram_s~9445_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9446_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9449_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9452_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9453_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5008_q\ : std_logic;
SIGNAL \RAM1|ram_s~4752_q\ : std_logic;
SIGNAL \RAM1|ram_s~9456_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5136_q\ : std_logic;
SIGNAL \RAM1|ram_s~4880feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4880_q\ : std_logic;
SIGNAL \RAM1|ram_s~9457_combout\ : std_logic;
SIGNAL \RAM1|ram_s~784feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~784_q\ : std_logic;
SIGNAL \RAM1|ram_s~912feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~912_q\ : std_logic;
SIGNAL \RAM1|ram_s~656_q\ : std_logic;
SIGNAL \RAM1|ram_s~9458_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1040_q\ : std_logic;
SIGNAL \RAM1|ram_s~9459_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9460_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2960feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2960_q\ : std_logic;
SIGNAL \RAM1|ram_s~3088_q\ : std_logic;
SIGNAL \RAM1|ram_s~2704_q\ : std_logic;
SIGNAL \RAM1|ram_s~2832_q\ : std_logic;
SIGNAL \RAM1|ram_s~9454_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9455_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7056feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7056_q\ : std_logic;
SIGNAL \RAM1|ram_s~6800_q\ : std_logic;
SIGNAL \RAM1|ram_s~6928_q\ : std_logic;
SIGNAL \RAM1|ram_s~9461_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7184_q\ : std_logic;
SIGNAL \RAM1|ram_s~9462_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9463_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2640_q\ : std_logic;
SIGNAL \RAM1|ram_s~2768feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2768_q\ : std_logic;
SIGNAL \RAM1|ram_s~9423_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3024_q\ : std_logic;
SIGNAL \RAM1|ram_s~2896feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2896_q\ : std_logic;
SIGNAL \RAM1|ram_s~9424_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6736_q\ : std_logic;
SIGNAL \RAM1|ram_s~6864_q\ : std_logic;
SIGNAL \RAM1|ram_s~9430_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7120_q\ : std_logic;
SIGNAL \RAM1|ram_s~6992_q\ : std_logic;
SIGNAL \RAM1|ram_s~9431_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4816feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4816_q\ : std_logic;
SIGNAL \RAM1|ram_s~5072_q\ : std_logic;
SIGNAL \RAM1|ram_s~4944feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4944_q\ : std_logic;
SIGNAL \RAM1|ram_s~4688_q\ : std_logic;
SIGNAL \RAM1|ram_s~9425_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9426_combout\ : std_logic;
SIGNAL \RAM1|ram_s~720feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~720_q\ : std_logic;
SIGNAL \RAM1|ram_s~976_q\ : std_logic;
SIGNAL \RAM1|ram_s~592_q\ : std_logic;
SIGNAL \RAM1|ram_s~848feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~848_q\ : std_logic;
SIGNAL \RAM1|ram_s~9427_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9428_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9429_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9432_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9464_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3920feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3920_q\ : std_logic;
SIGNAL \RAM1|ram_s~1872_q\ : std_logic;
SIGNAL \RAM1|ram_s~9562_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8016_q\ : std_logic;
SIGNAL \RAM1|ram_s~5968feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5968_q\ : std_logic;
SIGNAL \RAM1|ram_s~9563_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5712_q\ : std_logic;
SIGNAL \RAM1|ram_s~3664_q\ : std_logic;
SIGNAL \RAM1|ram_s~1616_q\ : std_logic;
SIGNAL \RAM1|ram_s~9564_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7760_q\ : std_logic;
SIGNAL \RAM1|ram_s~9565_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9566_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6096_q\ : std_logic;
SIGNAL \RAM1|ram_s~2000_q\ : std_logic;
SIGNAL \RAM1|ram_s~9567_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8144_q\ : std_logic;
SIGNAL \RAM1|ram_s~4048_q\ : std_logic;
SIGNAL \RAM1|ram_s~9568_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3792_q\ : std_logic;
SIGNAL \RAM1|ram_s~7888_q\ : std_logic;
SIGNAL \RAM1|ram_s~1744_q\ : std_logic;
SIGNAL \RAM1|ram_s~5840feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5840_q\ : std_logic;
SIGNAL \RAM1|ram_s~9560_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9561_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9569_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1712_q\ : std_logic;
SIGNAL \RAM1|ram_s~5808_q\ : std_logic;
SIGNAL \RAM1|ram_s~9572_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7856_q\ : std_logic;
SIGNAL \RAM1|ram_s~3760_q\ : std_logic;
SIGNAL \RAM1|ram_s~9573_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5680feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5680_q\ : std_logic;
SIGNAL \RAM1|ram_s~1584_q\ : std_logic;
SIGNAL \RAM1|ram_s~3632_q\ : std_logic;
SIGNAL \RAM1|ram_s~9574_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7728_q\ : std_logic;
SIGNAL \RAM1|ram_s~9575_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9576_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6064_q\ : std_logic;
SIGNAL \RAM1|ram_s~1968_q\ : std_logic;
SIGNAL \RAM1|ram_s~9577_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8112_q\ : std_logic;
SIGNAL \RAM1|ram_s~4016_q\ : std_logic;
SIGNAL \RAM1|ram_s~9578_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5936feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5936_q\ : std_logic;
SIGNAL \RAM1|ram_s~3888_q\ : std_logic;
SIGNAL \RAM1|ram_s~1840_q\ : std_logic;
SIGNAL \RAM1|ram_s~9570_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7984_q\ : std_logic;
SIGNAL \RAM1|ram_s~9571_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9579_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9580_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3952feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3952_q\ : std_logic;
SIGNAL \RAM1|ram_s~1904_q\ : std_logic;
SIGNAL \RAM1|ram_s~9550_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8048_q\ : std_logic;
SIGNAL \RAM1|ram_s~6000_q\ : std_logic;
SIGNAL \RAM1|ram_s~9551_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4080feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4080_q\ : std_logic;
SIGNAL \RAM1|ram_s~8176_q\ : std_logic;
SIGNAL \RAM1|ram_s~2032_q\ : std_logic;
SIGNAL \RAM1|ram_s~6128_q\ : std_logic;
SIGNAL \RAM1|ram_s~9557_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9558_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5872_q\ : std_logic;
SIGNAL \RAM1|ram_s~1776_q\ : std_logic;
SIGNAL \RAM1|ram_s~9552_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7920_q\ : std_logic;
SIGNAL \RAM1|ram_s~3824feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3824_q\ : std_logic;
SIGNAL \RAM1|ram_s~9553_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5744feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5744_q\ : std_logic;
SIGNAL \RAM1|ram_s~7792_q\ : std_logic;
SIGNAL \RAM1|ram_s~1648_q\ : std_logic;
SIGNAL \RAM1|ram_s~3696_q\ : std_logic;
SIGNAL \RAM1|ram_s~9554_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9555_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9556_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9559_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5776_q\ : std_logic;
SIGNAL \RAM1|ram_s~7824_q\ : std_logic;
SIGNAL \RAM1|ram_s~3728feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3728_q\ : std_logic;
SIGNAL \RAM1|ram_s~1680_q\ : std_logic;
SIGNAL \RAM1|ram_s~9585_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9586_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1936_q\ : std_logic;
SIGNAL \RAM1|ram_s~3984feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3984_q\ : std_logic;
SIGNAL \RAM1|ram_s~9583_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8080_q\ : std_logic;
SIGNAL \RAM1|ram_s~6032_q\ : std_logic;
SIGNAL \RAM1|ram_s~9584_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9587_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5904_q\ : std_logic;
SIGNAL \RAM1|ram_s~1808_q\ : std_logic;
SIGNAL \RAM1|ram_s~9581_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7952_q\ : std_logic;
SIGNAL \RAM1|ram_s~3856_q\ : std_logic;
SIGNAL \RAM1|ram_s~9582_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4112_q\ : std_logic;
SIGNAL \RAM1|ram_s~8208_q\ : std_logic;
SIGNAL \RAM1|ram_s~2064_q\ : std_logic;
SIGNAL \RAM1|ram_s~6160_q\ : std_logic;
SIGNAL \RAM1|ram_s~9588_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9589_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9590_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9591_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9592_combout\ : std_logic;
SIGNAL \MUXULARAM|b[7]~7_combout\ : std_logic;
SIGNAL \BR1|registrador~45feeder_combout\ : std_logic;
SIGNAL \BR1|registrador~45_q\ : std_logic;
SIGNAL \BR1|registrador~1069_combout\ : std_logic;
SIGNAL \BR1|registrador~365feeder_combout\ : std_logic;
SIGNAL \BR1|registrador~365_q\ : std_logic;
SIGNAL \BR1|registrador~397feeder_combout\ : std_logic;
SIGNAL \BR1|registrador~397_q\ : std_logic;
SIGNAL \BR1|saidaB[7]~8_combout\ : std_logic;
SIGNAL \ULA1|Add0~23_combout\ : std_logic;
SIGNAL \ULA1|Add0~24_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6895feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6895_q\ : std_logic;
SIGNAL \RAM1|ram_s~6831_q\ : std_logic;
SIGNAL \RAM1|ram_s~9286_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6927_q\ : std_logic;
SIGNAL \RAM1|ram_s~6863_q\ : std_logic;
SIGNAL \RAM1|ram_s~9287_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6319_q\ : std_logic;
SIGNAL \RAM1|ram_s~6351_q\ : std_logic;
SIGNAL \RAM1|ram_s~9288_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6383feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6383_q\ : std_logic;
SIGNAL \RAM1|ram_s~6415_q\ : std_logic;
SIGNAL \RAM1|ram_s~9289_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9290_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7343_q\ : std_logic;
SIGNAL \RAM1|ram_s~7375feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7375_q\ : std_logic;
SIGNAL \RAM1|ram_s~9284_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7439_q\ : std_logic;
SIGNAL \RAM1|ram_s~7407_q\ : std_logic;
SIGNAL \RAM1|ram_s~9285_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7887_q\ : std_logic;
SIGNAL \RAM1|ram_s~7951_q\ : std_logic;
SIGNAL \RAM1|ram_s~7919feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7919_q\ : std_logic;
SIGNAL \RAM1|ram_s~7855_q\ : std_logic;
SIGNAL \RAM1|ram_s~9291_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9292_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9293_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3311feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3311_q\ : std_logic;
SIGNAL \RAM1|ram_s~3343_q\ : std_logic;
SIGNAL \RAM1|ram_s~3247_q\ : std_logic;
SIGNAL \RAM1|ram_s~3279_q\ : std_logic;
SIGNAL \RAM1|ram_s~9253_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9254_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2767feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2767_q\ : std_logic;
SIGNAL \RAM1|ram_s~2831_q\ : std_logic;
SIGNAL \RAM1|ram_s~2735_q\ : std_logic;
SIGNAL \RAM1|ram_s~2799feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2799_q\ : std_logic;
SIGNAL \RAM1|ram_s~9255_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9256_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2287feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2287_q\ : std_logic;
SIGNAL \RAM1|ram_s~2319_q\ : std_logic;
SIGNAL \RAM1|ram_s~2223_q\ : std_logic;
SIGNAL \RAM1|ram_s~2255_q\ : std_logic;
SIGNAL \RAM1|ram_s~9257_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9258_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9259_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3759_q\ : std_logic;
SIGNAL \RAM1|ram_s~3823feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3823_q\ : std_logic;
SIGNAL \RAM1|ram_s~9260_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3791feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3791_q\ : std_logic;
SIGNAL \RAM1|ram_s~3855_q\ : std_logic;
SIGNAL \RAM1|ram_s~9261_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9262_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1199_q\ : std_logic;
SIGNAL \RAM1|ram_s~1231feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1231_q\ : std_logic;
SIGNAL \RAM1|ram_s~9275_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1295_q\ : std_logic;
SIGNAL \RAM1|ram_s~1263feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1263_q\ : std_logic;
SIGNAL \RAM1|ram_s~9276_combout\ : std_logic;
SIGNAL \RAM1|ram_s~207_q\ : std_logic;
SIGNAL \RAM1|ram_s~175_q\ : std_logic;
SIGNAL \RAM1|ram_s~9277_combout\ : std_logic;
SIGNAL \RAM1|ram_s~271_q\ : std_logic;
SIGNAL \RAM1|ram_s~239_q\ : std_logic;
SIGNAL \RAM1|ram_s~9278_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9279_combout\ : std_logic;
SIGNAL \RAM1|ram_s~719feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~719_q\ : std_logic;
SIGNAL \RAM1|ram_s~783_q\ : std_logic;
SIGNAL \RAM1|ram_s~751feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~751_q\ : std_logic;
SIGNAL \RAM1|ram_s~687_q\ : std_logic;
SIGNAL \RAM1|ram_s~9273_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9274_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1743feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1743_q\ : std_logic;
SIGNAL \RAM1|ram_s~1807_q\ : std_logic;
SIGNAL \RAM1|ram_s~1711_q\ : std_logic;
SIGNAL \RAM1|ram_s~1775_q\ : std_logic;
SIGNAL \RAM1|ram_s~9280_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9281_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9282_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4271_q\ : std_logic;
SIGNAL \RAM1|ram_s~4303_q\ : std_logic;
SIGNAL \RAM1|ram_s~9267_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4367_q\ : std_logic;
SIGNAL \RAM1|ram_s~4335feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4335_q\ : std_logic;
SIGNAL \RAM1|ram_s~9268_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5295_q\ : std_logic;
SIGNAL \RAM1|ram_s~5327feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5327_q\ : std_logic;
SIGNAL \RAM1|ram_s~9265_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5391_q\ : std_logic;
SIGNAL \RAM1|ram_s~5359feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5359_q\ : std_logic;
SIGNAL \RAM1|ram_s~9266_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9269_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5839_q\ : std_logic;
SIGNAL \RAM1|ram_s~5871_q\ : std_logic;
SIGNAL \RAM1|ram_s~5807_q\ : std_logic;
SIGNAL \RAM1|ram_s~9270_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5903_q\ : std_logic;
SIGNAL \RAM1|ram_s~9271_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4815_q\ : std_logic;
SIGNAL \RAM1|ram_s~4879_q\ : std_logic;
SIGNAL \RAM1|ram_s~4783_q\ : std_logic;
SIGNAL \RAM1|ram_s~4847feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4847_q\ : std_logic;
SIGNAL \RAM1|ram_s~9263_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9264_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9272_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9283_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9294_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3119_q\ : std_logic;
SIGNAL \RAM1|ram_s~3183_q\ : std_logic;
SIGNAL \RAM1|ram_s~9339_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3215_q\ : std_logic;
SIGNAL \RAM1|ram_s~3151_q\ : std_logic;
SIGNAL \RAM1|ram_s~9340_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1135feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1135_q\ : std_logic;
SIGNAL \RAM1|ram_s~1167_q\ : std_logic;
SIGNAL \RAM1|ram_s~1071_q\ : std_logic;
SIGNAL \RAM1|ram_s~1103feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1103_q\ : std_logic;
SIGNAL \RAM1|ram_s~9341_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9342_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9343_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5231_q\ : std_logic;
SIGNAL \RAM1|ram_s~5167_q\ : std_logic;
SIGNAL \RAM1|ram_s~5199_q\ : std_logic;
SIGNAL \RAM1|ram_s~9337_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5263_q\ : std_logic;
SIGNAL \RAM1|ram_s~9338_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7247_q\ : std_logic;
SIGNAL \RAM1|ram_s~7311_q\ : std_logic;
SIGNAL \RAM1|ram_s~7215_q\ : std_logic;
SIGNAL \RAM1|ram_s~7279_q\ : std_logic;
SIGNAL \RAM1|ram_s~9344_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9345_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9346_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4175_q\ : std_logic;
SIGNAL \RAM1|ram_s~4143_q\ : std_logic;
SIGNAL \RAM1|ram_s~9357_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4239_q\ : std_logic;
SIGNAL \RAM1|ram_s~4207feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4207_q\ : std_logic;
SIGNAL \RAM1|ram_s~9358_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6223feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6223_q\ : std_logic;
SIGNAL \RAM1|ram_s~6255feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6255_q\ : std_logic;
SIGNAL \RAM1|ram_s~6191_q\ : std_logic;
SIGNAL \RAM1|ram_s~9364_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6287_q\ : std_logic;
SIGNAL \RAM1|ram_s~9365_combout\ : std_logic;
SIGNAL \RAM1|ram_s~111_q\ : std_logic;
SIGNAL \RAM1|ram_s~47_q\ : std_logic;
SIGNAL \RAM1|ram_s~79feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~79_q\ : std_logic;
SIGNAL \RAM1|ram_s~9361_combout\ : std_logic;
SIGNAL \RAM1|ram_s~143_q\ : std_logic;
SIGNAL \RAM1|ram_s~9362_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2127feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2127_q\ : std_logic;
SIGNAL \RAM1|ram_s~2191_q\ : std_logic;
SIGNAL \RAM1|ram_s~2095_q\ : std_logic;
SIGNAL \RAM1|ram_s~2159feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2159_q\ : std_logic;
SIGNAL \RAM1|ram_s~9359_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9360_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9363_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9366_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6767_q\ : std_logic;
SIGNAL \RAM1|ram_s~6703_q\ : std_logic;
SIGNAL \RAM1|ram_s~9354_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6735feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6735_q\ : std_logic;
SIGNAL \RAM1|ram_s~6799_q\ : std_logic;
SIGNAL \RAM1|ram_s~9355_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2639_q\ : std_logic;
SIGNAL \RAM1|ram_s~2703_q\ : std_logic;
SIGNAL \RAM1|ram_s~2607_q\ : std_logic;
SIGNAL \RAM1|ram_s~2671feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2671_q\ : std_logic;
SIGNAL \RAM1|ram_s~9347_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9348_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4719_q\ : std_logic;
SIGNAL \RAM1|ram_s~4751_q\ : std_logic;
SIGNAL \RAM1|ram_s~4655_q\ : std_logic;
SIGNAL \RAM1|ram_s~4687feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4687_q\ : std_logic;
SIGNAL \RAM1|ram_s~9349_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9350_combout\ : std_logic;
SIGNAL \RAM1|ram_s~623feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~623_q\ : std_logic;
SIGNAL \RAM1|ram_s~591feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~591_q\ : std_logic;
SIGNAL \RAM1|ram_s~559_q\ : std_logic;
SIGNAL \RAM1|ram_s~9351_combout\ : std_logic;
SIGNAL \RAM1|ram_s~655_q\ : std_logic;
SIGNAL \RAM1|ram_s~9352_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9353_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9356_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9367_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3631_q\ : std_logic;
SIGNAL \RAM1|ram_s~3695_q\ : std_logic;
SIGNAL \RAM1|ram_s~9368_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3663feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3663_q\ : std_logic;
SIGNAL \RAM1|ram_s~3727_q\ : std_logic;
SIGNAL \RAM1|ram_s~9369_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5743_q\ : std_logic;
SIGNAL \RAM1|ram_s~5775_q\ : std_logic;
SIGNAL \RAM1|ram_s~5679_q\ : std_logic;
SIGNAL \RAM1|ram_s~5711_q\ : std_logic;
SIGNAL \RAM1|ram_s~9370_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9371_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1647_q\ : std_logic;
SIGNAL \RAM1|ram_s~1583_q\ : std_logic;
SIGNAL \RAM1|ram_s~1615feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1615_q\ : std_logic;
SIGNAL \RAM1|ram_s~9372_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1679_q\ : std_logic;
SIGNAL \RAM1|ram_s~9373_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9374_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7759_q\ : std_logic;
SIGNAL \RAM1|ram_s~7791_q\ : std_logic;
SIGNAL \RAM1|ram_s~7727_q\ : std_logic;
SIGNAL \RAM1|ram_s~9375_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7823_q\ : std_logic;
SIGNAL \RAM1|ram_s~9376_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9377_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9378_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5967feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5967_q\ : std_logic;
SIGNAL \RAM1|ram_s~5935_q\ : std_logic;
SIGNAL \RAM1|ram_s~9328_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6031_q\ : std_logic;
SIGNAL \RAM1|ram_s~5999_q\ : std_logic;
SIGNAL \RAM1|ram_s~9329_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1903_q\ : std_logic;
SIGNAL \RAM1|ram_s~1935_q\ : std_logic;
SIGNAL \RAM1|ram_s~1839_q\ : std_logic;
SIGNAL \RAM1|ram_s~1871feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1871_q\ : std_logic;
SIGNAL \RAM1|ram_s~9330_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9331_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9332_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3919feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3919_q\ : std_logic;
SIGNAL \RAM1|ram_s~3983_q\ : std_logic;
SIGNAL \RAM1|ram_s~3887_q\ : std_logic;
SIGNAL \RAM1|ram_s~3951feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3951_q\ : std_logic;
SIGNAL \RAM1|ram_s~9326_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9327_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8015_q\ : std_logic;
SIGNAL \RAM1|ram_s~7983_q\ : std_logic;
SIGNAL \RAM1|ram_s~8047feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8047_q\ : std_logic;
SIGNAL \RAM1|ram_s~9333_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8079_q\ : std_logic;
SIGNAL \RAM1|ram_s~9334_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9335_combout\ : std_logic;
SIGNAL \RAM1|ram_s~367_q\ : std_logic;
SIGNAL \RAM1|ram_s~2415_q\ : std_logic;
SIGNAL \RAM1|ram_s~9315_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6511_q\ : std_logic;
SIGNAL \RAM1|ram_s~4463feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4463_q\ : std_logic;
SIGNAL \RAM1|ram_s~9316_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2447feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2447_q\ : std_logic;
SIGNAL \RAM1|ram_s~6543_q\ : std_logic;
SIGNAL \RAM1|ram_s~4495_q\ : std_logic;
SIGNAL \RAM1|ram_s~399_q\ : std_logic;
SIGNAL \RAM1|ram_s~9322_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9323_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4399_q\ : std_logic;
SIGNAL \RAM1|ram_s~6447_q\ : std_logic;
SIGNAL \RAM1|ram_s~303_q\ : std_logic;
SIGNAL \RAM1|ram_s~2351feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2351_q\ : std_logic;
SIGNAL \RAM1|ram_s~9319_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9320_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4431feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4431_q\ : std_logic;
SIGNAL \RAM1|ram_s~335_q\ : std_logic;
SIGNAL \RAM1|ram_s~9317_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6479_q\ : std_logic;
SIGNAL \RAM1|ram_s~2383feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2383_q\ : std_logic;
SIGNAL \RAM1|ram_s~9318_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9321_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9324_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1359_q\ : std_logic;
SIGNAL \RAM1|ram_s~3407_q\ : std_logic;
SIGNAL \RAM1|ram_s~9305_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7503_q\ : std_logic;
SIGNAL \RAM1|ram_s~5455_q\ : std_logic;
SIGNAL \RAM1|ram_s~9306_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3439_q\ : std_logic;
SIGNAL \RAM1|ram_s~5487_q\ : std_logic;
SIGNAL \RAM1|ram_s~1391_q\ : std_logic;
SIGNAL \RAM1|ram_s~9307_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7535_q\ : std_logic;
SIGNAL \RAM1|ram_s~9308_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3375feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3375_q\ : std_logic;
SIGNAL \RAM1|ram_s~7471_q\ : std_logic;
SIGNAL \RAM1|ram_s~1327_q\ : std_logic;
SIGNAL \RAM1|ram_s~5423feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5423_q\ : std_logic;
SIGNAL \RAM1|ram_s~9309_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9310_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9311_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3471_q\ : std_logic;
SIGNAL \RAM1|ram_s~1423_q\ : std_logic;
SIGNAL \RAM1|ram_s~9312_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7567_q\ : std_logic;
SIGNAL \RAM1|ram_s~5519feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5519_q\ : std_logic;
SIGNAL \RAM1|ram_s~9313_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9314_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9325_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4911_q\ : std_logic;
SIGNAL \RAM1|ram_s~4975_q\ : std_logic;
SIGNAL \RAM1|ram_s~9295_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4943feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4943_q\ : std_logic;
SIGNAL \RAM1|ram_s~5007_q\ : std_logic;
SIGNAL \RAM1|ram_s~9296_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6991feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6991_q\ : std_logic;
SIGNAL \RAM1|ram_s~6959_q\ : std_logic;
SIGNAL \RAM1|ram_s~9302_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7023_q\ : std_logic;
SIGNAL \RAM1|ram_s~7055_q\ : std_logic;
SIGNAL \RAM1|ram_s~9303_combout\ : std_logic;
SIGNAL \RAM1|ram_s~847feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~847_q\ : std_logic;
SIGNAL \RAM1|ram_s~911_q\ : std_logic;
SIGNAL \RAM1|ram_s~815_q\ : std_logic;
SIGNAL \RAM1|ram_s~879_q\ : std_logic;
SIGNAL \RAM1|ram_s~9299_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9300_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2895feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2895_q\ : std_logic;
SIGNAL \RAM1|ram_s~2863_q\ : std_logic;
SIGNAL \RAM1|ram_s~9297_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2959_q\ : std_logic;
SIGNAL \RAM1|ram_s~2927feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2927_q\ : std_logic;
SIGNAL \RAM1|ram_s~9298_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9301_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9304_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9336_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9379_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5103feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5103_q\ : std_logic;
SIGNAL \RAM1|ram_s~6127_q\ : std_logic;
SIGNAL \RAM1|ram_s~4591_q\ : std_logic;
SIGNAL \RAM1|ram_s~5615feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5615_q\ : std_logic;
SIGNAL \RAM1|ram_s~9380_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9381_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5647feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5647_q\ : std_logic;
SIGNAL \RAM1|ram_s~6159_q\ : std_logic;
SIGNAL \RAM1|ram_s~5135_q\ : std_logic;
SIGNAL \RAM1|ram_s~4623_q\ : std_logic;
SIGNAL \RAM1|ram_s~9387_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9388_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5071feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5071_q\ : std_logic;
SIGNAL \RAM1|ram_s~4559_q\ : std_logic;
SIGNAL \RAM1|ram_s~9382_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6095_q\ : std_logic;
SIGNAL \RAM1|ram_s~5583_q\ : std_logic;
SIGNAL \RAM1|ram_s~9383_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5039feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5039_q\ : std_logic;
SIGNAL \RAM1|ram_s~6063_q\ : std_logic;
SIGNAL \RAM1|ram_s~4527_q\ : std_logic;
SIGNAL \RAM1|ram_s~5551_q\ : std_logic;
SIGNAL \RAM1|ram_s~9384_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9385_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9386_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9389_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2511_q\ : std_logic;
SIGNAL \RAM1|ram_s~3023_q\ : std_logic;
SIGNAL \RAM1|ram_s~9390_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4047_q\ : std_logic;
SIGNAL \RAM1|ram_s~3535_q\ : std_logic;
SIGNAL \RAM1|ram_s~9391_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2575_q\ : std_logic;
SIGNAL \RAM1|ram_s~3087_q\ : std_logic;
SIGNAL \RAM1|ram_s~9397_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4111_q\ : std_logic;
SIGNAL \RAM1|ram_s~3599_q\ : std_logic;
SIGNAL \RAM1|ram_s~9398_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2479_q\ : std_logic;
SIGNAL \RAM1|ram_s~3503feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3503_q\ : std_logic;
SIGNAL \RAM1|ram_s~9394_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4015_q\ : std_logic;
SIGNAL \RAM1|ram_s~2991_q\ : std_logic;
SIGNAL \RAM1|ram_s~9395_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3055feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3055_q\ : std_logic;
SIGNAL \RAM1|ram_s~4079_q\ : std_logic;
SIGNAL \RAM1|ram_s~2543_q\ : std_logic;
SIGNAL \RAM1|ram_s~3567feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3567_q\ : std_logic;
SIGNAL \RAM1|ram_s~9392_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9393_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9396_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9399_combout\ : std_logic;
SIGNAL \RAM1|ram_s~527_q\ : std_logic;
SIGNAL \RAM1|ram_s~1039_q\ : std_logic;
SIGNAL \RAM1|ram_s~9407_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2063_q\ : std_logic;
SIGNAL \RAM1|ram_s~1551_q\ : std_logic;
SIGNAL \RAM1|ram_s~9408_combout\ : std_logic;
SIGNAL \RAM1|ram_s~943_q\ : std_logic;
SIGNAL \RAM1|ram_s~1967_q\ : std_logic;
SIGNAL \RAM1|ram_s~431_q\ : std_logic;
SIGNAL \RAM1|ram_s~1455_q\ : std_logic;
SIGNAL \RAM1|ram_s~9404_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9405_combout\ : std_logic;
SIGNAL \RAM1|ram_s~975_q\ : std_logic;
SIGNAL \RAM1|ram_s~463_q\ : std_logic;
SIGNAL \RAM1|ram_s~9402_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1999_q\ : std_logic;
SIGNAL \RAM1|ram_s~1487_q\ : std_logic;
SIGNAL \RAM1|ram_s~9403_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9406_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1007_q\ : std_logic;
SIGNAL \RAM1|ram_s~2031_q\ : std_logic;
SIGNAL \RAM1|ram_s~495_q\ : std_logic;
SIGNAL \RAM1|ram_s~1519feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1519_q\ : std_logic;
SIGNAL \RAM1|ram_s~9400_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9401_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9409_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9410_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6607_q\ : std_logic;
SIGNAL \RAM1|ram_s~7119feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7119_q\ : std_logic;
SIGNAL \RAM1|ram_s~9411_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8143_q\ : std_logic;
SIGNAL \RAM1|ram_s~7631feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7631_q\ : std_logic;
SIGNAL \RAM1|ram_s~9412_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7663feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7663_q\ : std_logic;
SIGNAL \RAM1|ram_s~6639_q\ : std_logic;
SIGNAL \RAM1|ram_s~9413_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8175_q\ : std_logic;
SIGNAL \RAM1|ram_s~7151_q\ : std_logic;
SIGNAL \RAM1|ram_s~9414_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7599_q\ : std_logic;
SIGNAL \RAM1|ram_s~6575_q\ : std_logic;
SIGNAL \RAM1|ram_s~9415_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8111_q\ : std_logic;
SIGNAL \RAM1|ram_s~7087feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7087_q\ : std_logic;
SIGNAL \RAM1|ram_s~9416_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9417_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7183feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7183_q\ : std_logic;
SIGNAL \RAM1|ram_s~6671_q\ : std_logic;
SIGNAL \RAM1|ram_s~9418_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8207_q\ : std_logic;
SIGNAL \RAM1|ram_s~7695feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7695_q\ : std_logic;
SIGNAL \RAM1|ram_s~9419_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9420_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9421_combout\ : std_logic;
SIGNAL \RAM1|ram_s~9422_combout\ : std_logic;
SIGNAL \MUXULARAM|b[6]~6_combout\ : std_logic;
SIGNAL \BR1|registrador~396_q\ : std_logic;
SIGNAL \BR1|registrador~44_q\ : std_logic;
SIGNAL \BR1|registrador~1068_combout\ : std_logic;
SIGNAL \BR1|registrador~364feeder_combout\ : std_logic;
SIGNAL \BR1|registrador~364_q\ : std_logic;
SIGNAL \BR1|saidaB[6]~7_combout\ : std_logic;
SIGNAL \ULA1|Add0~0_combout\ : std_logic;
SIGNAL \ULA1|Add0~21_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7977_q\ : std_logic;
SIGNAL \RAM1|ram_s~8009feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8009_q\ : std_logic;
SIGNAL \RAM1|ram_s~8391_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8073_q\ : std_logic;
SIGNAL \RAM1|ram_s~8041feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8041_q\ : std_logic;
SIGNAL \RAM1|ram_s~8392_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8169feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8169_q\ : std_logic;
SIGNAL \RAM1|ram_s~8105_q\ : std_logic;
SIGNAL \RAM1|ram_s~8398_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8137_q\ : std_logic;
SIGNAL \RAM1|ram_s~8201_q\ : std_logic;
SIGNAL \RAM1|ram_s~8399_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7753feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7753_q\ : std_logic;
SIGNAL \RAM1|ram_s~7721_q\ : std_logic;
SIGNAL \RAM1|ram_s~8395_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7785_q\ : std_logic;
SIGNAL \RAM1|ram_s~7817_q\ : std_logic;
SIGNAL \RAM1|ram_s~8396_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7913_q\ : std_logic;
SIGNAL \RAM1|ram_s~7849_q\ : std_logic;
SIGNAL \RAM1|ram_s~8393_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7945_q\ : std_logic;
SIGNAL \RAM1|ram_s~7881_q\ : std_logic;
SIGNAL \RAM1|ram_s~8394_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8397_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8400_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7433feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7433_q\ : std_logic;
SIGNAL \RAM1|ram_s~7689_q\ : std_logic;
SIGNAL \RAM1|ram_s~7305_q\ : std_logic;
SIGNAL \RAM1|ram_s~7561_q\ : std_logic;
SIGNAL \RAM1|ram_s~8377_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8378_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7241_q\ : std_logic;
SIGNAL \RAM1|ram_s~7497_q\ : std_logic;
SIGNAL \RAM1|ram_s~8370_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7369feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7369_q\ : std_logic;
SIGNAL \RAM1|ram_s~7625_q\ : std_logic;
SIGNAL \RAM1|ram_s~8371_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7529feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7529_q\ : std_logic;
SIGNAL \RAM1|ram_s~7657_q\ : std_logic;
SIGNAL \RAM1|ram_s~7273_q\ : std_logic;
SIGNAL \RAM1|ram_s~7401_q\ : std_logic;
SIGNAL \RAM1|ram_s~8372_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8373_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7337feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7337_q\ : std_logic;
SIGNAL \RAM1|ram_s~7209_q\ : std_logic;
SIGNAL \RAM1|ram_s~8374_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7593_q\ : std_logic;
SIGNAL \RAM1|ram_s~7465feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7465_q\ : std_logic;
SIGNAL \RAM1|ram_s~8375_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8376_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8379_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6537feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6537_q\ : std_logic;
SIGNAL \RAM1|ram_s~6281_q\ : std_logic;
SIGNAL \RAM1|ram_s~8387_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6665_q\ : std_logic;
SIGNAL \RAM1|ram_s~6409_q\ : std_logic;
SIGNAL \RAM1|ram_s~8388_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6217_q\ : std_logic;
SIGNAL \RAM1|ram_s~6473_q\ : std_logic;
SIGNAL \RAM1|ram_s~8380_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6601_q\ : std_logic;
SIGNAL \RAM1|ram_s~6345_q\ : std_logic;
SIGNAL \RAM1|ram_s~8381_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6313_q\ : std_logic;
SIGNAL \RAM1|ram_s~6185_q\ : std_logic;
SIGNAL \RAM1|ram_s~8384_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6569_q\ : std_logic;
SIGNAL \RAM1|ram_s~6441_q\ : std_logic;
SIGNAL \RAM1|ram_s~8385_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6377_q\ : std_logic;
SIGNAL \RAM1|ram_s~6249_q\ : std_logic;
SIGNAL \RAM1|ram_s~8382_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6633_q\ : std_logic;
SIGNAL \RAM1|ram_s~6505feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6505_q\ : std_logic;
SIGNAL \RAM1|ram_s~8383_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8386_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8389_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8390_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6793_q\ : std_logic;
SIGNAL \RAM1|ram_s~7049_q\ : std_logic;
SIGNAL \RAM1|ram_s~8367_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7177_q\ : std_logic;
SIGNAL \RAM1|ram_s~6921feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6921_q\ : std_logic;
SIGNAL \RAM1|ram_s~8368_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7017_q\ : std_logic;
SIGNAL \RAM1|ram_s~7145_q\ : std_logic;
SIGNAL \RAM1|ram_s~6761_q\ : std_logic;
SIGNAL \RAM1|ram_s~6889_q\ : std_logic;
SIGNAL \RAM1|ram_s~8360_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8361_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6825_q\ : std_logic;
SIGNAL \RAM1|ram_s~6697_q\ : std_logic;
SIGNAL \RAM1|ram_s~8364_combout\ : std_logic;
SIGNAL \RAM1|ram_s~7081_q\ : std_logic;
SIGNAL \RAM1|ram_s~6953_q\ : std_logic;
SIGNAL \RAM1|ram_s~8365_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6857feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6857_q\ : std_logic;
SIGNAL \RAM1|ram_s~7113_q\ : std_logic;
SIGNAL \RAM1|ram_s~6729_q\ : std_logic;
SIGNAL \RAM1|ram_s~6985_q\ : std_logic;
SIGNAL \RAM1|ram_s~8362_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8363_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8366_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8369_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8401_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3049_q\ : std_logic;
SIGNAL \RAM1|ram_s~4073_q\ : std_logic;
SIGNAL \RAM1|ram_s~2537_q\ : std_logic;
SIGNAL \RAM1|ram_s~3561_q\ : std_logic;
SIGNAL \RAM1|ram_s~8282_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8283_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2793_q\ : std_logic;
SIGNAL \RAM1|ram_s~3817_q\ : std_logic;
SIGNAL \RAM1|ram_s~2281_q\ : std_logic;
SIGNAL \RAM1|ram_s~3305_q\ : std_logic;
SIGNAL \RAM1|ram_s~8277_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8278_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2153_q\ : std_logic;
SIGNAL \RAM1|ram_s~2665feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2665_q\ : std_logic;
SIGNAL \RAM1|ram_s~8279_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3177_q\ : std_logic;
SIGNAL \RAM1|ram_s~3689_q\ : std_logic;
SIGNAL \RAM1|ram_s~8280_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8281_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3433feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3433_q\ : std_logic;
SIGNAL \RAM1|ram_s~3945_q\ : std_logic;
SIGNAL \RAM1|ram_s~2409_q\ : std_logic;
SIGNAL \RAM1|ram_s~2921feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2921_q\ : std_logic;
SIGNAL \RAM1|ram_s~8275_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8276_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8284_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3209_q\ : std_logic;
SIGNAL \RAM1|ram_s~3721_q\ : std_logic;
SIGNAL \RAM1|ram_s~2185_q\ : std_logic;
SIGNAL \RAM1|ram_s~2697feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2697_q\ : std_logic;
SIGNAL \RAM1|ram_s~8310_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8311_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3465feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3465_q\ : std_logic;
SIGNAL \RAM1|ram_s~3977_q\ : std_logic;
SIGNAL \RAM1|ram_s~2441_q\ : std_logic;
SIGNAL \RAM1|ram_s~2953_q\ : std_logic;
SIGNAL \RAM1|ram_s~8308_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8309_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8312_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3081_q\ : std_logic;
SIGNAL \RAM1|ram_s~4105_q\ : std_logic;
SIGNAL \RAM1|ram_s~3593_q\ : std_logic;
SIGNAL \RAM1|ram_s~2569_q\ : std_logic;
SIGNAL \RAM1|ram_s~8313_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8314_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2313_q\ : std_logic;
SIGNAL \RAM1|ram_s~3337feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3337_q\ : std_logic;
SIGNAL \RAM1|ram_s~8306_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3849_q\ : std_logic;
SIGNAL \RAM1|ram_s~2825feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2825_q\ : std_logic;
SIGNAL \RAM1|ram_s~8307_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8315_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2377_q\ : std_logic;
SIGNAL \RAM1|ram_s~2889feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2889_q\ : std_logic;
SIGNAL \RAM1|ram_s~8287_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3913_q\ : std_logic;
SIGNAL \RAM1|ram_s~3401_q\ : std_logic;
SIGNAL \RAM1|ram_s~8288_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2121_q\ : std_logic;
SIGNAL \RAM1|ram_s~2633feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2633_q\ : std_logic;
SIGNAL \RAM1|ram_s~8289_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3657_q\ : std_logic;
SIGNAL \RAM1|ram_s~3145_q\ : std_logic;
SIGNAL \RAM1|ram_s~8290_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8291_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2761_q\ : std_logic;
SIGNAL \RAM1|ram_s~3785_q\ : std_logic;
SIGNAL \RAM1|ram_s~2249_q\ : std_logic;
SIGNAL \RAM1|ram_s~3273feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3273_q\ : std_logic;
SIGNAL \RAM1|ram_s~8285_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8286_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3017_q\ : std_logic;
SIGNAL \RAM1|ram_s~3529feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3529_q\ : std_logic;
SIGNAL \RAM1|ram_s~2505_q\ : std_logic;
SIGNAL \RAM1|ram_s~8292_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4041_q\ : std_logic;
SIGNAL \RAM1|ram_s~8293_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8294_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3369_q\ : std_logic;
SIGNAL \RAM1|ram_s~2345_q\ : std_logic;
SIGNAL \RAM1|ram_s~2857_q\ : std_logic;
SIGNAL \RAM1|ram_s~8295_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3881_q\ : std_logic;
SIGNAL \RAM1|ram_s~8296_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2217_q\ : std_logic;
SIGNAL \RAM1|ram_s~3241_q\ : std_logic;
SIGNAL \RAM1|ram_s~8297_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3753_q\ : std_logic;
SIGNAL \RAM1|ram_s~2729feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2729_q\ : std_logic;
SIGNAL \RAM1|ram_s~8298_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3113_q\ : std_logic;
SIGNAL \RAM1|ram_s~3625_q\ : std_logic;
SIGNAL \RAM1|ram_s~2089_q\ : std_logic;
SIGNAL \RAM1|ram_s~2601feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2601_q\ : std_logic;
SIGNAL \RAM1|ram_s~8299_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8300_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8301_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3497feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~3497_q\ : std_logic;
SIGNAL \RAM1|ram_s~2473_q\ : std_logic;
SIGNAL \RAM1|ram_s~8302_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4009_q\ : std_logic;
SIGNAL \RAM1|ram_s~2985_q\ : std_logic;
SIGNAL \RAM1|ram_s~8303_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8304_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8305_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8316_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1001_q\ : std_logic;
SIGNAL \RAM1|ram_s~937_q\ : std_logic;
SIGNAL \RAM1|ram_s~8334_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1033_q\ : std_logic;
SIGNAL \RAM1|ram_s~969_q\ : std_logic;
SIGNAL \RAM1|ram_s~8335_combout\ : std_logic;
SIGNAL \RAM1|ram_s~713_q\ : std_logic;
SIGNAL \RAM1|ram_s~777_q\ : std_logic;
SIGNAL \RAM1|ram_s~745feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~745_q\ : std_logic;
SIGNAL \RAM1|ram_s~681_q\ : std_logic;
SIGNAL \RAM1|ram_s~8329_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8330_combout\ : std_logic;
SIGNAL \RAM1|ram_s~553_q\ : std_logic;
SIGNAL \RAM1|ram_s~585_q\ : std_logic;
SIGNAL \RAM1|ram_s~8331_combout\ : std_logic;
SIGNAL \RAM1|ram_s~617_q\ : std_logic;
SIGNAL \RAM1|ram_s~649_q\ : std_logic;
SIGNAL \RAM1|ram_s~8332_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8333_combout\ : std_logic;
SIGNAL \RAM1|ram_s~873feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~873_q\ : std_logic;
SIGNAL \RAM1|ram_s~905_q\ : std_logic;
SIGNAL \RAM1|ram_s~809_q\ : std_logic;
SIGNAL \RAM1|ram_s~841_q\ : std_logic;
SIGNAL \RAM1|ram_s~8327_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8328_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8336_combout\ : std_logic;
SIGNAL \RAM1|ram_s~265feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~265_q\ : std_logic;
SIGNAL \RAM1|ram_s~521_q\ : std_logic;
SIGNAL \RAM1|ram_s~137_q\ : std_logic;
SIGNAL \RAM1|ram_s~393feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~393_q\ : std_logic;
SIGNAL \RAM1|ram_s~8344_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8345_combout\ : std_logic;
SIGNAL \RAM1|ram_s~73_q\ : std_logic;
SIGNAL \RAM1|ram_s~329_q\ : std_logic;
SIGNAL \RAM1|ram_s~8337_combout\ : std_logic;
SIGNAL \RAM1|ram_s~457_q\ : std_logic;
SIGNAL \RAM1|ram_s~201feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~201_q\ : std_logic;
SIGNAL \RAM1|ram_s~8338_combout\ : std_logic;
SIGNAL \RAM1|ram_s~297feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~297_q\ : std_logic;
SIGNAL \RAM1|ram_s~425_q\ : std_logic;
SIGNAL \RAM1|ram_s~169feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~169_q\ : std_logic;
SIGNAL \RAM1|ram_s~41_q\ : std_logic;
SIGNAL \RAM1|ram_s~8341_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8342_combout\ : std_logic;
SIGNAL \RAM1|ram_s~361feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~361_q\ : std_logic;
SIGNAL \RAM1|ram_s~489_q\ : std_logic;
SIGNAL \RAM1|ram_s~233feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~233_q\ : std_logic;
SIGNAL \RAM1|ram_s~105_q\ : std_logic;
SIGNAL \RAM1|ram_s~8339_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8340_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8343_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8346_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8347_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1257feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1257_q\ : std_logic;
SIGNAL \RAM1|ram_s~1513_q\ : std_logic;
SIGNAL \RAM1|ram_s~1129_q\ : std_logic;
SIGNAL \RAM1|ram_s~1385_q\ : std_logic;
SIGNAL \RAM1|ram_s~8317_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8318_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1065_q\ : std_logic;
SIGNAL \RAM1|ram_s~1321_q\ : std_logic;
SIGNAL \RAM1|ram_s~8321_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1449_q\ : std_logic;
SIGNAL \RAM1|ram_s~1193_q\ : std_logic;
SIGNAL \RAM1|ram_s~8322_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1353_q\ : std_logic;
SIGNAL \RAM1|ram_s~1481_q\ : std_logic;
SIGNAL \RAM1|ram_s~1225_q\ : std_logic;
SIGNAL \RAM1|ram_s~1097_q\ : std_logic;
SIGNAL \RAM1|ram_s~8319_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8320_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8323_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1417_q\ : std_logic;
SIGNAL \RAM1|ram_s~1161_q\ : std_logic;
SIGNAL \RAM1|ram_s~1289feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1289_q\ : std_logic;
SIGNAL \RAM1|ram_s~8324_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1545_q\ : std_logic;
SIGNAL \RAM1|ram_s~8325_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8326_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1577_q\ : std_logic;
SIGNAL \RAM1|ram_s~1641_q\ : std_logic;
SIGNAL \RAM1|ram_s~8352_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1609_q\ : std_logic;
SIGNAL \RAM1|ram_s~1673_q\ : std_logic;
SIGNAL \RAM1|ram_s~8353_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1865_q\ : std_logic;
SIGNAL \RAM1|ram_s~1929_q\ : std_logic;
SIGNAL \RAM1|ram_s~1833_q\ : std_logic;
SIGNAL \RAM1|ram_s~1897feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1897_q\ : std_logic;
SIGNAL \RAM1|ram_s~8350_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8351_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8354_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2025feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~2025_q\ : std_logic;
SIGNAL \RAM1|ram_s~2057_q\ : std_logic;
SIGNAL \RAM1|ram_s~1993feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1993_q\ : std_logic;
SIGNAL \RAM1|ram_s~1961_q\ : std_logic;
SIGNAL \RAM1|ram_s~8355_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8356_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1705_q\ : std_logic;
SIGNAL \RAM1|ram_s~1737feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1737_q\ : std_logic;
SIGNAL \RAM1|ram_s~8348_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1801_q\ : std_logic;
SIGNAL \RAM1|ram_s~1769feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~1769_q\ : std_logic;
SIGNAL \RAM1|ram_s~8349_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8357_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8358_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8359_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5353_q\ : std_logic;
SIGNAL \RAM1|ram_s~5385_q\ : std_logic;
SIGNAL \RAM1|ram_s~5289_q\ : std_logic;
SIGNAL \RAM1|ram_s~5321_q\ : std_logic;
SIGNAL \RAM1|ram_s~8243_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8244_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5833feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5833_q\ : std_logic;
SIGNAL \RAM1|ram_s~5897_q\ : std_logic;
SIGNAL \RAM1|ram_s~5865feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5865_q\ : std_logic;
SIGNAL \RAM1|ram_s~5801_q\ : std_logic;
SIGNAL \RAM1|ram_s~8250_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8251_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4329_q\ : std_logic;
SIGNAL \RAM1|ram_s~4265_q\ : std_logic;
SIGNAL \RAM1|ram_s~4297feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4297_q\ : std_logic;
SIGNAL \RAM1|ram_s~8247_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4361_q\ : std_logic;
SIGNAL \RAM1|ram_s~8248_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4809feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4809_q\ : std_logic;
SIGNAL \RAM1|ram_s~4873_q\ : std_logic;
SIGNAL \RAM1|ram_s~4777_q\ : std_logic;
SIGNAL \RAM1|ram_s~4841_q\ : std_logic;
SIGNAL \RAM1|ram_s~8245_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8246_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8249_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8252_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4233_q\ : std_logic;
SIGNAL \RAM1|ram_s~5257feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5257_q\ : std_logic;
SIGNAL \RAM1|ram_s~8260_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4745feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4745_q\ : std_logic;
SIGNAL \RAM1|ram_s~5769_q\ : std_logic;
SIGNAL \RAM1|ram_s~8261_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5161_q\ : std_logic;
SIGNAL \RAM1|ram_s~5673_q\ : std_logic;
SIGNAL \RAM1|ram_s~4137_q\ : std_logic;
SIGNAL \RAM1|ram_s~4649_q\ : std_logic;
SIGNAL \RAM1|ram_s~8257_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8258_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4713feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4713_q\ : std_logic;
SIGNAL \RAM1|ram_s~4201_q\ : std_logic;
SIGNAL \RAM1|ram_s~8255_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5225_q\ : std_logic;
SIGNAL \RAM1|ram_s~5737_q\ : std_logic;
SIGNAL \RAM1|ram_s~8256_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8259_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4681feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4681_q\ : std_logic;
SIGNAL \RAM1|ram_s~4169_q\ : std_logic;
SIGNAL \RAM1|ram_s~5193_q\ : std_logic;
SIGNAL \RAM1|ram_s~8253_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5705_q\ : std_logic;
SIGNAL \RAM1|ram_s~8254_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8262_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8263_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4489_q\ : std_logic;
SIGNAL \RAM1|ram_s~5001feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5001_q\ : std_logic;
SIGNAL \RAM1|ram_s~8240_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6025_q\ : std_logic;
SIGNAL \RAM1|ram_s~5513_q\ : std_logic;
SIGNAL \RAM1|ram_s~8241_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4937_q\ : std_logic;
SIGNAL \RAM1|ram_s~4425_q\ : std_logic;
SIGNAL \RAM1|ram_s~8235_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5961_q\ : std_logic;
SIGNAL \RAM1|ram_s~5449feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5449_q\ : std_logic;
SIGNAL \RAM1|ram_s~8236_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4393_q\ : std_logic;
SIGNAL \RAM1|ram_s~5417_q\ : std_logic;
SIGNAL \RAM1|ram_s~8237_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5929_q\ : std_logic;
SIGNAL \RAM1|ram_s~4905_q\ : std_logic;
SIGNAL \RAM1|ram_s~8238_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8239_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4969feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4969_q\ : std_logic;
SIGNAL \RAM1|ram_s~5993_q\ : std_logic;
SIGNAL \RAM1|ram_s~4457_q\ : std_logic;
SIGNAL \RAM1|ram_s~5481_q\ : std_logic;
SIGNAL \RAM1|ram_s~8233_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8234_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8242_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6057_q\ : std_logic;
SIGNAL \RAM1|ram_s~6089_q\ : std_logic;
SIGNAL \RAM1|ram_s~8271_combout\ : std_logic;
SIGNAL \RAM1|ram_s~6121_q\ : std_logic;
SIGNAL \RAM1|ram_s~6153_q\ : std_logic;
SIGNAL \RAM1|ram_s~8272_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5033_q\ : std_logic;
SIGNAL \RAM1|ram_s~5065feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5065_q\ : std_logic;
SIGNAL \RAM1|ram_s~8264_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5097_q\ : std_logic;
SIGNAL \RAM1|ram_s~5129_q\ : std_logic;
SIGNAL \RAM1|ram_s~8265_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4585feeder_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4585_q\ : std_logic;
SIGNAL \RAM1|ram_s~4521_q\ : std_logic;
SIGNAL \RAM1|ram_s~8268_combout\ : std_logic;
SIGNAL \RAM1|ram_s~4617_q\ : std_logic;
SIGNAL \RAM1|ram_s~4553_q\ : std_logic;
SIGNAL \RAM1|ram_s~8269_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5609_q\ : std_logic;
SIGNAL \RAM1|ram_s~5545_q\ : std_logic;
SIGNAL \RAM1|ram_s~8266_combout\ : std_logic;
SIGNAL \RAM1|ram_s~5641_q\ : std_logic;
SIGNAL \RAM1|ram_s~5577_q\ : std_logic;
SIGNAL \RAM1|ram_s~8267_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8270_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8273_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8274_combout\ : std_logic;
SIGNAL \RAM1|ram_s~8402_combout\ : std_logic;
SIGNAL \ULA1|Add0~9_combout\ : std_logic;
SIGNAL \MUXULARAM|b[0]~0_combout\ : std_logic;
SIGNAL \BR1|registrador~390_q\ : std_logic;
SIGNAL \BR1|registrador~358feeder_combout\ : std_logic;
SIGNAL \BR1|registrador~358_q\ : std_logic;
SIGNAL \BR1|saidaB[0]~0_combout\ : std_logic;
SIGNAL \BR1|saidaB[0]~1_combout\ : std_logic;
SIGNAL \PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \K0|ALT_INV_saida~clkctrl_outclk\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_KEY <= KEY;
ww_SW <= SW;
ww_CLOCK_50 <= CLOCK_50;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\K1|saida~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \K1|saida~combout\);

\K0|saida~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \K0|saida~combout\);
\K0|ALT_INV_saida~clkctrl_outclk\ <= NOT \K0|saida~clkctrl_outclk\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BR1|saidaB[0]~1_combout\,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BR1|saidaB[1]~2_combout\,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BR1|saidaB[2]~3_combout\,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BR1|saidaB[3]~4_combout\,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BR1|saidaB[4]~5_combout\,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BR1|saidaB[5]~6_combout\,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BR1|saidaB[6]~7_combout\,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BR1|saidaB[7]~8_combout\,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[17]~output_o\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: LCCOMB_X1_Y36_N18
\K1|saidaQ~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \K1|saidaQ~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	combout => \K1|saidaQ~0_combout\);

-- Location: FF_X1_Y36_N19
\K1|saidaQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \K1|saidaQ~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \K1|saidaQ~q\);

-- Location: LCCOMB_X1_Y36_N14
\K1|saida\ : cycloneive_lcell_comb
-- Equation(s):
-- \K1|saida~combout\ = LCELL((!\KEY[1]~input_o\ & !\K1|saidaQ~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	datad => \K1|saidaQ~q\,
	combout => \K1|saida~combout\);

-- Location: CLKCTRL_G3
\K1|saida~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \K1|saida~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \K1|saida~clkctrl_outclk\);

-- Location: LCCOMB_X76_Y43_N10
\PC|DOUT[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[2]~6_combout\ = \PC|DOUT\(2) $ (VCC)
-- \PC|DOUT[2]~7\ = CARRY(\PC|DOUT\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datad => VCC,
	combout => \PC|DOUT[2]~6_combout\,
	cout => \PC|DOUT[2]~7\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: FF_X115_Y40_N10
\K0|saidaQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \K0|saidaQ~q\);

-- Location: LCCOMB_X114_Y40_N8
\K0|saida\ : cycloneive_lcell_comb
-- Equation(s):
-- \K0|saida~combout\ = (!\KEY[0]~input_o\ & \K0|saidaQ~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datad => \K0|saidaQ~q\,
	combout => \K0|saida~combout\);

-- Location: CLKCTRL_G7
\K0|saida~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \K0|saida~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \K0|saida~clkctrl_outclk\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: FF_X76_Y43_N11
\PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \PC|DOUT[2]~6_combout\,
	clrn => \K0|ALT_INV_saida~clkctrl_outclk\,
	ena => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(2));

-- Location: LCCOMB_X76_Y43_N12
\PC|DOUT[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[3]~8_combout\ = (\PC|DOUT\(3) & (!\PC|DOUT[2]~7\)) # (!\PC|DOUT\(3) & ((\PC|DOUT[2]~7\) # (GND)))
-- \PC|DOUT[3]~9\ = CARRY((!\PC|DOUT[2]~7\) # (!\PC|DOUT\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(3),
	datad => VCC,
	cin => \PC|DOUT[2]~7\,
	combout => \PC|DOUT[3]~8_combout\,
	cout => \PC|DOUT[3]~9\);

-- Location: FF_X76_Y43_N13
\PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \PC|DOUT[3]~8_combout\,
	clrn => \K0|ALT_INV_saida~clkctrl_outclk\,
	ena => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(3));

-- Location: LCCOMB_X76_Y43_N14
\PC|DOUT[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[4]~10_combout\ = (\PC|DOUT\(4) & (\PC|DOUT[3]~9\ $ (GND))) # (!\PC|DOUT\(4) & (!\PC|DOUT[3]~9\ & VCC))
-- \PC|DOUT[4]~11\ = CARRY((\PC|DOUT\(4) & !\PC|DOUT[3]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(4),
	datad => VCC,
	cin => \PC|DOUT[3]~9\,
	combout => \PC|DOUT[4]~10_combout\,
	cout => \PC|DOUT[4]~11\);

-- Location: FF_X76_Y43_N15
\PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \PC|DOUT[4]~10_combout\,
	clrn => \K0|ALT_INV_saida~clkctrl_outclk\,
	ena => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(4));

-- Location: LCCOMB_X76_Y43_N16
\PC|DOUT[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[5]~12_combout\ = (\PC|DOUT\(5) & (!\PC|DOUT[4]~11\)) # (!\PC|DOUT\(5) & ((\PC|DOUT[4]~11\) # (GND)))
-- \PC|DOUT[5]~13\ = CARRY((!\PC|DOUT[4]~11\) # (!\PC|DOUT\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(5),
	datad => VCC,
	cin => \PC|DOUT[4]~11\,
	combout => \PC|DOUT[5]~12_combout\,
	cout => \PC|DOUT[5]~13\);

-- Location: FF_X76_Y43_N17
\PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \PC|DOUT[5]~12_combout\,
	clrn => \K0|ALT_INV_saida~clkctrl_outclk\,
	ena => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(5));

-- Location: LCCOMB_X76_Y43_N18
\PC|DOUT[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[6]~14_combout\ = (\PC|DOUT\(6) & (\PC|DOUT[5]~13\ $ (GND))) # (!\PC|DOUT\(6) & (!\PC|DOUT[5]~13\ & VCC))
-- \PC|DOUT[6]~15\ = CARRY((\PC|DOUT\(6) & !\PC|DOUT[5]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|DOUT\(6),
	datad => VCC,
	cin => \PC|DOUT[5]~13\,
	combout => \PC|DOUT[6]~14_combout\,
	cout => \PC|DOUT[6]~15\);

-- Location: FF_X76_Y43_N19
\PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \PC|DOUT[6]~14_combout\,
	clrn => \K0|ALT_INV_saida~clkctrl_outclk\,
	ena => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(6));

-- Location: LCCOMB_X76_Y43_N20
\PC|DOUT[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|DOUT[7]~16_combout\ = \PC|DOUT[6]~15\ $ (\PC|DOUT\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PC|DOUT\(7),
	cin => \PC|DOUT[6]~15\,
	combout => \PC|DOUT[7]~16_combout\);

-- Location: FF_X76_Y43_N21
\PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \PC|DOUT[7]~16_combout\,
	clrn => \K0|ALT_INV_saida~clkctrl_outclk\,
	ena => \SW[17]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|DOUT\(7));

-- Location: LCCOMB_X76_Y43_N24
\ROM1|memROM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM1|memROM~0_combout\ = (!\PC|DOUT\(3) & (!\PC|DOUT\(6) & (!\PC|DOUT\(4) & !\PC|DOUT\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(3),
	datab => \PC|DOUT\(6),
	datac => \PC|DOUT\(4),
	datad => \PC|DOUT\(5),
	combout => \ROM1|memROM~0_combout\);

-- Location: LCCOMB_X75_Y43_N8
\ROM1|memROM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM1|memROM~1_combout\ = (!\PC|DOUT\(7) & \ROM1|memROM~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PC|DOUT\(7),
	datad => \ROM1|memROM~0_combout\,
	combout => \ROM1|memROM~1_combout\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X69_Y45_N28
\RAM1|ram_s~8141feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8141feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~8141feeder_combout\);

-- Location: LCCOMB_X70_Y37_N12
\RAM1|ram_s~9615\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9615_combout\ = (!\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\ & (\ULA1|Add0~15_combout\ & \ULA1|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9615_combout\);

-- Location: LCCOMB_X70_Y38_N30
\RAM1|ram_s~10202\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10202_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~21_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10202_combout\);

-- Location: LCCOMB_X70_Y38_N24
\RAM1|ram_s~10213\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10213_combout\ = (\RAM1|ram_s~9615_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10202_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9615_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~10202_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10213_combout\);

-- Location: FF_X60_Y40_N13
\RAM1|ram_s~7569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7569_q\);

-- Location: LCCOMB_X67_Y39_N26
\RAM1|ram_s~9677\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9677_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\ & \ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9677_combout\);

-- Location: LCCOMB_X58_Y40_N2
\RAM1|ram_s~9688\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9688_combout\ = (\ROM1|memROM~1_combout\ & (!\ULA1|Add0~21_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~9677_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~9677_combout\,
	combout => \RAM1|ram_s~9688_combout\);

-- Location: LCCOMB_X61_Y40_N6
\RAM1|ram_s~10215\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10215_combout\ = (\RAM1|ram_s~9688_combout\ & (\ULA1|Add0~30_combout\ & (\ULA1|Add0~24_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9688_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10215_combout\);

-- Location: FF_X61_Y40_N11
\RAM1|ram_s~7697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7697_q\);

-- Location: LCCOMB_X65_Y38_N24
\RAM1|ram_s~9662\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9662_combout\ = (\ULA1|Add0~15_combout\ & (!\ULA1|Add0~17_combout\ & (\ULA1|Add0~13_combout\ & !\ULA1|Add0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9662_combout\);

-- Location: LCCOMB_X70_Y38_N10
\RAM1|ram_s~10214\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10214_combout\ = (\RAM1|ram_s~10202_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9662_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10202_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9662_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10214_combout\);

-- Location: FF_X60_Y40_N23
\RAM1|ram_s~7313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7313_q\);

-- Location: LCCOMB_X69_Y36_N18
\RAM1|ram_s~9629\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9629_combout\ = (!\ULA1|Add0~19_combout\ & (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\ & \ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9629_combout\);

-- Location: LCCOMB_X70_Y38_N22
\RAM1|ram_s~10212\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10212_combout\ = (\RAM1|ram_s~9629_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10202_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9629_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~10202_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10212_combout\);

-- Location: FF_X61_Y32_N7
\RAM1|ram_s~7441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7441_q\);

-- Location: LCCOMB_X60_Y40_N22
\RAM1|ram_s~10023\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10023_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~7441_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~7313_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7313_q\,
	datad => \RAM1|ram_s~7441_q\,
	combout => \RAM1|ram_s~10023_combout\);

-- Location: LCCOMB_X61_Y40_N10
\RAM1|ram_s~10024\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10024_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~10023_combout\ & ((\RAM1|ram_s~7697_q\))) # (!\RAM1|ram_s~10023_combout\ & (\RAM1|ram_s~7569_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~10023_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~7569_q\,
	datac => \RAM1|ram_s~7697_q\,
	datad => \RAM1|ram_s~10023_combout\,
	combout => \RAM1|ram_s~10024_combout\);

-- Location: LCCOMB_X69_Y46_N14
\RAM1|ram_s~8081feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8081feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~8081feeder_combout\);

-- Location: LCCOMB_X68_Y42_N2
\RAM1|ram_s~9660\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9660_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (\ULA1|Add0~21_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9660_combout\);

-- Location: LCCOMB_X69_Y46_N16
\RAM1|ram_s~10237\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10237_combout\ = (\RAM1|ram_s~9660_combout\ & (\RAM1|ram_s~9615_combout\ & (\ULA1|Add0~30_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9660_combout\,
	datab => \RAM1|ram_s~9615_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10237_combout\);

-- Location: FF_X69_Y46_N15
\RAM1|ram_s~8081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~8081feeder_combout\,
	ena => \RAM1|ram_s~10237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8081_q\);

-- Location: LCCOMB_X70_Y43_N22
\RAM1|ram_s~10245\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10245_combout\ = (\RAM1|ram_s~10235_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9662_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10235_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9662_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10245_combout\);

-- Location: FF_X70_Y43_N21
\RAM1|ram_s~7825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7825_q\);

-- Location: LCCOMB_X70_Y43_N20
\RAM1|ram_s~10030\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10030_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8081_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7825_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8081_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7825_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~10030_combout\);

-- Location: LCCOMB_X65_Y41_N22
\RAM1|ram_s~10249\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10249_combout\ = (\RAM1|ram_s~9677_combout\ & (\ROM1|memROM~1_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~10235_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9677_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~10235_combout\,
	combout => \RAM1|ram_s~10249_combout\);

-- Location: FF_X65_Y43_N21
\RAM1|ram_s~8209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8209_q\);

-- Location: LCCOMB_X66_Y35_N6
\RAM1|ram_s~7953feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7953feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~7953feeder_combout\);

-- Location: LCCOMB_X69_Y36_N14
\RAM1|ram_s~10137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10137_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9629_combout\ & (\ULA1|Add0~21_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9629_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10137_combout\);

-- Location: LCCOMB_X68_Y36_N30
\RAM1|ram_s~10241\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10241_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & \RAM1|ram_s~10137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~10137_combout\,
	combout => \RAM1|ram_s~10241_combout\);

-- Location: FF_X66_Y35_N7
\RAM1|ram_s~7953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7953feeder_combout\,
	ena => \RAM1|ram_s~10241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7953_q\);

-- Location: LCCOMB_X65_Y43_N20
\RAM1|ram_s~10031\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10031_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~10030_combout\ & (\RAM1|ram_s~8209_q\)) # (!\RAM1|ram_s~10030_combout\ & ((\RAM1|ram_s~7953_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~10030_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~10030_combout\,
	datac => \RAM1|ram_s~8209_q\,
	datad => \RAM1|ram_s~7953_q\,
	combout => \RAM1|ram_s~10031_combout\);

-- Location: LCCOMB_X59_Y38_N28
\RAM1|ram_s~9665\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9665_combout\ = (\RAM1|ram_s~9662_combout\ & (\ROM1|memROM~1_combout\ & (!\ULA1|Add0~21_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9662_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9665_combout\);

-- Location: LCCOMB_X59_Y38_N20
\RAM1|ram_s~10231\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10231_combout\ = (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & \RAM1|ram_s~9665_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9665_combout\,
	combout => \RAM1|ram_s~10231_combout\);

-- Location: FF_X59_Y38_N27
\RAM1|ram_s~6289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6289_q\);

-- Location: LCCOMB_X60_Y32_N20
\RAM1|ram_s~6417feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6417feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~6417feeder_combout\);

-- Location: LCCOMB_X70_Y40_N30
\RAM1|ram_s~9606\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9606_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (!\ULA1|Add0~24_combout\ & !\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9606_combout\);

-- Location: LCCOMB_X60_Y32_N30
\RAM1|ram_s~10229\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10229_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9629_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9606_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9629_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9606_combout\,
	combout => \RAM1|ram_s~10229_combout\);

-- Location: FF_X60_Y32_N21
\RAM1|ram_s~6417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6417feeder_combout\,
	ena => \RAM1|ram_s~10229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6417_q\);

-- Location: LCCOMB_X59_Y38_N26
\RAM1|ram_s~10027\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10027_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~6417_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6289_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6289_q\,
	datad => \RAM1|ram_s~6417_q\,
	combout => \RAM1|ram_s~10027_combout\);

-- Location: LCCOMB_X58_Y40_N14
\RAM1|ram_s~10232\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10232_combout\ = (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9688_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9688_combout\,
	combout => \RAM1|ram_s~10232_combout\);

-- Location: FF_X62_Y42_N5
\RAM1|ram_s~6673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6673_q\);

-- Location: LCCOMB_X62_Y42_N2
\RAM1|ram_s~6545feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6545feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~6545feeder_combout\);

-- Location: LCCOMB_X61_Y45_N26
\RAM1|ram_s~9616\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9616_combout\ = (\RAM1|ram_s~9615_combout\ & (\ROM1|memROM~1_combout\ & (!\ULA1|Add0~21_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9615_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9616_combout\);

-- Location: LCCOMB_X61_Y45_N30
\RAM1|ram_s~10230\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10230_combout\ = (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9616_combout\ & \ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9616_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10230_combout\);

-- Location: FF_X62_Y42_N3
\RAM1|ram_s~6545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6545feeder_combout\,
	ena => \RAM1|ram_s~10230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6545_q\);

-- Location: LCCOMB_X62_Y42_N4
\RAM1|ram_s~10028\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10028_combout\ = (\RAM1|ram_s~10027_combout\ & (((\RAM1|ram_s~6673_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~10027_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6545_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10027_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6673_q\,
	datad => \RAM1|ram_s~6545_q\,
	combout => \RAM1|ram_s~10028_combout\);

-- Location: LCCOMB_X60_Y36_N28
\RAM1|ram_s~10195\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10195_combout\ = (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~10137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~10137_combout\,
	combout => \RAM1|ram_s~10195_combout\);

-- Location: FF_X62_Y44_N13
\RAM1|ram_s~6929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6929_q\);

-- Location: LCCOMB_X67_Y35_N0
\RAM1|ram_s~9663\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9663_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (\ULA1|Add0~21_combout\ & \RAM1|ram_s~9662_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9662_combout\,
	combout => \RAM1|ram_s~9663_combout\);

-- Location: LCCOMB_X67_Y35_N4
\RAM1|ram_s~10197\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10197_combout\ = (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9663_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9663_combout\,
	combout => \RAM1|ram_s~10197_combout\);

-- Location: FF_X63_Y45_N31
\RAM1|ram_s~6801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6801_q\);

-- Location: LCCOMB_X61_Y45_N14
\RAM1|ram_s~10100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10100_combout\ = (\RAM1|ram_s~9615_combout\ & (\ROM1|memROM~1_combout\ & (\ULA1|Add0~21_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9615_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10100_combout\);

-- Location: LCCOMB_X61_Y45_N4
\RAM1|ram_s~10196\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10196_combout\ = (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~10100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~10100_combout\,
	combout => \RAM1|ram_s~10196_combout\);

-- Location: FF_X61_Y45_N29
\RAM1|ram_s~7057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7057_q\);

-- Location: LCCOMB_X63_Y45_N30
\RAM1|ram_s~10025\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10025_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7057_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6801_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6801_q\,
	datad => \RAM1|ram_s~7057_q\,
	combout => \RAM1|ram_s~10025_combout\);

-- Location: LCCOMB_X72_Y41_N14
\RAM1|ram_s~10183\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10183_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~21_combout\ & (\ULA1|Add0~28_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10183_combout\);

-- Location: LCCOMB_X67_Y36_N8
\RAM1|ram_s~10198\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10198_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10183_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~9677_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10183_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~9677_combout\,
	combout => \RAM1|ram_s~10198_combout\);

-- Location: FF_X62_Y44_N15
\RAM1|ram_s~7185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7185_q\);

-- Location: LCCOMB_X62_Y44_N14
\RAM1|ram_s~10026\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10026_combout\ = (\RAM1|ram_s~10025_combout\ & (((\RAM1|ram_s~7185_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~10025_combout\ & (\RAM1|ram_s~6929_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6929_q\,
	datab => \RAM1|ram_s~10025_combout\,
	datac => \RAM1|ram_s~7185_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~10026_combout\);

-- Location: LCCOMB_X62_Y42_N6
\RAM1|ram_s~10029\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10029_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\) # (\RAM1|ram_s~10026_combout\)))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~10028_combout\ & (!\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~10028_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~10026_combout\,
	combout => \RAM1|ram_s~10029_combout\);

-- Location: LCCOMB_X62_Y42_N0
\RAM1|ram_s~10032\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10032_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~10029_combout\ & ((\RAM1|ram_s~10031_combout\))) # (!\RAM1|ram_s~10029_combout\ & (\RAM1|ram_s~10024_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~10029_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10024_combout\,
	datab => \RAM1|ram_s~10031_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~10029_combout\,
	combout => \RAM1|ram_s~10032_combout\);

-- Location: LCCOMB_X66_Y40_N14
\RAM1|ram_s~9623\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9623_combout\ = (!\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\ & (!\ULA1|Add0~15_combout\ & \ULA1|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9623_combout\);

-- Location: LCCOMB_X63_Y42_N10
\RAM1|ram_s~10216\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10216_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9606_combout\ & (\RAM1|ram_s~9623_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9606_combout\,
	datac => \RAM1|ram_s~9623_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10216_combout\);

-- Location: FF_X63_Y42_N25
\RAM1|ram_s~6353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6353_q\);

-- Location: LCCOMB_X65_Y44_N8
\RAM1|ram_s~9645\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9645_combout\ = (!\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\ & (!\ULA1|Add0~19_combout\ & !\ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9645_combout\);

-- Location: LCCOMB_X60_Y44_N12
\RAM1|ram_s~10218\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10218_combout\ = (\RAM1|ram_s~9606_combout\ & (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9645_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9606_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9645_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10218_combout\);

-- Location: FF_X60_Y44_N19
\RAM1|ram_s~6225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6225_q\);

-- Location: LCCOMB_X67_Y47_N26
\RAM1|ram_s~6481feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6481feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~6481feeder_combout\);

-- Location: LCCOMB_X68_Y39_N22
\RAM1|ram_s~9601\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9601_combout\ = (\ULA1|Add0~19_combout\ & (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~17_combout\ & \ULA1|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9601_combout\);

-- Location: LCCOMB_X70_Y44_N26
\RAM1|ram_s~10217\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10217_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9606_combout\ & (\RAM1|ram_s~9601_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9606_combout\,
	datac => \RAM1|ram_s~9601_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10217_combout\);

-- Location: FF_X67_Y47_N27
\RAM1|ram_s~6481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6481feeder_combout\,
	ena => \RAM1|ram_s~10217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6481_q\);

-- Location: LCCOMB_X60_Y44_N18
\RAM1|ram_s~9996\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9996_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~6481_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6225_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6225_q\,
	datad => \RAM1|ram_s~6481_q\,
	combout => \RAM1|ram_s~9996_combout\);

-- Location: LCCOMB_X66_Y40_N4
\RAM1|ram_s~9672\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9672_combout\ = (\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\ULA1|Add0~19_combout\ & \ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9672_combout\);

-- Location: LCCOMB_X70_Y40_N24
\RAM1|ram_s~10219\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10219_combout\ = (\RAM1|ram_s~9672_combout\ & (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\ & \RAM1|ram_s~9606_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9672_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9606_combout\,
	combout => \RAM1|ram_s~10219_combout\);

-- Location: FF_X66_Y44_N31
\RAM1|ram_s~6609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6609_q\);

-- Location: LCCOMB_X66_Y44_N30
\RAM1|ram_s~9997\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9997_combout\ = (\RAM1|ram_s~9996_combout\ & (((\RAM1|ram_s~6609_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9996_combout\ & (\RAM1|ram_s~6353_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6353_q\,
	datab => \RAM1|ram_s~9996_combout\,
	datac => \RAM1|ram_s~6609_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9997_combout\);

-- Location: LCCOMB_X68_Y42_N24
\RAM1|ram_s~9624\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9624_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~9623_combout\ & (!\ULA1|Add0~21_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~9623_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~9624_combout\);

-- Location: LCCOMB_X68_Y42_N0
\RAM1|ram_s~10199\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10199_combout\ = (\RAM1|ram_s~9624_combout\ & (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9624_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10199_combout\);

-- Location: FF_X58_Y43_N29
\RAM1|ram_s~7377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7377_q\);

-- Location: LCCOMB_X70_Y40_N14
\RAM1|ram_s~10203\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10203_combout\ = (\RAM1|ram_s~10202_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9672_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10202_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9672_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10203_combout\);

-- Location: FF_X58_Y43_N15
\RAM1|ram_s~7633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7633_q\);

-- Location: LCCOMB_X65_Y42_N26
\RAM1|ram_s~9602\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9602_combout\ = (\ROM1|memROM~1_combout\ & (\ULA1|Add0~24_combout\ & (!\PC|DOUT\(2) & !\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \PC|DOUT\(2),
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9602_combout\);

-- Location: LCCOMB_X61_Y42_N22
\RAM1|ram_s~10201\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10201_combout\ = (\RAM1|ram_s~9602_combout\ & (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\ & \RAM1|ram_s~9645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9602_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9645_combout\,
	combout => \RAM1|ram_s~10201_combout\);

-- Location: FF_X58_Y44_N3
\RAM1|ram_s~7249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7249_q\);

-- Location: LCCOMB_X58_Y44_N0
\RAM1|ram_s~7505feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7505feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~7505feeder_combout\);

-- Location: LCCOMB_X67_Y45_N4
\RAM1|ram_s~10200\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10200_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9601_combout\ & (\RAM1|ram_s~9602_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9601_combout\,
	datac => \RAM1|ram_s~9602_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10200_combout\);

-- Location: FF_X58_Y44_N1
\RAM1|ram_s~7505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7505feeder_combout\,
	ena => \RAM1|ram_s~10200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7505_q\);

-- Location: LCCOMB_X58_Y44_N2
\RAM1|ram_s~9994\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9994_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7505_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~7249_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7249_q\,
	datad => \RAM1|ram_s~7505_q\,
	combout => \RAM1|ram_s~9994_combout\);

-- Location: LCCOMB_X58_Y43_N14
\RAM1|ram_s~9995\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9995_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9994_combout\ & ((\RAM1|ram_s~7633_q\))) # (!\RAM1|ram_s~9994_combout\ & (\RAM1|ram_s~7377_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9994_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~7377_q\,
	datac => \RAM1|ram_s~7633_q\,
	datad => \RAM1|ram_s~9994_combout\,
	combout => \RAM1|ram_s~9995_combout\);

-- Location: LCCOMB_X59_Y43_N8
\RAM1|ram_s~9998\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9998_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~9995_combout\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9997_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9997_combout\,
	datad => \RAM1|ram_s~9995_combout\,
	combout => \RAM1|ram_s~9998_combout\);

-- Location: LCCOMB_X67_Y46_N28
\RAM1|ram_s~8017feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8017feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~8017feeder_combout\);

-- Location: LCCOMB_X68_Y39_N14
\RAM1|ram_s~10187\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10187_combout\ = (\ROM1|memROM~1_combout\ & (\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9601_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9601_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10187_combout\);

-- Location: LCCOMB_X67_Y46_N14
\RAM1|ram_s~10234\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10234_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~10187_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~10187_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10234_combout\);

-- Location: FF_X67_Y46_N29
\RAM1|ram_s~8017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~8017feeder_combout\,
	ena => \RAM1|ram_s~10234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8017_q\);

-- Location: FF_X66_Y43_N23
\RAM1|ram_s~8145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8145_q\);

-- Location: LCCOMB_X66_Y40_N6
\RAM1|ram_s~10238\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10238_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9623_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~10235_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9623_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~10235_combout\,
	combout => \RAM1|ram_s~10238_combout\);

-- Location: FF_X67_Y43_N21
\RAM1|ram_s~7889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7889_q\);

-- Location: LCCOMB_X70_Y37_N28
\RAM1|ram_s~10243\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10243_combout\ = (\RAM1|ram_s~9645_combout\ & (\RAM1|ram_s~9660_combout\ & (\ULA1|Add0~28_combout\ & \ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9645_combout\,
	datab => \RAM1|ram_s~9660_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10243_combout\);

-- Location: FF_X67_Y43_N23
\RAM1|ram_s~7761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7761_q\);

-- Location: LCCOMB_X67_Y43_N22
\RAM1|ram_s~9999\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9999_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~7889_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~7761_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~7889_q\,
	datac => \RAM1|ram_s~7761_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9999_combout\);

-- Location: LCCOMB_X66_Y43_N22
\RAM1|ram_s~10000\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10000_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9999_combout\ & ((\RAM1|ram_s~8145_q\))) # (!\RAM1|ram_s~9999_combout\ & (\RAM1|ram_s~8017_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~8017_q\,
	datac => \RAM1|ram_s~8145_q\,
	datad => \RAM1|ram_s~9999_combout\,
	combout => \RAM1|ram_s~10000_combout\);

-- Location: LCCOMB_X65_Y44_N28
\RAM1|ram_s~10189\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10189_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9645_combout\ & (\RAM1|ram_s~10183_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9645_combout\,
	datac => \RAM1|ram_s~10183_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10189_combout\);

-- Location: FF_X63_Y43_N21
\RAM1|ram_s~6737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6737_q\);

-- Location: LCCOMB_X66_Y40_N16
\RAM1|ram_s~9640\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9640_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9623_combout\ & (!\PC|DOUT\(2) & \ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9623_combout\,
	datac => \PC|DOUT\(2),
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9640_combout\);

-- Location: LCCOMB_X62_Y40_N22
\RAM1|ram_s~10186\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10186_combout\ = (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & \RAM1|ram_s~9640_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9640_combout\,
	combout => \RAM1|ram_s~10186_combout\);

-- Location: FF_X62_Y43_N13
\RAM1|ram_s~6865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6865_q\);

-- Location: LCCOMB_X63_Y43_N20
\RAM1|ram_s~9992\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9992_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6865_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6737_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6737_q\,
	datad => \RAM1|ram_s~6865_q\,
	combout => \RAM1|ram_s~9992_combout\);

-- Location: LCCOMB_X62_Y41_N12
\RAM1|ram_s~10190\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10190_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~9672_combout\ & (\RAM1|ram_s~10183_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~9672_combout\,
	datac => \RAM1|ram_s~10183_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10190_combout\);

-- Location: FF_X63_Y43_N7
\RAM1|ram_s~7121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7121_q\);

-- Location: LCCOMB_X70_Y44_N0
\RAM1|ram_s~10188\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10188_combout\ = (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~10187_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~10187_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10188_combout\);

-- Location: FF_X66_Y45_N13
\RAM1|ram_s~6993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6993_q\);

-- Location: LCCOMB_X63_Y43_N6
\RAM1|ram_s~9993\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9993_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9992_combout\ & (\RAM1|ram_s~7121_q\)) # (!\RAM1|ram_s~9992_combout\ & ((\RAM1|ram_s~6993_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9992_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9992_combout\,
	datac => \RAM1|ram_s~7121_q\,
	datad => \RAM1|ram_s~6993_q\,
	combout => \RAM1|ram_s~9993_combout\);

-- Location: LCCOMB_X60_Y43_N30
\RAM1|ram_s~10001\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10001_combout\ = (\RAM1|ram_s~9998_combout\ & ((\RAM1|ram_s~10000_combout\) # ((!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9998_combout\ & (((\RAM1|ram_s~9993_combout\ & \ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9998_combout\,
	datab => \RAM1|ram_s~10000_combout\,
	datac => \RAM1|ram_s~9993_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~10001_combout\);

-- Location: LCCOMB_X74_Y43_N20
\RAM1|ram_s~9609\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9609_combout\ = (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\ULA1|Add0~19_combout\ & !\ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9609_combout\);

-- Location: LCCOMB_X74_Y43_N12
\RAM1|ram_s~10224\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10224_combout\ = (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10224_combout\);

-- Location: LCCOMB_X74_Y43_N30
\RAM1|ram_s~10225\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10225_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~9609_combout\ & (\ROM1|memROM~1_combout\ & \RAM1|ram_s~10224_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~9609_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \RAM1|ram_s~10224_combout\,
	combout => \RAM1|ram_s~10225_combout\);

-- Location: FF_X66_Y41_N5
\RAM1|ram_s~6449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6449_q\);

-- Location: LCCOMB_X69_Y37_N2
\RAM1|ram_s~9656\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9656_combout\ = (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~17_combout\ & !\ULA1|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9656_combout\);

-- Location: LCCOMB_X72_Y41_N10
\RAM1|ram_s~10227\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10227_combout\ = (\RAM1|ram_s~9606_combout\ & (\RAM1|ram_s~9656_combout\ & (\ULA1|Add0~28_combout\ & \ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9606_combout\,
	datab => \RAM1|ram_s~9656_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10227_combout\);

-- Location: FF_X66_Y41_N15
\RAM1|ram_s~6193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6193_q\);

-- Location: LCCOMB_X66_Y41_N14
\RAM1|ram_s~10016\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10016_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6449_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6193_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~6449_q\,
	datac => \RAM1|ram_s~6193_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~10016_combout\);

-- Location: LCCOMB_X70_Y37_N2
\RAM1|ram_s~9674\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9674_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\ & (!\ULA1|Add0~15_combout\ & !\ULA1|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9674_combout\);

-- Location: LCCOMB_X76_Y38_N2
\RAM1|ram_s~9682\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9682_combout\ = (\ROM1|memROM~1_combout\ & (!\PC|DOUT\(2) & (\RAM1|ram_s~9674_combout\ & !\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \PC|DOUT\(2),
	datac => \RAM1|ram_s~9674_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9682_combout\);

-- Location: LCCOMB_X76_Y38_N12
\RAM1|ram_s~10228\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10228_combout\ = (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9682_combout\ & (\ULA1|Add0~30_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9682_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10228_combout\);

-- Location: FF_X58_Y34_N19
\RAM1|ram_s~6577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6577_q\);

-- Location: LCCOMB_X58_Y34_N16
\RAM1|ram_s~6321feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6321feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~6321feeder_combout\);

-- Location: LCCOMB_X58_Y34_N14
\RAM1|ram_s~9627\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9627_combout\ = (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\ & !\ULA1|Add0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9627_combout\);

-- Location: LCCOMB_X58_Y34_N8
\RAM1|ram_s~10082\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10082_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~9627_combout\ & (\ROM1|memROM~1_combout\ & !\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~9627_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~10082_combout\);

-- Location: LCCOMB_X58_Y34_N30
\RAM1|ram_s~10226\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10226_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~10082_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~10082_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10226_combout\);

-- Location: FF_X58_Y34_N17
\RAM1|ram_s~6321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6321feeder_combout\,
	ena => \RAM1|ram_s~10226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6321_q\);

-- Location: LCCOMB_X58_Y34_N18
\RAM1|ram_s~10017\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10017_combout\ = (\RAM1|ram_s~10016_combout\ & (((\RAM1|ram_s~6577_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~10016_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6321_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10016_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6577_q\,
	datad => \RAM1|ram_s~6321_q\,
	combout => \RAM1|ram_s~10017_combout\);

-- Location: LCCOMB_X74_Y43_N4
\RAM1|ram_s~10078\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10078_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~9609_combout\ & (\ROM1|memROM~1_combout\ & \ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~9609_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~10078_combout\);

-- Location: LCCOMB_X74_Y43_N10
\RAM1|ram_s~10191\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10191_combout\ = (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~10078_combout\ & (!\ULA1|Add0~24_combout\ & \ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~10078_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10191_combout\);

-- Location: FF_X73_Y42_N27
\RAM1|ram_s~6961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6961_q\);

-- Location: LCCOMB_X74_Y41_N12
\RAM1|ram_s~10194\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10194_combout\ = (\RAM1|ram_s~9674_combout\ & (\RAM1|ram_s~10183_combout\ & (!\PC|DOUT\(2) & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9674_combout\,
	datab => \RAM1|ram_s~10183_combout\,
	datac => \PC|DOUT\(2),
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10194_combout\);

-- Location: FF_X73_Y42_N21
\RAM1|ram_s~7089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7089_q\);

-- Location: LCCOMB_X58_Y34_N4
\RAM1|ram_s~10080\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10080_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~9627_combout\ & (\ROM1|memROM~1_combout\ & \ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~9627_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~10080_combout\);

-- Location: LCCOMB_X58_Y34_N20
\RAM1|ram_s~10192\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10192_combout\ = (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~10080_combout\ & \ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~10080_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10192_combout\);

-- Location: FF_X63_Y38_N29
\RAM1|ram_s~6833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6833_q\);

-- Location: LCCOMB_X72_Y41_N0
\RAM1|ram_s~10193\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10193_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10183_combout\ & (\RAM1|ram_s~9656_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10183_combout\,
	datac => \RAM1|ram_s~9656_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10193_combout\);

-- Location: FF_X70_Y45_N17
\RAM1|ram_s~6705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6705_q\);

-- Location: LCCOMB_X70_Y45_N16
\RAM1|ram_s~10014\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10014_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6833_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6705_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~6833_q\,
	datac => \RAM1|ram_s~6705_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~10014_combout\);

-- Location: LCCOMB_X73_Y42_N20
\RAM1|ram_s~10015\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10015_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~10014_combout\ & ((\RAM1|ram_s~7089_q\))) # (!\RAM1|ram_s~10014_combout\ & (\RAM1|ram_s~6961_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~10014_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6961_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7089_q\,
	datad => \RAM1|ram_s~10014_combout\,
	combout => \RAM1|ram_s~10015_combout\);

-- Location: LCCOMB_X62_Y42_N12
\RAM1|ram_s~10018\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10018_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~10015_combout\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~10017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10017_combout\,
	datab => \RAM1|ram_s~10015_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~10018_combout\);

-- Location: LCCOMB_X76_Y42_N30
\RAM1|ram_s~10236\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10236_combout\ = (\RAM1|ram_s~10235_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9609_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10235_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9609_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10236_combout\);

-- Location: FF_X76_Y42_N29
\RAM1|ram_s~7985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7985_q\);

-- Location: LCCOMB_X70_Y38_N12
\RAM1|ram_s~9675\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9675_combout\ = (\RAM1|ram_s~9674_combout\ & (\ROM1|memROM~1_combout\ & (\ULA1|Add0~21_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9674_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9675_combout\);

-- Location: LCCOMB_X70_Y38_N4
\RAM1|ram_s~10248\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10248_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9675_combout\ & \ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9675_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10248_combout\);

-- Location: FF_X70_Y42_N25
\RAM1|ram_s~8113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8113_q\);

-- Location: LCCOMB_X67_Y33_N14
\RAM1|ram_s~7857feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7857feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~7857feeder_combout\);

-- Location: LCCOMB_X75_Y37_N18
\RAM1|ram_s~10240\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10240_combout\ = (\RAM1|ram_s~9627_combout\ & (\RAM1|ram_s~10235_combout\ & (!\PC|DOUT\(2) & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9627_combout\,
	datab => \RAM1|ram_s~10235_combout\,
	datac => \PC|DOUT\(2),
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10240_combout\);

-- Location: FF_X67_Y33_N15
\RAM1|ram_s~7857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7857feeder_combout\,
	ena => \RAM1|ram_s~10240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7857_q\);

-- Location: LCCOMB_X72_Y41_N22
\RAM1|ram_s~10244\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10244_combout\ = (\RAM1|ram_s~10235_combout\ & (\RAM1|ram_s~9656_combout\ & (\ROM1|memROM~1_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10235_combout\,
	datab => \RAM1|ram_s~9656_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10244_combout\);

-- Location: FF_X70_Y42_N7
\RAM1|ram_s~7729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7729_q\);

-- Location: LCCOMB_X70_Y42_N6
\RAM1|ram_s~10019\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10019_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~7857_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~7729_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7857_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7729_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~10019_combout\);

-- Location: LCCOMB_X70_Y42_N24
\RAM1|ram_s~10020\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10020_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~10019_combout\ & ((\RAM1|ram_s~8113_q\))) # (!\RAM1|ram_s~10019_combout\ & (\RAM1|ram_s~7985_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~10019_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7985_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~8113_q\,
	datad => \RAM1|ram_s~10019_combout\,
	combout => \RAM1|ram_s~10020_combout\);

-- Location: LCCOMB_X70_Y38_N16
\RAM1|ram_s~10209\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10209_combout\ = (\RAM1|ram_s~10202_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9627_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10202_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9627_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10209_combout\);

-- Location: FF_X60_Y38_N13
\RAM1|ram_s~7345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7345_q\);

-- Location: LCCOMB_X70_Y38_N28
\RAM1|ram_s~10211\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10211_combout\ = (\RAM1|ram_s~10202_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9674_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10202_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9674_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10211_combout\);

-- Location: FF_X65_Y38_N31
\RAM1|ram_s~7601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7601_q\);

-- Location: LCCOMB_X70_Y38_N2
\RAM1|ram_s~10210\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10210_combout\ = (\RAM1|ram_s~10202_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9656_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10202_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9656_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10210_combout\);

-- Location: FF_X61_Y38_N29
\RAM1|ram_s~7217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7217_q\);

-- Location: LCCOMB_X66_Y42_N2
\RAM1|ram_s~7473feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7473feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~7473feeder_combout\);

-- Location: LCCOMB_X73_Y44_N2
\RAM1|ram_s~9612\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9612_combout\ = (\ROM1|memROM~1_combout\ & (!\PC|DOUT\(2) & (\RAM1|ram_s~9609_combout\ & !\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \PC|DOUT\(2),
	datac => \RAM1|ram_s~9609_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9612_combout\);

-- Location: LCCOMB_X67_Y42_N22
\RAM1|ram_s~10208\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10208_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9612_combout\ & (\ULA1|Add0~28_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9612_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10208_combout\);

-- Location: FF_X66_Y42_N3
\RAM1|ram_s~7473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7473feeder_combout\,
	ena => \RAM1|ram_s~10208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7473_q\);

-- Location: LCCOMB_X61_Y38_N28
\RAM1|ram_s~10012\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10012_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7473_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~7217_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7217_q\,
	datad => \RAM1|ram_s~7473_q\,
	combout => \RAM1|ram_s~10012_combout\);

-- Location: LCCOMB_X65_Y38_N30
\RAM1|ram_s~10013\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10013_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~10012_combout\ & ((\RAM1|ram_s~7601_q\))) # (!\RAM1|ram_s~10012_combout\ & (\RAM1|ram_s~7345_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~10012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7345_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7601_q\,
	datad => \RAM1|ram_s~10012_combout\,
	combout => \RAM1|ram_s~10013_combout\);

-- Location: LCCOMB_X62_Y42_N30
\RAM1|ram_s~10021\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10021_combout\ = (\RAM1|ram_s~10018_combout\ & ((\RAM1|ram_s~10020_combout\) # ((!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~10018_combout\ & (((\ULA1|Add0~24_combout\ & \RAM1|ram_s~10013_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10018_combout\,
	datab => \RAM1|ram_s~10020_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~10013_combout\,
	combout => \RAM1|ram_s~10021_combout\);

-- Location: LCCOMB_X65_Y34_N16
\RAM1|ram_s~7409feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7409feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~7409feeder_combout\);

-- Location: LCCOMB_X72_Y35_N2
\RAM1|ram_s~9621\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9621_combout\ = (\ULA1|Add0~15_combout\ & (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~13_combout\ & \ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9621_combout\);

-- Location: LCCOMB_X72_Y35_N22
\RAM1|ram_s~10205\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10205_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9621_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~10202_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9621_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~10202_combout\,
	combout => \RAM1|ram_s~10205_combout\);

-- Location: FF_X65_Y34_N17
\RAM1|ram_s~7409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7409feeder_combout\,
	ena => \RAM1|ram_s~10205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7409_q\);

-- Location: LCCOMB_X68_Y37_N18
\RAM1|ram_s~10221\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10221_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9621_combout\ & (\RAM1|ram_s~9606_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9621_combout\,
	datac => \RAM1|ram_s~9606_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10221_combout\);

-- Location: FF_X62_Y34_N21
\RAM1|ram_s~6385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6385_q\);

-- Location: LCCOMB_X62_Y34_N20
\RAM1|ram_s~10002\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10002_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~7409_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~6385_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7409_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6385_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~10002_combout\);

-- Location: LCCOMB_X70_Y37_N26
\RAM1|ram_s~10239\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10239_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9660_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9621_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9660_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9621_combout\,
	combout => \RAM1|ram_s~10239_combout\);

-- Location: FF_X74_Y32_N3
\RAM1|ram_s~7921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7921_q\);

-- Location: LCCOMB_X72_Y35_N20
\RAM1|ram_s~9632\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9632_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~9621_combout\ & (\ULA1|Add0~21_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~9621_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~9632_combout\);

-- Location: LCCOMB_X73_Y34_N12
\RAM1|ram_s~10182\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10182_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9632_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9632_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10182_combout\);

-- Location: FF_X74_Y34_N13
\RAM1|ram_s~6897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6897_q\);

-- Location: LCCOMB_X74_Y32_N2
\RAM1|ram_s~10003\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10003_combout\ = (\RAM1|ram_s~10002_combout\ & (((\RAM1|ram_s~7921_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~10002_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~6897_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10002_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~7921_q\,
	datad => \RAM1|ram_s~6897_q\,
	combout => \RAM1|ram_s~10003_combout\);

-- Location: LCCOMB_X72_Y37_N26
\RAM1|ram_s~9669\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9669_combout\ = (!\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\ & (\ULA1|Add0~19_combout\ & \ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9669_combout\);

-- Location: LCCOMB_X74_Y41_N26
\RAM1|ram_s~10185\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10185_combout\ = (\RAM1|ram_s~10183_combout\ & (\RAM1|ram_s~9669_combout\ & (!\PC|DOUT\(2) & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10183_combout\,
	datab => \RAM1|ram_s~9669_combout\,
	datac => \PC|DOUT\(2),
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10185_combout\);

-- Location: FF_X74_Y41_N31
\RAM1|ram_s~7153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7153_q\);

-- Location: LCCOMB_X72_Y37_N2
\RAM1|ram_s~10223\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10223_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9669_combout\ & \RAM1|ram_s~9606_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9669_combout\,
	datad => \RAM1|ram_s~9606_combout\,
	combout => \RAM1|ram_s~10223_combout\);

-- Location: FF_X63_Y37_N21
\RAM1|ram_s~6641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6641_q\);

-- Location: LCCOMB_X73_Y38_N6
\RAM1|ram_s~10053\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10053_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (!\ULA1|Add0~21_combout\ & \RAM1|ram_s~9669_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9669_combout\,
	combout => \RAM1|ram_s~10053_combout\);

-- Location: LCCOMB_X73_Y38_N12
\RAM1|ram_s~10207\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10207_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & (\ULA1|Add0~24_combout\ & \RAM1|ram_s~10053_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~10053_combout\,
	combout => \RAM1|ram_s~10207_combout\);

-- Location: FF_X63_Y37_N11
\RAM1|ram_s~7665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7665_q\);

-- Location: LCCOMB_X63_Y37_N20
\RAM1|ram_s~10009\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10009_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~7665_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~6641_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6641_q\,
	datad => \RAM1|ram_s~7665_q\,
	combout => \RAM1|ram_s~10009_combout\);

-- Location: LCCOMB_X72_Y37_N20
\RAM1|ram_s~9670\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9670_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9669_combout\ & \ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9669_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9670_combout\);

-- Location: LCCOMB_X72_Y37_N12
\RAM1|ram_s~10247\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10247_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & \RAM1|ram_s~9670_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9670_combout\,
	combout => \RAM1|ram_s~10247_combout\);

-- Location: FF_X74_Y41_N17
\RAM1|ram_s~8177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8177_q\);

-- Location: LCCOMB_X74_Y41_N16
\RAM1|ram_s~10010\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10010_combout\ = (\RAM1|ram_s~10009_combout\ & (((\RAM1|ram_s~8177_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~10009_combout\ & (\RAM1|ram_s~7153_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7153_q\,
	datab => \RAM1|ram_s~10009_combout\,
	datac => \RAM1|ram_s~8177_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~10010_combout\);

-- Location: LCCOMB_X63_Y41_N22
\RAM1|ram_s~7537feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7537feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~7537feeder_combout\);

-- Location: LCCOMB_X79_Y38_N6
\RAM1|ram_s~9593\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9593_combout\ = (\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~17_combout\ & \ULA1|Add0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9593_combout\);

-- Location: LCCOMB_X75_Y37_N16
\RAM1|ram_s~10204\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10204_combout\ = (\RAM1|ram_s~10202_combout\ & (!\PC|DOUT\(2) & (\RAM1|ram_s~9593_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10202_combout\,
	datab => \PC|DOUT\(2),
	datac => \RAM1|ram_s~9593_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10204_combout\);

-- Location: FF_X63_Y41_N23
\RAM1|ram_s~7537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7537feeder_combout\,
	ena => \RAM1|ram_s~10204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7537_q\);

-- Location: LCCOMB_X79_Y38_N22
\RAM1|ram_s~10233\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10233_combout\ = (\RAM1|ram_s~9593_combout\ & (\RAM1|ram_s~9660_combout\ & (\ULA1|Add0~30_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9593_combout\,
	datab => \RAM1|ram_s~9660_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10233_combout\);

-- Location: FF_X77_Y41_N11
\RAM1|ram_s~8049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8049_q\);

-- Location: LCCOMB_X74_Y38_N10
\RAM1|ram_s~9596\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9596_combout\ = (!\ULA1|Add0~21_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9593_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9593_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9596_combout\);

-- Location: LCCOMB_X74_Y38_N30
\RAM1|ram_s~10220\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10220_combout\ = (\RAM1|ram_s~9596_combout\ & (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9596_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10220_combout\);

-- Location: FF_X74_Y33_N31
\RAM1|ram_s~6513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6513_q\);

-- Location: LCCOMB_X77_Y36_N2
\RAM1|ram_s~9594\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9594_combout\ = (\RAM1|ram_s~9593_combout\ & (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & \ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9593_combout\,
	datab => \PC|DOUT\(2),
	datac => \ROM1|memROM~1_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9594_combout\);

-- Location: LCCOMB_X77_Y36_N14
\RAM1|ram_s~10181\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10181_combout\ = (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9594_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9594_combout\,
	combout => \RAM1|ram_s~10181_combout\);

-- Location: FF_X79_Y41_N25
\RAM1|ram_s~7025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7025_q\);

-- Location: LCCOMB_X74_Y33_N30
\RAM1|ram_s~10004\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10004_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~7025_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~6513_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~6513_q\,
	datad => \RAM1|ram_s~7025_q\,
	combout => \RAM1|ram_s~10004_combout\);

-- Location: LCCOMB_X77_Y41_N10
\RAM1|ram_s~10005\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10005_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~10004_combout\ & ((\RAM1|ram_s~8049_q\))) # (!\RAM1|ram_s~10004_combout\ & (\RAM1|ram_s~7537_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~10004_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7537_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8049_q\,
	datad => \RAM1|ram_s~10004_combout\,
	combout => \RAM1|ram_s~10005_combout\);

-- Location: LCCOMB_X75_Y36_N8
\RAM1|ram_s~9650\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9650_combout\ = (!\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\ & (!\ULA1|Add0~19_combout\ & !\ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9650_combout\);

-- Location: LCCOMB_X70_Y35_N8
\RAM1|ram_s~10222\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10222_combout\ = (\RAM1|ram_s~9606_combout\ & (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9650_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9606_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9650_combout\,
	combout => \RAM1|ram_s~10222_combout\);

-- Location: FF_X70_Y35_N15
\RAM1|ram_s~6257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6257_q\);

-- Location: LCCOMB_X75_Y36_N26
\RAM1|ram_s~10184\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10184_combout\ = (\RAM1|ram_s~10183_combout\ & (\RAM1|ram_s~9650_combout\ & (!\PC|DOUT\(2) & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10183_combout\,
	datab => \RAM1|ram_s~9650_combout\,
	datac => \PC|DOUT\(2),
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10184_combout\);

-- Location: FF_X74_Y34_N31
\RAM1|ram_s~6769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6769_q\);

-- Location: LCCOMB_X70_Y35_N14
\RAM1|ram_s~10006\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10006_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~6769_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~6257_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6257_q\,
	datad => \RAM1|ram_s~6769_q\,
	combout => \RAM1|ram_s~10006_combout\);

-- Location: LCCOMB_X65_Y36_N14
\RAM1|ram_s~7281feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7281feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~7281feeder_combout\);

-- Location: LCCOMB_X75_Y36_N28
\RAM1|ram_s~10206\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10206_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9650_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~10202_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9650_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~10202_combout\,
	combout => \RAM1|ram_s~10206_combout\);

-- Location: FF_X65_Y36_N15
\RAM1|ram_s~7281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7281feeder_combout\,
	ena => \RAM1|ram_s~10206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7281_q\);

-- Location: LCCOMB_X76_Y42_N24
\RAM1|ram_s~10242\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10242_combout\ = (\RAM1|ram_s~9650_combout\ & (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & \RAM1|ram_s~10235_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9650_combout\,
	datab => \PC|DOUT\(2),
	datac => \ROM1|memROM~1_combout\,
	datad => \RAM1|ram_s~10235_combout\,
	combout => \RAM1|ram_s~10242_combout\);

-- Location: FF_X74_Y39_N21
\RAM1|ram_s~7793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7793_q\);

-- Location: LCCOMB_X74_Y39_N20
\RAM1|ram_s~10007\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10007_combout\ = (\RAM1|ram_s~10006_combout\ & (((\RAM1|ram_s~7793_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~10006_combout\ & (\RAM1|ram_s~7281_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10006_combout\,
	datab => \RAM1|ram_s~7281_q\,
	datac => \RAM1|ram_s~7793_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10007_combout\);

-- Location: LCCOMB_X69_Y43_N18
\RAM1|ram_s~10008\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10008_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~10005_combout\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~10007_combout\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10005_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~10007_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~10008_combout\);

-- Location: LCCOMB_X62_Y42_N10
\RAM1|ram_s~10011\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10011_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~10008_combout\ & ((\RAM1|ram_s~10010_combout\))) # (!\RAM1|ram_s~10008_combout\ & (\RAM1|ram_s~10003_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~10008_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~10003_combout\,
	datac => \RAM1|ram_s~10010_combout\,
	datad => \RAM1|ram_s~10008_combout\,
	combout => \RAM1|ram_s~10011_combout\);

-- Location: LCCOMB_X62_Y42_N24
\RAM1|ram_s~10022\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10022_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~10011_combout\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~10021_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~10021_combout\,
	datad => \RAM1|ram_s~10011_combout\,
	combout => \RAM1|ram_s~10022_combout\);

-- Location: LCCOMB_X62_Y42_N26
\RAM1|ram_s~10033\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10033_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~10022_combout\ & (\RAM1|ram_s~10032_combout\)) # (!\RAM1|ram_s~10022_combout\ & ((\RAM1|ram_s~10001_combout\))))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~10022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10032_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~10001_combout\,
	datad => \RAM1|ram_s~10022_combout\,
	combout => \RAM1|ram_s~10033_combout\);

-- Location: LCCOMB_X70_Y37_N22
\RAM1|ram_s~10159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10159_combout\ = (\RAM1|ram_s~9606_combout\ & (\RAM1|ram_s~9674_combout\ & (!\ULA1|Add0~28_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9606_combout\,
	datab => \RAM1|ram_s~9674_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10159_combout\);

-- Location: FF_X75_Y38_N7
\RAM1|ram_s~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~433_q\);

-- Location: LCCOMB_X70_Y38_N20
\RAM1|ram_s~10145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10145_combout\ = (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9675_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9675_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10145_combout\);

-- Location: FF_X75_Y38_N29
\RAM1|ram_s~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~945_q\);

-- Location: LCCOMB_X75_Y38_N6
\RAM1|ram_s~9976\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9976_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~945_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~433_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~433_q\,
	datad => \RAM1|ram_s~945_q\,
	combout => \RAM1|ram_s~9976_combout\);

-- Location: LCCOMB_X70_Y37_N24
\RAM1|ram_s~10179\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10179_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9660_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9674_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9660_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9674_combout\,
	combout => \RAM1|ram_s~10179_combout\);

-- Location: FF_X72_Y38_N31
\RAM1|ram_s~1969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1969_q\);

-- Location: LCCOMB_X68_Y41_N18
\RAM1|ram_s~10112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10112_combout\ = (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & !\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~10112_combout\);

-- Location: LCCOMB_X70_Y38_N26
\RAM1|ram_s~10125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10125_combout\ = (\RAM1|ram_s~9674_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10112_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9674_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~10112_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10125_combout\);

-- Location: FF_X72_Y38_N13
\RAM1|ram_s~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1457_q\);

-- Location: LCCOMB_X72_Y38_N30
\RAM1|ram_s~9977\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9977_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9976_combout\ & (\RAM1|ram_s~1969_q\)) # (!\RAM1|ram_s~9976_combout\ & ((\RAM1|ram_s~1457_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9976_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9976_combout\,
	datac => \RAM1|ram_s~1969_q\,
	datad => \RAM1|ram_s~1457_q\,
	combout => \RAM1|ram_s~9977_combout\);

-- Location: LCCOMB_X65_Y40_N28
\RAM1|ram_s~10123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10123_combout\ = (\RAM1|ram_s~9609_combout\ & (\RAM1|ram_s~10112_combout\ & (\ROM1|memROM~1_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9609_combout\,
	datab => \RAM1|ram_s~10112_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10123_combout\);

-- Location: FF_X65_Y40_N19
\RAM1|ram_s~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1329_q\);

-- Location: LCCOMB_X73_Y44_N12
\RAM1|ram_s~10156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10156_combout\ = (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & \RAM1|ram_s~9612_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9612_combout\,
	combout => \RAM1|ram_s~10156_combout\);

-- Location: FF_X73_Y44_N1
\RAM1|ram_s~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~305_q\);

-- Location: LCCOMB_X73_Y44_N0
\RAM1|ram_s~9969\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9969_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1329_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~305_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1329_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~305_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9969_combout\);

-- Location: LCCOMB_X66_Y39_N20
\RAM1|ram_s~10164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10164_combout\ = (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~21_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10164_combout\);

-- Location: LCCOMB_X70_Y40_N12
\RAM1|ram_s~10171\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10171_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~9609_combout\ & (\ROM1|memROM~1_combout\ & \RAM1|ram_s~10164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~9609_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \RAM1|ram_s~10164_combout\,
	combout => \RAM1|ram_s~10171_combout\);

-- Location: FF_X74_Y44_N21
\RAM1|ram_s~1841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1841_q\);

-- Location: LCCOMB_X74_Y44_N10
\RAM1|ram_s~817feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~817feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~817feeder_combout\);

-- Location: LCCOMB_X74_Y43_N0
\RAM1|ram_s~10132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10132_combout\ = (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~10078_combout\ & (!\ULA1|Add0~24_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~10078_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10132_combout\);

-- Location: FF_X74_Y44_N11
\RAM1|ram_s~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~817feeder_combout\,
	ena => \RAM1|ram_s~10132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~817_q\);

-- Location: LCCOMB_X74_Y44_N20
\RAM1|ram_s~9970\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9970_combout\ = (\RAM1|ram_s~9969_combout\ & (((\RAM1|ram_s~1841_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~9969_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~817_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9969_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~1841_q\,
	datad => \RAM1|ram_s~817_q\,
	combout => \RAM1|ram_s~9970_combout\);

-- Location: LCCOMB_X60_Y38_N22
\RAM1|ram_s~10122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10122_combout\ = (\RAM1|ram_s~10112_combout\ & (\RAM1|ram_s~9627_combout\ & (!\PC|DOUT\(2) & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10112_combout\,
	datab => \RAM1|ram_s~9627_combout\,
	datac => \PC|DOUT\(2),
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10122_combout\);

-- Location: FF_X63_Y34_N9
\RAM1|ram_s~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1201_q\);

-- Location: LCCOMB_X58_Y34_N10
\RAM1|ram_s~10167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10167_combout\ = (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~24_combout\ & (\RAM1|ram_s~10080_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~10080_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10167_combout\);

-- Location: FF_X63_Y34_N3
\RAM1|ram_s~1713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1713_q\);

-- Location: LCCOMB_X58_Y34_N24
\RAM1|ram_s~10157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10157_combout\ = (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~10082_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~10082_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10157_combout\);

-- Location: FF_X59_Y34_N5
\RAM1|ram_s~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~177_q\);

-- Location: LCCOMB_X59_Y34_N18
\RAM1|ram_s~689feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~689feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~689feeder_combout\);

-- Location: LCCOMB_X58_Y34_N22
\RAM1|ram_s~10136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10136_combout\ = (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~10080_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~10080_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10136_combout\);

-- Location: FF_X59_Y34_N19
\RAM1|ram_s~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~689feeder_combout\,
	ena => \RAM1|ram_s~10136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~689_q\);

-- Location: LCCOMB_X59_Y34_N4
\RAM1|ram_s~9971\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9971_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~689_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~177_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~177_q\,
	datad => \RAM1|ram_s~689_q\,
	combout => \RAM1|ram_s~9971_combout\);

-- Location: LCCOMB_X63_Y34_N2
\RAM1|ram_s~9972\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9972_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9971_combout\ & ((\RAM1|ram_s~1713_q\))) # (!\RAM1|ram_s~9971_combout\ & (\RAM1|ram_s~1201_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9971_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~1201_q\,
	datac => \RAM1|ram_s~1713_q\,
	datad => \RAM1|ram_s~9971_combout\,
	combout => \RAM1|ram_s~9972_combout\);

-- Location: LCCOMB_X72_Y41_N2
\RAM1|ram_s~10147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10147_combout\ = (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10147_combout\);

-- Location: LCCOMB_X72_Y41_N28
\RAM1|ram_s~10158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10158_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10147_combout\ & (\RAM1|ram_s~9656_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10147_combout\,
	datac => \RAM1|ram_s~9656_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10158_combout\);

-- Location: FF_X67_Y41_N21
\RAM1|ram_s~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~49_q\);

-- Location: LCCOMB_X67_Y41_N30
\RAM1|ram_s~10124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10124_combout\ = (\RAM1|ram_s~9602_combout\ & (\RAM1|ram_s~9656_combout\ & (!\ULA1|Add0~28_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9602_combout\,
	datab => \RAM1|ram_s~9656_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10124_combout\);

-- Location: FF_X67_Y41_N19
\RAM1|ram_s~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1073_q\);

-- Location: LCCOMB_X67_Y41_N20
\RAM1|ram_s~9973\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9973_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1073_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~49_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~49_q\,
	datad => \RAM1|ram_s~1073_q\,
	combout => \RAM1|ram_s~9973_combout\);

-- Location: LCCOMB_X70_Y39_N20
\RAM1|ram_s~10175\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10175_combout\ = (\RAM1|ram_s~9656_combout\ & (\RAM1|ram_s~10164_combout\ & (\ROM1|memROM~1_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9656_combout\,
	datab => \RAM1|ram_s~10164_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10175_combout\);

-- Location: FF_X72_Y39_N15
\RAM1|ram_s~1585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1585_q\);

-- Location: LCCOMB_X70_Y40_N4
\RAM1|ram_s~10036\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10036_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (!\ULA1|Add0~24_combout\ & \ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~10036_combout\);

-- Location: LCCOMB_X72_Y41_N16
\RAM1|ram_s~10141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10141_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~10036_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9656_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~10036_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9656_combout\,
	combout => \RAM1|ram_s~10141_combout\);

-- Location: FF_X72_Y39_N13
\RAM1|ram_s~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~561_q\);

-- Location: LCCOMB_X72_Y39_N14
\RAM1|ram_s~9974\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9974_combout\ = (\RAM1|ram_s~9973_combout\ & (((\RAM1|ram_s~1585_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~9973_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~561_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9973_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~1585_q\,
	datad => \RAM1|ram_s~561_q\,
	combout => \RAM1|ram_s~9974_combout\);

-- Location: LCCOMB_X73_Y37_N10
\RAM1|ram_s~9975\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9975_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9972_combout\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9974_combout\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9972_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~9974_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9975_combout\);

-- Location: LCCOMB_X73_Y37_N20
\RAM1|ram_s~9978\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9978_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9975_combout\ & (\RAM1|ram_s~9977_combout\)) # (!\RAM1|ram_s~9975_combout\ & ((\RAM1|ram_s~9970_combout\))))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9975_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9977_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9970_combout\,
	datad => \RAM1|ram_s~9975_combout\,
	combout => \RAM1|ram_s~9978_combout\);

-- Location: LCCOMB_X79_Y39_N12
\RAM1|ram_s~1137feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1137feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~1137feeder_combout\);

-- Location: LCCOMB_X79_Y39_N22
\RAM1|ram_s~10115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10115_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9602_combout\ & (\RAM1|ram_s~9650_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9602_combout\,
	datac => \RAM1|ram_s~9650_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10115_combout\);

-- Location: FF_X79_Y39_N13
\RAM1|ram_s~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1137feeder_combout\,
	ena => \RAM1|ram_s~10115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1137_q\);

-- Location: LCCOMB_X75_Y36_N16
\RAM1|ram_s~10154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10154_combout\ = (\RAM1|ram_s~9606_combout\ & (\RAM1|ram_s~9650_combout\ & (!\ULA1|Add0~30_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9606_combout\,
	datab => \RAM1|ram_s~9650_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10154_combout\);

-- Location: FF_X77_Y39_N29
\RAM1|ram_s~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~113_q\);

-- Location: LCCOMB_X77_Y39_N28
\RAM1|ram_s~9963\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9963_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~1137_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~113_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~1137_q\,
	datac => \RAM1|ram_s~113_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9963_combout\);

-- Location: LCCOMB_X66_Y39_N14
\RAM1|ram_s~10174\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10174_combout\ = (\RAM1|ram_s~9650_combout\ & (\RAM1|ram_s~10164_combout\ & (!\PC|DOUT\(2) & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9650_combout\,
	datab => \RAM1|ram_s~10164_combout\,
	datac => \PC|DOUT\(2),
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10174_combout\);

-- Location: FF_X77_Y39_N15
\RAM1|ram_s~1649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1649_q\);

-- Location: LCCOMB_X76_Y35_N4
\RAM1|ram_s~625feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~625feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~625feeder_combout\);

-- Location: LCCOMB_X75_Y36_N20
\RAM1|ram_s~9652\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9652_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9650_combout\ & (!\PC|DOUT\(2) & \ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9650_combout\,
	datac => \PC|DOUT\(2),
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9652_combout\);

-- Location: LCCOMB_X75_Y36_N30
\RAM1|ram_s~10139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10139_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9652_combout\ & (!\ULA1|Add0~24_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9652_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10139_combout\);

-- Location: FF_X76_Y35_N5
\RAM1|ram_s~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~625feeder_combout\,
	ena => \RAM1|ram_s~10139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~625_q\);

-- Location: LCCOMB_X77_Y39_N14
\RAM1|ram_s~9964\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9964_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9963_combout\ & (\RAM1|ram_s~1649_q\)) # (!\RAM1|ram_s~9963_combout\ & ((\RAM1|ram_s~625_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9963_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9963_combout\,
	datac => \RAM1|ram_s~1649_q\,
	datad => \RAM1|ram_s~625_q\,
	combout => \RAM1|ram_s~9964_combout\);

-- Location: LCCOMB_X65_Y34_N14
\RAM1|ram_s~1265feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1265feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~1265feeder_combout\);

-- Location: LCCOMB_X68_Y41_N20
\RAM1|ram_s~10113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10113_combout\ = (\RAM1|ram_s~9621_combout\ & (\RAM1|ram_s~10112_combout\ & (\ROM1|memROM~1_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9621_combout\,
	datab => \RAM1|ram_s~10112_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10113_combout\);

-- Location: FF_X65_Y34_N15
\RAM1|ram_s~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1265feeder_combout\,
	ena => \RAM1|ram_s~10113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1265_q\);

-- Location: LCCOMB_X72_Y33_N12
\RAM1|ram_s~753feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~753feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~753feeder_combout\);

-- Location: LCCOMB_X72_Y35_N28
\RAM1|ram_s~10135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10135_combout\ = (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & \RAM1|ram_s~9632_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9632_combout\,
	combout => \RAM1|ram_s~10135_combout\);

-- Location: FF_X72_Y33_N13
\RAM1|ram_s~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~753feeder_combout\,
	ena => \RAM1|ram_s~10135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~753_q\);

-- Location: LCCOMB_X63_Y32_N30
\RAM1|ram_s~10153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10153_combout\ = (\RAM1|ram_s~9621_combout\ & (\RAM1|ram_s~9606_combout\ & (!\ULA1|Add0~30_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9621_combout\,
	datab => \RAM1|ram_s~9606_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10153_combout\);

-- Location: FF_X62_Y37_N17
\RAM1|ram_s~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~241_q\);

-- Location: LCCOMB_X62_Y37_N16
\RAM1|ram_s~9961\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9961_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~753_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~241_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~753_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~241_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9961_combout\);

-- Location: LCCOMB_X66_Y40_N28
\RAM1|ram_s~10165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10165_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10164_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~9621_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10164_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~9621_combout\,
	combout => \RAM1|ram_s~10165_combout\);

-- Location: FF_X66_Y37_N13
\RAM1|ram_s~1777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1777_q\);

-- Location: LCCOMB_X66_Y37_N12
\RAM1|ram_s~9962\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9962_combout\ = (\RAM1|ram_s~9961_combout\ & (((\RAM1|ram_s~1777_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9961_combout\ & (\RAM1|ram_s~1265_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1265_q\,
	datab => \RAM1|ram_s~9961_combout\,
	datac => \RAM1|ram_s~1777_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9962_combout\);

-- Location: LCCOMB_X70_Y37_N30
\RAM1|ram_s~9965\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9965_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9962_combout\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9964_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9962_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9965_combout\);

-- Location: LCCOMB_X72_Y37_N30
\RAM1|ram_s~10155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10155_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9669_combout\ & \RAM1|ram_s~10147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9669_combout\,
	datad => \RAM1|ram_s~10147_combout\,
	combout => \RAM1|ram_s~10155_combout\);

-- Location: FF_X73_Y33_N17
\RAM1|ram_s~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~497_q\);

-- Location: LCCOMB_X72_Y37_N4
\RAM1|ram_s~10144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10144_combout\ = (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & \RAM1|ram_s~9670_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9670_combout\,
	combout => \RAM1|ram_s~10144_combout\);

-- Location: FF_X73_Y33_N7
\RAM1|ram_s~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1009_q\);

-- Location: LCCOMB_X73_Y33_N16
\RAM1|ram_s~9966\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9966_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~1009_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~497_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~497_q\,
	datad => \RAM1|ram_s~1009_q\,
	combout => \RAM1|ram_s~9966_combout\);

-- Location: LCCOMB_X73_Y37_N4
\RAM1|ram_s~1521feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1521feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~1521feeder_combout\);

-- Location: LCCOMB_X73_Y38_N18
\RAM1|ram_s~10116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10116_combout\ = (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~24_combout\ & \RAM1|ram_s~10053_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~10053_combout\,
	combout => \RAM1|ram_s~10116_combout\);

-- Location: FF_X73_Y37_N5
\RAM1|ram_s~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1521feeder_combout\,
	ena => \RAM1|ram_s~10116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1521_q\);

-- Location: LCCOMB_X72_Y37_N16
\RAM1|ram_s~10177\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10177_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9669_combout\ & \RAM1|ram_s~10164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9669_combout\,
	datad => \RAM1|ram_s~10164_combout\,
	combout => \RAM1|ram_s~10177_combout\);

-- Location: FF_X73_Y37_N31
\RAM1|ram_s~2033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2033_q\);

-- Location: LCCOMB_X73_Y37_N30
\RAM1|ram_s~9967\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9967_combout\ = (\RAM1|ram_s~9966_combout\ & (((\RAM1|ram_s~2033_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9966_combout\ & (\RAM1|ram_s~1521_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9966_combout\,
	datab => \RAM1|ram_s~1521_q\,
	datac => \RAM1|ram_s~2033_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9967_combout\);

-- Location: LCCOMB_X75_Y39_N12
\RAM1|ram_s~881feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~881feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~881feeder_combout\);

-- Location: LCCOMB_X77_Y36_N20
\RAM1|ram_s~10130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10130_combout\ = (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9594_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9594_combout\,
	combout => \RAM1|ram_s~10130_combout\);

-- Location: FF_X75_Y39_N13
\RAM1|ram_s~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~881feeder_combout\,
	ena => \RAM1|ram_s~10130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~881_q\);

-- Location: LCCOMB_X70_Y40_N18
\RAM1|ram_s~10170\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10170_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9593_combout\ & \RAM1|ram_s~10164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9593_combout\,
	datad => \RAM1|ram_s~10164_combout\,
	combout => \RAM1|ram_s~10170_combout\);

-- Location: FF_X74_Y40_N31
\RAM1|ram_s~1905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1905_q\);

-- Location: LCCOMB_X79_Y39_N26
\RAM1|ram_s~1393feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1393feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~1393feeder_combout\);

-- Location: LCCOMB_X74_Y38_N26
\RAM1|ram_s~10114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10114_combout\ = (\RAM1|ram_s~9596_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9596_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10114_combout\);

-- Location: FF_X79_Y39_N27
\RAM1|ram_s~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1393feeder_combout\,
	ena => \RAM1|ram_s~10114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1393_q\);

-- Location: LCCOMB_X74_Y38_N12
\RAM1|ram_s~10152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10152_combout\ = (\RAM1|ram_s~9596_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9596_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10152_combout\);

-- Location: FF_X75_Y39_N31
\RAM1|ram_s~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~369_q\);

-- Location: LCCOMB_X75_Y39_N30
\RAM1|ram_s~9959\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9959_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1393_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~369_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1393_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~369_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9959_combout\);

-- Location: LCCOMB_X74_Y40_N30
\RAM1|ram_s~9960\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9960_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9959_combout\ & ((\RAM1|ram_s~1905_q\))) # (!\RAM1|ram_s~9959_combout\ & (\RAM1|ram_s~881_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~881_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~1905_q\,
	datad => \RAM1|ram_s~9959_combout\,
	combout => \RAM1|ram_s~9960_combout\);

-- Location: LCCOMB_X73_Y37_N0
\RAM1|ram_s~9968\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9968_combout\ = (\RAM1|ram_s~9965_combout\ & (((\RAM1|ram_s~9967_combout\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~9965_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9960_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9965_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9967_combout\,
	datad => \RAM1|ram_s~9960_combout\,
	combout => \RAM1|ram_s~9968_combout\);

-- Location: LCCOMB_X73_Y37_N22
\RAM1|ram_s~9979\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9979_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\) # (\RAM1|ram_s~9968_combout\)))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9978_combout\ & (!\ULA1|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9978_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~9968_combout\,
	combout => \RAM1|ram_s~9979_combout\);

-- Location: LCCOMB_X61_Y40_N28
\RAM1|ram_s~10163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10163_combout\ = (\RAM1|ram_s~9688_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9688_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10163_combout\);

-- Location: FF_X62_Y39_N21
\RAM1|ram_s~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~529_q\);

-- Location: LCCOMB_X60_Y39_N0
\RAM1|ram_s~1041feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1041feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~1041feeder_combout\);

-- Location: LCCOMB_X60_Y39_N20
\RAM1|ram_s~9693\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9693_combout\ = (\ULA1|Add0~21_combout\ & (\ROM1|memROM~1_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~9677_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~9677_combout\,
	combout => \RAM1|ram_s~9693_combout\);

-- Location: LCCOMB_X60_Y39_N14
\RAM1|ram_s~10146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10146_combout\ = (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & \RAM1|ram_s~9693_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9693_combout\,
	combout => \RAM1|ram_s~10146_combout\);

-- Location: FF_X60_Y39_N1
\RAM1|ram_s~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1041feeder_combout\,
	ena => \RAM1|ram_s~10146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1041_q\);

-- Location: LCCOMB_X62_Y39_N20
\RAM1|ram_s~9987\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9987_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~1041_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~529_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~529_q\,
	datad => \RAM1|ram_s~1041_q\,
	combout => \RAM1|ram_s~9987_combout\);

-- Location: LCCOMB_X68_Y41_N12
\RAM1|ram_s~10129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10129_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~10112_combout\ & (\RAM1|ram_s~9677_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~10112_combout\,
	datac => \RAM1|ram_s~9677_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10129_combout\);

-- Location: FF_X68_Y41_N9
\RAM1|ram_s~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1553_q\);

-- Location: LCCOMB_X66_Y40_N12
\RAM1|ram_s~10180\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10180_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9677_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~10164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9677_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~10164_combout\,
	combout => \RAM1|ram_s~10180_combout\);

-- Location: FF_X66_Y40_N31
\RAM1|ram_s~2065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2065_q\);

-- Location: LCCOMB_X66_Y40_N30
\RAM1|ram_s~9988\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9988_combout\ = (\RAM1|ram_s~9987_combout\ & (((\RAM1|ram_s~2065_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9987_combout\ & (\RAM1|ram_s~1553_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9987_combout\,
	datab => \RAM1|ram_s~1553_q\,
	datac => \RAM1|ram_s~2065_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9988_combout\);

-- Location: LCCOMB_X61_Y45_N2
\RAM1|ram_s~10133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10133_combout\ = (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~10100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~10100_combout\,
	combout => \RAM1|ram_s~10133_combout\);

-- Location: FF_X60_Y47_N31
\RAM1|ram_s~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~913_q\);

-- Location: LCCOMB_X65_Y42_N2
\RAM1|ram_s~10172\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10172_combout\ = (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9615_combout\ & (\RAM1|ram_s~9660_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9615_combout\,
	datac => \RAM1|ram_s~9660_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10172_combout\);

-- Location: FF_X61_Y42_N13
\RAM1|ram_s~1937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1937_q\);

-- Location: LCCOMB_X65_Y42_N8
\RAM1|ram_s~10161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10161_combout\ = (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9606_combout\ & (\RAM1|ram_s~9615_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9606_combout\,
	datac => \RAM1|ram_s~9615_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10161_combout\);

-- Location: FF_X65_Y42_N15
\RAM1|ram_s~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~401_q\);

-- Location: LCCOMB_X67_Y40_N12
\RAM1|ram_s~1425feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1425feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~1425feeder_combout\);

-- Location: LCCOMB_X67_Y40_N30
\RAM1|ram_s~10126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10126_combout\ = (\RAM1|ram_s~9602_combout\ & (\RAM1|ram_s~9615_combout\ & (!\ULA1|Add0~28_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9602_combout\,
	datab => \RAM1|ram_s~9615_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10126_combout\);

-- Location: FF_X67_Y40_N13
\RAM1|ram_s~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1425feeder_combout\,
	ena => \RAM1|ram_s~10126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1425_q\);

-- Location: LCCOMB_X65_Y42_N14
\RAM1|ram_s~9982\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9982_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1425_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~401_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~401_q\,
	datad => \RAM1|ram_s~1425_q\,
	combout => \RAM1|ram_s~9982_combout\);

-- Location: LCCOMB_X61_Y42_N12
\RAM1|ram_s~9983\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9983_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9982_combout\ & ((\RAM1|ram_s~1937_q\))) # (!\RAM1|ram_s~9982_combout\ & (\RAM1|ram_s~913_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~913_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~1937_q\,
	datad => \RAM1|ram_s~9982_combout\,
	combout => \RAM1|ram_s~9983_combout\);

-- Location: LCCOMB_X67_Y37_N4
\RAM1|ram_s~1169feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1169feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~1169feeder_combout\);

-- Location: LCCOMB_X68_Y41_N2
\RAM1|ram_s~10128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10128_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10112_combout\ & (\RAM1|ram_s~9662_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10112_combout\,
	datac => \RAM1|ram_s~9662_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10128_combout\);

-- Location: FF_X67_Y37_N5
\RAM1|ram_s~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1169feeder_combout\,
	ena => \RAM1|ram_s~10128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1169_q\);

-- Location: LCCOMB_X67_Y35_N16
\RAM1|ram_s~10162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10162_combout\ = (\RAM1|ram_s~9662_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10147_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9662_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~10147_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10162_combout\);

-- Location: FF_X67_Y39_N23
\RAM1|ram_s~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~145_q\);

-- Location: LCCOMB_X67_Y39_N22
\RAM1|ram_s~9984\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9984_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1169_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~145_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1169_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~145_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9984_combout\);

-- Location: LCCOMB_X67_Y35_N10
\RAM1|ram_s~10176\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10176_combout\ = (\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9663_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9663_combout\,
	combout => \RAM1|ram_s~10176_combout\);

-- Location: FF_X63_Y39_N21
\RAM1|ram_s~1681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1681_q\);

-- Location: LCCOMB_X67_Y35_N12
\RAM1|ram_s~10142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10142_combout\ = (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9663_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9663_combout\,
	combout => \RAM1|ram_s~10142_combout\);

-- Location: FF_X63_Y39_N3
\RAM1|ram_s~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~657_q\);

-- Location: LCCOMB_X63_Y39_N20
\RAM1|ram_s~9985\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9985_combout\ = (\RAM1|ram_s~9984_combout\ & (((\RAM1|ram_s~1681_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~9984_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~657_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9984_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~1681_q\,
	datad => \RAM1|ram_s~657_q\,
	combout => \RAM1|ram_s~9985_combout\);

-- Location: LCCOMB_X73_Y37_N8
\RAM1|ram_s~9986\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9986_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9983_combout\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((!\ULA1|Add0~17_combout\ & \RAM1|ram_s~9985_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9983_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~9985_combout\,
	combout => \RAM1|ram_s~9986_combout\);

-- Location: LCCOMB_X69_Y36_N28
\RAM1|ram_s~10096\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10096_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9629_combout\ & (!\ULA1|Add0~21_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9629_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10096_combout\);

-- Location: LCCOMB_X69_Y36_N24
\RAM1|ram_s~10160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10160_combout\ = (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & \RAM1|ram_s~10096_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~10096_combout\,
	combout => \RAM1|ram_s~10160_combout\);

-- Location: FF_X60_Y36_N1
\RAM1|ram_s~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~273_q\);

-- Location: LCCOMB_X60_Y36_N10
\RAM1|ram_s~10138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10138_combout\ = (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~10137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~10137_combout\,
	combout => \RAM1|ram_s~10138_combout\);

-- Location: FF_X60_Y36_N7
\RAM1|ram_s~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~785_q\);

-- Location: LCCOMB_X60_Y36_N0
\RAM1|ram_s~9980\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9980_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~785_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~273_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~273_q\,
	datad => \RAM1|ram_s~785_q\,
	combout => \RAM1|ram_s~9980_combout\);

-- Location: LCCOMB_X66_Y37_N22
\RAM1|ram_s~10168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10168_combout\ = (\RAM1|ram_s~9629_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9660_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9629_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9660_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10168_combout\);

-- Location: FF_X58_Y37_N21
\RAM1|ram_s~1809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1809_q\);

-- Location: LCCOMB_X58_Y37_N14
\RAM1|ram_s~10127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10127_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9629_combout\ & (\RAM1|ram_s~9602_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9629_combout\,
	datac => \RAM1|ram_s~9602_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10127_combout\);

-- Location: FF_X58_Y37_N11
\RAM1|ram_s~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1297_q\);

-- Location: LCCOMB_X58_Y37_N20
\RAM1|ram_s~9981\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9981_combout\ = (\RAM1|ram_s~9980_combout\ & (((\RAM1|ram_s~1809_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~9980_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9980_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~1809_q\,
	datad => \RAM1|ram_s~1297_q\,
	combout => \RAM1|ram_s~9981_combout\);

-- Location: LCCOMB_X73_Y37_N18
\RAM1|ram_s~9989\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9989_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9986_combout\ & (\RAM1|ram_s~9988_combout\)) # (!\RAM1|ram_s~9986_combout\ & ((\RAM1|ram_s~9981_combout\))))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9988_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~9986_combout\,
	datad => \RAM1|ram_s~9981_combout\,
	combout => \RAM1|ram_s~9989_combout\);

-- Location: LCCOMB_X59_Y40_N14
\RAM1|ram_s~721feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~721feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~721feeder_combout\);

-- Location: LCCOMB_X66_Y40_N2
\RAM1|ram_s~10134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10134_combout\ = (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9640_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9640_combout\,
	combout => \RAM1|ram_s~10134_combout\);

-- Location: FF_X59_Y40_N15
\RAM1|ram_s~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~721feeder_combout\,
	ena => \RAM1|ram_s~10134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~721_q\);

-- Location: LCCOMB_X67_Y35_N30
\RAM1|ram_s~10148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10148_combout\ = (\RAM1|ram_s~9623_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10147_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9623_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~10147_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10148_combout\);

-- Location: FF_X63_Y40_N31
\RAM1|ram_s~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~209_q\);

-- Location: LCCOMB_X63_Y40_N30
\RAM1|ram_s~9949\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9949_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~721_q\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~209_q\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~721_q\,
	datac => \RAM1|ram_s~209_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9949_combout\);

-- Location: LCCOMB_X66_Y40_N22
\RAM1|ram_s~10166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10166_combout\ = (\ROM1|memROM~1_combout\ & (!\PC|DOUT\(2) & (\RAM1|ram_s~9623_combout\ & \RAM1|ram_s~10164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \PC|DOUT\(2),
	datac => \RAM1|ram_s~9623_combout\,
	datad => \RAM1|ram_s~10164_combout\,
	combout => \RAM1|ram_s~10166_combout\);

-- Location: FF_X67_Y38_N13
\RAM1|ram_s~1745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1745_q\);

-- Location: LCCOMB_X68_Y41_N0
\RAM1|ram_s~10118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10118_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10112_combout\ & (\RAM1|ram_s~9623_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10112_combout\,
	datac => \RAM1|ram_s~9623_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10118_combout\);

-- Location: FF_X68_Y37_N7
\RAM1|ram_s~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1233_q\);

-- Location: LCCOMB_X67_Y38_N12
\RAM1|ram_s~9950\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9950_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9949_combout\ & (\RAM1|ram_s~1745_q\)) # (!\RAM1|ram_s~9949_combout\ & ((\RAM1|ram_s~1233_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9949_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9949_combout\,
	datac => \RAM1|ram_s~1745_q\,
	datad => \RAM1|ram_s~1233_q\,
	combout => \RAM1|ram_s~9950_combout\);

-- Location: LCCOMB_X69_Y41_N30
\RAM1|ram_s~1489feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1489feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~1489feeder_combout\);

-- Location: LCCOMB_X65_Y41_N28
\RAM1|ram_s~10121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10121_combout\ = (\RAM1|ram_s~10112_combout\ & (!\PC|DOUT\(2) & (\RAM1|ram_s~9672_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10112_combout\,
	datab => \PC|DOUT\(2),
	datac => \RAM1|ram_s~9672_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10121_combout\);

-- Location: FF_X69_Y41_N31
\RAM1|ram_s~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1489feeder_combout\,
	ena => \RAM1|ram_s~10121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1489_q\);

-- Location: LCCOMB_X66_Y40_N10
\RAM1|ram_s~10178\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10178_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10164_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~9672_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10164_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~9672_combout\,
	combout => \RAM1|ram_s~10178_combout\);

-- Location: FF_X69_Y45_N21
\RAM1|ram_s~2001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2001_q\);

-- Location: LCCOMB_X70_Y40_N0
\RAM1|ram_s~10143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10143_combout\ = (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9672_combout\ & \RAM1|ram_s~10036_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9672_combout\,
	datad => \RAM1|ram_s~10036_combout\,
	combout => \RAM1|ram_s~10143_combout\);

-- Location: FF_X61_Y41_N21
\RAM1|ram_s~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~977_q\);

-- Location: LCCOMB_X70_Y40_N8
\RAM1|ram_s~9679\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9679_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9672_combout\ & !\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9672_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9679_combout\);

-- Location: LCCOMB_X68_Y43_N26
\RAM1|ram_s~10151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10151_combout\ = (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9679_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9679_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10151_combout\);

-- Location: FF_X65_Y41_N11
\RAM1|ram_s~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~465_q\);

-- Location: LCCOMB_X65_Y41_N10
\RAM1|ram_s~9956\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9956_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~977_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~465_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~977_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~465_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9956_combout\);

-- Location: LCCOMB_X69_Y45_N20
\RAM1|ram_s~9957\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9957_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9956_combout\ & ((\RAM1|ram_s~2001_q\))) # (!\RAM1|ram_s~9956_combout\ & (\RAM1|ram_s~1489_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1489_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2001_q\,
	datad => \RAM1|ram_s~9956_combout\,
	combout => \RAM1|ram_s~9957_combout\);

-- Location: LCCOMB_X65_Y44_N12
\RAM1|ram_s~10066\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10066_combout\ = (!\PC|DOUT\(2) & (\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9645_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9645_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10066_combout\);

-- Location: LCCOMB_X65_Y44_N10
\RAM1|ram_s~10140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10140_combout\ = (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~10066_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~10066_combout\,
	combout => \RAM1|ram_s~10140_combout\);

-- Location: FF_X72_Y43_N13
\RAM1|ram_s~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~593_q\);

-- Location: LCCOMB_X65_Y44_N0
\RAM1|ram_s~10119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10119_combout\ = (!\PC|DOUT\(2) & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9645_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9645_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10119_combout\);

-- Location: LCCOMB_X59_Y44_N28
\RAM1|ram_s~10150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10150_combout\ = (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~10119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~10119_combout\,
	combout => \RAM1|ram_s~10150_combout\);

-- Location: FF_X59_Y44_N17
\RAM1|ram_s~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~81_q\);

-- Location: LCCOMB_X59_Y44_N2
\RAM1|ram_s~10120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10120_combout\ = (\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~10119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~10119_combout\,
	combout => \RAM1|ram_s~10120_combout\);

-- Location: FF_X59_Y44_N7
\RAM1|ram_s~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1105_q\);

-- Location: LCCOMB_X59_Y44_N16
\RAM1|ram_s~9953\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9953_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~1105_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~81_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~81_q\,
	datad => \RAM1|ram_s~1105_q\,
	combout => \RAM1|ram_s~9953_combout\);

-- Location: LCCOMB_X66_Y40_N8
\RAM1|ram_s~10173\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10173_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10164_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~9645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10164_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~9645_combout\,
	combout => \RAM1|ram_s~10173_combout\);

-- Location: FF_X72_Y43_N31
\RAM1|ram_s~1617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1617_q\);

-- Location: LCCOMB_X72_Y43_N30
\RAM1|ram_s~9954\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9954_combout\ = (\RAM1|ram_s~9953_combout\ & (((\RAM1|ram_s~1617_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9953_combout\ & (\RAM1|ram_s~593_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~593_q\,
	datab => \RAM1|ram_s~9953_combout\,
	datac => \RAM1|ram_s~1617_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9954_combout\);

-- Location: LCCOMB_X75_Y44_N0
\RAM1|ram_s~10131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10131_combout\ = (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9601_combout\ & \RAM1|ram_s~10036_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9601_combout\,
	datad => \RAM1|ram_s~10036_combout\,
	combout => \RAM1|ram_s~10131_combout\);

-- Location: FF_X73_Y46_N11
\RAM1|ram_s~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~849_q\);

-- Location: LCCOMB_X67_Y45_N10
\RAM1|ram_s~10169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10169_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9601_combout\ & (\RAM1|ram_s~9660_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9601_combout\,
	datac => \RAM1|ram_s~9660_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10169_combout\);

-- Location: FF_X73_Y46_N13
\RAM1|ram_s~1873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1873_q\);

-- Location: LCCOMB_X68_Y41_N22
\RAM1|ram_s~10117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10117_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10112_combout\ & (\RAM1|ram_s~9601_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10112_combout\,
	datac => \RAM1|ram_s~9601_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10117_combout\);

-- Location: FF_X62_Y45_N11
\RAM1|ram_s~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1361_q\);

-- Location: LCCOMB_X67_Y47_N14
\RAM1|ram_s~10149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10149_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10147_combout\ & (\RAM1|ram_s~9601_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10147_combout\,
	datac => \RAM1|ram_s~9601_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10149_combout\);

-- Location: FF_X62_Y45_N5
\RAM1|ram_s~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~337_q\);

-- Location: LCCOMB_X62_Y45_N4
\RAM1|ram_s~9951\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9951_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~1361_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~337_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1361_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~337_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9951_combout\);

-- Location: LCCOMB_X73_Y46_N12
\RAM1|ram_s~9952\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9952_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9951_combout\ & ((\RAM1|ram_s~1873_q\))) # (!\RAM1|ram_s~9951_combout\ & (\RAM1|ram_s~849_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9951_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~849_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~1873_q\,
	datad => \RAM1|ram_s~9951_combout\,
	combout => \RAM1|ram_s~9952_combout\);

-- Location: LCCOMB_X77_Y42_N22
\RAM1|ram_s~9955\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9955_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9952_combout\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9954_combout\,
	datad => \RAM1|ram_s~9952_combout\,
	combout => \RAM1|ram_s~9955_combout\);

-- Location: LCCOMB_X73_Y38_N20
\RAM1|ram_s~9958\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9958_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9955_combout\ & ((\RAM1|ram_s~9957_combout\))) # (!\RAM1|ram_s~9955_combout\ & (\RAM1|ram_s~9950_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9955_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9950_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~9957_combout\,
	datad => \RAM1|ram_s~9955_combout\,
	combout => \RAM1|ram_s~9958_combout\);

-- Location: LCCOMB_X73_Y37_N28
\RAM1|ram_s~9990\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9990_combout\ = (\RAM1|ram_s~9979_combout\ & ((\RAM1|ram_s~9989_combout\) # ((!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9979_combout\ & (((\ULA1|Add0~13_combout\ & \RAM1|ram_s~9958_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9979_combout\,
	datab => \RAM1|ram_s~9989_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~9958_combout\,
	combout => \RAM1|ram_s~9990_combout\);

-- Location: LCCOMB_X61_Y45_N24
\RAM1|ram_s~10102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10102_combout\ = (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9616_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9616_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10102_combout\);

-- Location: FF_X68_Y31_N23
\RAM1|ram_s~2449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2449_q\);

-- Location: LCCOMB_X61_Y37_N28
\RAM1|ram_s~10101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10101_combout\ = (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & \RAM1|ram_s~10100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~10100_combout\,
	combout => \RAM1|ram_s~10101_combout\);

-- Location: FF_X68_Y31_N29
\RAM1|ram_s~2961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2961_q\);

-- Location: LCCOMB_X68_Y31_N22
\RAM1|ram_s~9938\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9938_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2961_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2449_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2449_q\,
	datad => \RAM1|ram_s~2961_q\,
	combout => \RAM1|ram_s~9938_combout\);

-- Location: LCCOMB_X70_Y37_N4
\RAM1|ram_s~10103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10103_combout\ = (\RAM1|ram_s~9615_combout\ & (\RAM1|ram_s~9660_combout\ & (\ULA1|Add0~28_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9615_combout\,
	datab => \RAM1|ram_s~9660_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10103_combout\);

-- Location: FF_X62_Y35_N21
\RAM1|ram_s~3985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3985_q\);

-- Location: LCCOMB_X61_Y33_N22
\RAM1|ram_s~3473feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3473feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~3473feeder_combout\);

-- Location: LCCOMB_X61_Y33_N16
\RAM1|ram_s~10099\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10099_combout\ = (\RAM1|ram_s~9602_combout\ & (\RAM1|ram_s~9615_combout\ & (!\ULA1|Add0~30_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9602_combout\,
	datab => \RAM1|ram_s~9615_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10099_combout\);

-- Location: FF_X61_Y33_N23
\RAM1|ram_s~3473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3473feeder_combout\,
	ena => \RAM1|ram_s~10099_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3473_q\);

-- Location: LCCOMB_X62_Y35_N20
\RAM1|ram_s~9939\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9939_combout\ = (\RAM1|ram_s~9938_combout\ & (((\RAM1|ram_s~3985_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~9938_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3473_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9938_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~3985_q\,
	datad => \RAM1|ram_s~3473_q\,
	combout => \RAM1|ram_s~9939_combout\);

-- Location: LCCOMB_X58_Y40_N4
\RAM1|ram_s~10109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10109_combout\ = (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~24_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9688_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9688_combout\,
	combout => \RAM1|ram_s~10109_combout\);

-- Location: FF_X68_Y42_N7
\RAM1|ram_s~3601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3601_q\);

-- Location: LCCOMB_X68_Y42_N18
\RAM1|ram_s~10049\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10049_combout\ = (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~21_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10049_combout\);

-- Location: LCCOMB_X68_Y42_N14
\RAM1|ram_s~10110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10110_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~10049_combout\ & (\RAM1|ram_s~9677_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~10049_combout\,
	datac => \RAM1|ram_s~9677_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10110_combout\);

-- Location: FF_X68_Y42_N9
\RAM1|ram_s~2577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2577_q\);

-- Location: LCCOMB_X68_Y42_N8
\RAM1|ram_s~9945\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9945_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~3601_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~2577_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3601_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2577_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9945_combout\);

-- Location: LCCOMB_X60_Y39_N12
\RAM1|ram_s~10111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10111_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & \RAM1|ram_s~9693_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9693_combout\,
	combout => \RAM1|ram_s~10111_combout\);

-- Location: FF_X61_Y35_N5
\RAM1|ram_s~4113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4113_q\);

-- Location: LCCOMB_X60_Y39_N18
\RAM1|ram_s~10108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10108_combout\ = (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & \RAM1|ram_s~9693_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9693_combout\,
	combout => \RAM1|ram_s~10108_combout\);

-- Location: FF_X61_Y35_N11
\RAM1|ram_s~3089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3089_q\);

-- Location: LCCOMB_X61_Y35_N4
\RAM1|ram_s~9946\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9946_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9945_combout\ & (\RAM1|ram_s~4113_q\)) # (!\RAM1|ram_s~9945_combout\ & ((\RAM1|ram_s~3089_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9945_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9945_combout\,
	datac => \RAM1|ram_s~4113_q\,
	datad => \RAM1|ram_s~3089_q\,
	combout => \RAM1|ram_s~9946_combout\);

-- Location: LCCOMB_X63_Y33_N20
\RAM1|ram_s~10104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10104_combout\ = (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~24_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9665_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9665_combout\,
	combout => \RAM1|ram_s~10104_combout\);

-- Location: FF_X63_Y33_N11
\RAM1|ram_s~3217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3217_q\);

-- Location: LCCOMB_X63_Y33_N22
\RAM1|ram_s~10106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10106_combout\ = (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9665_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9665_combout\,
	combout => \RAM1|ram_s~10106_combout\);

-- Location: FF_X63_Y35_N29
\RAM1|ram_s~2193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2193_q\);

-- Location: LCCOMB_X63_Y35_N10
\RAM1|ram_s~2705feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2705feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~2705feeder_combout\);

-- Location: LCCOMB_X62_Y36_N16
\RAM1|ram_s~10040\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10040_combout\ = (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & \ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~10040_combout\);

-- Location: LCCOMB_X63_Y35_N22
\RAM1|ram_s~10105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10105_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10040_combout\ & (\RAM1|ram_s~9662_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10040_combout\,
	datac => \RAM1|ram_s~9662_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10105_combout\);

-- Location: FF_X63_Y35_N11
\RAM1|ram_s~2705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2705feeder_combout\,
	ena => \RAM1|ram_s~10105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2705_q\);

-- Location: LCCOMB_X63_Y35_N28
\RAM1|ram_s~9942\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9942_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2705_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2193_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2193_q\,
	datad => \RAM1|ram_s~2705_q\,
	combout => \RAM1|ram_s~9942_combout\);

-- Location: LCCOMB_X67_Y35_N2
\RAM1|ram_s~10107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10107_combout\ = (\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9663_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9663_combout\,
	combout => \RAM1|ram_s~10107_combout\);

-- Location: FF_X62_Y35_N7
\RAM1|ram_s~3729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3729_q\);

-- Location: LCCOMB_X62_Y35_N6
\RAM1|ram_s~9943\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9943_combout\ = (\RAM1|ram_s~9942_combout\ & (((\RAM1|ram_s~3729_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9942_combout\ & (\RAM1|ram_s~3217_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3217_q\,
	datab => \RAM1|ram_s~9942_combout\,
	datac => \RAM1|ram_s~3729_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9943_combout\);

-- Location: FF_X58_Y33_N29
\RAM1|ram_s~2321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2321_q\);

-- Location: LCCOMB_X59_Y33_N20
\RAM1|ram_s~10095\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10095_combout\ = (\RAM1|ram_s~9602_combout\ & (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9629_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9602_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9629_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10095_combout\);

-- Location: FF_X58_Y33_N19
\RAM1|ram_s~3345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3345_q\);

-- Location: LCCOMB_X58_Y33_N28
\RAM1|ram_s~9940\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9940_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3345_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2321_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2321_q\,
	datad => \RAM1|ram_s~3345_q\,
	combout => \RAM1|ram_s~9940_combout\);

-- Location: LCCOMB_X70_Y37_N18
\RAM1|ram_s~10098\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10098_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9629_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9660_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9629_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9660_combout\,
	combout => \RAM1|ram_s~10098_combout\);

-- Location: FF_X62_Y34_N11
\RAM1|ram_s~3857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3857_q\);

-- Location: LCCOMB_X60_Y35_N6
\RAM1|ram_s~10094\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10094_combout\ = (\RAM1|ram_s~9629_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10040_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9629_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~10040_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10094_combout\);

-- Location: FF_X61_Y34_N13
\RAM1|ram_s~2833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10094_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2833_q\);

-- Location: LCCOMB_X62_Y34_N10
\RAM1|ram_s~9941\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9941_combout\ = (\RAM1|ram_s~9940_combout\ & (((\RAM1|ram_s~3857_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~9940_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2833_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9940_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~3857_q\,
	datad => \RAM1|ram_s~2833_q\,
	combout => \RAM1|ram_s~9941_combout\);

-- Location: LCCOMB_X68_Y38_N8
\RAM1|ram_s~9944\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9944_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9941_combout\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9943_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9943_combout\,
	datac => \RAM1|ram_s~9941_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9944_combout\);

-- Location: LCCOMB_X68_Y38_N26
\RAM1|ram_s~9947\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9947_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9944_combout\ & ((\RAM1|ram_s~9946_combout\))) # (!\RAM1|ram_s~9944_combout\ & (\RAM1|ram_s~9939_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9944_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9939_combout\,
	datab => \RAM1|ram_s~9946_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~9944_combout\,
	combout => \RAM1|ram_s~9947_combout\);

-- Location: LCCOMB_X73_Y36_N6
\RAM1|ram_s~2929feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2929feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~2929feeder_combout\);

-- Location: LCCOMB_X73_Y36_N16
\RAM1|ram_s~10037\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10037_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~10036_combout\ & (\RAM1|ram_s~9593_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~10036_combout\,
	datac => \RAM1|ram_s~9593_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10037_combout\);

-- Location: FF_X73_Y36_N7
\RAM1|ram_s~2929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2929feeder_combout\,
	ena => \RAM1|ram_s~10037_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2929_q\);

-- Location: LCCOMB_X75_Y36_N4
\RAM1|ram_s~10048\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10048_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10040_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~9650_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10040_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~9650_combout\,
	combout => \RAM1|ram_s~10048_combout\);

-- Location: FF_X74_Y35_N31
\RAM1|ram_s~2673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10048_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2673_q\);

-- Location: LCCOMB_X74_Y35_N30
\RAM1|ram_s~9907\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9907_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~2929_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~2673_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2929_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2673_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9907_combout\);

-- Location: LCCOMB_X67_Y34_N12
\RAM1|ram_s~2801feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2801feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~2801feeder_combout\);

-- Location: LCCOMB_X72_Y35_N26
\RAM1|ram_s~10041\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10041_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9621_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~10040_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9621_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~10040_combout\,
	combout => \RAM1|ram_s~10041_combout\);

-- Location: FF_X67_Y34_N13
\RAM1|ram_s~2801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2801feeder_combout\,
	ena => \RAM1|ram_s~10041_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2801_q\);

-- Location: LCCOMB_X72_Y37_N6
\RAM1|ram_s~10052\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10052_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9669_combout\ & \RAM1|ram_s~10040_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9669_combout\,
	datad => \RAM1|ram_s~10040_combout\,
	combout => \RAM1|ram_s~10052_combout\);

-- Location: FF_X74_Y35_N9
\RAM1|ram_s~3057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10052_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3057_q\);

-- Location: LCCOMB_X74_Y35_N8
\RAM1|ram_s~9908\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9908_combout\ = (\RAM1|ram_s~9907_combout\ & (((\RAM1|ram_s~3057_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9907_combout\ & (\RAM1|ram_s~2801_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9907_combout\,
	datab => \RAM1|ram_s~2801_q\,
	datac => \RAM1|ram_s~3057_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9908_combout\);

-- Location: LCCOMB_X79_Y38_N4
\RAM1|ram_s~10039\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10039_combout\ = (\RAM1|ram_s~9593_combout\ & (\RAM1|ram_s~9660_combout\ & (!\ULA1|Add0~30_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9593_combout\,
	datab => \RAM1|ram_s~9660_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10039_combout\);

-- Location: FF_X80_Y40_N29
\RAM1|ram_s~3953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10039_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3953_q\);

-- Location: LCCOMB_X84_Y37_N16
\RAM1|ram_s~10051\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10051_combout\ = (\RAM1|ram_s~9650_combout\ & (\RAM1|ram_s~9660_combout\ & (\ULA1|Add0~28_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9650_combout\,
	datab => \RAM1|ram_s~9660_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10051_combout\);

-- Location: FF_X79_Y37_N13
\RAM1|ram_s~3697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10051_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3697_q\);

-- Location: LCCOMB_X79_Y37_N12
\RAM1|ram_s~9914\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9914_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~3953_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~3697_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3953_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~3697_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9914_combout\);

-- Location: LCCOMB_X68_Y37_N24
\RAM1|ram_s~10045\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10045_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9621_combout\ & (\RAM1|ram_s~9660_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9621_combout\,
	datac => \RAM1|ram_s~9660_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10045_combout\);

-- Location: FF_X68_Y37_N29
\RAM1|ram_s~3825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10045_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3825_q\);

-- Location: LCCOMB_X72_Y37_N18
\RAM1|ram_s~10056\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10056_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & \RAM1|ram_s~9670_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9670_combout\,
	combout => \RAM1|ram_s~10056_combout\);

-- Location: FF_X76_Y37_N31
\RAM1|ram_s~4081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4081_q\);

-- Location: LCCOMB_X76_Y37_N30
\RAM1|ram_s~9915\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9915_combout\ = (\RAM1|ram_s~9914_combout\ & (((\RAM1|ram_s~4081_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9914_combout\ & (\RAM1|ram_s~3825_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9914_combout\,
	datab => \RAM1|ram_s~3825_q\,
	datac => \RAM1|ram_s~4081_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9915_combout\);

-- Location: LCCOMB_X81_Y38_N10
\RAM1|ram_s~10038\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10038_combout\ = (\RAM1|ram_s~9596_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9596_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10038_combout\);

-- Location: FF_X81_Y38_N7
\RAM1|ram_s~2417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10038_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2417_q\);

-- Location: LCCOMB_X72_Y37_N0
\RAM1|ram_s~10055\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10055_combout\ = (\RAM1|ram_s~10049_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9669_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10049_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9669_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10055_combout\);

-- Location: FF_X81_Y38_N25
\RAM1|ram_s~2545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10055_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2545_q\);

-- Location: LCCOMB_X68_Y42_N28
\RAM1|ram_s~10050\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10050_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10049_combout\ & (\RAM1|ram_s~9650_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~10049_combout\,
	datac => \RAM1|ram_s~9650_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10050_combout\);

-- Location: FF_X82_Y38_N7
\RAM1|ram_s~2161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10050_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2161_q\);

-- Location: LCCOMB_X80_Y37_N2
\RAM1|ram_s~2289feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2289feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~2289feeder_combout\);

-- Location: LCCOMB_X70_Y38_N14
\RAM1|ram_s~10043\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10043_combout\ = (\RAM1|ram_s~9621_combout\ & (\ROM1|memROM~1_combout\ & (!\ULA1|Add0~21_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9621_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10043_combout\);

-- Location: LCCOMB_X82_Y38_N8
\RAM1|ram_s~10044\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10044_combout\ = (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~10043_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~10043_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10044_combout\);

-- Location: FF_X80_Y37_N3
\RAM1|ram_s~2289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2289feeder_combout\,
	ena => \RAM1|ram_s~10044_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2289_q\);

-- Location: LCCOMB_X82_Y38_N6
\RAM1|ram_s~9911\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9911_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2289_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~2161_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2161_q\,
	datad => \RAM1|ram_s~2289_q\,
	combout => \RAM1|ram_s~9911_combout\);

-- Location: LCCOMB_X81_Y38_N24
\RAM1|ram_s~9912\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9912_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9911_combout\ & ((\RAM1|ram_s~2545_q\))) # (!\RAM1|ram_s~9911_combout\ & (\RAM1|ram_s~2417_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9911_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2417_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2545_q\,
	datad => \RAM1|ram_s~9911_combout\,
	combout => \RAM1|ram_s~9912_combout\);

-- Location: LCCOMB_X75_Y36_N0
\RAM1|ram_s~10046\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10046_combout\ = (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & (\ULA1|Add0~24_combout\ & !\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~10046_combout\);

-- Location: LCCOMB_X75_Y36_N2
\RAM1|ram_s~10047\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10047_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9650_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~10046_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9650_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~10046_combout\,
	combout => \RAM1|ram_s~10047_combout\);

-- Location: FF_X76_Y34_N1
\RAM1|ram_s~3185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10047_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3185_q\);

-- Location: LCCOMB_X72_Y34_N4
\RAM1|ram_s~10042\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10042_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9602_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9621_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9602_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9621_combout\,
	combout => \RAM1|ram_s~10042_combout\);

-- Location: FF_X75_Y34_N13
\RAM1|ram_s~3313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10042_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3313_q\);

-- Location: LCCOMB_X76_Y34_N0
\RAM1|ram_s~9909\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9909_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~3313_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~3185_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3185_q\,
	datad => \RAM1|ram_s~3313_q\,
	combout => \RAM1|ram_s~9909_combout\);

-- Location: LCCOMB_X73_Y38_N8
\RAM1|ram_s~10054\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10054_combout\ = (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & (\ULA1|Add0~24_combout\ & \RAM1|ram_s~10053_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~10053_combout\,
	combout => \RAM1|ram_s~10054_combout\);

-- Location: FF_X69_Y35_N25
\RAM1|ram_s~3569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10054_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3569_q\);

-- Location: LCCOMB_X79_Y38_N2
\RAM1|ram_s~10035\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10035_combout\ = (\RAM1|ram_s~9593_combout\ & (\RAM1|ram_s~9602_combout\ & (!\ULA1|Add0~30_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9593_combout\,
	datab => \RAM1|ram_s~9602_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10035_combout\);

-- Location: FF_X69_Y35_N7
\RAM1|ram_s~3441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10035_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3441_q\);

-- Location: LCCOMB_X69_Y35_N24
\RAM1|ram_s~9910\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9910_combout\ = (\RAM1|ram_s~9909_combout\ & (((\RAM1|ram_s~3569_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~9909_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~3441_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9909_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3569_q\,
	datad => \RAM1|ram_s~3441_q\,
	combout => \RAM1|ram_s~9910_combout\);

-- Location: LCCOMB_X69_Y35_N26
\RAM1|ram_s~9913\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9913_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9910_combout\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9912_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9912_combout\,
	datad => \RAM1|ram_s~9910_combout\,
	combout => \RAM1|ram_s~9913_combout\);

-- Location: LCCOMB_X69_Y35_N20
\RAM1|ram_s~9916\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9916_combout\ = (\RAM1|ram_s~9913_combout\ & (((\RAM1|ram_s~9915_combout\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9913_combout\ & (\RAM1|ram_s~9908_combout\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9908_combout\,
	datab => \RAM1|ram_s~9915_combout\,
	datac => \RAM1|ram_s~9913_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9916_combout\);

-- Location: LCCOMB_X68_Y42_N30
\RAM1|ram_s~10059\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10059_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~10049_combout\ & (\RAM1|ram_s~9623_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~10049_combout\,
	datac => \RAM1|ram_s~9623_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10059_combout\);

-- Location: FF_X63_Y40_N5
\RAM1|ram_s~2257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10059_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2257_q\);

-- Location: LCCOMB_X63_Y41_N4
\RAM1|ram_s~2769feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2769feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~2769feeder_combout\);

-- Location: LCCOMB_X67_Y35_N24
\RAM1|ram_s~10057\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10057_combout\ = (\RAM1|ram_s~9623_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10040_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9623_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~10040_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10057_combout\);

-- Location: FF_X63_Y41_N5
\RAM1|ram_s~2769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2769feeder_combout\,
	ena => \RAM1|ram_s~10057_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2769_q\);

-- Location: LCCOMB_X63_Y40_N4
\RAM1|ram_s~9917\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9917_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2769_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2257_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2257_q\,
	datad => \RAM1|ram_s~2769_q\,
	combout => \RAM1|ram_s~9917_combout\);

-- Location: LCCOMB_X66_Y40_N0
\RAM1|ram_s~10060\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10060_combout\ = (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~24_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9640_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9640_combout\,
	combout => \RAM1|ram_s~10060_combout\);

-- Location: FF_X62_Y40_N11
\RAM1|ram_s~3793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10060_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3793_q\);

-- Location: LCCOMB_X62_Y40_N28
\RAM1|ram_s~10058\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10058_combout\ = (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9624_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9624_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10058_combout\);

-- Location: FF_X62_Y40_N17
\RAM1|ram_s~3281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10058_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3281_q\);

-- Location: LCCOMB_X62_Y40_N10
\RAM1|ram_s~9918\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9918_combout\ = (\RAM1|ram_s~9917_combout\ & (((\RAM1|ram_s~3793_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~9917_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3281_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9917_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~3793_q\,
	datad => \RAM1|ram_s~3281_q\,
	combout => \RAM1|ram_s~9918_combout\);

-- Location: LCCOMB_X63_Y38_N14
\RAM1|ram_s~10067\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10067_combout\ = (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~10066_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~10066_combout\,
	combout => \RAM1|ram_s~10067_combout\);

-- Location: FF_X61_Y44_N7
\RAM1|ram_s~2641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10067_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2641_q\);

-- Location: LCCOMB_X65_Y44_N22
\RAM1|ram_s~10069\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10069_combout\ = (\ULA1|Add0~24_combout\ & (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~10066_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~10066_combout\,
	combout => \RAM1|ram_s~10069_combout\);

-- Location: FF_X61_Y44_N25
\RAM1|ram_s~3665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10069_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3665_q\);

-- Location: LCCOMB_X68_Y42_N26
\RAM1|ram_s~10068\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10068_combout\ = (\RAM1|ram_s~9645_combout\ & (\RAM1|ram_s~10049_combout\ & (\ROM1|memROM~1_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9645_combout\,
	datab => \RAM1|ram_s~10049_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10068_combout\);

-- Location: FF_X62_Y46_N31
\RAM1|ram_s~2129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10068_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2129_q\);

-- Location: LCCOMB_X61_Y39_N14
\RAM1|ram_s~10065\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10065_combout\ = (\RAM1|ram_s~9602_combout\ & (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & \RAM1|ram_s~9645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9602_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9645_combout\,
	combout => \RAM1|ram_s~10065_combout\);

-- Location: FF_X62_Y46_N29
\RAM1|ram_s~3153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10065_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3153_q\);

-- Location: LCCOMB_X62_Y46_N30
\RAM1|ram_s~9921\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9921_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3153_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2129_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2129_q\,
	datad => \RAM1|ram_s~3153_q\,
	combout => \RAM1|ram_s~9921_combout\);

-- Location: LCCOMB_X61_Y44_N24
\RAM1|ram_s~9922\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9922_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9921_combout\ & ((\RAM1|ram_s~3665_q\))) # (!\RAM1|ram_s~9921_combout\ & (\RAM1|ram_s~2641_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2641_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~3665_q\,
	datad => \RAM1|ram_s~9921_combout\,
	combout => \RAM1|ram_s~9922_combout\);

-- Location: LCCOMB_X68_Y42_N16
\RAM1|ram_s~10063\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10063_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~10049_combout\ & (\RAM1|ram_s~9601_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~10049_combout\,
	datac => \RAM1|ram_s~9601_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10063_combout\);

-- Location: FF_X67_Y49_N21
\RAM1|ram_s~2385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2385_q\);

-- Location: LCCOMB_X67_Y44_N20
\RAM1|ram_s~10061\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10061_combout\ = (\RAM1|ram_s~9602_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9601_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9602_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9601_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10061_combout\);

-- Location: FF_X61_Y47_N25
\RAM1|ram_s~3409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10061_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3409_q\);

-- Location: LCCOMB_X67_Y49_N20
\RAM1|ram_s~9919\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9919_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3409_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2385_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2385_q\,
	datad => \RAM1|ram_s~3409_q\,
	combout => \RAM1|ram_s~9919_combout\);

-- Location: LCCOMB_X68_Y46_N4
\RAM1|ram_s~10064\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10064_combout\ = (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9601_combout\ & (\RAM1|ram_s~9660_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9601_combout\,
	datac => \RAM1|ram_s~9660_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10064_combout\);

-- Location: FF_X67_Y49_N23
\RAM1|ram_s~3921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10064_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3921_q\);

-- Location: LCCOMB_X68_Y46_N2
\RAM1|ram_s~2897feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2897feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~2897feeder_combout\);

-- Location: LCCOMB_X67_Y47_N20
\RAM1|ram_s~10062\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10062_combout\ = (\RAM1|ram_s~10040_combout\ & (\RAM1|ram_s~9601_combout\ & (\ROM1|memROM~1_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10040_combout\,
	datab => \RAM1|ram_s~9601_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10062_combout\);

-- Location: FF_X68_Y46_N3
\RAM1|ram_s~2897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2897feeder_combout\,
	ena => \RAM1|ram_s~10062_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2897_q\);

-- Location: LCCOMB_X67_Y49_N22
\RAM1|ram_s~9920\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9920_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9919_combout\ & (\RAM1|ram_s~3921_q\)) # (!\RAM1|ram_s~9919_combout\ & ((\RAM1|ram_s~2897_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9919_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9919_combout\,
	datac => \RAM1|ram_s~3921_q\,
	datad => \RAM1|ram_s~2897_q\,
	combout => \RAM1|ram_s~9920_combout\);

-- Location: LCCOMB_X62_Y46_N8
\RAM1|ram_s~9923\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9923_combout\ = (\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9920_combout\) # (\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9922_combout\ & ((!\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9922_combout\,
	datac => \RAM1|ram_s~9920_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9923_combout\);

-- Location: LCCOMB_X70_Y40_N6
\RAM1|ram_s~10070\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10070_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9672_combout\ & \ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9672_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~10070_combout\);

-- Location: LCCOMB_X66_Y44_N0
\RAM1|ram_s~10071\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10071_combout\ = (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & \RAM1|ram_s~10070_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~10070_combout\,
	combout => \RAM1|ram_s~10071_combout\);

-- Location: FF_X65_Y45_N27
\RAM1|ram_s~3025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10071_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3025_q\);

-- Location: LCCOMB_X68_Y42_N12
\RAM1|ram_s~10073\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10073_combout\ = (\RAM1|ram_s~9672_combout\ & (\RAM1|ram_s~10049_combout\ & (\ROM1|memROM~1_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9672_combout\,
	datab => \RAM1|ram_s~10049_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10073_combout\);

-- Location: FF_X65_Y45_N21
\RAM1|ram_s~2513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2513_q\);

-- Location: LCCOMB_X65_Y45_N20
\RAM1|ram_s~9924\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9924_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~3025_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2513_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3025_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2513_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9924_combout\);

-- Location: LCCOMB_X69_Y44_N14
\RAM1|ram_s~10074\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10074_combout\ = (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9672_combout\ & (\RAM1|ram_s~9660_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9672_combout\,
	datac => \RAM1|ram_s~9660_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10074_combout\);

-- Location: FF_X69_Y44_N29
\RAM1|ram_s~4049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4049_q\);

-- Location: LCCOMB_X70_Y39_N8
\RAM1|ram_s~10072\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10072_combout\ = (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9679_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9679_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10072_combout\);

-- Location: FF_X69_Y44_N3
\RAM1|ram_s~3537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3537_q\);

-- Location: LCCOMB_X69_Y44_N28
\RAM1|ram_s~9925\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9925_combout\ = (\RAM1|ram_s~9924_combout\ & (((\RAM1|ram_s~4049_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~9924_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3537_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9924_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4049_q\,
	datad => \RAM1|ram_s~3537_q\,
	combout => \RAM1|ram_s~9925_combout\);

-- Location: LCCOMB_X66_Y43_N28
\RAM1|ram_s~9926\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9926_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9923_combout\ & ((\RAM1|ram_s~9925_combout\))) # (!\RAM1|ram_s~9923_combout\ & (\RAM1|ram_s~9918_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9923_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9918_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~9923_combout\,
	datad => \RAM1|ram_s~9925_combout\,
	combout => \RAM1|ram_s~9926_combout\);

-- Location: LCCOMB_X70_Y38_N0
\RAM1|ram_s~10090\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10090_combout\ = (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9675_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9675_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10090_combout\);

-- Location: FF_X76_Y39_N31
\RAM1|ram_s~2993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2993_q\);

-- Location: LCCOMB_X76_Y38_N26
\RAM1|ram_s~10092\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10092_combout\ = (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9682_combout\ & (!\ULA1|Add0~30_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9682_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10092_combout\);

-- Location: FF_X76_Y38_N17
\RAM1|ram_s~2481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2481_q\);

-- Location: LCCOMB_X76_Y38_N16
\RAM1|ram_s~9934\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9934_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2993_q\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~2481_q\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2993_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2481_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9934_combout\);

-- Location: LCCOMB_X70_Y39_N6
\RAM1|ram_s~3505feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3505feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~3505feeder_combout\);

-- Location: LCCOMB_X70_Y39_N26
\RAM1|ram_s~10091\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10091_combout\ = (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9682_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9682_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10091_combout\);

-- Location: FF_X70_Y39_N7
\RAM1|ram_s~3505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3505feeder_combout\,
	ena => \RAM1|ram_s~10091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3505_q\);

-- Location: LCCOMB_X70_Y37_N8
\RAM1|ram_s~10093\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10093_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9660_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9674_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9660_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9674_combout\,
	combout => \RAM1|ram_s~10093_combout\);

-- Location: FF_X73_Y35_N19
\RAM1|ram_s~4017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4017_q\);

-- Location: LCCOMB_X73_Y35_N18
\RAM1|ram_s~9935\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9935_combout\ = (\RAM1|ram_s~9934_combout\ & (((\RAM1|ram_s~4017_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9934_combout\ & (\RAM1|ram_s~3505_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9934_combout\,
	datab => \RAM1|ram_s~3505_q\,
	datac => \RAM1|ram_s~4017_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9935_combout\);

-- Location: LCCOMB_X73_Y44_N10
\RAM1|ram_s~10077\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10077_combout\ = (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & \RAM1|ram_s~9612_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9612_combout\,
	combout => \RAM1|ram_s~10077_combout\);

-- Location: FF_X74_Y43_N23
\RAM1|ram_s~2353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10077_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2353_q\);

-- Location: LCCOMB_X74_Y43_N24
\RAM1|ram_s~10075\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10075_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9609_combout\ & (\RAM1|ram_s~9602_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9609_combout\,
	datac => \RAM1|ram_s~9602_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10075_combout\);

-- Location: FF_X74_Y43_N29
\RAM1|ram_s~3377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3377_q\);

-- Location: LCCOMB_X74_Y43_N22
\RAM1|ram_s~9927\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9927_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3377_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2353_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2353_q\,
	datad => \RAM1|ram_s~3377_q\,
	combout => \RAM1|ram_s~9927_combout\);

-- Location: LCCOMB_X74_Y43_N14
\RAM1|ram_s~10079\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10079_combout\ = (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~10078_combout\ & (\ULA1|Add0~24_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~10078_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10079_combout\);

-- Location: FF_X76_Y44_N31
\RAM1|ram_s~3889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10079_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3889_q\);

-- Location: LCCOMB_X74_Y43_N18
\RAM1|ram_s~10076\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10076_combout\ = (\RAM1|ram_s~10040_combout\ & (\RAM1|ram_s~9609_combout\ & (\ROM1|memROM~1_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10040_combout\,
	datab => \RAM1|ram_s~9609_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10076_combout\);

-- Location: FF_X76_Y44_N13
\RAM1|ram_s~2865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10076_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2865_q\);

-- Location: LCCOMB_X76_Y44_N30
\RAM1|ram_s~9928\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9928_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9927_combout\ & (\RAM1|ram_s~3889_q\)) # (!\RAM1|ram_s~9927_combout\ & ((\RAM1|ram_s~2865_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9927_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9927_combout\,
	datac => \RAM1|ram_s~3889_q\,
	datad => \RAM1|ram_s~2865_q\,
	combout => \RAM1|ram_s~9928_combout\);

-- Location: LCCOMB_X68_Y39_N12
\RAM1|ram_s~10088\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10088_combout\ = (\RAM1|ram_s~9606_combout\ & (\RAM1|ram_s~9656_combout\ & (!\ULA1|Add0~30_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9606_combout\,
	datab => \RAM1|ram_s~9656_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10088_combout\);

-- Location: FF_X80_Y41_N11
\RAM1|ram_s~2097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2097_q\);

-- Location: LCCOMB_X72_Y41_N26
\RAM1|ram_s~10086\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10086_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9656_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9602_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9656_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9602_combout\,
	combout => \RAM1|ram_s~10086_combout\);

-- Location: FF_X80_Y41_N25
\RAM1|ram_s~3121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3121_q\);

-- Location: LCCOMB_X80_Y41_N10
\RAM1|ram_s~9931\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9931_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3121_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2097_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2097_q\,
	datad => \RAM1|ram_s~3121_q\,
	combout => \RAM1|ram_s~9931_combout\);

-- Location: LCCOMB_X72_Y41_N20
\RAM1|ram_s~10087\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10087_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~10036_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9656_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~10036_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9656_combout\,
	combout => \RAM1|ram_s~10087_combout\);

-- Location: FF_X79_Y40_N13
\RAM1|ram_s~2609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2609_q\);

-- Location: LCCOMB_X72_Y41_N30
\RAM1|ram_s~10089\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10089_combout\ = (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9656_combout\ & (\ULA1|Add0~28_combout\ & \RAM1|ram_s~9660_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9656_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9660_combout\,
	combout => \RAM1|ram_s~10089_combout\);

-- Location: FF_X76_Y40_N27
\RAM1|ram_s~3633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3633_q\);

-- Location: LCCOMB_X76_Y40_N26
\RAM1|ram_s~9932\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9932_combout\ = (\RAM1|ram_s~9931_combout\ & (((\RAM1|ram_s~3633_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9931_combout\ & (\RAM1|ram_s~2609_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9931_combout\,
	datab => \RAM1|ram_s~2609_q\,
	datac => \RAM1|ram_s~3633_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9932_combout\);

-- Location: LCCOMB_X61_Y34_N22
\RAM1|ram_s~10084\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10084_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9627_combout\ & (\RAM1|ram_s~10049_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9627_combout\,
	datac => \RAM1|ram_s~10049_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~10084_combout\);

-- Location: FF_X60_Y34_N7
\RAM1|ram_s~2225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2225_q\);

-- Location: LCCOMB_X67_Y34_N6
\RAM1|ram_s~2737feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2737feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~2737feeder_combout\);

-- Location: LCCOMB_X58_Y34_N6
\RAM1|ram_s~10081\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10081_combout\ = (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~10080_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~10080_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10081_combout\);

-- Location: FF_X67_Y34_N7
\RAM1|ram_s~2737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2737feeder_combout\,
	ena => \RAM1|ram_s~10081_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2737_q\);

-- Location: LCCOMB_X60_Y34_N6
\RAM1|ram_s~9929\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9929_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2737_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2225_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2225_q\,
	datad => \RAM1|ram_s~2737_q\,
	combout => \RAM1|ram_s~9929_combout\);

-- Location: LCCOMB_X58_Y34_N28
\RAM1|ram_s~10085\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10085_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~24_combout\ & (\RAM1|ram_s~10080_combout\ & !\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~10080_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~10085_combout\);

-- Location: FF_X60_Y37_N21
\RAM1|ram_s~3761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3761_q\);

-- Location: LCCOMB_X58_Y34_N26
\RAM1|ram_s~10083\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10083_combout\ = (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~10082_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~10082_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~10083_combout\);

-- Location: FF_X60_Y37_N11
\RAM1|ram_s~3249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3249_q\);

-- Location: LCCOMB_X60_Y37_N20
\RAM1|ram_s~9930\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9930_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9929_combout\ & (\RAM1|ram_s~3761_q\)) # (!\RAM1|ram_s~9929_combout\ & ((\RAM1|ram_s~3249_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9929_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9929_combout\,
	datac => \RAM1|ram_s~3761_q\,
	datad => \RAM1|ram_s~3249_q\,
	combout => \RAM1|ram_s~9930_combout\);

-- Location: LCCOMB_X68_Y38_N18
\RAM1|ram_s~9933\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9933_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\) # (\RAM1|ram_s~9930_combout\)))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9932_combout\ & (!\ULA1|Add0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9932_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~9930_combout\,
	combout => \RAM1|ram_s~9933_combout\);

-- Location: LCCOMB_X68_Y38_N28
\RAM1|ram_s~9936\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9936_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9933_combout\ & (\RAM1|ram_s~9935_combout\)) # (!\RAM1|ram_s~9933_combout\ & ((\RAM1|ram_s~9928_combout\))))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9935_combout\,
	datac => \RAM1|ram_s~9928_combout\,
	datad => \RAM1|ram_s~9933_combout\,
	combout => \RAM1|ram_s~9936_combout\);

-- Location: LCCOMB_X68_Y38_N6
\RAM1|ram_s~9937\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9937_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~9926_combout\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9936_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~9926_combout\,
	datad => \RAM1|ram_s~9936_combout\,
	combout => \RAM1|ram_s~9937_combout\);

-- Location: LCCOMB_X68_Y38_N12
\RAM1|ram_s~9948\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9948_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9937_combout\ & (\RAM1|ram_s~9947_combout\)) # (!\RAM1|ram_s~9937_combout\ & ((\RAM1|ram_s~9916_combout\))))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9947_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~9916_combout\,
	datad => \RAM1|ram_s~9937_combout\,
	combout => \RAM1|ram_s~9948_combout\);

-- Location: LCCOMB_X68_Y38_N22
\RAM1|ram_s~9991\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9991_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9948_combout\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9990_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9948_combout\,
	combout => \RAM1|ram_s~9991_combout\);

-- Location: LCCOMB_X61_Y36_N30
\RAM1|ram_s~9647\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9647_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9602_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9602_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9645_combout\,
	combout => \RAM1|ram_s~9647_combout\);

-- Location: FF_X61_Y36_N3
\RAM1|ram_s~5201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5201_q\);

-- Location: LCCOMB_X63_Y33_N6
\RAM1|ram_s~9666\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9666_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~24_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9665_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9665_combout\,
	combout => \RAM1|ram_s~9666_combout\);

-- Location: FF_X61_Y36_N21
\RAM1|ram_s~5265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5265_q\);

-- Location: LCCOMB_X70_Y37_N0
\RAM1|ram_s~9657\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9657_combout\ = (\RAM1|ram_s~9602_combout\ & (\RAM1|ram_s~9656_combout\ & (!\ULA1|Add0~28_combout\ & \ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9602_combout\,
	datab => \RAM1|ram_s~9656_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9657_combout\);

-- Location: FF_X62_Y30_N1
\RAM1|ram_s~5169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5169_q\);

-- Location: LCCOMB_X67_Y32_N14
\RAM1|ram_s~5233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5233feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~5233feeder_combout\);

-- Location: LCCOMB_X75_Y36_N18
\RAM1|ram_s~9651\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9651_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9602_combout\ & (\RAM1|ram_s~9650_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9602_combout\,
	datac => \RAM1|ram_s~9650_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9651_combout\);

-- Location: FF_X67_Y32_N15
\RAM1|ram_s~5233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5233feeder_combout\,
	ena => \RAM1|ram_s~9651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5233_q\);

-- Location: LCCOMB_X62_Y30_N0
\RAM1|ram_s~9885\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9885_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~5233_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~5169_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5169_q\,
	datad => \RAM1|ram_s~5233_q\,
	combout => \RAM1|ram_s~9885_combout\);

-- Location: LCCOMB_X61_Y36_N20
\RAM1|ram_s~9886\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9886_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9885_combout\ & ((\RAM1|ram_s~5265_q\))) # (!\RAM1|ram_s~9885_combout\ & (\RAM1|ram_s~5201_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5201_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5265_q\,
	datad => \RAM1|ram_s~9885_combout\,
	combout => \RAM1|ram_s~9886_combout\);

-- Location: LCCOMB_X69_Y36_N8
\RAM1|ram_s~9599\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9599_combout\ = (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\ & \ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9599_combout\);

-- Location: LCCOMB_X69_Y36_N16
\RAM1|ram_s~9655\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9655_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9599_combout\ & (\RAM1|ram_s~9650_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9599_combout\,
	datac => \RAM1|ram_s~9650_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9655_combout\);

-- Location: FF_X70_Y36_N11
\RAM1|ram_s~5745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5745_q\);

-- Location: LCCOMB_X73_Y40_N22
\RAM1|ram_s~9661\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9661_combout\ = (\RAM1|ram_s~9660_combout\ & (\RAM1|ram_s~9656_combout\ & (!\ULA1|Add0~28_combout\ & \ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9660_combout\,
	datab => \RAM1|ram_s~9656_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9661_combout\);

-- Location: FF_X72_Y40_N31
\RAM1|ram_s~5681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5681_q\);

-- Location: LCCOMB_X70_Y41_N20
\RAM1|ram_s~5713feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5713feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~5713feeder_combout\);

-- Location: LCCOMB_X70_Y41_N30
\RAM1|ram_s~9649\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9649_combout\ = (\RAM1|ram_s~9599_combout\ & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9645_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9599_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9645_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9649_combout\);

-- Location: FF_X70_Y41_N21
\RAM1|ram_s~5713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5713feeder_combout\,
	ena => \RAM1|ram_s~9649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5713_q\);

-- Location: LCCOMB_X72_Y40_N30
\RAM1|ram_s~9892\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9892_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~5713_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5681_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5681_q\,
	datad => \RAM1|ram_s~5713_q\,
	combout => \RAM1|ram_s~9892_combout\);

-- Location: LCCOMB_X69_Y36_N10
\RAM1|ram_s~9668\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9668_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9599_combout\ & (\RAM1|ram_s~9662_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9599_combout\,
	datac => \RAM1|ram_s~9662_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9668_combout\);

-- Location: FF_X70_Y36_N21
\RAM1|ram_s~5777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5777_q\);

-- Location: LCCOMB_X70_Y36_N20
\RAM1|ram_s~9893\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9893_combout\ = (\RAM1|ram_s~9892_combout\ & (((\RAM1|ram_s~5777_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9892_combout\ & (\RAM1|ram_s~5745_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5745_q\,
	datab => \RAM1|ram_s~9892_combout\,
	datac => \RAM1|ram_s~5777_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9893_combout\);

-- Location: LCCOMB_X75_Y36_N14
\RAM1|ram_s~9654\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9654_combout\ = (\RAM1|ram_s~9606_combout\ & (\RAM1|ram_s~9650_combout\ & (\ULA1|Add0~30_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9606_combout\,
	datab => \RAM1|ram_s~9650_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9654_combout\);

-- Location: FF_X69_Y32_N27
\RAM1|ram_s~4209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4209_q\);

-- Location: LCCOMB_X73_Y39_N26
\RAM1|ram_s~9659\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9659_combout\ = (\RAM1|ram_s~9606_combout\ & (\RAM1|ram_s~9656_combout\ & (\ULA1|Add0~30_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9606_combout\,
	datab => \RAM1|ram_s~9656_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9659_combout\);

-- Location: FF_X73_Y39_N23
\RAM1|ram_s~4145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4145_q\);

-- Location: LCCOMB_X73_Y39_N22
\RAM1|ram_s~9889\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9889_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & (\RAM1|ram_s~4209_q\)) # (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~4145_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4209_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~4145_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9889_combout\);

-- Location: LCCOMB_X59_Y38_N30
\RAM1|ram_s~9667\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9667_combout\ = (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & \RAM1|ram_s~9665_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9665_combout\,
	combout => \RAM1|ram_s~9667_combout\);

-- Location: FF_X61_Y39_N31
\RAM1|ram_s~4241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4241_q\);

-- Location: LCCOMB_X61_Y39_N8
\RAM1|ram_s~9648\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9648_combout\ = (\RAM1|ram_s~9606_combout\ & (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\ & \RAM1|ram_s~9645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9606_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9645_combout\,
	combout => \RAM1|ram_s~9648_combout\);

-- Location: FF_X61_Y39_N29
\RAM1|ram_s~4177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4177_q\);

-- Location: LCCOMB_X61_Y39_N30
\RAM1|ram_s~9890\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9890_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9889_combout\ & (\RAM1|ram_s~4241_q\)) # (!\RAM1|ram_s~9889_combout\ & ((\RAM1|ram_s~4177_q\))))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9889_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~9889_combout\,
	datac => \RAM1|ram_s~4241_q\,
	datad => \RAM1|ram_s~4177_q\,
	combout => \RAM1|ram_s~9890_combout\);

-- Location: LCCOMB_X68_Y39_N0
\RAM1|ram_s~9604\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9604_combout\ = (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~21_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9604_combout\);

-- Location: LCCOMB_X68_Y39_N4
\RAM1|ram_s~9658\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9658_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~9604_combout\ & (\ROM1|memROM~1_combout\ & \RAM1|ram_s~9656_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~9604_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \RAM1|ram_s~9656_combout\,
	combout => \RAM1|ram_s~9658_combout\);

-- Location: FF_X72_Y40_N5
\RAM1|ram_s~4657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4657_q\);

-- Location: LCCOMB_X72_Y42_N14
\RAM1|ram_s~4689feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4689feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~4689feeder_combout\);

-- Location: LCCOMB_X68_Y39_N26
\RAM1|ram_s~9646\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9646_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9604_combout\ & (\RAM1|ram_s~9645_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9604_combout\,
	datac => \RAM1|ram_s~9645_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9646_combout\);

-- Location: FF_X72_Y42_N15
\RAM1|ram_s~4689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4689feeder_combout\,
	ena => \RAM1|ram_s~9646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4689_q\);

-- Location: LCCOMB_X72_Y40_N4
\RAM1|ram_s~9887\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9887_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~4689_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~4657_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4657_q\,
	datad => \RAM1|ram_s~4689_q\,
	combout => \RAM1|ram_s~9887_combout\);

-- Location: LCCOMB_X70_Y34_N12
\RAM1|ram_s~9653\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9653_combout\ = (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9652_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9652_combout\,
	combout => \RAM1|ram_s~9653_combout\);

-- Location: FF_X70_Y32_N17
\RAM1|ram_s~4721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4721_q\);

-- Location: LCCOMB_X63_Y36_N0
\RAM1|ram_s~9664\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9664_combout\ = (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9663_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9663_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9664_combout\);

-- Location: FF_X70_Y32_N27
\RAM1|ram_s~4753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4753_q\);

-- Location: LCCOMB_X70_Y32_N26
\RAM1|ram_s~9888\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9888_combout\ = (\RAM1|ram_s~9887_combout\ & (((\RAM1|ram_s~4753_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9887_combout\ & (\RAM1|ram_s~4721_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9887_combout\,
	datab => \RAM1|ram_s~4721_q\,
	datac => \RAM1|ram_s~4753_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9888_combout\);

-- Location: LCCOMB_X61_Y39_N24
\RAM1|ram_s~9891\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9891_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9888_combout\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9890_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9890_combout\,
	datad => \RAM1|ram_s~9888_combout\,
	combout => \RAM1|ram_s~9891_combout\);

-- Location: LCCOMB_X61_Y39_N26
\RAM1|ram_s~9894\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9894_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9891_combout\ & ((\RAM1|ram_s~9893_combout\))) # (!\RAM1|ram_s~9891_combout\ & (\RAM1|ram_s~9886_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9891_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9886_combout\,
	datac => \RAM1|ram_s~9893_combout\,
	datad => \RAM1|ram_s~9891_combout\,
	combout => \RAM1|ram_s~9894_combout\);

-- Location: LCCOMB_X66_Y40_N26
\RAM1|ram_s~9641\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9641_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~24_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9640_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9640_combout\,
	combout => \RAM1|ram_s~9641_combout\);

-- Location: FF_X65_Y32_N3
\RAM1|ram_s~5841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5841_q\);

-- Location: LCCOMB_X69_Y36_N12
\RAM1|ram_s~9643\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9643_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~9599_combout\ & (\ROM1|memROM~1_combout\ & \RAM1|ram_s~9627_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~9599_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \RAM1|ram_s~9627_combout\,
	combout => \RAM1|ram_s~9643_combout\);

-- Location: FF_X67_Y30_N27
\RAM1|ram_s~5809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5809_q\);

-- Location: LCCOMB_X67_Y30_N26
\RAM1|ram_s~9882\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9882_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~5841_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~5809_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~5841_q\,
	datac => \RAM1|ram_s~5809_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9882_combout\);

-- Location: LCCOMB_X68_Y30_N12
\RAM1|ram_s~5873feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5873feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~5873feeder_combout\);

-- Location: LCCOMB_X72_Y35_N24
\RAM1|ram_s~9642\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9642_combout\ = (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~24_combout\ & \RAM1|ram_s~9632_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9632_combout\,
	combout => \RAM1|ram_s~9642_combout\);

-- Location: FF_X68_Y30_N13
\RAM1|ram_s~5873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5873feeder_combout\,
	ena => \RAM1|ram_s~9642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5873_q\);

-- Location: LCCOMB_X69_Y36_N30
\RAM1|ram_s~9644\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9644_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9599_combout\ & (\RAM1|ram_s~9629_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9599_combout\,
	datac => \RAM1|ram_s~9629_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9644_combout\);

-- Location: FF_X67_Y30_N29
\RAM1|ram_s~5905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5905_q\);

-- Location: LCCOMB_X67_Y30_N28
\RAM1|ram_s~9883\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9883_combout\ = (\RAM1|ram_s~9882_combout\ & (((\RAM1|ram_s~5905_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9882_combout\ & (\RAM1|ram_s~5873_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9882_combout\,
	datab => \RAM1|ram_s~5873_q\,
	datac => \RAM1|ram_s~5905_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9883_combout\);

-- Location: LCCOMB_X68_Y39_N28
\RAM1|ram_s~9631\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9631_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9604_combout\ & (\RAM1|ram_s~9623_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9604_combout\,
	datac => \RAM1|ram_s~9623_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9631_combout\);

-- Location: FF_X66_Y36_N27
\RAM1|ram_s~4817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4817_q\);

-- Location: LCCOMB_X68_Y39_N30
\RAM1|ram_s~9634\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9634_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~9604_combout\ & (\ROM1|memROM~1_combout\ & \RAM1|ram_s~9627_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~9604_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \RAM1|ram_s~9627_combout\,
	combout => \RAM1|ram_s~9634_combout\);

-- Location: FF_X68_Y34_N13
\RAM1|ram_s~4785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4785_q\);

-- Location: LCCOMB_X68_Y34_N12
\RAM1|ram_s~9875\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9875_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~4817_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~4785_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~4817_q\,
	datac => \RAM1|ram_s~4785_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9875_combout\);

-- Location: LCCOMB_X68_Y39_N24
\RAM1|ram_s~9635\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9635_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9604_combout\ & (\RAM1|ram_s~9629_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9604_combout\,
	datac => \RAM1|ram_s~9629_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9635_combout\);

-- Location: FF_X68_Y33_N25
\RAM1|ram_s~4881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4881_q\);

-- Location: LCCOMB_X68_Y33_N6
\RAM1|ram_s~4849feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4849feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~4849feeder_combout\);

-- Location: LCCOMB_X72_Y35_N6
\RAM1|ram_s~9633\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9633_combout\ = (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & \RAM1|ram_s~9632_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9632_combout\,
	combout => \RAM1|ram_s~9633_combout\);

-- Location: FF_X68_Y33_N7
\RAM1|ram_s~4849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4849feeder_combout\,
	ena => \RAM1|ram_s~9633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4849_q\);

-- Location: LCCOMB_X68_Y33_N24
\RAM1|ram_s~9876\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9876_combout\ = (\RAM1|ram_s~9875_combout\ & (((\RAM1|ram_s~4881_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~9875_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~4849_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9875_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4881_q\,
	datad => \RAM1|ram_s~4849_q\,
	combout => \RAM1|ram_s~9876_combout\);

-- Location: LCCOMB_X63_Y41_N26
\RAM1|ram_s~9625\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9625_combout\ = (\RAM1|ram_s~9624_combout\ & (\ULA1|Add0~30_combout\ & (\ULA1|Add0~24_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9624_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9625_combout\);

-- Location: FF_X59_Y41_N23
\RAM1|ram_s~5329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5329_q\);

-- Location: LCCOMB_X59_Y33_N6
\RAM1|ram_s~9626\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9626_combout\ = (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~24_combout\ & !\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9626_combout\);

-- Location: LCCOMB_X59_Y33_N2
\RAM1|ram_s~9630\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9630_combout\ = (\ROM1|memROM~1_combout\ & (!\PC|DOUT\(2) & (\RAM1|ram_s~9629_combout\ & \RAM1|ram_s~9626_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \PC|DOUT\(2),
	datac => \RAM1|ram_s~9629_combout\,
	datad => \RAM1|ram_s~9626_combout\,
	combout => \RAM1|ram_s~9630_combout\);

-- Location: FF_X59_Y35_N27
\RAM1|ram_s~5393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5393_q\);

-- Location: LCCOMB_X59_Y33_N0
\RAM1|ram_s~9628\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9628_combout\ = (\ROM1|memROM~1_combout\ & (!\PC|DOUT\(2) & (\RAM1|ram_s~9627_combout\ & \RAM1|ram_s~9626_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \PC|DOUT\(2),
	datac => \RAM1|ram_s~9627_combout\,
	datad => \RAM1|ram_s~9626_combout\,
	combout => \RAM1|ram_s~9628_combout\);

-- Location: FF_X59_Y35_N17
\RAM1|ram_s~5297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5297_q\);

-- Location: LCCOMB_X66_Y34_N14
\RAM1|ram_s~5361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5361feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~5361feeder_combout\);

-- Location: LCCOMB_X66_Y34_N24
\RAM1|ram_s~9622\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9622_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9602_combout\ & (\RAM1|ram_s~9621_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9602_combout\,
	datac => \RAM1|ram_s~9621_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9622_combout\);

-- Location: FF_X66_Y34_N15
\RAM1|ram_s~5361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5361feeder_combout\,
	ena => \RAM1|ram_s~9622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5361_q\);

-- Location: LCCOMB_X59_Y35_N16
\RAM1|ram_s~9877\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9877_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5361_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5297_q\,
	datad => \RAM1|ram_s~5361_q\,
	combout => \RAM1|ram_s~9877_combout\);

-- Location: LCCOMB_X59_Y35_N26
\RAM1|ram_s~9878\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9878_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9877_combout\ & ((\RAM1|ram_s~5393_q\))) # (!\RAM1|ram_s~9877_combout\ & (\RAM1|ram_s~5329_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~5329_q\,
	datac => \RAM1|ram_s~5393_q\,
	datad => \RAM1|ram_s~9877_combout\,
	combout => \RAM1|ram_s~9878_combout\);

-- Location: LCCOMB_X63_Y31_N14
\RAM1|ram_s~9638\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9638_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9627_combout\ & (\RAM1|ram_s~9606_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9627_combout\,
	datac => \RAM1|ram_s~9606_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9638_combout\);

-- Location: FF_X63_Y31_N21
\RAM1|ram_s~4273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4273_q\);

-- Location: LCCOMB_X66_Y34_N16
\RAM1|ram_s~4337feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4337feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~4337feeder_combout\);

-- Location: LCCOMB_X67_Y44_N18
\RAM1|ram_s~9636\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9636_combout\ = (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9621_combout\ & (\ULA1|Add0~30_combout\ & \RAM1|ram_s~9606_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9621_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9606_combout\,
	combout => \RAM1|ram_s~9636_combout\);

-- Location: FF_X66_Y34_N17
\RAM1|ram_s~4337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4337feeder_combout\,
	ena => \RAM1|ram_s~9636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4337_q\);

-- Location: LCCOMB_X63_Y31_N20
\RAM1|ram_s~9879\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9879_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~4337_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~4273_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~4273_q\,
	datad => \RAM1|ram_s~4337_q\,
	combout => \RAM1|ram_s~9879_combout\);

-- Location: LCCOMB_X60_Y32_N24
\RAM1|ram_s~9639\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9639_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9629_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9606_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9629_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9606_combout\,
	combout => \RAM1|ram_s~9639_combout\);

-- Location: FF_X65_Y31_N27
\RAM1|ram_s~4369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4369_q\);

-- Location: LCCOMB_X70_Y37_N14
\RAM1|ram_s~9637\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9637_combout\ = (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & \RAM1|ram_s~9624_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9624_combout\,
	combout => \RAM1|ram_s~9637_combout\);

-- Location: FF_X63_Y31_N27
\RAM1|ram_s~4305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4305_q\);

-- Location: LCCOMB_X65_Y31_N26
\RAM1|ram_s~9880\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9880_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9879_combout\ & (\RAM1|ram_s~4369_q\)) # (!\RAM1|ram_s~9879_combout\ & ((\RAM1|ram_s~4305_q\))))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9879_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~9879_combout\,
	datac => \RAM1|ram_s~4369_q\,
	datad => \RAM1|ram_s~4305_q\,
	combout => \RAM1|ram_s~9880_combout\);

-- Location: LCCOMB_X69_Y35_N12
\RAM1|ram_s~9881\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9881_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9878_combout\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9880_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9878_combout\,
	datad => \RAM1|ram_s~9880_combout\,
	combout => \RAM1|ram_s~9881_combout\);

-- Location: LCCOMB_X69_Y35_N14
\RAM1|ram_s~9884\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9884_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9881_combout\ & (\RAM1|ram_s~9883_combout\)) # (!\RAM1|ram_s~9881_combout\ & ((\RAM1|ram_s~9876_combout\))))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9881_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9883_combout\,
	datab => \RAM1|ram_s~9876_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9881_combout\,
	combout => \RAM1|ram_s~9884_combout\);

-- Location: LCCOMB_X61_Y39_N12
\RAM1|ram_s~9895\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9895_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~9884_combout\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9894_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9894_combout\,
	datad => \RAM1|ram_s~9884_combout\,
	combout => \RAM1|ram_s~9895_combout\);

-- Location: LCCOMB_X69_Y32_N20
\RAM1|ram_s~9598\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9598_combout\ = (\RAM1|ram_s~9596_combout\ & (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~28_combout\ & \ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9596_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9598_combout\);

-- Location: FF_X69_Y32_N9
\RAM1|ram_s~4465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4465_q\);

-- Location: LCCOMB_X73_Y44_N20
\RAM1|ram_s~9613\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9613_combout\ = (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & \RAM1|ram_s~9612_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9612_combout\,
	combout => \RAM1|ram_s~9613_combout\);

-- Location: FF_X72_Y44_N5
\RAM1|ram_s~4401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4401_q\);

-- Location: LCCOMB_X72_Y44_N4
\RAM1|ram_s~9869\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9869_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~4465_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~4401_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4465_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4401_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9869_combout\);

-- Location: LCCOMB_X70_Y44_N28
\RAM1|ram_s~4433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4433feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~4433feeder_combout\);

-- Location: LCCOMB_X70_Y44_N24
\RAM1|ram_s~9607\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9607_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9606_combout\ & (\RAM1|ram_s~9601_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9606_combout\,
	datac => \RAM1|ram_s~9601_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9607_combout\);

-- Location: FF_X70_Y44_N29
\RAM1|ram_s~4433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4433feeder_combout\,
	ena => \RAM1|ram_s~9607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4433_q\);

-- Location: LCCOMB_X61_Y42_N2
\RAM1|ram_s~9619\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9619_combout\ = (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9616_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9616_combout\,
	combout => \RAM1|ram_s~9619_combout\);

-- Location: FF_X70_Y44_N23
\RAM1|ram_s~4497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4497_q\);

-- Location: LCCOMB_X70_Y44_N22
\RAM1|ram_s~9870\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9870_combout\ = (\RAM1|ram_s~9869_combout\ & (((\RAM1|ram_s~4497_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9869_combout\ & (\RAM1|ram_s~4433_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9869_combout\,
	datab => \RAM1|ram_s~4433_q\,
	datac => \RAM1|ram_s~4497_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9870_combout\);

-- Location: LCCOMB_X77_Y36_N12
\RAM1|ram_s~9595\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9595_combout\ = (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9594_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9594_combout\,
	combout => \RAM1|ram_s~9595_combout\);

-- Location: FF_X77_Y36_N19
\RAM1|ram_s~4977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9595_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4977_q\);

-- Location: LCCOMB_X58_Y39_N2
\RAM1|ram_s~9618\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9618_combout\ = (\RAM1|ram_s~9604_combout\ & (\ROM1|memROM~1_combout\ & (!\PC|DOUT\(2) & \RAM1|ram_s~9615_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9604_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \PC|DOUT\(2),
	datad => \RAM1|ram_s~9615_combout\,
	combout => \RAM1|ram_s~9618_combout\);

-- Location: FF_X68_Y39_N17
\RAM1|ram_s~5009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5009_q\);

-- Location: LCCOMB_X74_Y43_N6
\RAM1|ram_s~9610\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9610_combout\ = (\RAM1|ram_s~9604_combout\ & (\RAM1|ram_s~9609_combout\ & (\ROM1|memROM~1_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9604_combout\,
	datab => \RAM1|ram_s~9609_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9610_combout\);

-- Location: FF_X75_Y40_N23
\RAM1|ram_s~4913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4913_q\);

-- Location: LCCOMB_X76_Y41_N28
\RAM1|ram_s~4945feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4945feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~4945feeder_combout\);

-- Location: LCCOMB_X76_Y41_N14
\RAM1|ram_s~9605\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9605_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9604_combout\ & (\RAM1|ram_s~9601_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9604_combout\,
	datac => \RAM1|ram_s~9601_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9605_combout\);

-- Location: FF_X76_Y41_N29
\RAM1|ram_s~4945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4945feeder_combout\,
	ena => \RAM1|ram_s~9605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4945_q\);

-- Location: LCCOMB_X75_Y40_N22
\RAM1|ram_s~9867\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9867_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~4945_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~4913_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4913_q\,
	datad => \RAM1|ram_s~4945_q\,
	combout => \RAM1|ram_s~9867_combout\);

-- Location: LCCOMB_X68_Y39_N16
\RAM1|ram_s~9868\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9868_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9867_combout\ & ((\RAM1|ram_s~5009_q\))) # (!\RAM1|ram_s~9867_combout\ & (\RAM1|ram_s~4977_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4977_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5009_q\,
	datad => \RAM1|ram_s~9867_combout\,
	combout => \RAM1|ram_s~9868_combout\);

-- Location: LCCOMB_X68_Y39_N2
\RAM1|ram_s~9871\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9871_combout\ = (\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9868_combout\) # (\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9870_combout\ & ((!\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9870_combout\,
	datab => \RAM1|ram_s~9868_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9871_combout\);

-- Location: LCCOMB_X67_Y45_N12
\RAM1|ram_s~9603\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9603_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9601_combout\ & (\RAM1|ram_s~9602_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9601_combout\,
	datac => \RAM1|ram_s~9602_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9603_combout\);

-- Location: FF_X67_Y45_N23
\RAM1|ram_s~5457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5457_q\);

-- Location: LCCOMB_X61_Y42_N24
\RAM1|ram_s~9617\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9617_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9616_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9616_combout\,
	combout => \RAM1|ram_s~9617_combout\);

-- Location: FF_X67_Y45_N17
\RAM1|ram_s~5521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5521_q\);

-- Location: LCCOMB_X74_Y38_N4
\RAM1|ram_s~9597\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9597_combout\ = (\RAM1|ram_s~9596_combout\ & (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9596_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9597_combout\);

-- Location: FF_X74_Y38_N9
\RAM1|ram_s~5489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9597_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5489_q\);

-- Location: LCCOMB_X74_Y43_N16
\RAM1|ram_s~9611\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9611_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9609_combout\ & (\RAM1|ram_s~9602_combout\ & !\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9609_combout\,
	datac => \RAM1|ram_s~9602_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9611_combout\);

-- Location: FF_X69_Y41_N29
\RAM1|ram_s~5425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5425_q\);

-- Location: LCCOMB_X69_Y41_N28
\RAM1|ram_s~9865\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9865_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5489_q\)) # (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5425_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5489_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5425_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9865_combout\);

-- Location: LCCOMB_X67_Y45_N16
\RAM1|ram_s~9866\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9866_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9865_combout\ & ((\RAM1|ram_s~5521_q\))) # (!\RAM1|ram_s~9865_combout\ & (\RAM1|ram_s~5457_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5457_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5521_q\,
	datad => \RAM1|ram_s~9865_combout\,
	combout => \RAM1|ram_s~9866_combout\);

-- Location: LCCOMB_X74_Y40_N0
\RAM1|ram_s~9600\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9600_combout\ = (\RAM1|ram_s~9599_combout\ & (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & \RAM1|ram_s~9593_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9599_combout\,
	datab => \PC|DOUT\(2),
	datac => \ROM1|memROM~1_combout\,
	datad => \RAM1|ram_s~9593_combout\,
	combout => \RAM1|ram_s~9600_combout\);

-- Location: FF_X74_Y40_N21
\RAM1|ram_s~6001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6001_q\);

-- Location: LCCOMB_X68_Y39_N18
\RAM1|ram_s~9620\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9620_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9615_combout\ & (\RAM1|ram_s~9599_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9615_combout\,
	datac => \RAM1|ram_s~9599_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9620_combout\);

-- Location: FF_X69_Y39_N25
\RAM1|ram_s~6033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6033_q\);

-- Location: LCCOMB_X69_Y42_N10
\RAM1|ram_s~9608\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9608_combout\ = (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9601_combout\ & (\RAM1|ram_s~9599_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \RAM1|ram_s~9601_combout\,
	datac => \RAM1|ram_s~9599_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9608_combout\);

-- Location: FF_X68_Y44_N15
\RAM1|ram_s~5969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5969_q\);

-- Location: LCCOMB_X74_Y43_N2
\RAM1|ram_s~9614\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9614_combout\ = (\RAM1|ram_s~9599_combout\ & (\RAM1|ram_s~9609_combout\ & (\ROM1|memROM~1_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9599_combout\,
	datab => \RAM1|ram_s~9609_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9614_combout\);

-- Location: FF_X75_Y44_N23
\RAM1|ram_s~5937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5937_q\);

-- Location: LCCOMB_X75_Y44_N22
\RAM1|ram_s~9872\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9872_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~5969_q\) # ((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~5937_q\ & !\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~5969_q\,
	datac => \RAM1|ram_s~5937_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9872_combout\);

-- Location: LCCOMB_X69_Y39_N24
\RAM1|ram_s~9873\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9873_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9872_combout\ & ((\RAM1|ram_s~6033_q\))) # (!\RAM1|ram_s~9872_combout\ & (\RAM1|ram_s~6001_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~6001_q\,
	datac => \RAM1|ram_s~6033_q\,
	datad => \RAM1|ram_s~9872_combout\,
	combout => \RAM1|ram_s~9873_combout\);

-- Location: LCCOMB_X69_Y39_N26
\RAM1|ram_s~9874\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9874_combout\ = (\RAM1|ram_s~9871_combout\ & (((\RAM1|ram_s~9873_combout\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9871_combout\ & (\RAM1|ram_s~9866_combout\ & (\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9871_combout\,
	datab => \RAM1|ram_s~9866_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9873_combout\,
	combout => \RAM1|ram_s~9874_combout\);

-- Location: LCCOMB_X70_Y34_N10
\RAM1|ram_s~5073feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5073feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~5073feeder_combout\);

-- Location: LCCOMB_X62_Y41_N14
\RAM1|ram_s~9673\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9673_combout\ = (!\PC|DOUT\(2) & (\RAM1|ram_s~9672_combout\ & (\RAM1|ram_s~9604_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~9672_combout\,
	datac => \RAM1|ram_s~9604_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~9673_combout\);

-- Location: FF_X70_Y34_N11
\RAM1|ram_s~5073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5073feeder_combout\,
	ena => \RAM1|ram_s~9673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5073_q\);

-- Location: LCCOMB_X70_Y34_N14
\RAM1|ram_s~9676\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9676_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9675_combout\ & (!\ULA1|Add0~28_combout\ & !\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9675_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9676_combout\);

-- Location: FF_X70_Y34_N5
\RAM1|ram_s~5041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5041_q\);

-- Location: LCCOMB_X70_Y34_N4
\RAM1|ram_s~9896\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9896_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~5073_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~5041_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5073_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5041_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9896_combout\);

-- Location: LCCOMB_X70_Y33_N0
\RAM1|ram_s~5105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5105feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~5105feeder_combout\);

-- Location: LCCOMB_X72_Y37_N22
\RAM1|ram_s~9671\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9671_combout\ = (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & (\ULA1|Add0~30_combout\ & \RAM1|ram_s~9670_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9670_combout\,
	combout => \RAM1|ram_s~9671_combout\);

-- Location: FF_X70_Y33_N1
\RAM1|ram_s~5105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5105feeder_combout\,
	ena => \RAM1|ram_s~9671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5105_q\);

-- Location: LCCOMB_X68_Y39_N6
\RAM1|ram_s~9678\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9678_combout\ = (\RAM1|ram_s~9677_combout\ & (\RAM1|ram_s~9604_combout\ & (\ROM1|memROM~1_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9677_combout\,
	datab => \RAM1|ram_s~9604_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9678_combout\);

-- Location: FF_X70_Y33_N3
\RAM1|ram_s~5137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5137_q\);

-- Location: LCCOMB_X70_Y33_N2
\RAM1|ram_s~9897\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9897_combout\ = (\RAM1|ram_s~9896_combout\ & (((\RAM1|ram_s~5137_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9896_combout\ & (\RAM1|ram_s~5105_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9896_combout\,
	datab => \RAM1|ram_s~5105_q\,
	datac => \RAM1|ram_s~5137_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9897_combout\);

-- Location: LCCOMB_X72_Y37_N24
\RAM1|ram_s~9686\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9686_combout\ = (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9669_combout\ & \RAM1|ram_s~9606_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9669_combout\,
	datad => \RAM1|ram_s~9606_combout\,
	combout => \RAM1|ram_s~9686_combout\);

-- Location: FF_X68_Y36_N21
\RAM1|ram_s~4593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4593_q\);

-- Location: LCCOMB_X73_Y40_N24
\RAM1|ram_s~9687\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9687_combout\ = (\RAM1|ram_s~9674_combout\ & (\RAM1|ram_s~9606_combout\ & (!\ULA1|Add0~28_combout\ & \ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9674_combout\,
	datab => \RAM1|ram_s~9606_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9687_combout\);

-- Location: FF_X73_Y40_N7
\RAM1|ram_s~4529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4529_q\);

-- Location: LCCOMB_X73_Y40_N6
\RAM1|ram_s~9900\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9900_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~4593_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~4529_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4593_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4529_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9900_combout\);

-- Location: LCCOMB_X58_Y40_N28
\RAM1|ram_s~9689\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9689_combout\ = (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9688_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9688_combout\,
	combout => \RAM1|ram_s~9689_combout\);

-- Location: FF_X58_Y40_N27
\RAM1|ram_s~4625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4625_q\);

-- Location: LCCOMB_X70_Y40_N2
\RAM1|ram_s~9685\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9685_combout\ = (\RAM1|ram_s~9672_combout\ & (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\ & \RAM1|ram_s~9606_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9672_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9606_combout\,
	combout => \RAM1|ram_s~9685_combout\);

-- Location: FF_X58_Y40_N1
\RAM1|ram_s~4561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4561_q\);

-- Location: LCCOMB_X58_Y40_N26
\RAM1|ram_s~9901\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9901_combout\ = (\RAM1|ram_s~9900_combout\ & (((\RAM1|ram_s~4625_q\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~9900_combout\ & (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~4561_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9900_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~4625_q\,
	datad => \RAM1|ram_s~4561_q\,
	combout => \RAM1|ram_s~9901_combout\);

-- Location: LCCOMB_X65_Y41_N12
\RAM1|ram_s~9680\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9680_combout\ = (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9679_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9679_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9680_combout\);

-- Location: FF_X65_Y41_N1
\RAM1|ram_s~5585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5585_q\);

-- Location: LCCOMB_X66_Y38_N18
\RAM1|ram_s~9684\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9684_combout\ = (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9602_combout\ & (\ULA1|Add0~30_combout\ & \RAM1|ram_s~9677_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9602_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9677_combout\,
	combout => \RAM1|ram_s~9684_combout\);

-- Location: FF_X65_Y37_N15
\RAM1|ram_s~5649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5649_q\);

-- Location: LCCOMB_X77_Y37_N18
\RAM1|ram_s~9683\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9683_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9682_combout\ & (!\ULA1|Add0~28_combout\ & \ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9682_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9683_combout\);

-- Location: FF_X72_Y37_N29
\RAM1|ram_s~5553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5553_q\);

-- Location: LCCOMB_X77_Y37_N30
\RAM1|ram_s~5617feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5617feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~5617feeder_combout\);

-- Location: LCCOMB_X77_Y37_N24
\RAM1|ram_s~9681\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9681_combout\ = (\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9602_combout\ & \RAM1|ram_s~9669_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9602_combout\,
	datad => \RAM1|ram_s~9669_combout\,
	combout => \RAM1|ram_s~9681_combout\);

-- Location: FF_X77_Y37_N31
\RAM1|ram_s~5617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5617feeder_combout\,
	ena => \RAM1|ram_s~9681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5617_q\);

-- Location: LCCOMB_X72_Y37_N28
\RAM1|ram_s~9898\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9898_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5617_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5553_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5553_q\,
	datad => \RAM1|ram_s~5617_q\,
	combout => \RAM1|ram_s~9898_combout\);

-- Location: LCCOMB_X65_Y37_N14
\RAM1|ram_s~9899\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9899_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9898_combout\ & ((\RAM1|ram_s~5649_q\))) # (!\RAM1|ram_s~9898_combout\ & (\RAM1|ram_s~5585_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5585_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5649_q\,
	datad => \RAM1|ram_s~9898_combout\,
	combout => \RAM1|ram_s~9899_combout\);

-- Location: LCCOMB_X69_Y35_N0
\RAM1|ram_s~9902\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9902_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9899_combout\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9901_combout\,
	datac => \RAM1|ram_s~9899_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9902_combout\);

-- Location: LCCOMB_X72_Y37_N10
\RAM1|ram_s~9690\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9690_combout\ = (!\PC|DOUT\(2) & (\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9669_combout\ & \RAM1|ram_s~9599_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9669_combout\,
	datad => \RAM1|ram_s~9599_combout\,
	combout => \RAM1|ram_s~9690_combout\);

-- Location: FF_X68_Y40_N11
\RAM1|ram_s~6129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6129_q\);

-- Location: LCCOMB_X68_Y40_N0
\RAM1|ram_s~9694\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9694_combout\ = (!\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\ & (\ULA1|Add0~24_combout\ & \RAM1|ram_s~9693_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9693_combout\,
	combout => \RAM1|ram_s~9694_combout\);

-- Location: FF_X68_Y40_N5
\RAM1|ram_s~6161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6161_q\);

-- Location: LCCOMB_X70_Y37_N20
\RAM1|ram_s~9692\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9692_combout\ = (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9660_combout\ & (!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9674_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9660_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9674_combout\,
	combout => \RAM1|ram_s~9692_combout\);

-- Location: FF_X68_Y45_N31
\RAM1|ram_s~6065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[8]~10_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6065_q\);

-- Location: LCCOMB_X68_Y45_N28
\RAM1|ram_s~6097feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6097feeder_combout\ = \BR1|saidaB[8]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[8]~10_combout\,
	combout => \RAM1|ram_s~6097feeder_combout\);

-- Location: LCCOMB_X68_Y42_N20
\RAM1|ram_s~9691\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9691_combout\ = (\RAM1|ram_s~9672_combout\ & (\RAM1|ram_s~9599_combout\ & (\ROM1|memROM~1_combout\ & !\PC|DOUT\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9672_combout\,
	datab => \RAM1|ram_s~9599_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \PC|DOUT\(2),
	combout => \RAM1|ram_s~9691_combout\);

-- Location: FF_X68_Y45_N29
\RAM1|ram_s~6097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6097feeder_combout\,
	ena => \RAM1|ram_s~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6097_q\);

-- Location: LCCOMB_X68_Y45_N30
\RAM1|ram_s~9903\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9903_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~6097_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~6065_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~6065_q\,
	datad => \RAM1|ram_s~6097_q\,
	combout => \RAM1|ram_s~9903_combout\);

-- Location: LCCOMB_X68_Y40_N4
\RAM1|ram_s~9904\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9904_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9903_combout\ & ((\RAM1|ram_s~6161_q\))) # (!\RAM1|ram_s~9903_combout\ & (\RAM1|ram_s~6129_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9903_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6129_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~6161_q\,
	datad => \RAM1|ram_s~9903_combout\,
	combout => \RAM1|ram_s~9904_combout\);

-- Location: LCCOMB_X69_Y35_N18
\RAM1|ram_s~9905\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9905_combout\ = (\RAM1|ram_s~9902_combout\ & (((\RAM1|ram_s~9904_combout\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9902_combout\ & (\RAM1|ram_s~9897_combout\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9897_combout\,
	datab => \RAM1|ram_s~9902_combout\,
	datac => \RAM1|ram_s~9904_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9905_combout\);

-- Location: LCCOMB_X69_Y35_N4
\RAM1|ram_s~9906\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9906_combout\ = (\RAM1|ram_s~9895_combout\ & (((\RAM1|ram_s~9905_combout\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~9895_combout\ & (\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9874_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9895_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9874_combout\,
	datad => \RAM1|ram_s~9905_combout\,
	combout => \RAM1|ram_s~9906_combout\);

-- Location: LCCOMB_X68_Y38_N0
\RAM1|ram_s~10034\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10034_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9991_combout\ & (\RAM1|ram_s~10033_combout\)) # (!\RAM1|ram_s~9991_combout\ & ((\RAM1|ram_s~9906_combout\))))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10033_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9991_combout\,
	datad => \RAM1|ram_s~9906_combout\,
	combout => \RAM1|ram_s~10034_combout\);

-- Location: LCCOMB_X75_Y43_N14
\MUXULARAM|b[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXULARAM|b[8]~9_combout\ = (\PC|DOUT\(2) & ((\ROM1|memROM~1_combout\ & (\RAM1|ram_s~10034_combout\)) # (!\ROM1|memROM~1_combout\ & ((\ULA1|Add0~28_combout\))))) # (!\PC|DOUT\(2) & (((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \RAM1|ram_s~10034_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \MUXULARAM|b[8]~9_combout\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X77_Y43_N18
\BR1|registrador~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1072_combout\ = (\SW[16]~input_o\ & (\ROM1|memROM~1_combout\ & (\PC|DOUT\(2) & !\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \ROM1|memROM~1_combout\,
	datac => \PC|DOUT\(2),
	datad => \SW[4]~input_o\,
	combout => \BR1|registrador~1072_combout\);

-- Location: FF_X73_Y43_N17
\BR1|registrador~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	asdata => \MUXULARAM|b[8]~9_combout\,
	sload => VCC,
	ena => \BR1|registrador~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~366_q\);

-- Location: LCCOMB_X77_Y43_N20
\BR1|registrador~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1073_combout\ = (\SW[16]~input_o\ & (\ROM1|memROM~1_combout\ & (!\PC|DOUT\(2) & !\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \ROM1|memROM~1_combout\,
	datac => \PC|DOUT\(2),
	datad => \SW[4]~input_o\,
	combout => \BR1|registrador~1073_combout\);

-- Location: FF_X75_Y43_N15
\BR1|registrador~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \MUXULARAM|b[8]~9_combout\,
	ena => \BR1|registrador~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~398_q\);

-- Location: LCCOMB_X76_Y43_N22
\BR1|registrador~46feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~46feeder_combout\ = \MUXULARAM|b[8]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXULARAM|b[8]~9_combout\,
	combout => \BR1|registrador~46feeder_combout\);

-- Location: LCCOMB_X77_Y43_N22
\BR1|registrador~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1074_combout\ = (\SW[16]~input_o\ & ((\PC|DOUT\(7)) # ((\SW[4]~input_o\) # (!\ROM1|memROM~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[16]~input_o\,
	datab => \PC|DOUT\(7),
	datac => \ROM1|memROM~0_combout\,
	datad => \SW[4]~input_o\,
	combout => \BR1|registrador~1074_combout\);

-- Location: FF_X76_Y43_N23
\BR1|registrador~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~46feeder_combout\,
	ena => \BR1|registrador~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~46_q\);

-- Location: LCCOMB_X75_Y43_N20
\BR1|registrador~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1071_combout\ = (\PC|DOUT\(7) & (((\BR1|registrador~46_q\)))) # (!\PC|DOUT\(7) & ((\ROM1|memROM~0_combout\ & ((!\PC|DOUT\(2)))) # (!\ROM1|memROM~0_combout\ & (\BR1|registrador~46_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(7),
	datab => \ROM1|memROM~0_combout\,
	datac => \BR1|registrador~46_q\,
	datad => \PC|DOUT\(2),
	combout => \BR1|registrador~1071_combout\);

-- Location: LCCOMB_X75_Y43_N0
\BR1|saidaB[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|saidaB[8]~10_combout\ = (\ROM1|memROM~1_combout\ & ((\BR1|registrador~1071_combout\ & ((\BR1|registrador~398_q\))) # (!\BR1|registrador~1071_combout\ & (\BR1|registrador~366_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR1|registrador~366_q\,
	datab => \BR1|registrador~398_q\,
	datac => \ROM1|memROM~1_combout\,
	datad => \BR1|registrador~1071_combout\,
	combout => \BR1|saidaB[8]~10_combout\);

-- Location: LCCOMB_X88_Y31_N24
\ULA1|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~27_combout\ = \SW[0]~input_o\ $ (((!\SW[1]~input_o\ & \BR1|saidaB[8]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \BR1|saidaB[8]~10_combout\,
	datad => \SW[0]~input_o\,
	combout => \ULA1|Add0~27_combout\);

-- Location: LCCOMB_X87_Y31_N30
\ULA1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~6_combout\ = \SW[0]~input_o\ $ (((\ROM1|memROM~1_combout\ & (\BR1|saidaB[0]~0_combout\ & !\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \SW[0]~input_o\,
	datac => \BR1|saidaB[0]~0_combout\,
	datad => \SW[1]~input_o\,
	combout => \ULA1|Add0~6_combout\);

-- Location: LCCOMB_X87_Y31_N4
\ULA1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~8_cout\ = CARRY(\SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datad => VCC,
	cout => \ULA1|Add0~8_cout\);

-- Location: LCCOMB_X87_Y31_N6
\ULA1|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~9_combout\ = (\ULA1|Add0~6_combout\ & (!\ULA1|Add0~8_cout\)) # (!\ULA1|Add0~6_combout\ & ((\ULA1|Add0~8_cout\) # (GND)))
-- \ULA1|Add0~10\ = CARRY((!\ULA1|Add0~8_cout\) # (!\ULA1|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~6_combout\,
	datad => VCC,
	cin => \ULA1|Add0~8_cout\,
	combout => \ULA1|Add0~9_combout\,
	cout => \ULA1|Add0~10\);

-- Location: LCCOMB_X87_Y31_N8
\ULA1|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~11_combout\ = ((\ROM1|memROM~1_combout\ $ (\ULA1|Add0~5_combout\ $ (!\ULA1|Add0~10\)))) # (GND)
-- \ULA1|Add0~12\ = CARRY((\ROM1|memROM~1_combout\ & ((\ULA1|Add0~5_combout\) # (!\ULA1|Add0~10\))) # (!\ROM1|memROM~1_combout\ & (\ULA1|Add0~5_combout\ & !\ULA1|Add0~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ROM1|memROM~1_combout\,
	datab => \ULA1|Add0~5_combout\,
	datad => VCC,
	cin => \ULA1|Add0~10\,
	combout => \ULA1|Add0~11_combout\,
	cout => \ULA1|Add0~12\);

-- Location: FF_X74_Y33_N21
\RAM1|ram_s~6506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6506_q\);

-- Location: FF_X74_Y33_N11
\RAM1|ram_s~7530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7530_q\);

-- Location: LCCOMB_X74_Y33_N20
\RAM1|ram_s~8410\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8410_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~7530_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~6506_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~6506_q\,
	datad => \RAM1|ram_s~7530_q\,
	combout => \RAM1|ram_s~8410_combout\);

-- Location: FF_X74_Y37_N9
\RAM1|ram_s~8042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8042_q\);

-- Location: FF_X74_Y45_N19
\RAM1|ram_s~7018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7018_q\);

-- Location: LCCOMB_X74_Y37_N8
\RAM1|ram_s~8411\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8411_combout\ = (\RAM1|ram_s~8410_combout\ & (((\RAM1|ram_s~8042_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~8410_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~7018_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8410_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~8042_q\,
	datad => \RAM1|ram_s~7018_q\,
	combout => \RAM1|ram_s~8411_combout\);

-- Location: FF_X75_Y39_N23
\RAM1|ram_s~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~362_q\);

-- Location: FF_X75_Y39_N29
\RAM1|ram_s~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~874_q\);

-- Location: LCCOMB_X75_Y39_N22
\RAM1|ram_s~8407\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8407_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~874_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~362_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~362_q\,
	datad => \RAM1|ram_s~874_q\,
	combout => \RAM1|ram_s~8407_combout\);

-- Location: FF_X75_Y37_N3
\RAM1|ram_s~1898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1898_q\);

-- Location: FF_X75_Y37_N25
\RAM1|ram_s~1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1386_q\);

-- Location: LCCOMB_X75_Y37_N2
\RAM1|ram_s~8408\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8408_combout\ = (\RAM1|ram_s~8407_combout\ & (((\RAM1|ram_s~1898_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~8407_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1386_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8407_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~1898_q\,
	datad => \RAM1|ram_s~1386_q\,
	combout => \RAM1|ram_s~8408_combout\);

-- Location: FF_X80_Y36_N25
\RAM1|ram_s~2922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10037_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2922_q\);

-- Location: FF_X83_Y36_N17
\RAM1|ram_s~3946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10039_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3946_q\);

-- Location: FF_X81_Y38_N3
\RAM1|ram_s~2410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10038_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2410_q\);

-- Location: FF_X79_Y38_N19
\RAM1|ram_s~3434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10035_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3434_q\);

-- Location: LCCOMB_X81_Y38_N2
\RAM1|ram_s~8405\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8405_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3434_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2410_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2410_q\,
	datad => \RAM1|ram_s~3434_q\,
	combout => \RAM1|ram_s~8405_combout\);

-- Location: LCCOMB_X83_Y36_N16
\RAM1|ram_s~8406\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8406_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8405_combout\ & ((\RAM1|ram_s~3946_q\))) # (!\RAM1|ram_s~8405_combout\ & (\RAM1|ram_s~2922_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~2922_q\,
	datac => \RAM1|ram_s~3946_q\,
	datad => \RAM1|ram_s~8405_combout\,
	combout => \RAM1|ram_s~8406_combout\);

-- Location: LCCOMB_X75_Y37_N28
\RAM1|ram_s~8409\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8409_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8406_combout\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8408_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8406_combout\,
	combout => \RAM1|ram_s~8409_combout\);

-- Location: FF_X74_Y38_N3
\RAM1|ram_s~5482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9597_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5482_q\);

-- Location: FF_X74_Y40_N19
\RAM1|ram_s~5994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5994_q\);

-- Location: FF_X77_Y36_N27
\RAM1|ram_s~4970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9595_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4970_q\);

-- Location: FF_X77_Y36_N29
\RAM1|ram_s~4458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4458_q\);

-- Location: LCCOMB_X77_Y36_N28
\RAM1|ram_s~8403\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8403_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4970_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4458_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4970_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4458_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8403_combout\);

-- Location: LCCOMB_X74_Y40_N18
\RAM1|ram_s~8404\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8404_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8403_combout\ & ((\RAM1|ram_s~5994_q\))) # (!\RAM1|ram_s~8403_combout\ & (\RAM1|ram_s~5482_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~5482_q\,
	datac => \RAM1|ram_s~5994_q\,
	datad => \RAM1|ram_s~8403_combout\,
	combout => \RAM1|ram_s~8404_combout\);

-- Location: LCCOMB_X75_Y37_N6
\RAM1|ram_s~8412\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8412_combout\ = (\RAM1|ram_s~8409_combout\ & ((\RAM1|ram_s~8411_combout\) # ((!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8409_combout\ & (((\RAM1|ram_s~8404_combout\ & \ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8411_combout\,
	datab => \RAM1|ram_s~8409_combout\,
	datac => \RAM1|ram_s~8404_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8412_combout\);

-- Location: FF_X70_Y45_N11
\RAM1|ram_s~6762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6762_q\);

-- Location: FF_X74_Y39_N27
\RAM1|ram_s~7786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7786_q\);

-- Location: FF_X70_Y35_N27
\RAM1|ram_s~6250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6250_q\);

-- Location: FF_X65_Y36_N13
\RAM1|ram_s~7274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7274_q\);

-- Location: LCCOMB_X70_Y35_N26
\RAM1|ram_s~8430\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8430_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~7274_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~6250_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6250_q\,
	datad => \RAM1|ram_s~7274_q\,
	combout => \RAM1|ram_s~8430_combout\);

-- Location: LCCOMB_X74_Y39_N26
\RAM1|ram_s~8431\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8431_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8430_combout\ & ((\RAM1|ram_s~7786_q\))) # (!\RAM1|ram_s~8430_combout\ & (\RAM1|ram_s~6762_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6762_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~7786_q\,
	datad => \RAM1|ram_s~8430_combout\,
	combout => \RAM1|ram_s~8431_combout\);

-- Location: FF_X79_Y37_N5
\RAM1|ram_s~3178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10047_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3178_q\);

-- Location: FF_X79_Y40_N17
\RAM1|ram_s~2154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10050_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2154_q\);

-- Location: LCCOMB_X79_Y40_N16
\RAM1|ram_s~8425\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8425_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3178_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~2154_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~3178_q\,
	datac => \RAM1|ram_s~2154_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8425_combout\);

-- Location: FF_X79_Y37_N31
\RAM1|ram_s~3690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10051_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3690_q\);

-- Location: FF_X74_Y35_N3
\RAM1|ram_s~2666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10048_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2666_q\);

-- Location: LCCOMB_X79_Y37_N30
\RAM1|ram_s~8426\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8426_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8425_combout\ & (\RAM1|ram_s~3690_q\)) # (!\RAM1|ram_s~8425_combout\ & ((\RAM1|ram_s~2666_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8425_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~8425_combout\,
	datac => \RAM1|ram_s~3690_q\,
	datad => \RAM1|ram_s~2666_q\,
	combout => \RAM1|ram_s~8426_combout\);

-- Location: FF_X76_Y35_N27
\RAM1|ram_s~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~618_q\);

-- Location: FF_X77_Y39_N27
\RAM1|ram_s~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~106_q\);

-- Location: LCCOMB_X77_Y39_N26
\RAM1|ram_s~8427\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8427_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~618_q\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~106_q\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~618_q\,
	datac => \RAM1|ram_s~106_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8427_combout\);

-- Location: FF_X79_Y39_N5
\RAM1|ram_s~1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1130_q\);

-- Location: FF_X77_Y39_N5
\RAM1|ram_s~1642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1642_q\);

-- Location: LCCOMB_X77_Y39_N4
\RAM1|ram_s~8428\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8428_combout\ = (\RAM1|ram_s~8427_combout\ & (((\RAM1|ram_s~1642_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~8427_combout\ & (\RAM1|ram_s~1130_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8427_combout\,
	datab => \RAM1|ram_s~1130_q\,
	datac => \RAM1|ram_s~1642_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8428_combout\);

-- Location: LCCOMB_X75_Y37_N8
\RAM1|ram_s~8429\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8429_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8426_combout\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8428_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8426_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8428_combout\,
	combout => \RAM1|ram_s~8429_combout\);

-- Location: FF_X70_Y32_N7
\RAM1|ram_s~4714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4714_q\);

-- Location: FF_X69_Y32_N3
\RAM1|ram_s~4202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4202_q\);

-- Location: LCCOMB_X69_Y32_N2
\RAM1|ram_s~8423\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8423_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4714_q\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~4202_q\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4714_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4202_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8423_combout\);

-- Location: LCCOMB_X67_Y32_N6
\RAM1|ram_s~5226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5226feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~5226feeder_combout\);

-- Location: FF_X67_Y32_N7
\RAM1|ram_s~5226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5226feeder_combout\,
	ena => \RAM1|ram_s~9651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5226_q\);

-- Location: FF_X70_Y36_N3
\RAM1|ram_s~5738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5738_q\);

-- Location: LCCOMB_X70_Y36_N2
\RAM1|ram_s~8424\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8424_combout\ = (\RAM1|ram_s~8423_combout\ & (((\RAM1|ram_s~5738_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~8423_combout\ & (\RAM1|ram_s~5226_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8423_combout\,
	datab => \RAM1|ram_s~5226_q\,
	datac => \RAM1|ram_s~5738_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8424_combout\);

-- Location: LCCOMB_X75_Y37_N26
\RAM1|ram_s~8432\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8432_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8429_combout\ & (\RAM1|ram_s~8431_combout\)) # (!\RAM1|ram_s~8429_combout\ & ((\RAM1|ram_s~8424_combout\))))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8431_combout\,
	datac => \RAM1|ram_s~8429_combout\,
	datad => \RAM1|ram_s~8424_combout\,
	combout => \RAM1|ram_s~8432_combout\);

-- Location: FF_X72_Y35_N31
\RAM1|ram_s~2282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10044_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2282_q\);

-- Location: LCCOMB_X75_Y35_N20
\RAM1|ram_s~3306feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3306feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~3306feeder_combout\);

-- Location: FF_X75_Y35_N21
\RAM1|ram_s~3306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3306feeder_combout\,
	ena => \RAM1|ram_s~10042_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3306_q\);

-- Location: LCCOMB_X72_Y35_N30
\RAM1|ram_s~8413\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8413_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3306_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2282_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2282_q\,
	datad => \RAM1|ram_s~3306_q\,
	combout => \RAM1|ram_s~8413_combout\);

-- Location: FF_X68_Y37_N9
\RAM1|ram_s~3818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10045_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3818_q\);

-- Location: FF_X72_Y35_N13
\RAM1|ram_s~2794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10041_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2794_q\);

-- Location: LCCOMB_X68_Y37_N8
\RAM1|ram_s~8414\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8414_combout\ = (\RAM1|ram_s~8413_combout\ & (((\RAM1|ram_s~3818_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~8413_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2794_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8413_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~3818_q\,
	datad => \RAM1|ram_s~2794_q\,
	combout => \RAM1|ram_s~8414_combout\);

-- Location: FF_X74_Y34_N21
\RAM1|ram_s~6890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6890_q\);

-- Location: FF_X74_Y32_N29
\RAM1|ram_s~7914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7914_q\);

-- Location: FF_X65_Y34_N13
\RAM1|ram_s~7402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7402_q\);

-- Location: FF_X62_Y34_N19
\RAM1|ram_s~6378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6378_q\);

-- Location: LCCOMB_X62_Y34_N18
\RAM1|ram_s~8420\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8420_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~7402_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~6378_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~7402_q\,
	datac => \RAM1|ram_s~6378_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8420_combout\);

-- Location: LCCOMB_X74_Y32_N28
\RAM1|ram_s~8421\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8421_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8420_combout\ & ((\RAM1|ram_s~7914_q\))) # (!\RAM1|ram_s~8420_combout\ & (\RAM1|ram_s~6890_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6890_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~7914_q\,
	datad => \RAM1|ram_s~8420_combout\,
	combout => \RAM1|ram_s~8421_combout\);

-- Location: LCCOMB_X68_Y30_N26
\RAM1|ram_s~5354feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5354feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~5354feeder_combout\);

-- Location: FF_X68_Y30_N27
\RAM1|ram_s~5354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5354feeder_combout\,
	ena => \RAM1|ram_s~9622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5354_q\);

-- Location: FF_X68_Y30_N29
\RAM1|ram_s~5866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5866_q\);

-- Location: FF_X67_Y32_N29
\RAM1|ram_s~4330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4330_q\);

-- Location: LCCOMB_X68_Y33_N8
\RAM1|ram_s~4842feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4842feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~4842feeder_combout\);

-- Location: FF_X68_Y33_N9
\RAM1|ram_s~4842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4842feeder_combout\,
	ena => \RAM1|ram_s~9633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4842_q\);

-- Location: LCCOMB_X67_Y32_N28
\RAM1|ram_s~8415\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8415_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4842_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4330_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4330_q\,
	datad => \RAM1|ram_s~4842_q\,
	combout => \RAM1|ram_s~8415_combout\);

-- Location: LCCOMB_X68_Y30_N28
\RAM1|ram_s~8416\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8416_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8415_combout\ & ((\RAM1|ram_s~5866_q\))) # (!\RAM1|ram_s~8415_combout\ & (\RAM1|ram_s~5354_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5354_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~5866_q\,
	datad => \RAM1|ram_s~8415_combout\,
	combout => \RAM1|ram_s~8416_combout\);

-- Location: LCCOMB_X72_Y33_N18
\RAM1|ram_s~746feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~746feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~746feeder_combout\);

-- Location: FF_X72_Y33_N19
\RAM1|ram_s~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~746feeder_combout\,
	ena => \RAM1|ram_s~10135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~746_q\);

-- Location: FF_X63_Y32_N29
\RAM1|ram_s~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~234_q\);

-- Location: LCCOMB_X63_Y32_N28
\RAM1|ram_s~8417\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8417_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~746_q\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~234_q\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~746_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~234_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8417_combout\);

-- Location: FF_X66_Y37_N5
\RAM1|ram_s~1770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1770_q\);

-- Location: FF_X65_Y34_N19
\RAM1|ram_s~1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1258_q\);

-- Location: LCCOMB_X66_Y37_N4
\RAM1|ram_s~8418\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8418_combout\ = (\RAM1|ram_s~8417_combout\ & (((\RAM1|ram_s~1770_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~8417_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1258_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8417_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~1770_q\,
	datad => \RAM1|ram_s~1258_q\,
	combout => \RAM1|ram_s~8418_combout\);

-- Location: LCCOMB_X74_Y37_N18
\RAM1|ram_s~8419\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8419_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8416_combout\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((!\ULA1|Add0~28_combout\ & \RAM1|ram_s~8418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8416_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8418_combout\,
	combout => \RAM1|ram_s~8419_combout\);

-- Location: LCCOMB_X74_Y37_N12
\RAM1|ram_s~8422\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8422_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8419_combout\ & ((\RAM1|ram_s~8421_combout\))) # (!\RAM1|ram_s~8419_combout\ & (\RAM1|ram_s~8414_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8414_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8421_combout\,
	datad => \RAM1|ram_s~8419_combout\,
	combout => \RAM1|ram_s~8422_combout\);

-- Location: LCCOMB_X75_Y37_N4
\RAM1|ram_s~8433\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8433_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~8422_combout\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8432_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~8432_combout\,
	datad => \RAM1|ram_s~8422_combout\,
	combout => \RAM1|ram_s~8433_combout\);

-- Location: FF_X75_Y33_N1
\RAM1|ram_s~6122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6122_q\);

-- Location: FF_X74_Y37_N15
\RAM1|ram_s~8170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8170_q\);

-- Location: FF_X75_Y33_N27
\RAM1|ram_s~2026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2026_q\);

-- Location: LCCOMB_X76_Y37_N16
\RAM1|ram_s~4074feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4074feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~4074feeder_combout\);

-- Location: FF_X76_Y37_N17
\RAM1|ram_s~4074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4074feeder_combout\,
	ena => \RAM1|ram_s~10056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4074_q\);

-- Location: LCCOMB_X75_Y33_N26
\RAM1|ram_s~8441\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8441_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~4074_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2026_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~2026_q\,
	datad => \RAM1|ram_s~4074_q\,
	combout => \RAM1|ram_s~8441_combout\);

-- Location: LCCOMB_X74_Y37_N14
\RAM1|ram_s~8442\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8442_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8441_combout\ & ((\RAM1|ram_s~8170_q\))) # (!\RAM1|ram_s~8441_combout\ & (\RAM1|ram_s~6122_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6122_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~8170_q\,
	datad => \RAM1|ram_s~8441_combout\,
	combout => \RAM1|ram_s~8442_combout\);

-- Location: LCCOMB_X70_Y33_N28
\RAM1|ram_s~5098feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5098feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~5098feeder_combout\);

-- Location: FF_X70_Y33_N29
\RAM1|ram_s~5098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5098feeder_combout\,
	ena => \RAM1|ram_s~9671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5098_q\);

-- Location: FF_X73_Y33_N11
\RAM1|ram_s~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1002_q\);

-- Location: FF_X74_Y35_N21
\RAM1|ram_s~3050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10052_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3050_q\);

-- Location: LCCOMB_X73_Y33_N10
\RAM1|ram_s~8436\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8436_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3050_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1002_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1002_q\,
	datad => \RAM1|ram_s~3050_q\,
	combout => \RAM1|ram_s~8436_combout\);

-- Location: FF_X72_Y34_N25
\RAM1|ram_s~7146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7146_q\);

-- Location: LCCOMB_X72_Y34_N24
\RAM1|ram_s~8437\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8437_combout\ = (\RAM1|ram_s~8436_combout\ & (((\RAM1|ram_s~7146_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8436_combout\ & (\RAM1|ram_s~5098_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5098_q\,
	datab => \RAM1|ram_s~8436_combout\,
	datac => \RAM1|ram_s~7146_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8437_combout\);

-- Location: FF_X67_Y36_N25
\RAM1|ram_s~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~490_q\);

-- Location: LCCOMB_X68_Y36_N6
\RAM1|ram_s~4586feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4586feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~4586feeder_combout\);

-- Location: FF_X68_Y36_N7
\RAM1|ram_s~4586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4586feeder_combout\,
	ena => \RAM1|ram_s~9686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4586_q\);

-- Location: LCCOMB_X67_Y36_N24
\RAM1|ram_s~8438\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8438_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~4586_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~490_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~490_q\,
	datad => \RAM1|ram_s~4586_q\,
	combout => \RAM1|ram_s~8438_combout\);

-- Location: FF_X74_Y36_N3
\RAM1|ram_s~6634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6634_q\);

-- Location: FF_X74_Y36_N25
\RAM1|ram_s~2538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10055_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2538_q\);

-- Location: LCCOMB_X74_Y36_N2
\RAM1|ram_s~8439\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8439_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8438_combout\ & (\RAM1|ram_s~6634_q\)) # (!\RAM1|ram_s~8438_combout\ & ((\RAM1|ram_s~2538_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8438_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8438_combout\,
	datac => \RAM1|ram_s~6634_q\,
	datad => \RAM1|ram_s~2538_q\,
	combout => \RAM1|ram_s~8439_combout\);

-- Location: LCCOMB_X75_Y37_N30
\RAM1|ram_s~8440\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8440_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~8437_combout\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8437_combout\,
	datad => \RAM1|ram_s~8439_combout\,
	combout => \RAM1|ram_s~8440_combout\);

-- Location: FF_X73_Y38_N5
\RAM1|ram_s~1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1514_q\);

-- Location: LCCOMB_X77_Y37_N4
\RAM1|ram_s~5610feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5610feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~5610feeder_combout\);

-- Location: FF_X77_Y37_N5
\RAM1|ram_s~5610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5610feeder_combout\,
	ena => \RAM1|ram_s~9681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5610_q\);

-- Location: LCCOMB_X73_Y38_N4
\RAM1|ram_s~8434\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8434_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5610_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1514_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1514_q\,
	datad => \RAM1|ram_s~5610_q\,
	combout => \RAM1|ram_s~8434_combout\);

-- Location: FF_X73_Y38_N27
\RAM1|ram_s~3562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10054_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3562_q\);

-- Location: FF_X69_Y38_N25
\RAM1|ram_s~7658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7658_q\);

-- Location: LCCOMB_X69_Y38_N24
\RAM1|ram_s~8435\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8435_combout\ = (\RAM1|ram_s~8434_combout\ & (((\RAM1|ram_s~7658_q\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~8434_combout\ & (\RAM1|ram_s~3562_q\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8434_combout\,
	datab => \RAM1|ram_s~3562_q\,
	datac => \RAM1|ram_s~7658_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8435_combout\);

-- Location: LCCOMB_X75_Y37_N0
\RAM1|ram_s~8443\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8443_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8440_combout\ & (\RAM1|ram_s~8442_combout\)) # (!\RAM1|ram_s~8440_combout\ & ((\RAM1|ram_s~8435_combout\))))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8442_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8440_combout\,
	datad => \RAM1|ram_s~8435_combout\,
	combout => \RAM1|ram_s~8443_combout\);

-- Location: LCCOMB_X75_Y37_N10
\RAM1|ram_s~8444\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8444_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8433_combout\ & ((\RAM1|ram_s~8443_combout\))) # (!\RAM1|ram_s~8433_combout\ & (\RAM1|ram_s~8412_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8412_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~8433_combout\,
	datad => \RAM1|ram_s~8443_combout\,
	combout => \RAM1|ram_s~8444_combout\);

-- Location: LCCOMB_X68_Y33_N10
\RAM1|ram_s~4874feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4874feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~4874feeder_combout\);

-- Location: FF_X68_Y33_N11
\RAM1|ram_s~4874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4874feeder_combout\,
	ena => \RAM1|ram_s~9635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4874_q\);

-- Location: FF_X63_Y36_N17
\RAM1|ram_s~4746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4746_q\);

-- Location: LCCOMB_X63_Y36_N16
\RAM1|ram_s~8530\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8530_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~4874_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~4746_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4874_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~4746_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8530_combout\);

-- Location: FF_X59_Y39_N11
\RAM1|ram_s~5130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5130_q\);

-- Location: LCCOMB_X59_Y39_N16
\RAM1|ram_s~5002feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5002feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~5002feeder_combout\);

-- Location: FF_X59_Y39_N17
\RAM1|ram_s~5002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5002feeder_combout\,
	ena => \RAM1|ram_s~9618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5002_q\);

-- Location: LCCOMB_X59_Y39_N10
\RAM1|ram_s~8531\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8531_combout\ = (\RAM1|ram_s~8530_combout\ & (((\RAM1|ram_s~5130_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~8530_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~5002_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8530_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~5130_q\,
	datad => \RAM1|ram_s~5002_q\,
	combout => \RAM1|ram_s~8531_combout\);

-- Location: FF_X60_Y35_N9
\RAM1|ram_s~2826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10094_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2826_q\);

-- Location: FF_X61_Y35_N13
\RAM1|ram_s~3082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3082_q\);

-- Location: LCCOMB_X68_Y31_N20
\RAM1|ram_s~2954feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2954feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~2954feeder_combout\);

-- Location: FF_X68_Y31_N21
\RAM1|ram_s~2954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2954feeder_combout\,
	ena => \RAM1|ram_s~10101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2954_q\);

-- Location: FF_X63_Y35_N21
\RAM1|ram_s~2698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2698_q\);

-- Location: LCCOMB_X63_Y35_N20
\RAM1|ram_s~8532\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8532_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~2954_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~2698_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~2954_q\,
	datac => \RAM1|ram_s~2698_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8532_combout\);

-- Location: LCCOMB_X61_Y35_N12
\RAM1|ram_s~8533\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8533_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8532_combout\ & ((\RAM1|ram_s~3082_q\))) # (!\RAM1|ram_s~8532_combout\ & (\RAM1|ram_s~2826_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~2826_q\,
	datac => \RAM1|ram_s~3082_q\,
	datad => \RAM1|ram_s~8532_combout\,
	combout => \RAM1|ram_s~8533_combout\);

-- Location: FF_X60_Y36_N19
\RAM1|ram_s~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~778_q\);

-- Location: FF_X63_Y39_N5
\RAM1|ram_s~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~650_q\);

-- Location: LCCOMB_X63_Y39_N4
\RAM1|ram_s~8534\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8534_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~778_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~650_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~778_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~650_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8534_combout\);

-- Location: FF_X60_Y47_N3
\RAM1|ram_s~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~906_q\);

-- Location: FF_X60_Y39_N11
\RAM1|ram_s~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1034_q\);

-- Location: LCCOMB_X60_Y39_N10
\RAM1|ram_s~8535\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8535_combout\ = (\RAM1|ram_s~8534_combout\ & (((\RAM1|ram_s~1034_q\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8534_combout\ & (\RAM1|ram_s~906_q\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8534_combout\,
	datab => \RAM1|ram_s~906_q\,
	datac => \RAM1|ram_s~1034_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8535_combout\);

-- Location: LCCOMB_X60_Y39_N28
\RAM1|ram_s~8536\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8536_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8533_combout\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8535_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8533_combout\,
	datad => \RAM1|ram_s~8535_combout\,
	combout => \RAM1|ram_s~8536_combout\);

-- Location: FF_X62_Y44_N7
\RAM1|ram_s~6922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6922_q\);

-- Location: FF_X62_Y44_N25
\RAM1|ram_s~7178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7178_q\);

-- Location: FF_X63_Y45_N23
\RAM1|ram_s~6794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6794_q\);

-- Location: LCCOMB_X63_Y45_N28
\RAM1|ram_s~7050feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7050feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~7050feeder_combout\);

-- Location: FF_X63_Y45_N29
\RAM1|ram_s~7050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7050feeder_combout\,
	ena => \RAM1|ram_s~10196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7050_q\);

-- Location: LCCOMB_X63_Y45_N22
\RAM1|ram_s~8537\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8537_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7050_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6794_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6794_q\,
	datad => \RAM1|ram_s~7050_q\,
	combout => \RAM1|ram_s~8537_combout\);

-- Location: LCCOMB_X62_Y44_N24
\RAM1|ram_s~8538\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8538_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8537_combout\ & ((\RAM1|ram_s~7178_q\))) # (!\RAM1|ram_s~8537_combout\ & (\RAM1|ram_s~6922_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6922_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7178_q\,
	datad => \RAM1|ram_s~8537_combout\,
	combout => \RAM1|ram_s~8538_combout\);

-- Location: LCCOMB_X60_Y43_N8
\RAM1|ram_s~8539\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8539_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8536_combout\ & ((\RAM1|ram_s~8538_combout\))) # (!\RAM1|ram_s~8536_combout\ & (\RAM1|ram_s~8531_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8531_combout\,
	datac => \RAM1|ram_s~8536_combout\,
	datad => \RAM1|ram_s~8538_combout\,
	combout => \RAM1|ram_s~8539_combout\);

-- Location: FF_X60_Y32_N13
\RAM1|ram_s~6410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6410_q\);

-- Location: LCCOMB_X61_Y45_N0
\RAM1|ram_s~6538feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6538feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~6538feeder_combout\);

-- Location: FF_X61_Y45_N1
\RAM1|ram_s~6538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6538feeder_combout\,
	ena => \RAM1|ram_s~10230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6538_q\);

-- Location: FF_X59_Y38_N5
\RAM1|ram_s~6282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6282_q\);

-- Location: LCCOMB_X59_Y38_N4
\RAM1|ram_s~8557\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8557_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6538_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6282_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~6538_q\,
	datac => \RAM1|ram_s~6282_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8557_combout\);

-- Location: FF_X60_Y32_N15
\RAM1|ram_s~6666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6666_q\);

-- Location: LCCOMB_X60_Y32_N14
\RAM1|ram_s~8558\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8558_combout\ = (\RAM1|ram_s~8557_combout\ & (((\RAM1|ram_s~6666_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8557_combout\ & (\RAM1|ram_s~6410_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6410_q\,
	datab => \RAM1|ram_s~8557_combout\,
	datac => \RAM1|ram_s~6666_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8558_combout\);

-- Location: FF_X58_Y39_N21
\RAM1|ram_s~4490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4490_q\);

-- Location: FF_X58_Y40_N21
\RAM1|ram_s~4618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4618_q\);

-- Location: FF_X65_Y31_N21
\RAM1|ram_s~4362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4362_q\);

-- Location: FF_X63_Y36_N27
\RAM1|ram_s~4234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4234_q\);

-- Location: LCCOMB_X63_Y36_N26
\RAM1|ram_s~8552\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8552_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~4362_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~4234_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4362_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~4234_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8552_combout\);

-- Location: LCCOMB_X58_Y40_N20
\RAM1|ram_s~8553\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8553_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8552_combout\ & ((\RAM1|ram_s~4618_q\))) # (!\RAM1|ram_s~8552_combout\ & (\RAM1|ram_s~4490_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4490_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~4618_q\,
	datad => \RAM1|ram_s~8552_combout\,
	combout => \RAM1|ram_s~8553_combout\);

-- Location: FF_X65_Y42_N11
\RAM1|ram_s~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~394_q\);

-- Location: FF_X62_Y39_N9
\RAM1|ram_s~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~522_q\);

-- Location: FF_X67_Y39_N5
\RAM1|ram_s~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~138_q\);

-- Location: FF_X63_Y32_N23
\RAM1|ram_s~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~266_q\);

-- Location: LCCOMB_X67_Y39_N4
\RAM1|ram_s~8554\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8554_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~266_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~138_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~138_q\,
	datad => \RAM1|ram_s~266_q\,
	combout => \RAM1|ram_s~8554_combout\);

-- Location: LCCOMB_X62_Y39_N8
\RAM1|ram_s~8555\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8555_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8554_combout\ & ((\RAM1|ram_s~522_q\))) # (!\RAM1|ram_s~8554_combout\ & (\RAM1|ram_s~394_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~394_q\,
	datac => \RAM1|ram_s~522_q\,
	datad => \RAM1|ram_s~8554_combout\,
	combout => \RAM1|ram_s~8555_combout\);

-- Location: LCCOMB_X69_Y37_N0
\RAM1|ram_s~8556\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8556_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~8553_combout\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8555_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8553_combout\,
	datac => \RAM1|ram_s~8555_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8556_combout\);

-- Location: LCCOMB_X68_Y31_N30
\RAM1|ram_s~2442feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2442feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~2442feeder_combout\);

-- Location: FF_X68_Y31_N31
\RAM1|ram_s~2442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2442feeder_combout\,
	ena => \RAM1|ram_s~10102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2442_q\);

-- Location: FF_X63_Y35_N31
\RAM1|ram_s~2186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2186_q\);

-- Location: LCCOMB_X63_Y35_N30
\RAM1|ram_s~8550\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8550_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~2442_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~2186_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~2442_q\,
	datac => \RAM1|ram_s~2186_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8550_combout\);

-- Location: FF_X69_Y37_N15
\RAM1|ram_s~2570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2570_q\);

-- Location: LCCOMB_X68_Y32_N0
\RAM1|ram_s~2314feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2314feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~2314feeder_combout\);

-- Location: FF_X68_Y32_N1
\RAM1|ram_s~2314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2314feeder_combout\,
	ena => \RAM1|ram_s~10097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2314_q\);

-- Location: LCCOMB_X69_Y37_N14
\RAM1|ram_s~8551\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8551_combout\ = (\RAM1|ram_s~8550_combout\ & (((\RAM1|ram_s~2570_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~8550_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2314_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8550_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2570_q\,
	datad => \RAM1|ram_s~2314_q\,
	combout => \RAM1|ram_s~8551_combout\);

-- Location: LCCOMB_X69_Y37_N26
\RAM1|ram_s~8559\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8559_combout\ = (\RAM1|ram_s~8556_combout\ & ((\RAM1|ram_s~8558_combout\) # ((!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~8556_combout\ & (((\RAM1|ram_s~8551_combout\ & \ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8558_combout\,
	datab => \RAM1|ram_s~8556_combout\,
	datac => \RAM1|ram_s~8551_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8559_combout\);

-- Location: FF_X67_Y40_N7
\RAM1|ram_s~1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1418_q\);

-- Location: FF_X59_Y37_N25
\RAM1|ram_s~5514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5514_q\);

-- Location: LCCOMB_X67_Y40_N6
\RAM1|ram_s~8540\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8540_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5514_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1418_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1418_q\,
	datad => \RAM1|ram_s~5514_q\,
	combout => \RAM1|ram_s~8540_combout\);

-- Location: FF_X59_Y37_N11
\RAM1|ram_s~7562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7562_q\);

-- Location: FF_X61_Y33_N1
\RAM1|ram_s~3466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10099_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3466_q\);

-- Location: LCCOMB_X59_Y37_N10
\RAM1|ram_s~8541\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8541_combout\ = (\RAM1|ram_s~8540_combout\ & (((\RAM1|ram_s~7562_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~8540_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3466_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8540_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7562_q\,
	datad => \RAM1|ram_s~3466_q\,
	combout => \RAM1|ram_s~8541_combout\);

-- Location: FF_X65_Y37_N23
\RAM1|ram_s~5642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5642_q\);

-- Location: FF_X61_Y40_N19
\RAM1|ram_s~7690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7690_q\);

-- Location: FF_X68_Y41_N17
\RAM1|ram_s~1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1546_q\);

-- Location: FF_X69_Y37_N5
\RAM1|ram_s~3594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3594_q\);

-- Location: LCCOMB_X68_Y41_N16
\RAM1|ram_s~8547\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8547_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3594_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1546_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1546_q\,
	datad => \RAM1|ram_s~3594_q\,
	combout => \RAM1|ram_s~8547_combout\);

-- Location: LCCOMB_X61_Y40_N18
\RAM1|ram_s~8548\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8548_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8547_combout\ & ((\RAM1|ram_s~7690_q\))) # (!\RAM1|ram_s~8547_combout\ & (\RAM1|ram_s~5642_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5642_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7690_q\,
	datad => \RAM1|ram_s~8547_combout\,
	combout => \RAM1|ram_s~8548_combout\);

-- Location: FF_X63_Y33_N19
\RAM1|ram_s~3210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3210_q\);

-- Location: FF_X60_Y35_N27
\RAM1|ram_s~7306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7306_q\);

-- Location: FF_X67_Y37_N11
\RAM1|ram_s~1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1162_q\);

-- Location: LCCOMB_X65_Y35_N4
\RAM1|ram_s~5258feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5258feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~5258feeder_combout\);

-- Location: FF_X65_Y35_N5
\RAM1|ram_s~5258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5258feeder_combout\,
	ena => \RAM1|ram_s~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5258_q\);

-- Location: LCCOMB_X67_Y37_N10
\RAM1|ram_s~8544\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8544_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5258_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1162_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1162_q\,
	datad => \RAM1|ram_s~5258_q\,
	combout => \RAM1|ram_s~8544_combout\);

-- Location: LCCOMB_X60_Y35_N26
\RAM1|ram_s~8545\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8545_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8544_combout\ & ((\RAM1|ram_s~7306_q\))) # (!\RAM1|ram_s~8544_combout\ & (\RAM1|ram_s~3210_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3210_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7306_q\,
	datad => \RAM1|ram_s~8544_combout\,
	combout => \RAM1|ram_s~8545_combout\);

-- Location: FF_X58_Y33_N13
\RAM1|ram_s~3338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3338_q\);

-- Location: FF_X58_Y37_N3
\RAM1|ram_s~1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1290_q\);

-- Location: LCCOMB_X58_Y37_N2
\RAM1|ram_s~8542\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8542_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~3338_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~1290_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~3338_q\,
	datac => \RAM1|ram_s~1290_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8542_combout\);

-- Location: FF_X61_Y32_N13
\RAM1|ram_s~7434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7434_q\);

-- Location: FF_X61_Y32_N11
\RAM1|ram_s~5386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5386_q\);

-- Location: LCCOMB_X61_Y32_N12
\RAM1|ram_s~8543\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8543_combout\ = (\RAM1|ram_s~8542_combout\ & (((\RAM1|ram_s~7434_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~8542_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5386_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8542_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7434_q\,
	datad => \RAM1|ram_s~5386_q\,
	combout => \RAM1|ram_s~8543_combout\);

-- Location: LCCOMB_X59_Y37_N20
\RAM1|ram_s~8546\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8546_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8543_combout\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8545_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8543_combout\,
	combout => \RAM1|ram_s~8546_combout\);

-- Location: LCCOMB_X59_Y37_N22
\RAM1|ram_s~8549\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8549_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8546_combout\ & ((\RAM1|ram_s~8548_combout\))) # (!\RAM1|ram_s~8546_combout\ & (\RAM1|ram_s~8541_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8541_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~8548_combout\,
	datad => \RAM1|ram_s~8546_combout\,
	combout => \RAM1|ram_s~8549_combout\);

-- Location: LCCOMB_X70_Y37_N16
\RAM1|ram_s~8560\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8560_combout\ = (\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8549_combout\) # (\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8559_combout\ & ((!\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8559_combout\,
	datab => \RAM1|ram_s~8549_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8560_combout\);

-- Location: FF_X62_Y35_N29
\RAM1|ram_s~3978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3978_q\);

-- Location: FF_X61_Y35_N31
\RAM1|ram_s~4106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4106_q\);

-- Location: FF_X62_Y34_N5
\RAM1|ram_s~3850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3850_q\);

-- Location: FF_X62_Y35_N23
\RAM1|ram_s~3722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3722_q\);

-- Location: LCCOMB_X62_Y35_N22
\RAM1|ram_s~8561\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8561_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~3850_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~3722_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3850_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~3722_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8561_combout\);

-- Location: LCCOMB_X61_Y35_N30
\RAM1|ram_s~8562\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8562_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8561_combout\ & ((\RAM1|ram_s~4106_q\))) # (!\RAM1|ram_s~8561_combout\ & (\RAM1|ram_s~3978_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~3978_q\,
	datac => \RAM1|ram_s~4106_q\,
	datad => \RAM1|ram_s~8561_combout\,
	combout => \RAM1|ram_s~8562_combout\);

-- Location: FF_X60_Y47_N5
\RAM1|ram_s~1930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1930_q\);

-- Location: FF_X63_Y39_N31
\RAM1|ram_s~1674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1674_q\);

-- Location: LCCOMB_X63_Y39_N30
\RAM1|ram_s~8565\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8565_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~1930_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~1674_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~1930_q\,
	datac => \RAM1|ram_s~1674_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8565_combout\);

-- Location: FF_X66_Y39_N27
\RAM1|ram_s~2058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2058_q\);

-- Location: LCCOMB_X66_Y37_N30
\RAM1|ram_s~1802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1802feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~1802feeder_combout\);

-- Location: FF_X66_Y37_N31
\RAM1|ram_s~1802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1802feeder_combout\,
	ena => \RAM1|ram_s~10168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1802_q\);

-- Location: LCCOMB_X66_Y39_N26
\RAM1|ram_s~8566\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8566_combout\ = (\RAM1|ram_s~8565_combout\ & (((\RAM1|ram_s~2058_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~8565_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~1802_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8565_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2058_q\,
	datad => \RAM1|ram_s~1802_q\,
	combout => \RAM1|ram_s~8566_combout\);

-- Location: FF_X69_Y39_N17
\RAM1|ram_s~6026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6026_q\);

-- Location: FF_X70_Y36_N29
\RAM1|ram_s~5770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5770_q\);

-- Location: LCCOMB_X70_Y36_N28
\RAM1|ram_s~8563\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8563_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6026_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~5770_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6026_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~5770_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8563_combout\);

-- Location: FF_X68_Y40_N21
\RAM1|ram_s~6154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6154_q\);

-- Location: FF_X67_Y30_N31
\RAM1|ram_s~5898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5898_q\);

-- Location: LCCOMB_X68_Y40_N20
\RAM1|ram_s~8564\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8564_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8563_combout\ & (\RAM1|ram_s~6154_q\)) # (!\RAM1|ram_s~8563_combout\ & ((\RAM1|ram_s~5898_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8563_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~8563_combout\,
	datac => \RAM1|ram_s~6154_q\,
	datad => \RAM1|ram_s~5898_q\,
	combout => \RAM1|ram_s~8564_combout\);

-- Location: LCCOMB_X68_Y40_N30
\RAM1|ram_s~8567\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8567_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8564_combout\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~8566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8566_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~8564_combout\,
	combout => \RAM1|ram_s~8567_combout\);

-- Location: LCCOMB_X66_Y35_N22
\RAM1|ram_s~7946feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7946feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~7946feeder_combout\);

-- Location: FF_X66_Y35_N23
\RAM1|ram_s~7946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7946feeder_combout\,
	ena => \RAM1|ram_s~10241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7946_q\);

-- Location: FF_X70_Y43_N27
\RAM1|ram_s~7818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7818_q\);

-- Location: LCCOMB_X70_Y43_N26
\RAM1|ram_s~8568\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8568_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~7946_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~7818_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7946_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7818_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8568_combout\);

-- Location: LCCOMB_X69_Y46_N24
\RAM1|ram_s~8074feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8074feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~8074feeder_combout\);

-- Location: FF_X69_Y46_N25
\RAM1|ram_s~8074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~8074feeder_combout\,
	ena => \RAM1|ram_s~10237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8074_q\);

-- Location: FF_X70_Y43_N5
\RAM1|ram_s~8202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8202_q\);

-- Location: LCCOMB_X70_Y43_N4
\RAM1|ram_s~8569\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8569_combout\ = (\RAM1|ram_s~8568_combout\ & (((\RAM1|ram_s~8202_q\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8568_combout\ & (\RAM1|ram_s~8074_q\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8568_combout\,
	datab => \RAM1|ram_s~8074_q\,
	datac => \RAM1|ram_s~8202_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8569_combout\);

-- Location: LCCOMB_X68_Y40_N16
\RAM1|ram_s~8570\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8570_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8567_combout\ & ((\RAM1|ram_s~8569_combout\))) # (!\RAM1|ram_s~8567_combout\ & (\RAM1|ram_s~8562_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8562_combout\,
	datac => \RAM1|ram_s~8567_combout\,
	datad => \RAM1|ram_s~8569_combout\,
	combout => \RAM1|ram_s~8570_combout\);

-- Location: LCCOMB_X75_Y37_N20
\RAM1|ram_s~8571\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8571_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8560_combout\ & ((\RAM1|ram_s~8570_combout\))) # (!\RAM1|ram_s~8560_combout\ & (\RAM1|ram_s~8539_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~8539_combout\,
	datac => \RAM1|ram_s~8560_combout\,
	datad => \RAM1|ram_s~8570_combout\,
	combout => \RAM1|ram_s~8571_combout\);

-- Location: FF_X65_Y41_N7
\RAM1|ram_s~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~458_q\);

-- Location: FF_X66_Y44_N19
\RAM1|ram_s~2506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2506_q\);

-- Location: LCCOMB_X65_Y41_N6
\RAM1|ram_s~8472\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8472_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2506_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~458_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~458_q\,
	datad => \RAM1|ram_s~2506_q\,
	combout => \RAM1|ram_s~8472_combout\);

-- Location: FF_X62_Y36_N9
\RAM1|ram_s~6602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6602_q\);

-- Location: FF_X62_Y37_N1
\RAM1|ram_s~4554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4554_q\);

-- Location: LCCOMB_X62_Y36_N8
\RAM1|ram_s~8473\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8473_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8472_combout\ & (\RAM1|ram_s~6602_q\)) # (!\RAM1|ram_s~8472_combout\ & ((\RAM1|ram_s~4554_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~8472_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8472_combout\,
	datac => \RAM1|ram_s~6602_q\,
	datad => \RAM1|ram_s~4554_q\,
	combout => \RAM1|ram_s~8473_combout\);

-- Location: FF_X63_Y44_N15
\RAM1|ram_s~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~74_q\);

-- Location: LCCOMB_X61_Y39_N18
\RAM1|ram_s~4170feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4170feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~4170feeder_combout\);

-- Location: FF_X61_Y39_N19
\RAM1|ram_s~4170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4170feeder_combout\,
	ena => \RAM1|ram_s~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4170_q\);

-- Location: LCCOMB_X63_Y44_N14
\RAM1|ram_s~8469\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8469_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~4170_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~74_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~74_q\,
	datad => \RAM1|ram_s~4170_q\,
	combout => \RAM1|ram_s~8469_combout\);

-- Location: FF_X60_Y44_N11
\RAM1|ram_s~6218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6218_q\);

-- Location: LCCOMB_X63_Y44_N20
\RAM1|ram_s~2122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2122feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~2122feeder_combout\);

-- Location: FF_X63_Y44_N21
\RAM1|ram_s~2122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2122feeder_combout\,
	ena => \RAM1|ram_s~10068_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2122_q\);

-- Location: LCCOMB_X60_Y44_N10
\RAM1|ram_s~8470\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8470_combout\ = (\RAM1|ram_s~8469_combout\ & (((\RAM1|ram_s~6218_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~8469_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2122_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8469_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~6218_q\,
	datad => \RAM1|ram_s~2122_q\,
	combout => \RAM1|ram_s~8470_combout\);

-- Location: LCCOMB_X70_Y44_N18
\RAM1|ram_s~4426feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4426feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~4426feeder_combout\);

-- Location: FF_X70_Y44_N19
\RAM1|ram_s~4426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4426feeder_combout\,
	ena => \RAM1|ram_s~9607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4426_q\);

-- Location: FF_X62_Y45_N23
\RAM1|ram_s~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~330_q\);

-- Location: LCCOMB_X62_Y45_N22
\RAM1|ram_s~8467\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8467_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4426_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~330_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~4426_q\,
	datac => \RAM1|ram_s~330_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8467_combout\);

-- Location: FF_X66_Y45_N31
\RAM1|ram_s~6474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6474_q\);

-- Location: LCCOMB_X67_Y49_N28
\RAM1|ram_s~2378feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2378feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~2378feeder_combout\);

-- Location: FF_X67_Y49_N29
\RAM1|ram_s~2378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2378feeder_combout\,
	ena => \RAM1|ram_s~10063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2378_q\);

-- Location: LCCOMB_X66_Y45_N30
\RAM1|ram_s~8468\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8468_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8467_combout\ & (\RAM1|ram_s~6474_q\)) # (!\RAM1|ram_s~8467_combout\ & ((\RAM1|ram_s~2378_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8467_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8467_combout\,
	datac => \RAM1|ram_s~6474_q\,
	datad => \RAM1|ram_s~2378_q\,
	combout => \RAM1|ram_s~8468_combout\);

-- Location: LCCOMB_X60_Y44_N20
\RAM1|ram_s~8471\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8471_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\) # (\RAM1|ram_s~8468_combout\)))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8470_combout\ & (!\ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8470_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8468_combout\,
	combout => \RAM1|ram_s~8471_combout\);

-- Location: FF_X66_Y36_N13
\RAM1|ram_s~4298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4298_q\);

-- Location: FF_X63_Y42_N3
\RAM1|ram_s~6346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6346_q\);

-- Location: FF_X67_Y36_N19
\RAM1|ram_s~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~202_q\);

-- Location: LCCOMB_X61_Y31_N8
\RAM1|ram_s~2250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2250feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~2250feeder_combout\);

-- Location: FF_X61_Y31_N9
\RAM1|ram_s~2250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2250feeder_combout\,
	ena => \RAM1|ram_s~10059_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2250_q\);

-- Location: LCCOMB_X67_Y36_N18
\RAM1|ram_s~8465\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8465_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2250_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~202_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~202_q\,
	datad => \RAM1|ram_s~2250_q\,
	combout => \RAM1|ram_s~8465_combout\);

-- Location: LCCOMB_X63_Y42_N2
\RAM1|ram_s~8466\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8466_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8465_combout\ & ((\RAM1|ram_s~6346_q\))) # (!\RAM1|ram_s~8465_combout\ & (\RAM1|ram_s~4298_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~4298_q\,
	datac => \RAM1|ram_s~6346_q\,
	datad => \RAM1|ram_s~8465_combout\,
	combout => \RAM1|ram_s~8466_combout\);

-- Location: LCCOMB_X60_Y44_N30
\RAM1|ram_s~8474\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8474_combout\ = (\RAM1|ram_s~8471_combout\ & ((\RAM1|ram_s~8473_combout\) # ((!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8471_combout\ & (((\ULA1|Add0~17_combout\ & \RAM1|ram_s~8466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8473_combout\,
	datab => \RAM1|ram_s~8471_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8466_combout\,
	combout => \RAM1|ram_s~8474_combout\);

-- Location: LCCOMB_X61_Y44_N10
\RAM1|ram_s~2634feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2634feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~2634feeder_combout\);

-- Location: FF_X61_Y44_N11
\RAM1|ram_s~2634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2634feeder_combout\,
	ena => \RAM1|ram_s~10067_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2634_q\);

-- Location: FF_X63_Y43_N29
\RAM1|ram_s~6730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6730_q\);

-- Location: LCCOMB_X72_Y42_N2
\RAM1|ram_s~4682feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4682feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~4682feeder_combout\);

-- Location: FF_X72_Y42_N3
\RAM1|ram_s~4682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4682feeder_combout\,
	ena => \RAM1|ram_s~9646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4682_q\);

-- Location: FF_X72_Y43_N29
\RAM1|ram_s~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~586_q\);

-- Location: LCCOMB_X72_Y43_N28
\RAM1|ram_s~8459\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8459_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~4682_q\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~586_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4682_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~586_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8459_combout\);

-- Location: LCCOMB_X63_Y43_N28
\RAM1|ram_s~8460\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8460_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8459_combout\ & ((\RAM1|ram_s~6730_q\))) # (!\RAM1|ram_s~8459_combout\ & (\RAM1|ram_s~2634_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2634_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~6730_q\,
	datad => \RAM1|ram_s~8459_combout\,
	combout => \RAM1|ram_s~8460_combout\);

-- Location: FF_X66_Y36_N3
\RAM1|ram_s~4810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4810_q\);

-- Location: FF_X62_Y43_N11
\RAM1|ram_s~6858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6858_q\);

-- Location: FF_X59_Y40_N13
\RAM1|ram_s~2762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10057_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2762_q\);

-- Location: FF_X59_Y40_N31
\RAM1|ram_s~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~714_q\);

-- Location: LCCOMB_X59_Y40_N30
\RAM1|ram_s~8457\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8457_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2762_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~714_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2762_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~714_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8457_combout\);

-- Location: LCCOMB_X62_Y43_N10
\RAM1|ram_s~8458\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8458_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8457_combout\ & ((\RAM1|ram_s~6858_q\))) # (!\RAM1|ram_s~8457_combout\ & (\RAM1|ram_s~4810_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4810_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~6858_q\,
	datad => \RAM1|ram_s~8457_combout\,
	combout => \RAM1|ram_s~8458_combout\);

-- Location: LCCOMB_X59_Y43_N22
\RAM1|ram_s~8461\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8461_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\) # (\RAM1|ram_s~8458_combout\)))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8460_combout\ & (!\ULA1|Add0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8460_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8458_combout\,
	combout => \RAM1|ram_s~8461_combout\);

-- Location: FF_X65_Y45_N5
\RAM1|ram_s~3018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10071_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3018_q\);

-- Location: FF_X61_Y41_N27
\RAM1|ram_s~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~970_q\);

-- Location: LCCOMB_X61_Y41_N26
\RAM1|ram_s~8462\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8462_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~3018_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~970_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~3018_q\,
	datac => \RAM1|ram_s~970_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8462_combout\);

-- Location: FF_X62_Y41_N9
\RAM1|ram_s~5066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5066_q\);

-- Location: FF_X62_Y41_N11
\RAM1|ram_s~7114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7114_q\);

-- Location: LCCOMB_X62_Y41_N10
\RAM1|ram_s~8463\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8463_combout\ = (\RAM1|ram_s~8462_combout\ & (((\RAM1|ram_s~7114_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8462_combout\ & (\RAM1|ram_s~5066_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8462_combout\,
	datab => \RAM1|ram_s~5066_q\,
	datac => \RAM1|ram_s~7114_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8463_combout\);

-- Location: FF_X75_Y45_N9
\RAM1|ram_s~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~842_q\);

-- Location: FF_X76_Y41_N5
\RAM1|ram_s~4938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4938_q\);

-- Location: LCCOMB_X75_Y45_N8
\RAM1|ram_s~8455\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8455_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4938_q\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~842_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~842_q\,
	datad => \RAM1|ram_s~4938_q\,
	combout => \RAM1|ram_s~8455_combout\);

-- Location: FF_X66_Y45_N5
\RAM1|ram_s~6986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6986_q\);

-- Location: FF_X68_Y46_N27
\RAM1|ram_s~2890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10062_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2890_q\);

-- Location: LCCOMB_X66_Y45_N4
\RAM1|ram_s~8456\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8456_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8455_combout\ & (\RAM1|ram_s~6986_q\)) # (!\RAM1|ram_s~8455_combout\ & ((\RAM1|ram_s~2890_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8455_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8455_combout\,
	datac => \RAM1|ram_s~6986_q\,
	datad => \RAM1|ram_s~2890_q\,
	combout => \RAM1|ram_s~8456_combout\);

-- Location: LCCOMB_X59_Y43_N24
\RAM1|ram_s~8464\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8464_combout\ = (\RAM1|ram_s~8461_combout\ & ((\RAM1|ram_s~8463_combout\) # ((!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8461_combout\ & (((\ULA1|Add0~19_combout\ & \RAM1|ram_s~8456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8461_combout\,
	datab => \RAM1|ram_s~8463_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8456_combout\,
	combout => \RAM1|ram_s~8464_combout\);

-- Location: LCCOMB_X59_Y43_N26
\RAM1|ram_s~8475\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8475_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8464_combout\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~8474_combout\,
	datad => \RAM1|ram_s~8464_combout\,
	combout => \RAM1|ram_s~8475_combout\);

-- Location: FF_X59_Y41_N5
\RAM1|ram_s~5322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5322_q\);

-- Location: FF_X59_Y43_N11
\RAM1|ram_s~7370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7370_q\);

-- Location: FF_X59_Y41_N7
\RAM1|ram_s~1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1226_q\);

-- Location: FF_X62_Y40_N21
\RAM1|ram_s~3274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10058_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3274_q\);

-- Location: LCCOMB_X59_Y41_N6
\RAM1|ram_s~8445\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8445_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~3274_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~1226_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1226_q\,
	datad => \RAM1|ram_s~3274_q\,
	combout => \RAM1|ram_s~8445_combout\);

-- Location: LCCOMB_X59_Y43_N10
\RAM1|ram_s~8446\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8446_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8445_combout\ & ((\RAM1|ram_s~7370_q\))) # (!\RAM1|ram_s~8445_combout\ & (\RAM1|ram_s~5322_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5322_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7370_q\,
	datad => \RAM1|ram_s~8445_combout\,
	combout => \RAM1|ram_s~8446_combout\);

-- Location: FF_X59_Y44_N19
\RAM1|ram_s~1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1098_q\);

-- Location: FF_X61_Y36_N19
\RAM1|ram_s~5194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5194_q\);

-- Location: LCCOMB_X59_Y44_N18
\RAM1|ram_s~8449\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8449_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5194_q\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~1098_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1098_q\,
	datad => \RAM1|ram_s~5194_q\,
	combout => \RAM1|ram_s~8449_combout\);

-- Location: FF_X58_Y44_N5
\RAM1|ram_s~7242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7242_q\);

-- Location: FF_X62_Y46_N25
\RAM1|ram_s~3146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10065_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3146_q\);

-- Location: LCCOMB_X58_Y44_N4
\RAM1|ram_s~8450\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8450_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8449_combout\ & (\RAM1|ram_s~7242_q\)) # (!\RAM1|ram_s~8449_combout\ & ((\RAM1|ram_s~3146_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8449_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8449_combout\,
	datac => \RAM1|ram_s~7242_q\,
	datad => \RAM1|ram_s~3146_q\,
	combout => \RAM1|ram_s~8450_combout\);

-- Location: FF_X61_Y47_N9
\RAM1|ram_s~3402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10061_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3402_q\);

-- Location: FF_X62_Y47_N17
\RAM1|ram_s~7498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7498_q\);

-- Location: FF_X62_Y45_N29
\RAM1|ram_s~1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1354_q\);

-- Location: LCCOMB_X67_Y45_N2
\RAM1|ram_s~5450feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5450feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~5450feeder_combout\);

-- Location: FF_X67_Y45_N3
\RAM1|ram_s~5450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5450feeder_combout\,
	ena => \RAM1|ram_s~9603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5450_q\);

-- Location: LCCOMB_X62_Y45_N28
\RAM1|ram_s~8447\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8447_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5450_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1354_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1354_q\,
	datad => \RAM1|ram_s~5450_q\,
	combout => \RAM1|ram_s~8447_combout\);

-- Location: LCCOMB_X62_Y47_N16
\RAM1|ram_s~8448\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8448_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8447_combout\ & ((\RAM1|ram_s~7498_q\))) # (!\RAM1|ram_s~8447_combout\ & (\RAM1|ram_s~3402_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3402_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7498_q\,
	datad => \RAM1|ram_s~8447_combout\,
	combout => \RAM1|ram_s~8448_combout\);

-- Location: LCCOMB_X62_Y44_N4
\RAM1|ram_s~8451\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8451_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8448_combout\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8450_combout\,
	datab => \RAM1|ram_s~8448_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8451_combout\);

-- Location: FF_X65_Y41_N21
\RAM1|ram_s~5578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5578_q\);

-- Location: FF_X60_Y41_N3
\RAM1|ram_s~7626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7626_q\);

-- Location: FF_X69_Y41_N5
\RAM1|ram_s~1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1482_q\);

-- Location: FF_X61_Y47_N11
\RAM1|ram_s~3530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3530_q\);

-- Location: LCCOMB_X69_Y41_N4
\RAM1|ram_s~8452\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8452_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3530_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1482_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1482_q\,
	datad => \RAM1|ram_s~3530_q\,
	combout => \RAM1|ram_s~8452_combout\);

-- Location: LCCOMB_X60_Y41_N2
\RAM1|ram_s~8453\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8453_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8452_combout\ & ((\RAM1|ram_s~7626_q\))) # (!\RAM1|ram_s~8452_combout\ & (\RAM1|ram_s~5578_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5578_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7626_q\,
	datad => \RAM1|ram_s~8452_combout\,
	combout => \RAM1|ram_s~8453_combout\);

-- Location: LCCOMB_X59_Y43_N28
\RAM1|ram_s~8454\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8454_combout\ = (\RAM1|ram_s~8451_combout\ & (((\RAM1|ram_s~8453_combout\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8451_combout\ & (\RAM1|ram_s~8446_combout\ & (\ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8446_combout\,
	datab => \RAM1|ram_s~8451_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8453_combout\,
	combout => \RAM1|ram_s~8454_combout\);

-- Location: FF_X62_Y40_N7
\RAM1|ram_s~3786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10060_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3786_q\);

-- Location: FF_X69_Y44_N27
\RAM1|ram_s~4042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4042_q\);

-- Location: FF_X65_Y44_N21
\RAM1|ram_s~3658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10069_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3658_q\);

-- Location: FF_X68_Y46_N13
\RAM1|ram_s~3914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10064_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3914_q\);

-- Location: LCCOMB_X65_Y44_N20
\RAM1|ram_s~8476\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8476_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~3914_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~3658_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~3658_q\,
	datad => \RAM1|ram_s~3914_q\,
	combout => \RAM1|ram_s~8476_combout\);

-- Location: LCCOMB_X69_Y44_N26
\RAM1|ram_s~8477\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8477_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8476_combout\ & ((\RAM1|ram_s~4042_q\))) # (!\RAM1|ram_s~8476_combout\ & (\RAM1|ram_s~3786_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~3786_q\,
	datac => \RAM1|ram_s~4042_q\,
	datad => \RAM1|ram_s~8476_combout\,
	combout => \RAM1|ram_s~8477_combout\);

-- Location: LCCOMB_X65_Y32_N18
\RAM1|ram_s~5834feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5834feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~5834feeder_combout\);

-- Location: FF_X65_Y32_N19
\RAM1|ram_s~5834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5834feeder_combout\,
	ena => \RAM1|ram_s~9641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5834_q\);

-- Location: FF_X70_Y41_N27
\RAM1|ram_s~5706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5706_q\);

-- Location: LCCOMB_X70_Y41_N26
\RAM1|ram_s~8478\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8478_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~5834_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~5706_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5834_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~5706_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8478_combout\);

-- Location: FF_X68_Y45_N5
\RAM1|ram_s~6090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6090_q\);

-- Location: LCCOMB_X68_Y44_N2
\RAM1|ram_s~5962feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5962feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~5962feeder_combout\);

-- Location: FF_X68_Y44_N3
\RAM1|ram_s~5962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5962feeder_combout\,
	ena => \RAM1|ram_s~9608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5962_q\);

-- Location: LCCOMB_X68_Y45_N4
\RAM1|ram_s~8479\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8479_combout\ = (\RAM1|ram_s~8478_combout\ & (((\RAM1|ram_s~6090_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~8478_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~5962_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8478_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6090_q\,
	datad => \RAM1|ram_s~5962_q\,
	combout => \RAM1|ram_s~8479_combout\);

-- Location: LCCOMB_X67_Y38_N26
\RAM1|ram_s~1738feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1738feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~1738feeder_combout\);

-- Location: FF_X67_Y38_N27
\RAM1|ram_s~1738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1738feeder_combout\,
	ena => \RAM1|ram_s~10166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1738_q\);

-- Location: FF_X72_Y43_N23
\RAM1|ram_s~1610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1610_q\);

-- Location: LCCOMB_X72_Y43_N22
\RAM1|ram_s~8480\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8480_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~1738_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~1610_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~1738_q\,
	datac => \RAM1|ram_s~1610_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8480_combout\);

-- Location: FF_X70_Y46_N25
\RAM1|ram_s~1866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1866_q\);

-- Location: FF_X70_Y46_N27
\RAM1|ram_s~1994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1994_q\);

-- Location: LCCOMB_X70_Y46_N26
\RAM1|ram_s~8481\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8481_combout\ = (\RAM1|ram_s~8480_combout\ & (((\RAM1|ram_s~1994_q\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8480_combout\ & (\RAM1|ram_s~1866_q\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8480_combout\,
	datab => \RAM1|ram_s~1866_q\,
	datac => \RAM1|ram_s~1994_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8481_combout\);

-- Location: LCCOMB_X69_Y44_N4
\RAM1|ram_s~8482\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8482_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~8479_combout\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8481_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8479_combout\,
	datab => \RAM1|ram_s~8481_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8482_combout\);

-- Location: LCCOMB_X66_Y35_N12
\RAM1|ram_s~7882feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7882feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~7882feeder_combout\);

-- Location: FF_X66_Y35_N13
\RAM1|ram_s~7882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7882feeder_combout\,
	ena => \RAM1|ram_s~10238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7882_q\);

-- Location: FF_X65_Y43_N5
\RAM1|ram_s~8138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8138_q\);

-- Location: LCCOMB_X67_Y46_N26
\RAM1|ram_s~8010feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8010feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~8010feeder_combout\);

-- Location: FF_X67_Y46_N27
\RAM1|ram_s~8010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~8010feeder_combout\,
	ena => \RAM1|ram_s~10234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8010_q\);

-- Location: FF_X67_Y43_N27
\RAM1|ram_s~7754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7754_q\);

-- Location: LCCOMB_X67_Y43_N26
\RAM1|ram_s~8483\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8483_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8010_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7754_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~8010_q\,
	datac => \RAM1|ram_s~7754_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8483_combout\);

-- Location: LCCOMB_X65_Y43_N4
\RAM1|ram_s~8484\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8484_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8483_combout\ & ((\RAM1|ram_s~8138_q\))) # (!\RAM1|ram_s~8483_combout\ & (\RAM1|ram_s~7882_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~7882_q\,
	datac => \RAM1|ram_s~8138_q\,
	datad => \RAM1|ram_s~8483_combout\,
	combout => \RAM1|ram_s~8484_combout\);

-- Location: LCCOMB_X69_Y44_N30
\RAM1|ram_s~8485\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8485_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8482_combout\ & ((\RAM1|ram_s~8484_combout\))) # (!\RAM1|ram_s~8482_combout\ & (\RAM1|ram_s~8477_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8477_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8482_combout\,
	datad => \RAM1|ram_s~8484_combout\,
	combout => \RAM1|ram_s~8485_combout\);

-- Location: LCCOMB_X59_Y43_N20
\RAM1|ram_s~8486\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8486_combout\ = (\RAM1|ram_s~8475_combout\ & (((\RAM1|ram_s~8485_combout\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~8475_combout\ & (\RAM1|ram_s~8454_combout\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8475_combout\,
	datab => \RAM1|ram_s~8454_combout\,
	datac => \RAM1|ram_s~8485_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8486_combout\);

-- Location: FF_X76_Y39_N23
\RAM1|ram_s~4010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4010_q\);

-- Location: FF_X72_Y38_N15
\RAM1|ram_s~1962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1962_q\);

-- Location: LCCOMB_X72_Y38_N14
\RAM1|ram_s~8525\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8525_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~4010_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~1962_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~4010_q\,
	datac => \RAM1|ram_s~1962_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8525_combout\);

-- Location: LCCOMB_X68_Y45_N22
\RAM1|ram_s~6058feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6058feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~6058feeder_combout\);

-- Location: FF_X68_Y45_N23
\RAM1|ram_s~6058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6058feeder_combout\,
	ena => \RAM1|ram_s~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6058_q\);

-- Location: FF_X70_Y42_N13
\RAM1|ram_s~8106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8106_q\);

-- Location: LCCOMB_X70_Y42_N12
\RAM1|ram_s~8526\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8526_combout\ = (\RAM1|ram_s~8525_combout\ & (((\RAM1|ram_s~8106_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8525_combout\ & (\RAM1|ram_s~6058_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8525_combout\,
	datab => \RAM1|ram_s~6058_q\,
	datac => \RAM1|ram_s~8106_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8526_combout\);

-- Location: FF_X75_Y38_N19
\RAM1|ram_s~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~938_q\);

-- Location: FF_X76_Y39_N21
\RAM1|ram_s~2986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2986_q\);

-- Location: LCCOMB_X75_Y38_N18
\RAM1|ram_s~8518\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8518_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2986_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~938_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~938_q\,
	datad => \RAM1|ram_s~2986_q\,
	combout => \RAM1|ram_s~8518_combout\);

-- Location: FF_X73_Y42_N29
\RAM1|ram_s~7082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7082_q\);

-- Location: LCCOMB_X70_Y34_N20
\RAM1|ram_s~5034feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5034feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~5034feeder_combout\);

-- Location: FF_X70_Y34_N21
\RAM1|ram_s~5034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5034feeder_combout\,
	ena => \RAM1|ram_s~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5034_q\);

-- Location: LCCOMB_X73_Y42_N28
\RAM1|ram_s~8519\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8519_combout\ = (\RAM1|ram_s~8518_combout\ & (((\RAM1|ram_s~7082_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~8518_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5034_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8518_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7082_q\,
	datad => \RAM1|ram_s~5034_q\,
	combout => \RAM1|ram_s~8519_combout\);

-- Location: FF_X72_Y38_N5
\RAM1|ram_s~1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1450_q\);

-- Location: LCCOMB_X77_Y37_N6
\RAM1|ram_s~5546feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5546feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~5546feeder_combout\);

-- Location: FF_X77_Y37_N7
\RAM1|ram_s~5546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5546feeder_combout\,
	ena => \RAM1|ram_s~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5546_q\);

-- Location: LCCOMB_X72_Y38_N4
\RAM1|ram_s~8520\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8520_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5546_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1450_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1450_q\,
	datad => \RAM1|ram_s~5546_q\,
	combout => \RAM1|ram_s~8520_combout\);

-- Location: FF_X70_Y39_N13
\RAM1|ram_s~3498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3498_q\);

-- Location: FF_X65_Y38_N27
\RAM1|ram_s~7594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7594_q\);

-- Location: LCCOMB_X65_Y38_N26
\RAM1|ram_s~8521\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8521_combout\ = (\RAM1|ram_s~8520_combout\ & (((\RAM1|ram_s~7594_q\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~8520_combout\ & (\RAM1|ram_s~3498_q\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8520_combout\,
	datab => \RAM1|ram_s~3498_q\,
	datac => \RAM1|ram_s~7594_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8521_combout\);

-- Location: LCCOMB_X73_Y40_N4
\RAM1|ram_s~4522feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4522feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~4522feeder_combout\);

-- Location: FF_X73_Y40_N5
\RAM1|ram_s~4522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4522feeder_combout\,
	ena => \RAM1|ram_s~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4522_q\);

-- Location: FF_X73_Y41_N21
\RAM1|ram_s~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~426_q\);

-- Location: LCCOMB_X73_Y41_N20
\RAM1|ram_s~8522\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8522_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~4522_q\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~426_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4522_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~426_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8522_combout\);

-- Location: FF_X76_Y38_N11
\RAM1|ram_s~2474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2474_q\);

-- Location: FF_X73_Y41_N23
\RAM1|ram_s~6570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6570_q\);

-- Location: LCCOMB_X73_Y41_N22
\RAM1|ram_s~8523\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8523_combout\ = (\RAM1|ram_s~8522_combout\ & (((\RAM1|ram_s~6570_q\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~8522_combout\ & (\RAM1|ram_s~2474_q\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8522_combout\,
	datab => \RAM1|ram_s~2474_q\,
	datac => \RAM1|ram_s~6570_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8523_combout\);

-- Location: LCCOMB_X73_Y41_N8
\RAM1|ram_s~8524\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8524_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8521_combout\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8523_combout\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8521_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8523_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8524_combout\);

-- Location: LCCOMB_X73_Y41_N26
\RAM1|ram_s~8527\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8527_combout\ = (\RAM1|ram_s~8524_combout\ & ((\RAM1|ram_s~8526_combout\) # ((!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~8524_combout\ & (((\RAM1|ram_s~8519_combout\ & \ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8526_combout\,
	datab => \RAM1|ram_s~8519_combout\,
	datac => \RAM1|ram_s~8524_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8527_combout\);

-- Location: LCCOMB_X76_Y45_N14
\RAM1|ram_s~2346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2346feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~2346feeder_combout\);

-- Location: FF_X76_Y45_N15
\RAM1|ram_s~2346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2346feeder_combout\,
	ena => \RAM1|ram_s~10077_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2346_q\);

-- Location: FF_X73_Y44_N27
\RAM1|ram_s~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~298_q\);

-- Location: LCCOMB_X72_Y44_N2
\RAM1|ram_s~4394feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4394feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~4394feeder_combout\);

-- Location: FF_X72_Y44_N3
\RAM1|ram_s~4394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4394feeder_combout\,
	ena => \RAM1|ram_s~9613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4394_q\);

-- Location: LCCOMB_X73_Y44_N26
\RAM1|ram_s~8501\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8501_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4394_q\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~298_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~298_q\,
	datad => \RAM1|ram_s~4394_q\,
	combout => \RAM1|ram_s~8501_combout\);

-- Location: FF_X66_Y41_N21
\RAM1|ram_s~6442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6442_q\);

-- Location: LCCOMB_X66_Y41_N20
\RAM1|ram_s~8502\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8502_combout\ = (\RAM1|ram_s~8501_combout\ & (((\RAM1|ram_s~6442_q\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~8501_combout\ & (\RAM1|ram_s~2346_q\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2346_q\,
	datab => \RAM1|ram_s~8501_combout\,
	datac => \RAM1|ram_s~6442_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8502_combout\);

-- Location: FF_X74_Y44_N1
\RAM1|ram_s~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~810_q\);

-- Location: LCCOMB_X76_Y45_N4
\RAM1|ram_s~2858feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2858feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~2858feeder_combout\);

-- Location: FF_X76_Y45_N5
\RAM1|ram_s~2858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2858feeder_combout\,
	ena => \RAM1|ram_s~10076_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2858_q\);

-- Location: LCCOMB_X74_Y44_N0
\RAM1|ram_s~8499\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8499_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2858_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~810_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~810_q\,
	datad => \RAM1|ram_s~2858_q\,
	combout => \RAM1|ram_s~8499_combout\);

-- Location: FF_X74_Y45_N13
\RAM1|ram_s~6954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6954_q\);

-- Location: FF_X75_Y40_N1
\RAM1|ram_s~4906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4906_q\);

-- Location: LCCOMB_X74_Y45_N12
\RAM1|ram_s~8500\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8500_combout\ = (\RAM1|ram_s~8499_combout\ & (((\RAM1|ram_s~6954_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~8499_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4906_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8499_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~6954_q\,
	datad => \RAM1|ram_s~4906_q\,
	combout => \RAM1|ram_s~8500_combout\);

-- Location: LCCOMB_X73_Y41_N10
\RAM1|ram_s~8503\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8503_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8500_combout\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8502_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8500_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8503_combout\);

-- Location: FF_X74_Y32_N23
\RAM1|ram_s~3370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3370_q\);

-- Location: FF_X66_Y42_N29
\RAM1|ram_s~7466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7466_q\);

-- Location: FF_X66_Y42_N11
\RAM1|ram_s~1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1322_q\);

-- Location: FF_X69_Y41_N15
\RAM1|ram_s~5418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5418_q\);

-- Location: LCCOMB_X66_Y42_N10
\RAM1|ram_s~8497\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8497_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5418_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1322_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1322_q\,
	datad => \RAM1|ram_s~5418_q\,
	combout => \RAM1|ram_s~8497_combout\);

-- Location: LCCOMB_X66_Y42_N28
\RAM1|ram_s~8498\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8498_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8497_combout\ & ((\RAM1|ram_s~7466_q\))) # (!\RAM1|ram_s~8497_combout\ & (\RAM1|ram_s~3370_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3370_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7466_q\,
	datad => \RAM1|ram_s~8497_combout\,
	combout => \RAM1|ram_s~8498_combout\);

-- Location: FF_X74_Y44_N27
\RAM1|ram_s~1834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1834_q\);

-- Location: LCCOMB_X76_Y44_N10
\RAM1|ram_s~3882feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3882feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~3882feeder_combout\);

-- Location: FF_X76_Y44_N11
\RAM1|ram_s~3882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3882feeder_combout\,
	ena => \RAM1|ram_s~10079_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3882_q\);

-- Location: LCCOMB_X74_Y44_N26
\RAM1|ram_s~8504\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8504_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3882_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1834_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1834_q\,
	datad => \RAM1|ram_s~3882_q\,
	combout => \RAM1|ram_s~8504_combout\);

-- Location: LCCOMB_X75_Y44_N20
\RAM1|ram_s~5930feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5930feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~5930feeder_combout\);

-- Location: FF_X75_Y44_N21
\RAM1|ram_s~5930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5930feeder_combout\,
	ena => \RAM1|ram_s~9614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5930_q\);

-- Location: FF_X76_Y42_N11
\RAM1|ram_s~7978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7978_q\);

-- Location: LCCOMB_X76_Y42_N10
\RAM1|ram_s~8505\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8505_combout\ = (\RAM1|ram_s~8504_combout\ & (((\RAM1|ram_s~7978_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8504_combout\ & (\RAM1|ram_s~5930_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8504_combout\,
	datab => \RAM1|ram_s~5930_q\,
	datac => \RAM1|ram_s~7978_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8505_combout\);

-- Location: LCCOMB_X73_Y41_N12
\RAM1|ram_s~8506\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8506_combout\ = (\RAM1|ram_s~8503_combout\ & (((\RAM1|ram_s~8505_combout\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~8503_combout\ & (\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8498_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8503_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8498_combout\,
	datad => \RAM1|ram_s~8505_combout\,
	combout => \RAM1|ram_s~8506_combout\);

-- Location: FF_X72_Y40_N27
\RAM1|ram_s~4650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4650_q\);

-- Location: FF_X72_Y39_N5
\RAM1|ram_s~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~554_q\);

-- Location: FF_X80_Y39_N27
\RAM1|ram_s~2602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2602_q\);

-- Location: LCCOMB_X72_Y39_N4
\RAM1|ram_s~8509\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8509_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2602_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~554_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~554_q\,
	datad => \RAM1|ram_s~2602_q\,
	combout => \RAM1|ram_s~8509_combout\);

-- Location: FF_X70_Y45_N5
\RAM1|ram_s~6698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6698_q\);

-- Location: LCCOMB_X70_Y45_N4
\RAM1|ram_s~8510\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8510_combout\ = (\RAM1|ram_s~8509_combout\ & (((\RAM1|ram_s~6698_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8509_combout\ & (\RAM1|ram_s~4650_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4650_q\,
	datab => \RAM1|ram_s~8509_combout\,
	datac => \RAM1|ram_s~6698_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8510_combout\);

-- Location: LCCOMB_X80_Y41_N22
\RAM1|ram_s~2090feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2090feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~2090feeder_combout\);

-- Location: FF_X80_Y41_N23
\RAM1|ram_s~2090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2090feeder_combout\,
	ena => \RAM1|ram_s~10088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2090_q\);

-- Location: FF_X66_Y41_N31
\RAM1|ram_s~6186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6186_q\);

-- Location: FF_X73_Y39_N5
\RAM1|ram_s~4138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4138_q\);

-- Location: FF_X67_Y41_N5
\RAM1|ram_s~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~42_q\);

-- Location: LCCOMB_X67_Y41_N4
\RAM1|ram_s~8511\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8511_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~4138_q\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~42_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~4138_q\,
	datac => \RAM1|ram_s~42_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8511_combout\);

-- Location: LCCOMB_X66_Y41_N30
\RAM1|ram_s~8512\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8512_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8511_combout\ & ((\RAM1|ram_s~6186_q\))) # (!\RAM1|ram_s~8511_combout\ & (\RAM1|ram_s~2090_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~2090_q\,
	datac => \RAM1|ram_s~6186_q\,
	datad => \RAM1|ram_s~8511_combout\,
	combout => \RAM1|ram_s~8512_combout\);

-- Location: LCCOMB_X73_Y41_N6
\RAM1|ram_s~8513\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8513_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8510_combout\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8512_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8510_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8512_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8513_combout\);

-- Location: LCCOMB_X80_Y41_N28
\RAM1|ram_s~3114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3114feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~3114feeder_combout\);

-- Location: FF_X80_Y41_N29
\RAM1|ram_s~3114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3114feeder_combout\,
	ena => \RAM1|ram_s~10086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3114_q\);

-- Location: FF_X61_Y38_N3
\RAM1|ram_s~7210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7210_q\);

-- Location: FF_X67_Y41_N3
\RAM1|ram_s~1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1066_q\);

-- Location: FF_X65_Y37_N13
\RAM1|ram_s~5162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5162_q\);

-- Location: LCCOMB_X67_Y41_N2
\RAM1|ram_s~8507\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8507_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5162_q\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~1066_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1066_q\,
	datad => \RAM1|ram_s~5162_q\,
	combout => \RAM1|ram_s~8507_combout\);

-- Location: LCCOMB_X61_Y38_N2
\RAM1|ram_s~8508\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8508_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8507_combout\ & ((\RAM1|ram_s~7210_q\))) # (!\RAM1|ram_s~8507_combout\ & (\RAM1|ram_s~3114_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~3114_q\,
	datac => \RAM1|ram_s~7210_q\,
	datad => \RAM1|ram_s~8507_combout\,
	combout => \RAM1|ram_s~8508_combout\);

-- Location: FF_X72_Y40_N29
\RAM1|ram_s~5674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5674_q\);

-- Location: FF_X74_Y39_N13
\RAM1|ram_s~7722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7722_q\);

-- Location: FF_X72_Y39_N7
\RAM1|ram_s~1578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1578_q\);

-- Location: LCCOMB_X76_Y40_N12
\RAM1|ram_s~3626feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3626feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~3626feeder_combout\);

-- Location: FF_X76_Y40_N13
\RAM1|ram_s~3626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3626feeder_combout\,
	ena => \RAM1|ram_s~10089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3626_q\);

-- Location: LCCOMB_X72_Y39_N6
\RAM1|ram_s~8514\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8514_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3626_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1578_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1578_q\,
	datad => \RAM1|ram_s~3626_q\,
	combout => \RAM1|ram_s~8514_combout\);

-- Location: LCCOMB_X74_Y39_N12
\RAM1|ram_s~8515\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8515_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8514_combout\ & ((\RAM1|ram_s~7722_q\))) # (!\RAM1|ram_s~8514_combout\ & (\RAM1|ram_s~5674_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5674_q\,
	datac => \RAM1|ram_s~7722_q\,
	datad => \RAM1|ram_s~8514_combout\,
	combout => \RAM1|ram_s~8515_combout\);

-- Location: LCCOMB_X73_Y41_N0
\RAM1|ram_s~8516\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8516_combout\ = (\RAM1|ram_s~8513_combout\ & (((\RAM1|ram_s~8515_combout\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~8513_combout\ & (\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8508_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8513_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8508_combout\,
	datad => \RAM1|ram_s~8515_combout\,
	combout => \RAM1|ram_s~8516_combout\);

-- Location: LCCOMB_X73_Y41_N18
\RAM1|ram_s~8517\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8517_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8506_combout\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8516_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8506_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8516_combout\,
	combout => \RAM1|ram_s~8517_combout\);

-- Location: LCCOMB_X68_Y34_N10
\RAM1|ram_s~4778feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4778feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~4778feeder_combout\);

-- Location: FF_X68_Y34_N11
\RAM1|ram_s~4778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4778feeder_combout\,
	ena => \RAM1|ram_s~9634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4778_q\);

-- Location: FF_X63_Y38_N27
\RAM1|ram_s~6826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6826_q\);

-- Location: FF_X59_Y34_N29
\RAM1|ram_s~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~682_q\);

-- Location: FF_X67_Y34_N9
\RAM1|ram_s~2730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10081_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2730_q\);

-- Location: LCCOMB_X59_Y34_N28
\RAM1|ram_s~8487\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8487_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2730_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~682_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~682_q\,
	datad => \RAM1|ram_s~2730_q\,
	combout => \RAM1|ram_s~8487_combout\);

-- Location: LCCOMB_X63_Y38_N26
\RAM1|ram_s~8488\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8488_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8487_combout\ & ((\RAM1|ram_s~6826_q\))) # (!\RAM1|ram_s~8487_combout\ & (\RAM1|ram_s~4778_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4778_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~6826_q\,
	datad => \RAM1|ram_s~8487_combout\,
	combout => \RAM1|ram_s~8488_combout\);

-- Location: LCCOMB_X60_Y34_N2
\RAM1|ram_s~2218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2218feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~2218feeder_combout\);

-- Location: FF_X60_Y34_N3
\RAM1|ram_s~2218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2218feeder_combout\,
	ena => \RAM1|ram_s~10084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2218_q\);

-- Location: FF_X59_Y34_N23
\RAM1|ram_s~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~170_q\);

-- Location: LCCOMB_X63_Y31_N12
\RAM1|ram_s~4266feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4266feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~4266feeder_combout\);

-- Location: FF_X63_Y31_N13
\RAM1|ram_s~4266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4266feeder_combout\,
	ena => \RAM1|ram_s~9638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4266_q\);

-- Location: LCCOMB_X59_Y34_N22
\RAM1|ram_s~8491\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8491_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~4266_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~170_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~170_q\,
	datad => \RAM1|ram_s~4266_q\,
	combout => \RAM1|ram_s~8491_combout\);

-- Location: FF_X58_Y34_N1
\RAM1|ram_s~6314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6314_q\);

-- Location: LCCOMB_X58_Y34_N0
\RAM1|ram_s~8492\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8492_combout\ = (\RAM1|ram_s~8491_combout\ & (((\RAM1|ram_s~6314_q\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~8491_combout\ & (\RAM1|ram_s~2218_q\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2218_q\,
	datab => \RAM1|ram_s~8491_combout\,
	datac => \RAM1|ram_s~6314_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8492_combout\);

-- Location: FF_X60_Y38_N3
\RAM1|ram_s~1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1194_q\);

-- Location: FF_X59_Y35_N5
\RAM1|ram_s~5290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5290_q\);

-- Location: LCCOMB_X60_Y38_N2
\RAM1|ram_s~8489\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8489_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5290_q\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~1194_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1194_q\,
	datad => \RAM1|ram_s~5290_q\,
	combout => \RAM1|ram_s~8489_combout\);

-- Location: FF_X60_Y38_N29
\RAM1|ram_s~7338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7338_q\);

-- Location: LCCOMB_X60_Y37_N12
\RAM1|ram_s~3242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3242feeder_combout\ = \BR1|saidaB[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[1]~2_combout\,
	combout => \RAM1|ram_s~3242feeder_combout\);

-- Location: FF_X60_Y37_N13
\RAM1|ram_s~3242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3242feeder_combout\,
	ena => \RAM1|ram_s~10083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3242_q\);

-- Location: LCCOMB_X60_Y38_N28
\RAM1|ram_s~8490\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8490_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8489_combout\ & (\RAM1|ram_s~7338_q\)) # (!\RAM1|ram_s~8489_combout\ & ((\RAM1|ram_s~3242_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8489_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8489_combout\,
	datac => \RAM1|ram_s~7338_q\,
	datad => \RAM1|ram_s~3242_q\,
	combout => \RAM1|ram_s~8490_combout\);

-- Location: LCCOMB_X69_Y43_N24
\RAM1|ram_s~8493\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8493_combout\ = (\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8490_combout\) # (\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8492_combout\ & ((!\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8492_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8490_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8493_combout\);

-- Location: FF_X67_Y30_N5
\RAM1|ram_s~5802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5802_q\);

-- Location: FF_X63_Y34_N19
\RAM1|ram_s~1706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1706_q\);

-- Location: FF_X67_Y33_N19
\RAM1|ram_s~3754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3754_q\);

-- Location: LCCOMB_X63_Y34_N18
\RAM1|ram_s~8494\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8494_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3754_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1706_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1706_q\,
	datad => \RAM1|ram_s~3754_q\,
	combout => \RAM1|ram_s~8494_combout\);

-- Location: FF_X67_Y33_N5
\RAM1|ram_s~7850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[1]~2_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7850_q\);

-- Location: LCCOMB_X67_Y33_N4
\RAM1|ram_s~8495\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8495_combout\ = (\RAM1|ram_s~8494_combout\ & (((\RAM1|ram_s~7850_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8494_combout\ & (\RAM1|ram_s~5802_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5802_q\,
	datab => \RAM1|ram_s~8494_combout\,
	datac => \RAM1|ram_s~7850_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8495_combout\);

-- Location: LCCOMB_X73_Y41_N16
\RAM1|ram_s~8496\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8496_combout\ = (\RAM1|ram_s~8493_combout\ & (((\RAM1|ram_s~8495_combout\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~8493_combout\ & (\RAM1|ram_s~8488_combout\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8488_combout\,
	datab => \RAM1|ram_s~8493_combout\,
	datac => \RAM1|ram_s~8495_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8496_combout\);

-- Location: LCCOMB_X73_Y41_N4
\RAM1|ram_s~8528\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8528_combout\ = (\RAM1|ram_s~8517_combout\ & ((\RAM1|ram_s~8527_combout\) # ((!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8517_combout\ & (((\ULA1|Add0~17_combout\ & \RAM1|ram_s~8496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8527_combout\,
	datab => \RAM1|ram_s~8517_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8496_combout\,
	combout => \RAM1|ram_s~8528_combout\);

-- Location: LCCOMB_X75_Y41_N0
\RAM1|ram_s~8529\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8529_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8486_combout\) # ((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8528_combout\ & !\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~8486_combout\,
	datac => \RAM1|ram_s~8528_combout\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8529_combout\);

-- Location: LCCOMB_X75_Y37_N14
\RAM1|ram_s~8572\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8572_combout\ = (\RAM1|ram_s~8529_combout\ & (((\RAM1|ram_s~8571_combout\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8529_combout\ & (\RAM1|ram_s~8444_combout\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8444_combout\,
	datab => \RAM1|ram_s~8571_combout\,
	datac => \RAM1|ram_s~8529_combout\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8572_combout\);

-- Location: LCCOMB_X73_Y43_N0
\MUXULARAM|b[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXULARAM|b[1]~1_combout\ = (\PC|DOUT\(2) & ((\ROM1|memROM~1_combout\ & ((\RAM1|ram_s~8572_combout\))) # (!\ROM1|memROM~1_combout\ & (\ULA1|Add0~11_combout\)))) # (!\PC|DOUT\(2) & (\ULA1|Add0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ULA1|Add0~11_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \RAM1|ram_s~8572_combout\,
	combout => \MUXULARAM|b[1]~1_combout\);

-- Location: FF_X73_Y43_N1
\BR1|registrador~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \MUXULARAM|b[1]~1_combout\,
	ena => \BR1|registrador~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~391_q\);

-- Location: LCCOMB_X73_Y43_N18
\BR1|registrador~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1075_combout\ = !\MUXULARAM|b[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXULARAM|b[1]~1_combout\,
	combout => \BR1|registrador~1075_combout\);

-- Location: FF_X73_Y43_N19
\BR1|registrador~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~1075_combout\,
	ena => \BR1|registrador~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~359_q\);

-- Location: LCCOMB_X73_Y43_N4
\BR1|saidaB[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|saidaB[1]~2_combout\ = (\ROM1|memROM~1_combout\ & ((\PC|DOUT\(2) & ((!\BR1|registrador~359_q\))) # (!\PC|DOUT\(2) & (\BR1|registrador~391_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \BR1|registrador~391_q\,
	datad => \BR1|registrador~359_q\,
	combout => \BR1|saidaB[1]~2_combout\);

-- Location: LCCOMB_X87_Y31_N28
\ULA1|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~5_combout\ = \SW[0]~input_o\ $ (((\BR1|saidaB[1]~2_combout\ & !\SW[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \BR1|saidaB[1]~2_combout\,
	datad => \SW[1]~input_o\,
	combout => \ULA1|Add0~5_combout\);

-- Location: LCCOMB_X87_Y31_N10
\ULA1|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~13_combout\ = (\ULA1|Add0~4_combout\ & (!\ULA1|Add0~12\)) # (!\ULA1|Add0~4_combout\ & ((\ULA1|Add0~12\) # (GND)))
-- \ULA1|Add0~14\ = CARRY((!\ULA1|Add0~12\) # (!\ULA1|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|Add0~4_combout\,
	datad => VCC,
	cin => \ULA1|Add0~12\,
	combout => \ULA1|Add0~13_combout\,
	cout => \ULA1|Add0~14\);

-- Location: LCCOMB_X87_Y31_N12
\ULA1|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~15_combout\ = (\ULA1|Add0~3_combout\ & (\ULA1|Add0~14\ $ (GND))) # (!\ULA1|Add0~3_combout\ & (!\ULA1|Add0~14\ & VCC))
-- \ULA1|Add0~16\ = CARRY((\ULA1|Add0~3_combout\ & !\ULA1|Add0~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~3_combout\,
	datad => VCC,
	cin => \ULA1|Add0~14\,
	combout => \ULA1|Add0~15_combout\,
	cout => \ULA1|Add0~16\);

-- Location: LCCOMB_X87_Y31_N14
\ULA1|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~17_combout\ = (\ULA1|Add0~2_combout\ & (!\ULA1|Add0~16\)) # (!\ULA1|Add0~2_combout\ & ((\ULA1|Add0~16\) # (GND)))
-- \ULA1|Add0~18\ = CARRY((!\ULA1|Add0~16\) # (!\ULA1|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|Add0~2_combout\,
	datad => VCC,
	cin => \ULA1|Add0~16\,
	combout => \ULA1|Add0~17_combout\,
	cout => \ULA1|Add0~18\);

-- Location: LCCOMB_X87_Y31_N16
\ULA1|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~19_combout\ = (\ULA1|Add0~1_combout\ & (\ULA1|Add0~18\ $ (GND))) # (!\ULA1|Add0~1_combout\ & (!\ULA1|Add0~18\ & VCC))
-- \ULA1|Add0~20\ = CARRY((\ULA1|Add0~1_combout\ & !\ULA1|Add0~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~1_combout\,
	datad => VCC,
	cin => \ULA1|Add0~18\,
	combout => \ULA1|Add0~19_combout\,
	cout => \ULA1|Add0~20\);

-- Location: LCCOMB_X87_Y31_N18
\ULA1|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~21_combout\ = (\ULA1|Add0~0_combout\ & (!\ULA1|Add0~20\)) # (!\ULA1|Add0~0_combout\ & ((\ULA1|Add0~20\) # (GND)))
-- \ULA1|Add0~22\ = CARRY((!\ULA1|Add0~20\) # (!\ULA1|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|Add0~0_combout\,
	datad => VCC,
	cin => \ULA1|Add0~20\,
	combout => \ULA1|Add0~21_combout\,
	cout => \ULA1|Add0~22\);

-- Location: LCCOMB_X87_Y31_N20
\ULA1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~24_combout\ = (\ULA1|Add0~23_combout\ & (\ULA1|Add0~22\ $ (GND))) # (!\ULA1|Add0~23_combout\ & (!\ULA1|Add0~22\ & VCC))
-- \ULA1|Add0~25\ = CARRY((\ULA1|Add0~23_combout\ & !\ULA1|Add0~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~23_combout\,
	datad => VCC,
	cin => \ULA1|Add0~22\,
	combout => \ULA1|Add0~24_combout\,
	cout => \ULA1|Add0~25\);

-- Location: LCCOMB_X87_Y31_N22
\ULA1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~28_combout\ = (\ULA1|Add0~27_combout\ & (!\ULA1|Add0~25\)) # (!\ULA1|Add0~27_combout\ & ((\ULA1|Add0~25\) # (GND)))
-- \ULA1|Add0~29\ = CARRY((!\ULA1|Add0~25\) # (!\ULA1|Add0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ULA1|Add0~27_combout\,
	datad => VCC,
	cin => \ULA1|Add0~25\,
	combout => \ULA1|Add0~28_combout\,
	cout => \ULA1|Add0~29\);

-- Location: LCCOMB_X66_Y33_N14
\RAM1|ram_s~10097\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10097_combout\ = (!\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\ & (!\ULA1|Add0~24_combout\ & \RAM1|ram_s~10096_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~10096_combout\,
	combout => \RAM1|ram_s~10097_combout\);

-- Location: FF_X62_Y31_N9
\RAM1|ram_s~2316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2316_q\);

-- Location: FF_X67_Y35_N19
\RAM1|ram_s~2188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2188_q\);

-- Location: LCCOMB_X67_Y35_N18
\RAM1|ram_s~8834\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8834_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2316_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~2188_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2316_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2188_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8834_combout\);

-- Location: FF_X68_Y35_N19
\RAM1|ram_s~2572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2572_q\);

-- Location: FF_X68_Y31_N5
\RAM1|ram_s~2444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2444_q\);

-- Location: LCCOMB_X68_Y35_N18
\RAM1|ram_s~8835\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8835_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8834_combout\ & (\RAM1|ram_s~2572_q\)) # (!\RAM1|ram_s~8834_combout\ & ((\RAM1|ram_s~2444_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8834_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~8834_combout\,
	datac => \RAM1|ram_s~2572_q\,
	datad => \RAM1|ram_s~2444_q\,
	combout => \RAM1|ram_s~8835_combout\);

-- Location: FF_X82_Y38_N21
\RAM1|ram_s~2156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10050_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2156_q\);

-- Location: FF_X81_Y38_N15
\RAM1|ram_s~2412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10038_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2412_q\);

-- Location: LCCOMB_X82_Y38_N20
\RAM1|ram_s~8829\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8829_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~2412_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~2156_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2156_q\,
	datad => \RAM1|ram_s~2412_q\,
	combout => \RAM1|ram_s~8829_combout\);

-- Location: FF_X74_Y36_N17
\RAM1|ram_s~2540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10055_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2540_q\);

-- Location: LCCOMB_X82_Y38_N26
\RAM1|ram_s~2284feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2284feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~2284feeder_combout\);

-- Location: FF_X82_Y38_N27
\RAM1|ram_s~2284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2284feeder_combout\,
	ena => \RAM1|ram_s~10044_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2284_q\);

-- Location: LCCOMB_X74_Y36_N16
\RAM1|ram_s~8830\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8830_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8829_combout\ & (\RAM1|ram_s~2540_q\)) # (!\RAM1|ram_s~8829_combout\ & ((\RAM1|ram_s~2284_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8829_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~8829_combout\,
	datac => \RAM1|ram_s~2540_q\,
	datad => \RAM1|ram_s~2284_q\,
	combout => \RAM1|ram_s~8830_combout\);

-- Location: FF_X60_Y34_N11
\RAM1|ram_s~2220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2220_q\);

-- Location: FF_X80_Y41_N21
\RAM1|ram_s~2092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2092_q\);

-- Location: LCCOMB_X76_Y45_N6
\RAM1|ram_s~2348feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2348feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~2348feeder_combout\);

-- Location: FF_X76_Y45_N7
\RAM1|ram_s~2348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2348feeder_combout\,
	ena => \RAM1|ram_s~10077_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2348_q\);

-- Location: LCCOMB_X80_Y41_N20
\RAM1|ram_s~8831\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8831_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~2348_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~2092_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2092_q\,
	datad => \RAM1|ram_s~2348_q\,
	combout => \RAM1|ram_s~8831_combout\);

-- Location: FF_X76_Y38_N7
\RAM1|ram_s~2476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2476_q\);

-- Location: LCCOMB_X76_Y38_N6
\RAM1|ram_s~8832\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8832_combout\ = (\RAM1|ram_s~8831_combout\ & (((\RAM1|ram_s~2476_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8831_combout\ & (\RAM1|ram_s~2220_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2220_q\,
	datab => \RAM1|ram_s~8831_combout\,
	datac => \RAM1|ram_s~2476_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8832_combout\);

-- Location: LCCOMB_X74_Y36_N26
\RAM1|ram_s~8833\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8833_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8830_combout\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((!\ULA1|Add0~13_combout\ & \RAM1|ram_s~8832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~8830_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~8832_combout\,
	combout => \RAM1|ram_s~8833_combout\);

-- Location: FF_X63_Y44_N29
\RAM1|ram_s~2124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10068_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2124_q\);

-- Location: LCCOMB_X63_Y40_N12
\RAM1|ram_s~2252feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2252feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~2252feeder_combout\);

-- Location: FF_X63_Y40_N13
\RAM1|ram_s~2252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2252feeder_combout\,
	ena => \RAM1|ram_s~10059_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2252_q\);

-- Location: LCCOMB_X63_Y44_N28
\RAM1|ram_s~8827\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8827_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2252_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~2124_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2124_q\,
	datad => \RAM1|ram_s~2252_q\,
	combout => \RAM1|ram_s~8827_combout\);

-- Location: FF_X66_Y44_N29
\RAM1|ram_s~2508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2508_q\);

-- Location: FF_X67_Y49_N11
\RAM1|ram_s~2380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2380_q\);

-- Location: LCCOMB_X66_Y44_N28
\RAM1|ram_s~8828\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8828_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8827_combout\ & (\RAM1|ram_s~2508_q\)) # (!\RAM1|ram_s~8827_combout\ & ((\RAM1|ram_s~2380_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8827_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~8827_combout\,
	datac => \RAM1|ram_s~2508_q\,
	datad => \RAM1|ram_s~2380_q\,
	combout => \RAM1|ram_s~8828_combout\);

-- Location: LCCOMB_X69_Y40_N10
\RAM1|ram_s~8836\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8836_combout\ = (\RAM1|ram_s~8833_combout\ & ((\RAM1|ram_s~8835_combout\) # ((!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~8833_combout\ & (((\RAM1|ram_s~8828_combout\ & \ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8835_combout\,
	datab => \RAM1|ram_s~8833_combout\,
	datac => \RAM1|ram_s~8828_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8836_combout\);

-- Location: FF_X62_Y42_N17
\RAM1|ram_s~6540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6540_q\);

-- Location: FF_X62_Y36_N5
\RAM1|ram_s~6668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6668_q\);

-- Location: FF_X59_Y38_N9
\RAM1|ram_s~6284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6284_q\);

-- Location: LCCOMB_X60_Y32_N22
\RAM1|ram_s~6412feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6412feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~6412feeder_combout\);

-- Location: FF_X60_Y32_N23
\RAM1|ram_s~6412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6412feeder_combout\,
	ena => \RAM1|ram_s~10229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6412_q\);

-- Location: LCCOMB_X59_Y38_N8
\RAM1|ram_s~8865\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8865_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~6412_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6284_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6284_q\,
	datad => \RAM1|ram_s~6412_q\,
	combout => \RAM1|ram_s~8865_combout\);

-- Location: LCCOMB_X62_Y36_N4
\RAM1|ram_s~8866\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8866_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8865_combout\ & ((\RAM1|ram_s~6668_q\))) # (!\RAM1|ram_s~8865_combout\ & (\RAM1|ram_s~6540_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~6540_q\,
	datac => \RAM1|ram_s~6668_q\,
	datad => \RAM1|ram_s~8865_combout\,
	combout => \RAM1|ram_s~8866_combout\);

-- Location: FF_X60_Y44_N3
\RAM1|ram_s~6220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6220_q\);

-- Location: LCCOMB_X63_Y42_N30
\RAM1|ram_s~6348feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6348feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~6348feeder_combout\);

-- Location: FF_X63_Y42_N31
\RAM1|ram_s~6348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6348feeder_combout\,
	ena => \RAM1|ram_s~10216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6348_q\);

-- Location: LCCOMB_X60_Y44_N2
\RAM1|ram_s~8858\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8858_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6348_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6220_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6220_q\,
	datad => \RAM1|ram_s~6348_q\,
	combout => \RAM1|ram_s~8858_combout\);

-- Location: FF_X66_Y44_N23
\RAM1|ram_s~6604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6604_q\);

-- Location: LCCOMB_X67_Y47_N2
\RAM1|ram_s~6476feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6476feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~6476feeder_combout\);

-- Location: FF_X67_Y47_N3
\RAM1|ram_s~6476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6476feeder_combout\,
	ena => \RAM1|ram_s~10217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6476_q\);

-- Location: LCCOMB_X66_Y44_N22
\RAM1|ram_s~8859\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8859_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8858_combout\ & (\RAM1|ram_s~6604_q\)) # (!\RAM1|ram_s~8858_combout\ & ((\RAM1|ram_s~6476_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8858_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~8858_combout\,
	datac => \RAM1|ram_s~6604_q\,
	datad => \RAM1|ram_s~6476_q\,
	combout => \RAM1|ram_s~8859_combout\);

-- Location: FF_X66_Y41_N23
\RAM1|ram_s~6188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6188_q\);

-- Location: FF_X66_Y41_N13
\RAM1|ram_s~6444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6444_q\);

-- Location: LCCOMB_X66_Y41_N22
\RAM1|ram_s~8862\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8862_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6444_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6188_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6188_q\,
	datad => \RAM1|ram_s~6444_q\,
	combout => \RAM1|ram_s~8862_combout\);

-- Location: FF_X65_Y38_N17
\RAM1|ram_s~6572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6572_q\);

-- Location: FF_X58_Y34_N13
\RAM1|ram_s~6316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6316_q\);

-- Location: LCCOMB_X65_Y38_N16
\RAM1|ram_s~8863\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8863_combout\ = (\RAM1|ram_s~8862_combout\ & (((\RAM1|ram_s~6572_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~8862_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6316_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8862_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6572_q\,
	datad => \RAM1|ram_s~6316_q\,
	combout => \RAM1|ram_s~8863_combout\);

-- Location: FF_X72_Y36_N1
\RAM1|ram_s~6380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6380_q\);

-- Location: LCCOMB_X74_Y33_N2
\RAM1|ram_s~6508feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6508feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~6508feeder_combout\);

-- Location: FF_X74_Y33_N3
\RAM1|ram_s~6508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6508feeder_combout\,
	ena => \RAM1|ram_s~10220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6508_q\);

-- Location: FF_X70_Y35_N31
\RAM1|ram_s~6252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6252_q\);

-- Location: LCCOMB_X70_Y35_N30
\RAM1|ram_s~8860\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8860_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6508_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~6252_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6508_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6252_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8860_combout\);

-- Location: FF_X74_Y36_N21
\RAM1|ram_s~6636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6636_q\);

-- Location: LCCOMB_X74_Y36_N20
\RAM1|ram_s~8861\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8861_combout\ = (\RAM1|ram_s~8860_combout\ & (((\RAM1|ram_s~6636_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8860_combout\ & (\RAM1|ram_s~6380_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6380_q\,
	datab => \RAM1|ram_s~8860_combout\,
	datac => \RAM1|ram_s~6636_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8861_combout\);

-- Location: LCCOMB_X69_Y40_N18
\RAM1|ram_s~8864\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8864_combout\ = (\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8861_combout\) # (\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8863_combout\ & ((!\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8863_combout\,
	datab => \RAM1|ram_s~8861_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8864_combout\);

-- Location: LCCOMB_X69_Y40_N4
\RAM1|ram_s~8867\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8867_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8864_combout\ & (\RAM1|ram_s~8866_combout\)) # (!\RAM1|ram_s~8864_combout\ & ((\RAM1|ram_s~8859_combout\))))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8864_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8866_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8859_combout\,
	datad => \RAM1|ram_s~8864_combout\,
	combout => \RAM1|ram_s~8867_combout\);

-- Location: LCCOMB_X65_Y42_N22
\RAM1|ram_s~396feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~396feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~396feeder_combout\);

-- Location: FF_X65_Y42_N23
\RAM1|ram_s~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~396feeder_combout\,
	ena => \RAM1|ram_s~10161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~396_q\);

-- Location: FF_X62_Y39_N15
\RAM1|ram_s~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~524_q\);

-- Location: FF_X67_Y39_N3
\RAM1|ram_s~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~140_q\);

-- Location: LCCOMB_X63_Y32_N6
\RAM1|ram_s~268feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~268feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~268feeder_combout\);

-- Location: FF_X63_Y32_N7
\RAM1|ram_s~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~268feeder_combout\,
	ena => \RAM1|ram_s~10160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~268_q\);

-- Location: LCCOMB_X67_Y39_N2
\RAM1|ram_s~8854\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8854_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~268_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~140_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~140_q\,
	datad => \RAM1|ram_s~268_q\,
	combout => \RAM1|ram_s~8854_combout\);

-- Location: LCCOMB_X62_Y39_N14
\RAM1|ram_s~8855\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8855_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8854_combout\ & ((\RAM1|ram_s~524_q\))) # (!\RAM1|ram_s~8854_combout\ & (\RAM1|ram_s~396_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~396_q\,
	datac => \RAM1|ram_s~524_q\,
	datad => \RAM1|ram_s~8854_combout\,
	combout => \RAM1|ram_s~8855_combout\);

-- Location: FF_X75_Y39_N3
\RAM1|ram_s~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~364_q\);

-- Location: FF_X67_Y39_N9
\RAM1|ram_s~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~108_q\);

-- Location: LCCOMB_X67_Y39_N8
\RAM1|ram_s~8847\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8847_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~364_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~108_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~364_q\,
	datac => \RAM1|ram_s~108_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8847_combout\);

-- Location: FF_X67_Y36_N17
\RAM1|ram_s~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~492_q\);

-- Location: LCCOMB_X63_Y32_N12
\RAM1|ram_s~236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~236feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~236feeder_combout\);

-- Location: FF_X63_Y32_N13
\RAM1|ram_s~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~236feeder_combout\,
	ena => \RAM1|ram_s~10153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~236_q\);

-- Location: LCCOMB_X67_Y36_N16
\RAM1|ram_s~8848\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8848_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8847_combout\ & (\RAM1|ram_s~492_q\)) # (!\RAM1|ram_s~8847_combout\ & ((\RAM1|ram_s~236_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8847_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~8847_combout\,
	datac => \RAM1|ram_s~492_q\,
	datad => \RAM1|ram_s~236_q\,
	combout => \RAM1|ram_s~8848_combout\);

-- Location: LCCOMB_X67_Y47_N24
\RAM1|ram_s~332feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~332feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~332feeder_combout\);

-- Location: FF_X67_Y47_N25
\RAM1|ram_s~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~332feeder_combout\,
	ena => \RAM1|ram_s~10149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~332_q\);

-- Location: FF_X63_Y44_N7
\RAM1|ram_s~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~76_q\);

-- Location: LCCOMB_X63_Y40_N22
\RAM1|ram_s~204feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~204feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~204feeder_combout\);

-- Location: FF_X63_Y40_N23
\RAM1|ram_s~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~204feeder_combout\,
	ena => \RAM1|ram_s~10148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~204_q\);

-- Location: LCCOMB_X63_Y44_N6
\RAM1|ram_s~8849\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8849_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~204_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~76_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~76_q\,
	datad => \RAM1|ram_s~204_q\,
	combout => \RAM1|ram_s~8849_combout\);

-- Location: FF_X69_Y40_N27
\RAM1|ram_s~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~460_q\);

-- Location: LCCOMB_X69_Y40_N26
\RAM1|ram_s~8850\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8850_combout\ = (\RAM1|ram_s~8849_combout\ & (((\RAM1|ram_s~460_q\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8849_combout\ & (\RAM1|ram_s~332_q\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~332_q\,
	datab => \RAM1|ram_s~8849_combout\,
	datac => \RAM1|ram_s~460_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8850_combout\);

-- Location: LCCOMB_X59_Y34_N12
\RAM1|ram_s~172feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~172feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~172feeder_combout\);

-- Location: FF_X59_Y34_N13
\RAM1|ram_s~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~172feeder_combout\,
	ena => \RAM1|ram_s~10157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~172_q\);

-- Location: FF_X75_Y38_N9
\RAM1|ram_s~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~428_q\);

-- Location: LCCOMB_X73_Y44_N24
\RAM1|ram_s~300feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~300feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~300feeder_combout\);

-- Location: FF_X73_Y44_N25
\RAM1|ram_s~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~300feeder_combout\,
	ena => \RAM1|ram_s~10156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~300_q\);

-- Location: FF_X67_Y41_N9
\RAM1|ram_s~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~44_q\);

-- Location: LCCOMB_X67_Y41_N8
\RAM1|ram_s~8851\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8851_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~300_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~44_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~300_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~44_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8851_combout\);

-- Location: LCCOMB_X75_Y38_N8
\RAM1|ram_s~8852\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8852_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8851_combout\ & ((\RAM1|ram_s~428_q\))) # (!\RAM1|ram_s~8851_combout\ & (\RAM1|ram_s~172_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8851_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~172_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~428_q\,
	datad => \RAM1|ram_s~8851_combout\,
	combout => \RAM1|ram_s~8852_combout\);

-- Location: LCCOMB_X69_Y40_N20
\RAM1|ram_s~8853\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8853_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8850_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8852_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8850_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~8852_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8853_combout\);

-- Location: LCCOMB_X69_Y40_N14
\RAM1|ram_s~8856\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8856_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8853_combout\ & (\RAM1|ram_s~8855_combout\)) # (!\RAM1|ram_s~8853_combout\ & ((\RAM1|ram_s~8848_combout\))))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8853_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8855_combout\,
	datab => \RAM1|ram_s~8848_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~8853_combout\,
	combout => \RAM1|ram_s~8856_combout\);

-- Location: FF_X67_Y32_N23
\RAM1|ram_s~4332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4332_q\);

-- Location: FF_X68_Y36_N3
\RAM1|ram_s~4588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4588_q\);

-- Location: FF_X69_Y32_N1
\RAM1|ram_s~4204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4204_q\);

-- Location: FF_X69_Y32_N7
\RAM1|ram_s~4460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4460_q\);

-- Location: LCCOMB_X69_Y32_N0
\RAM1|ram_s~8837\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8837_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~4460_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~4204_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~4204_q\,
	datad => \RAM1|ram_s~4460_q\,
	combout => \RAM1|ram_s~8837_combout\);

-- Location: LCCOMB_X68_Y36_N2
\RAM1|ram_s~8838\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8838_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8837_combout\ & ((\RAM1|ram_s~4588_q\))) # (!\RAM1|ram_s~8837_combout\ & (\RAM1|ram_s~4332_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~4332_q\,
	datac => \RAM1|ram_s~4588_q\,
	datad => \RAM1|ram_s~8837_combout\,
	combout => \RAM1|ram_s~8838_combout\);

-- Location: FF_X58_Y39_N5
\RAM1|ram_s~4492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4492_q\);

-- Location: FF_X58_Y40_N9
\RAM1|ram_s~4620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4620_q\);

-- Location: FF_X65_Y31_N7
\RAM1|ram_s~4364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4364_q\);

-- Location: FF_X65_Y35_N21
\RAM1|ram_s~4236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4236_q\);

-- Location: LCCOMB_X65_Y35_N20
\RAM1|ram_s~8844\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8844_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~4364_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~4236_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~4364_q\,
	datac => \RAM1|ram_s~4236_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8844_combout\);

-- Location: LCCOMB_X58_Y40_N8
\RAM1|ram_s~8845\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8845_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8844_combout\ & ((\RAM1|ram_s~4620_q\))) # (!\RAM1|ram_s~8844_combout\ & (\RAM1|ram_s~4492_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4492_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~4620_q\,
	datad => \RAM1|ram_s~8844_combout\,
	combout => \RAM1|ram_s~8845_combout\);

-- Location: LCCOMB_X63_Y31_N18
\RAM1|ram_s~4300feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4300feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~4300feeder_combout\);

-- Location: FF_X63_Y31_N19
\RAM1|ram_s~4300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4300feeder_combout\,
	ena => \RAM1|ram_s~9637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4300_q\);

-- Location: FF_X61_Y39_N23
\RAM1|ram_s~4172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4172_q\);

-- Location: LCCOMB_X61_Y39_N22
\RAM1|ram_s~8839\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8839_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~4300_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~4172_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4300_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~4172_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8839_combout\);

-- Location: LCCOMB_X70_Y44_N30
\RAM1|ram_s~4428feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4428feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~4428feeder_combout\);

-- Location: FF_X70_Y44_N31
\RAM1|ram_s~4428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4428feeder_combout\,
	ena => \RAM1|ram_s~9607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4428_q\);

-- Location: FF_X69_Y40_N13
\RAM1|ram_s~4556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4556_q\);

-- Location: LCCOMB_X69_Y40_N12
\RAM1|ram_s~8840\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8840_combout\ = (\RAM1|ram_s~8839_combout\ & (((\RAM1|ram_s~4556_q\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8839_combout\ & (\RAM1|ram_s~4428_q\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8839_combout\,
	datab => \RAM1|ram_s~4428_q\,
	datac => \RAM1|ram_s~4556_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8840_combout\);

-- Location: LCCOMB_X63_Y31_N4
\RAM1|ram_s~4268feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4268feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~4268feeder_combout\);

-- Location: FF_X63_Y31_N5
\RAM1|ram_s~4268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4268feeder_combout\,
	ena => \RAM1|ram_s~9638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4268_q\);

-- Location: FF_X73_Y40_N11
\RAM1|ram_s~4524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4524_q\);

-- Location: LCCOMB_X72_Y44_N30
\RAM1|ram_s~4396feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4396feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~4396feeder_combout\);

-- Location: FF_X72_Y44_N31
\RAM1|ram_s~4396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4396feeder_combout\,
	ena => \RAM1|ram_s~9613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4396_q\);

-- Location: FF_X73_Y39_N17
\RAM1|ram_s~4140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4140_q\);

-- Location: LCCOMB_X73_Y39_N16
\RAM1|ram_s~8841\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8841_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~4396_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~4140_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4396_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~4140_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8841_combout\);

-- Location: LCCOMB_X73_Y40_N10
\RAM1|ram_s~8842\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8842_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8841_combout\ & ((\RAM1|ram_s~4524_q\))) # (!\RAM1|ram_s~8841_combout\ & (\RAM1|ram_s~4268_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4268_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~4524_q\,
	datad => \RAM1|ram_s~8841_combout\,
	combout => \RAM1|ram_s~8842_combout\);

-- Location: LCCOMB_X69_Y40_N6
\RAM1|ram_s~8843\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8843_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8840_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8842_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8840_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~8842_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8843_combout\);

-- Location: LCCOMB_X69_Y40_N0
\RAM1|ram_s~8846\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8846_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8843_combout\ & ((\RAM1|ram_s~8845_combout\))) # (!\RAM1|ram_s~8843_combout\ & (\RAM1|ram_s~8838_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8838_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~8845_combout\,
	datad => \RAM1|ram_s~8843_combout\,
	combout => \RAM1|ram_s~8846_combout\);

-- Location: LCCOMB_X69_Y40_N16
\RAM1|ram_s~8857\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8857_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\) # (\RAM1|ram_s~8846_combout\)))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~8856_combout\ & (!\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8856_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8846_combout\,
	combout => \RAM1|ram_s~8857_combout\);

-- Location: LCCOMB_X69_Y40_N30
\RAM1|ram_s~8868\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8868_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8857_combout\ & ((\RAM1|ram_s~8867_combout\))) # (!\RAM1|ram_s~8857_combout\ & (\RAM1|ram_s~8836_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8836_combout\,
	datab => \RAM1|ram_s~8867_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8857_combout\,
	combout => \RAM1|ram_s~8868_combout\);

-- Location: FF_X75_Y42_N1
\RAM1|ram_s~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~556_q\);

-- Location: LCCOMB_X74_Y44_N2
\RAM1|ram_s~812feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~812feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~812feeder_combout\);

-- Location: FF_X74_Y44_N3
\RAM1|ram_s~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~812feeder_combout\,
	ena => \RAM1|ram_s~10132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~812_q\);

-- Location: LCCOMB_X75_Y42_N0
\RAM1|ram_s~8809\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8809_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~812_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~556_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~556_q\,
	datad => \RAM1|ram_s~812_q\,
	combout => \RAM1|ram_s~8809_combout\);

-- Location: FF_X75_Y38_N15
\RAM1|ram_s~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~940_q\);

-- Location: LCCOMB_X68_Y34_N24
\RAM1|ram_s~684feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~684feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~684feeder_combout\);

-- Location: FF_X68_Y34_N25
\RAM1|ram_s~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~684feeder_combout\,
	ena => \RAM1|ram_s~10136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~684_q\);

-- Location: LCCOMB_X75_Y38_N14
\RAM1|ram_s~8810\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8810_combout\ = (\RAM1|ram_s~8809_combout\ & (((\RAM1|ram_s~940_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~8809_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~684_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8809_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~940_q\,
	datad => \RAM1|ram_s~684_q\,
	combout => \RAM1|ram_s~8810_combout\);

-- Location: LCCOMB_X76_Y45_N12
\RAM1|ram_s~2860feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2860feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~2860feeder_combout\);

-- Location: FF_X76_Y45_N13
\RAM1|ram_s~2860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2860feeder_combout\,
	ena => \RAM1|ram_s~10076_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2860_q\);

-- Location: FF_X76_Y39_N13
\RAM1|ram_s~2988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2988_q\);

-- Location: LCCOMB_X67_Y34_N24
\RAM1|ram_s~2732feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2732feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~2732feeder_combout\);

-- Location: FF_X67_Y34_N25
\RAM1|ram_s~2732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2732feeder_combout\,
	ena => \RAM1|ram_s~10081_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2732_q\);

-- Location: FF_X80_Y39_N1
\RAM1|ram_s~2604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2604_q\);

-- Location: LCCOMB_X80_Y39_N0
\RAM1|ram_s~8807\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8807_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2732_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~2604_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~2732_q\,
	datac => \RAM1|ram_s~2604_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8807_combout\);

-- Location: LCCOMB_X76_Y39_N12
\RAM1|ram_s~8808\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8808_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8807_combout\ & ((\RAM1|ram_s~2988_q\))) # (!\RAM1|ram_s~8807_combout\ & (\RAM1|ram_s~2860_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2860_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2988_q\,
	datad => \RAM1|ram_s~8807_combout\,
	combout => \RAM1|ram_s~8808_combout\);

-- Location: LCCOMB_X72_Y38_N28
\RAM1|ram_s~8811\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8811_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\) # (\RAM1|ram_s~8808_combout\)))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8810_combout\ & (!\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8810_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~8808_combout\,
	combout => \RAM1|ram_s~8811_combout\);

-- Location: LCCOMB_X68_Y34_N30
\RAM1|ram_s~4780feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4780feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~4780feeder_combout\);

-- Location: FF_X68_Y34_N31
\RAM1|ram_s~4780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4780feeder_combout\,
	ena => \RAM1|ram_s~9634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4780_q\);

-- Location: FF_X72_Y40_N25
\RAM1|ram_s~4652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4652_q\);

-- Location: LCCOMB_X75_Y40_N28
\RAM1|ram_s~4908feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4908feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~4908feeder_combout\);

-- Location: FF_X75_Y40_N29
\RAM1|ram_s~4908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4908feeder_combout\,
	ena => \RAM1|ram_s~9610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4908_q\);

-- Location: LCCOMB_X72_Y40_N24
\RAM1|ram_s~8805\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8805_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~4908_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~4652_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~4652_q\,
	datad => \RAM1|ram_s~4908_q\,
	combout => \RAM1|ram_s~8805_combout\);

-- Location: FF_X70_Y34_N9
\RAM1|ram_s~5036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5036_q\);

-- Location: LCCOMB_X70_Y34_N8
\RAM1|ram_s~8806\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8806_combout\ = (\RAM1|ram_s~8805_combout\ & (((\RAM1|ram_s~5036_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8805_combout\ & (\RAM1|ram_s~4780_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4780_q\,
	datab => \RAM1|ram_s~8805_combout\,
	datac => \RAM1|ram_s~5036_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8806_combout\);

-- Location: LCCOMB_X63_Y38_N22
\RAM1|ram_s~6828feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6828feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~6828feeder_combout\);

-- Location: FF_X63_Y38_N23
\RAM1|ram_s~6828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6828feeder_combout\,
	ena => \RAM1|ram_s~10192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6828_q\);

-- Location: FF_X70_Y45_N3
\RAM1|ram_s~6700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6700_q\);

-- Location: LCCOMB_X70_Y45_N2
\RAM1|ram_s~8812\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8812_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6828_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6700_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~6828_q\,
	datac => \RAM1|ram_s~6700_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8812_combout\);

-- Location: FF_X73_Y42_N11
\RAM1|ram_s~7084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7084_q\);

-- Location: FF_X73_Y42_N1
\RAM1|ram_s~6956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6956_q\);

-- Location: LCCOMB_X73_Y42_N10
\RAM1|ram_s~8813\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8813_combout\ = (\RAM1|ram_s~8812_combout\ & (((\RAM1|ram_s~7084_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~8812_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6956_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8812_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7084_q\,
	datad => \RAM1|ram_s~6956_q\,
	combout => \RAM1|ram_s~8813_combout\);

-- Location: LCCOMB_X70_Y34_N2
\RAM1|ram_s~8814\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8814_combout\ = (\RAM1|ram_s~8811_combout\ & (((\RAM1|ram_s~8813_combout\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8811_combout\ & (\RAM1|ram_s~8806_combout\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8811_combout\,
	datab => \RAM1|ram_s~8806_combout\,
	datac => \RAM1|ram_s~8813_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8814_combout\);

-- Location: FF_X68_Y33_N17
\RAM1|ram_s~4844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4844_q\);

-- Location: LCCOMB_X77_Y36_N16
\RAM1|ram_s~4972feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4972feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~4972feeder_combout\);

-- Location: FF_X77_Y36_N17
\RAM1|ram_s~4972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4972feeder_combout\,
	ena => \RAM1|ram_s~9595_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4972_q\);

-- Location: FF_X70_Y32_N5
\RAM1|ram_s~4716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4716_q\);

-- Location: LCCOMB_X70_Y32_N4
\RAM1|ram_s~8795\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8795_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~4972_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~4716_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~4972_q\,
	datac => \RAM1|ram_s~4716_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8795_combout\);

-- Location: FF_X70_Y33_N17
\RAM1|ram_s~5100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5100_q\);

-- Location: LCCOMB_X70_Y33_N16
\RAM1|ram_s~8796\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8796_combout\ = (\RAM1|ram_s~8795_combout\ & (((\RAM1|ram_s~5100_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8795_combout\ & (\RAM1|ram_s~4844_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4844_q\,
	datab => \RAM1|ram_s~8795_combout\,
	datac => \RAM1|ram_s~5100_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8796_combout\);

-- Location: LCCOMB_X74_Y45_N16
\RAM1|ram_s~7020feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7020feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~7020feeder_combout\);

-- Location: FF_X74_Y45_N17
\RAM1|ram_s~7020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7020feeder_combout\,
	ena => \RAM1|ram_s~10181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7020_q\);

-- Location: FF_X74_Y41_N15
\RAM1|ram_s~7148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7148_q\);

-- Location: FF_X74_Y34_N5
\RAM1|ram_s~6764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6764_q\);

-- Location: LCCOMB_X74_Y34_N2
\RAM1|ram_s~6892feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6892feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~6892feeder_combout\);

-- Location: FF_X74_Y34_N3
\RAM1|ram_s~6892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6892feeder_combout\,
	ena => \RAM1|ram_s~10182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6892_q\);

-- Location: LCCOMB_X74_Y34_N4
\RAM1|ram_s~8802\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8802_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~6892_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6764_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6764_q\,
	datad => \RAM1|ram_s~6892_q\,
	combout => \RAM1|ram_s~8802_combout\);

-- Location: LCCOMB_X74_Y41_N14
\RAM1|ram_s~8803\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8803_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8802_combout\ & ((\RAM1|ram_s~7148_q\))) # (!\RAM1|ram_s~8802_combout\ & (\RAM1|ram_s~7020_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~7020_q\,
	datac => \RAM1|ram_s~7148_q\,
	datad => \RAM1|ram_s~8802_combout\,
	combout => \RAM1|ram_s~8803_combout\);

-- Location: FF_X72_Y33_N15
\RAM1|ram_s~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~748_q\);

-- Location: FF_X73_Y33_N31
\RAM1|ram_s~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1004_q\);

-- Location: FF_X76_Y35_N17
\RAM1|ram_s~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~620_q\);

-- Location: FF_X76_Y35_N23
\RAM1|ram_s~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~876_q\);

-- Location: LCCOMB_X76_Y35_N16
\RAM1|ram_s~8799\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8799_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~876_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~620_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~620_q\,
	datad => \RAM1|ram_s~876_q\,
	combout => \RAM1|ram_s~8799_combout\);

-- Location: LCCOMB_X73_Y33_N30
\RAM1|ram_s~8800\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8800_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8799_combout\ & ((\RAM1|ram_s~1004_q\))) # (!\RAM1|ram_s~8799_combout\ & (\RAM1|ram_s~748_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~748_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1004_q\,
	datad => \RAM1|ram_s~8799_combout\,
	combout => \RAM1|ram_s~8800_combout\);

-- Location: LCCOMB_X67_Y34_N22
\RAM1|ram_s~2796feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2796feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~2796feeder_combout\);

-- Location: FF_X67_Y34_N23
\RAM1|ram_s~2796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2796feeder_combout\,
	ena => \RAM1|ram_s~10041_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2796_q\);

-- Location: FF_X74_Y35_N7
\RAM1|ram_s~2668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10048_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2668_q\);

-- Location: LCCOMB_X74_Y35_N6
\RAM1|ram_s~8797\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8797_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~2796_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2668_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2796_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2668_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8797_combout\);

-- Location: FF_X74_Y35_N25
\RAM1|ram_s~3052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10052_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3052_q\);

-- Location: FF_X73_Y36_N29
\RAM1|ram_s~2924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10037_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2924_q\);

-- Location: LCCOMB_X74_Y35_N24
\RAM1|ram_s~8798\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8798_combout\ = (\RAM1|ram_s~8797_combout\ & (((\RAM1|ram_s~3052_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~8797_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~2924_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8797_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3052_q\,
	datad => \RAM1|ram_s~2924_q\,
	combout => \RAM1|ram_s~8798_combout\);

-- Location: LCCOMB_X73_Y35_N24
\RAM1|ram_s~8801\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8801_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8798_combout\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8800_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8800_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8798_combout\,
	combout => \RAM1|ram_s~8801_combout\);

-- Location: LCCOMB_X73_Y35_N26
\RAM1|ram_s~8804\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8804_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8801_combout\ & ((\RAM1|ram_s~8803_combout\))) # (!\RAM1|ram_s~8801_combout\ & (\RAM1|ram_s~8796_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8796_combout\,
	datac => \RAM1|ram_s~8803_combout\,
	datad => \RAM1|ram_s~8801_combout\,
	combout => \RAM1|ram_s~8804_combout\);

-- Location: LCCOMB_X61_Y36_N26
\RAM1|ram_s~8815\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8815_combout\ = (\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8804_combout\) # (\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8814_combout\ & ((!\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~8814_combout\,
	datac => \RAM1|ram_s~8804_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8815_combout\);

-- Location: FF_X66_Y45_N29
\RAM1|ram_s~6988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6988_q\);

-- Location: FF_X63_Y43_N3
\RAM1|ram_s~7116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7116_q\);

-- Location: FF_X63_Y43_N25
\RAM1|ram_s~6732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6732_q\);

-- Location: FF_X62_Y43_N9
\RAM1|ram_s~6860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6860_q\);

-- Location: LCCOMB_X63_Y43_N24
\RAM1|ram_s~8792\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8792_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6860_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6732_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6732_q\,
	datad => \RAM1|ram_s~6860_q\,
	combout => \RAM1|ram_s~8792_combout\);

-- Location: LCCOMB_X63_Y43_N2
\RAM1|ram_s~8793\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8793_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8792_combout\ & ((\RAM1|ram_s~7116_q\))) # (!\RAM1|ram_s~8792_combout\ & (\RAM1|ram_s~6988_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8792_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~6988_q\,
	datac => \RAM1|ram_s~7116_q\,
	datad => \RAM1|ram_s~8792_combout\,
	combout => \RAM1|ram_s~8793_combout\);

-- Location: FF_X61_Y44_N1
\RAM1|ram_s~2636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10067_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2636_q\);

-- Location: FF_X63_Y41_N9
\RAM1|ram_s~2764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10057_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2764_q\);

-- Location: LCCOMB_X61_Y44_N0
\RAM1|ram_s~8785\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8785_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~2764_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~2636_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2636_q\,
	datad => \RAM1|ram_s~2764_q\,
	combout => \RAM1|ram_s~8785_combout\);

-- Location: FF_X65_Y45_N3
\RAM1|ram_s~3020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10071_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3020_q\);

-- Location: FF_X68_Y46_N1
\RAM1|ram_s~2892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10062_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2892_q\);

-- Location: LCCOMB_X65_Y45_N2
\RAM1|ram_s~8786\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8786_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8785_combout\ & (\RAM1|ram_s~3020_q\)) # (!\RAM1|ram_s~8785_combout\ & ((\RAM1|ram_s~2892_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8785_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~8785_combout\,
	datac => \RAM1|ram_s~3020_q\,
	datad => \RAM1|ram_s~2892_q\,
	combout => \RAM1|ram_s~8786_combout\);

-- Location: FF_X72_Y42_N31
\RAM1|ram_s~4684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4684_q\);

-- Location: FF_X76_Y41_N3
\RAM1|ram_s~4940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4940_q\);

-- Location: LCCOMB_X72_Y42_N30
\RAM1|ram_s~8787\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8787_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~4940_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~4684_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~4684_q\,
	datad => \RAM1|ram_s~4940_q\,
	combout => \RAM1|ram_s~8787_combout\);

-- Location: FF_X62_Y41_N17
\RAM1|ram_s~5068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5068_q\);

-- Location: FF_X66_Y36_N9
\RAM1|ram_s~4812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4812_q\);

-- Location: LCCOMB_X62_Y41_N16
\RAM1|ram_s~8788\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8788_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8787_combout\ & (\RAM1|ram_s~5068_q\)) # (!\RAM1|ram_s~8787_combout\ & ((\RAM1|ram_s~4812_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8787_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~8787_combout\,
	datac => \RAM1|ram_s~5068_q\,
	datad => \RAM1|ram_s~4812_q\,
	combout => \RAM1|ram_s~8788_combout\);

-- Location: FF_X59_Y40_N29
\RAM1|ram_s~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~716_q\);

-- Location: FF_X72_Y43_N5
\RAM1|ram_s~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~588_q\);

-- Location: FF_X75_Y44_N25
\RAM1|ram_s~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~844_q\);

-- Location: LCCOMB_X72_Y43_N4
\RAM1|ram_s~8789\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8789_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~844_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~588_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~588_q\,
	datad => \RAM1|ram_s~844_q\,
	combout => \RAM1|ram_s~8789_combout\);

-- Location: FF_X61_Y41_N7
\RAM1|ram_s~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~972_q\);

-- Location: LCCOMB_X61_Y41_N6
\RAM1|ram_s~8790\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8790_combout\ = (\RAM1|ram_s~8789_combout\ & (((\RAM1|ram_s~972_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8789_combout\ & (\RAM1|ram_s~716_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~716_q\,
	datab => \RAM1|ram_s~8789_combout\,
	datac => \RAM1|ram_s~972_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8790_combout\);

-- Location: LCCOMB_X73_Y41_N2
\RAM1|ram_s~8791\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8791_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8788_combout\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8790_combout\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8788_combout\,
	datac => \RAM1|ram_s~8790_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8791_combout\);

-- Location: LCCOMB_X63_Y37_N0
\RAM1|ram_s~8794\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8794_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8791_combout\ & (\RAM1|ram_s~8793_combout\)) # (!\RAM1|ram_s~8791_combout\ & ((\RAM1|ram_s~8786_combout\))))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8793_combout\,
	datac => \RAM1|ram_s~8786_combout\,
	datad => \RAM1|ram_s~8791_combout\,
	combout => \RAM1|ram_s~8794_combout\);

-- Location: LCCOMB_X60_Y35_N4
\RAM1|ram_s~2828feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2828feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~2828feeder_combout\);

-- Location: FF_X60_Y35_N5
\RAM1|ram_s~2828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2828feeder_combout\,
	ena => \RAM1|ram_s~10094_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2828_q\);

-- Location: FF_X60_Y36_N31
\RAM1|ram_s~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~780_q\);

-- Location: LCCOMB_X60_Y36_N30
\RAM1|ram_s~8816\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8816_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2828_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~780_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~2828_q\,
	datac => \RAM1|ram_s~780_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8816_combout\);

-- Location: FF_X62_Y33_N3
\RAM1|ram_s~6924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6924_q\);

-- Location: FF_X68_Y33_N19
\RAM1|ram_s~4876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4876_q\);

-- Location: LCCOMB_X62_Y33_N2
\RAM1|ram_s~8817\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8817_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8816_combout\ & (\RAM1|ram_s~6924_q\)) # (!\RAM1|ram_s~8816_combout\ & ((\RAM1|ram_s~4876_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~8816_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8816_combout\,
	datac => \RAM1|ram_s~6924_q\,
	datad => \RAM1|ram_s~4876_q\,
	combout => \RAM1|ram_s~8817_combout\);

-- Location: LCCOMB_X59_Y39_N14
\RAM1|ram_s~5132feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5132feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~5132feeder_combout\);

-- Location: FF_X59_Y39_N15
\RAM1|ram_s~5132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5132feeder_combout\,
	ena => \RAM1|ram_s~9678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5132_q\);

-- Location: FF_X61_Y42_N1
\RAM1|ram_s~7180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7180_q\);

-- Location: FF_X60_Y39_N17
\RAM1|ram_s~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1036_q\);

-- Location: FF_X61_Y35_N27
\RAM1|ram_s~3084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3084_q\);

-- Location: LCCOMB_X60_Y39_N16
\RAM1|ram_s~8823\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8823_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3084_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1036_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1036_q\,
	datad => \RAM1|ram_s~3084_q\,
	combout => \RAM1|ram_s~8823_combout\);

-- Location: LCCOMB_X61_Y42_N0
\RAM1|ram_s~8824\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8824_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8823_combout\ & ((\RAM1|ram_s~7180_q\))) # (!\RAM1|ram_s~8823_combout\ & (\RAM1|ram_s~5132_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5132_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7180_q\,
	datad => \RAM1|ram_s~8823_combout\,
	combout => \RAM1|ram_s~8824_combout\);

-- Location: FF_X63_Y36_N21
\RAM1|ram_s~4748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4748_q\);

-- Location: FF_X63_Y39_N19
\RAM1|ram_s~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~652_q\);

-- Location: LCCOMB_X63_Y39_N18
\RAM1|ram_s~8820\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8820_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~4748_q\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~652_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~4748_q\,
	datac => \RAM1|ram_s~652_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8820_combout\);

-- Location: FF_X63_Y45_N13
\RAM1|ram_s~6796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6796_q\);

-- Location: FF_X63_Y35_N13
\RAM1|ram_s~2700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2700_q\);

-- Location: LCCOMB_X63_Y45_N12
\RAM1|ram_s~8821\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8821_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8820_combout\ & (\RAM1|ram_s~6796_q\)) # (!\RAM1|ram_s~8820_combout\ & ((\RAM1|ram_s~2700_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8820_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8820_combout\,
	datac => \RAM1|ram_s~6796_q\,
	datad => \RAM1|ram_s~2700_q\,
	combout => \RAM1|ram_s~8821_combout\);

-- Location: FF_X73_Y36_N23
\RAM1|ram_s~2956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2956_q\);

-- Location: FF_X63_Y45_N3
\RAM1|ram_s~7052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7052_q\);

-- Location: FF_X60_Y47_N1
\RAM1|ram_s~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~908_q\);

-- Location: FF_X58_Y39_N19
\RAM1|ram_s~5004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5004_q\);

-- Location: LCCOMB_X60_Y47_N0
\RAM1|ram_s~8818\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8818_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5004_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~908_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~908_q\,
	datad => \RAM1|ram_s~5004_q\,
	combout => \RAM1|ram_s~8818_combout\);

-- Location: LCCOMB_X63_Y45_N2
\RAM1|ram_s~8819\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8819_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8818_combout\ & ((\RAM1|ram_s~7052_q\))) # (!\RAM1|ram_s~8818_combout\ & (\RAM1|ram_s~2956_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~2956_q\,
	datac => \RAM1|ram_s~7052_q\,
	datad => \RAM1|ram_s~8818_combout\,
	combout => \RAM1|ram_s~8819_combout\);

-- Location: LCCOMB_X63_Y45_N6
\RAM1|ram_s~8822\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8822_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8819_combout\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~8821_combout\,
	datad => \RAM1|ram_s~8819_combout\,
	combout => \RAM1|ram_s~8822_combout\);

-- Location: LCCOMB_X61_Y43_N24
\RAM1|ram_s~8825\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8825_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8822_combout\ & ((\RAM1|ram_s~8824_combout\))) # (!\RAM1|ram_s~8822_combout\ & (\RAM1|ram_s~8817_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8817_combout\,
	datab => \RAM1|ram_s~8824_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8822_combout\,
	combout => \RAM1|ram_s~8825_combout\);

-- Location: LCCOMB_X61_Y36_N28
\RAM1|ram_s~8826\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8826_combout\ = (\RAM1|ram_s~8815_combout\ & (((\RAM1|ram_s~8825_combout\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~8815_combout\ & (\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8794_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8815_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8794_combout\,
	datad => \RAM1|ram_s~8825_combout\,
	combout => \RAM1|ram_s~8826_combout\);

-- Location: LCCOMB_X69_Y40_N24
\RAM1|ram_s~8869\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8869_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~8826_combout\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8868_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8868_combout\,
	datad => \RAM1|ram_s~8826_combout\,
	combout => \RAM1|ram_s~8869_combout\);

-- Location: FF_X80_Y39_N11
\RAM1|ram_s~3692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10051_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3692_q\);

-- Location: FF_X74_Y39_N3
\RAM1|ram_s~7788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7788_q\);

-- Location: FF_X70_Y36_N27
\RAM1|ram_s~5740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5740_q\);

-- Location: FF_X77_Y39_N11
\RAM1|ram_s~1644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1644_q\);

-- Location: LCCOMB_X77_Y39_N10
\RAM1|ram_s~8874\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8874_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5740_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~1644_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5740_q\,
	datac => \RAM1|ram_s~1644_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8874_combout\);

-- Location: LCCOMB_X74_Y39_N2
\RAM1|ram_s~8875\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8875_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8874_combout\ & ((\RAM1|ram_s~7788_q\))) # (!\RAM1|ram_s~8874_combout\ & (\RAM1|ram_s~3692_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3692_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7788_q\,
	datad => \RAM1|ram_s~8874_combout\,
	combout => \RAM1|ram_s~8875_combout\);

-- Location: FF_X68_Y37_N31
\RAM1|ram_s~3820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10045_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3820_q\);

-- Location: FF_X66_Y37_N27
\RAM1|ram_s~1772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1772_q\);

-- Location: LCCOMB_X66_Y37_N26
\RAM1|ram_s~8872\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8872_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3820_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~1772_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3820_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1772_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8872_combout\);

-- Location: FF_X74_Y32_N13
\RAM1|ram_s~7916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7916_q\);

-- Location: LCCOMB_X68_Y30_N4
\RAM1|ram_s~5868feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5868feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~5868feeder_combout\);

-- Location: FF_X68_Y30_N5
\RAM1|ram_s~5868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5868feeder_combout\,
	ena => \RAM1|ram_s~9642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5868_q\);

-- Location: LCCOMB_X74_Y32_N12
\RAM1|ram_s~8873\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8873_combout\ = (\RAM1|ram_s~8872_combout\ & (((\RAM1|ram_s~7916_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~8872_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5868_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8872_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7916_q\,
	datad => \RAM1|ram_s~5868_q\,
	combout => \RAM1|ram_s~8873_combout\);

-- Location: LCCOMB_X73_Y42_N4
\RAM1|ram_s~8876\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8876_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8873_combout\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8875_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8875_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~8873_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8876_combout\);

-- Location: FF_X73_Y37_N13
\RAM1|ram_s~2028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2028_q\);

-- Location: FF_X76_Y37_N29
\RAM1|ram_s~4076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4076_q\);

-- Location: LCCOMB_X73_Y37_N12
\RAM1|ram_s~8877\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8877_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~4076_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2028_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~2028_q\,
	datad => \RAM1|ram_s~4076_q\,
	combout => \RAM1|ram_s~8877_combout\);

-- Location: FF_X74_Y37_N11
\RAM1|ram_s~8172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8172_q\);

-- Location: LCCOMB_X75_Y33_N22
\RAM1|ram_s~6124feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6124feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~6124feeder_combout\);

-- Location: FF_X75_Y33_N23
\RAM1|ram_s~6124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6124feeder_combout\,
	ena => \RAM1|ram_s~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6124_q\);

-- Location: LCCOMB_X74_Y37_N10
\RAM1|ram_s~8878\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8878_combout\ = (\RAM1|ram_s~8877_combout\ & (((\RAM1|ram_s~8172_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~8877_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~6124_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8877_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~8172_q\,
	datad => \RAM1|ram_s~6124_q\,
	combout => \RAM1|ram_s~8878_combout\);

-- Location: FF_X74_Y40_N13
\RAM1|ram_s~5996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5996_q\);

-- Location: FF_X74_Y40_N7
\RAM1|ram_s~1900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1900_q\);

-- Location: LCCOMB_X74_Y40_N6
\RAM1|ram_s~8870\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8870_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5996_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~1900_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5996_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1900_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8870_combout\);

-- Location: FF_X80_Y40_N11
\RAM1|ram_s~8044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8044_q\);

-- Location: FF_X80_Y40_N25
\RAM1|ram_s~3948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10039_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3948_q\);

-- Location: LCCOMB_X80_Y40_N10
\RAM1|ram_s~8871\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8871_combout\ = (\RAM1|ram_s~8870_combout\ & (((\RAM1|ram_s~8044_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~8870_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3948_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8870_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8044_q\,
	datad => \RAM1|ram_s~3948_q\,
	combout => \RAM1|ram_s~8871_combout\);

-- Location: LCCOMB_X73_Y41_N28
\RAM1|ram_s~8879\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8879_combout\ = (\RAM1|ram_s~8876_combout\ & ((\RAM1|ram_s~8878_combout\) # ((!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8876_combout\ & (((\ULA1|Add0~19_combout\ & \RAM1|ram_s~8871_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8876_combout\,
	datab => \RAM1|ram_s~8878_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8871_combout\,
	combout => \RAM1|ram_s~8879_combout\);

-- Location: FF_X66_Y37_N29
\RAM1|ram_s~1804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1804_q\);

-- Location: FF_X66_Y40_N25
\RAM1|ram_s~2060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2060_q\);

-- Location: FF_X67_Y37_N19
\RAM1|ram_s~1676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1676_q\);

-- Location: FF_X60_Y47_N11
\RAM1|ram_s~1932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1932_q\);

-- Location: LCCOMB_X67_Y37_N18
\RAM1|ram_s~8905\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8905_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~1932_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~1676_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~1676_q\,
	datad => \RAM1|ram_s~1932_q\,
	combout => \RAM1|ram_s~8905_combout\);

-- Location: LCCOMB_X66_Y40_N24
\RAM1|ram_s~8906\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8906_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8905_combout\ & ((\RAM1|ram_s~2060_q\))) # (!\RAM1|ram_s~8905_combout\ & (\RAM1|ram_s~1804_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8905_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1804_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2060_q\,
	datad => \RAM1|ram_s~8905_combout\,
	combout => \RAM1|ram_s~8906_combout\);

-- Location: LCCOMB_X69_Y39_N20
\RAM1|ram_s~6028feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6028feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~6028feeder_combout\);

-- Location: FF_X69_Y39_N21
\RAM1|ram_s~6028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6028feeder_combout\,
	ena => \RAM1|ram_s~9620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6028_q\);

-- Location: FF_X70_Y36_N5
\RAM1|ram_s~5772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5772_q\);

-- Location: LCCOMB_X70_Y36_N4
\RAM1|ram_s~8903\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8903_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6028_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~5772_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~6028_q\,
	datac => \RAM1|ram_s~5772_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8903_combout\);

-- Location: FF_X68_Y40_N13
\RAM1|ram_s~6156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6156_q\);

-- Location: LCCOMB_X65_Y32_N0
\RAM1|ram_s~5900feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5900feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~5900feeder_combout\);

-- Location: FF_X65_Y32_N1
\RAM1|ram_s~5900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5900feeder_combout\,
	ena => \RAM1|ram_s~9644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5900_q\);

-- Location: LCCOMB_X68_Y40_N12
\RAM1|ram_s~8904\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8904_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8903_combout\ & (\RAM1|ram_s~6156_q\)) # (!\RAM1|ram_s~8903_combout\ & ((\RAM1|ram_s~5900_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8903_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~8903_combout\,
	datac => \RAM1|ram_s~6156_q\,
	datad => \RAM1|ram_s~5900_q\,
	combout => \RAM1|ram_s~8904_combout\);

-- Location: LCCOMB_X69_Y40_N2
\RAM1|ram_s~8907\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8907_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\) # (\RAM1|ram_s~8904_combout\)))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~8906_combout\ & (!\ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8906_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8904_combout\,
	combout => \RAM1|ram_s~8907_combout\);

-- Location: FF_X62_Y35_N27
\RAM1|ram_s~3980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3980_q\);

-- Location: FF_X61_Y35_N29
\RAM1|ram_s~4108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4108_q\);

-- Location: FF_X62_Y34_N13
\RAM1|ram_s~3852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3852_q\);

-- Location: FF_X62_Y35_N5
\RAM1|ram_s~3724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3724_q\);

-- Location: LCCOMB_X62_Y35_N4
\RAM1|ram_s~8901\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8901_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~3852_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~3724_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3852_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~3724_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8901_combout\);

-- Location: LCCOMB_X61_Y35_N28
\RAM1|ram_s~8902\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8902_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8901_combout\ & ((\RAM1|ram_s~4108_q\))) # (!\RAM1|ram_s~8901_combout\ & (\RAM1|ram_s~3980_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~3980_q\,
	datac => \RAM1|ram_s~4108_q\,
	datad => \RAM1|ram_s~8901_combout\,
	combout => \RAM1|ram_s~8902_combout\);

-- Location: LCCOMB_X66_Y35_N14
\RAM1|ram_s~7948feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7948feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~7948feeder_combout\);

-- Location: FF_X66_Y35_N15
\RAM1|ram_s~7948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7948feeder_combout\,
	ena => \RAM1|ram_s~10241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7948_q\);

-- Location: FF_X70_Y43_N7
\RAM1|ram_s~7820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7820_q\);

-- Location: LCCOMB_X70_Y43_N6
\RAM1|ram_s~8908\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8908_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~7948_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~7820_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7948_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7820_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8908_combout\);

-- Location: FF_X69_Y46_N5
\RAM1|ram_s~8076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8076_q\);

-- Location: FF_X70_Y43_N25
\RAM1|ram_s~8204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8204_q\);

-- Location: LCCOMB_X70_Y43_N24
\RAM1|ram_s~8909\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8909_combout\ = (\RAM1|ram_s~8908_combout\ & (((\RAM1|ram_s~8204_q\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8908_combout\ & (\RAM1|ram_s~8076_q\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8908_combout\,
	datab => \RAM1|ram_s~8076_q\,
	datac => \RAM1|ram_s~8204_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8909_combout\);

-- Location: LCCOMB_X70_Y42_N18
\RAM1|ram_s~8910\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8910_combout\ = (\RAM1|ram_s~8907_combout\ & (((\RAM1|ram_s~8909_combout\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~8907_combout\ & (\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8902_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8907_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8902_combout\,
	datad => \RAM1|ram_s~8909_combout\,
	combout => \RAM1|ram_s~8910_combout\);

-- Location: LCCOMB_X67_Y30_N12
\RAM1|ram_s~5804feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5804feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~5804feeder_combout\);

-- Location: FF_X67_Y30_N13
\RAM1|ram_s~5804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5804feeder_combout\,
	ena => \RAM1|ram_s~9643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5804_q\);

-- Location: FF_X63_Y34_N25
\RAM1|ram_s~1708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1708_q\);

-- Location: LCCOMB_X60_Y37_N28
\RAM1|ram_s~3756feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3756feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~3756feeder_combout\);

-- Location: FF_X60_Y37_N29
\RAM1|ram_s~3756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3756feeder_combout\,
	ena => \RAM1|ram_s~10085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3756_q\);

-- Location: LCCOMB_X63_Y34_N24
\RAM1|ram_s~8892\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8892_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3756_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1708_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1708_q\,
	datad => \RAM1|ram_s~3756_q\,
	combout => \RAM1|ram_s~8892_combout\);

-- Location: FF_X67_Y33_N17
\RAM1|ram_s~7852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7852_q\);

-- Location: LCCOMB_X67_Y33_N16
\RAM1|ram_s~8893\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8893_combout\ = (\RAM1|ram_s~8892_combout\ & (((\RAM1|ram_s~7852_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8892_combout\ & (\RAM1|ram_s~5804_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5804_q\,
	datab => \RAM1|ram_s~8892_combout\,
	datac => \RAM1|ram_s~7852_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8893_combout\);

-- Location: LCCOMB_X76_Y40_N8
\RAM1|ram_s~3628feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3628feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~3628feeder_combout\);

-- Location: FF_X76_Y40_N9
\RAM1|ram_s~3628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3628feeder_combout\,
	ena => \RAM1|ram_s~10089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3628_q\);

-- Location: FF_X74_Y39_N29
\RAM1|ram_s~7724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7724_q\);

-- Location: FF_X72_Y39_N29
\RAM1|ram_s~1580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1580_q\);

-- Location: LCCOMB_X72_Y40_N2
\RAM1|ram_s~5676feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5676feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~5676feeder_combout\);

-- Location: FF_X72_Y40_N3
\RAM1|ram_s~5676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5676feeder_combout\,
	ena => \RAM1|ram_s~9661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5676_q\);

-- Location: LCCOMB_X72_Y39_N28
\RAM1|ram_s~8894\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8894_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5676_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1580_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1580_q\,
	datad => \RAM1|ram_s~5676_q\,
	combout => \RAM1|ram_s~8894_combout\);

-- Location: LCCOMB_X74_Y39_N28
\RAM1|ram_s~8895\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8895_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8894_combout\ & ((\RAM1|ram_s~7724_q\))) # (!\RAM1|ram_s~8894_combout\ & (\RAM1|ram_s~3628_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8894_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3628_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7724_q\,
	datad => \RAM1|ram_s~8894_combout\,
	combout => \RAM1|ram_s~8895_combout\);

-- Location: LCCOMB_X70_Y42_N10
\RAM1|ram_s~8896\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8896_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8893_combout\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((!\ULA1|Add0~19_combout\ & \RAM1|ram_s~8895_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~8893_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8895_combout\,
	combout => \RAM1|ram_s~8896_combout\);

-- Location: FF_X74_Y44_N5
\RAM1|ram_s~1836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1836_q\);

-- Location: FF_X75_Y44_N19
\RAM1|ram_s~5932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5932_q\);

-- Location: LCCOMB_X74_Y44_N4
\RAM1|ram_s~8890\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8890_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5932_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1836_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1836_q\,
	datad => \RAM1|ram_s~5932_q\,
	combout => \RAM1|ram_s~8890_combout\);

-- Location: FF_X76_Y42_N17
\RAM1|ram_s~7980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7980_q\);

-- Location: LCCOMB_X76_Y44_N14
\RAM1|ram_s~3884feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3884feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~3884feeder_combout\);

-- Location: FF_X76_Y44_N15
\RAM1|ram_s~3884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3884feeder_combout\,
	ena => \RAM1|ram_s~10079_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3884_q\);

-- Location: LCCOMB_X76_Y42_N16
\RAM1|ram_s~8891\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8891_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8890_combout\ & (\RAM1|ram_s~7980_q\)) # (!\RAM1|ram_s~8890_combout\ & ((\RAM1|ram_s~3884_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8890_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8890_combout\,
	datac => \RAM1|ram_s~7980_q\,
	datad => \RAM1|ram_s~3884_q\,
	combout => \RAM1|ram_s~8891_combout\);

-- Location: LCCOMB_X76_Y39_N14
\RAM1|ram_s~4012feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4012feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~4012feeder_combout\);

-- Location: FF_X76_Y39_N15
\RAM1|ram_s~4012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4012feeder_combout\,
	ena => \RAM1|ram_s~10093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4012_q\);

-- Location: FF_X72_Y38_N7
\RAM1|ram_s~1964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1964_q\);

-- Location: LCCOMB_X72_Y38_N6
\RAM1|ram_s~8897\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8897_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~4012_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~1964_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~4012_q\,
	datac => \RAM1|ram_s~1964_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8897_combout\);

-- Location: LCCOMB_X68_Y45_N14
\RAM1|ram_s~6060feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6060feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~6060feeder_combout\);

-- Location: FF_X68_Y45_N15
\RAM1|ram_s~6060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6060feeder_combout\,
	ena => \RAM1|ram_s~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6060_q\);

-- Location: FF_X70_Y42_N21
\RAM1|ram_s~8108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8108_q\);

-- Location: LCCOMB_X70_Y42_N20
\RAM1|ram_s~8898\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8898_combout\ = (\RAM1|ram_s~8897_combout\ & (((\RAM1|ram_s~8108_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8897_combout\ & (\RAM1|ram_s~6060_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8897_combout\,
	datab => \RAM1|ram_s~6060_q\,
	datac => \RAM1|ram_s~8108_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8898_combout\);

-- Location: LCCOMB_X70_Y42_N22
\RAM1|ram_s~8899\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8899_combout\ = (\RAM1|ram_s~8896_combout\ & (((\RAM1|ram_s~8898_combout\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8896_combout\ & (\RAM1|ram_s~8891_combout\ & (\ULA1|Add0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8896_combout\,
	datab => \RAM1|ram_s~8891_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8898_combout\,
	combout => \RAM1|ram_s~8899_combout\);

-- Location: FF_X61_Y44_N3
\RAM1|ram_s~3660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10069_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3660_q\);

-- Location: FF_X67_Y43_N31
\RAM1|ram_s~7756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7756_q\);

-- Location: FF_X70_Y41_N7
\RAM1|ram_s~5708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5708_q\);

-- Location: FF_X70_Y41_N25
\RAM1|ram_s~1612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1612_q\);

-- Location: LCCOMB_X70_Y41_N24
\RAM1|ram_s~8884\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8884_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5708_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~1612_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5708_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1612_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8884_combout\);

-- Location: LCCOMB_X67_Y43_N30
\RAM1|ram_s~8885\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8885_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8884_combout\ & ((\RAM1|ram_s~7756_q\))) # (!\RAM1|ram_s~8884_combout\ & (\RAM1|ram_s~3660_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8884_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3660_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7756_q\,
	datad => \RAM1|ram_s~8884_combout\,
	combout => \RAM1|ram_s~8885_combout\);

-- Location: LCCOMB_X68_Y44_N6
\RAM1|ram_s~5964feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5964feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~5964feeder_combout\);

-- Location: FF_X68_Y44_N7
\RAM1|ram_s~5964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5964feeder_combout\,
	ena => \RAM1|ram_s~9608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5964_q\);

-- Location: FF_X68_Y44_N9
\RAM1|ram_s~1868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1868_q\);

-- Location: LCCOMB_X68_Y44_N8
\RAM1|ram_s~8882\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8882_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~5964_q\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~1868_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5964_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1868_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8882_combout\);

-- Location: FF_X67_Y46_N17
\RAM1|ram_s~8012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8012_q\);

-- Location: FF_X68_Y46_N19
\RAM1|ram_s~3916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10064_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3916_q\);

-- Location: LCCOMB_X67_Y46_N16
\RAM1|ram_s~8883\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8883_combout\ = (\RAM1|ram_s~8882_combout\ & (((\RAM1|ram_s~8012_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~8882_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3916_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8882_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8012_q\,
	datad => \RAM1|ram_s~3916_q\,
	combout => \RAM1|ram_s~8883_combout\);

-- Location: LCCOMB_X67_Y43_N0
\RAM1|ram_s~8886\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8886_combout\ = (\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8883_combout\) # (\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8885_combout\ & ((!\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8885_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~8883_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8886_combout\);

-- Location: LCCOMB_X65_Y32_N14
\RAM1|ram_s~5836feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5836feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~5836feeder_combout\);

-- Location: FF_X65_Y32_N15
\RAM1|ram_s~5836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5836feeder_combout\,
	ena => \RAM1|ram_s~9641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5836_q\);

-- Location: FF_X66_Y35_N29
\RAM1|ram_s~7884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7884_q\);

-- Location: FF_X67_Y38_N17
\RAM1|ram_s~1740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1740_q\);

-- Location: LCCOMB_X67_Y38_N6
\RAM1|ram_s~3788feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3788feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~3788feeder_combout\);

-- Location: FF_X67_Y38_N7
\RAM1|ram_s~3788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3788feeder_combout\,
	ena => \RAM1|ram_s~10060_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3788_q\);

-- Location: LCCOMB_X67_Y38_N16
\RAM1|ram_s~8880\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8880_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3788_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1740_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1740_q\,
	datad => \RAM1|ram_s~3788_q\,
	combout => \RAM1|ram_s~8880_combout\);

-- Location: LCCOMB_X66_Y35_N28
\RAM1|ram_s~8881\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8881_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8880_combout\ & ((\RAM1|ram_s~7884_q\))) # (!\RAM1|ram_s~8880_combout\ & (\RAM1|ram_s~5836_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8880_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5836_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7884_q\,
	datad => \RAM1|ram_s~8880_combout\,
	combout => \RAM1|ram_s~8881_combout\);

-- Location: FF_X69_Y44_N11
\RAM1|ram_s~4044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4044_q\);

-- Location: FF_X69_Y45_N15
\RAM1|ram_s~1996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1996_q\);

-- Location: LCCOMB_X69_Y45_N14
\RAM1|ram_s~8887\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8887_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~4044_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~1996_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~4044_q\,
	datac => \RAM1|ram_s~1996_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8887_combout\);

-- Location: FF_X69_Y45_N17
\RAM1|ram_s~8140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8140_q\);

-- Location: LCCOMB_X68_Y45_N12
\RAM1|ram_s~6092feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6092feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~6092feeder_combout\);

-- Location: FF_X68_Y45_N13
\RAM1|ram_s~6092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6092feeder_combout\,
	ena => \RAM1|ram_s~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6092_q\);

-- Location: LCCOMB_X69_Y45_N16
\RAM1|ram_s~8888\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8888_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8887_combout\ & (\RAM1|ram_s~8140_q\)) # (!\RAM1|ram_s~8887_combout\ & ((\RAM1|ram_s~6092_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~8887_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8887_combout\,
	datac => \RAM1|ram_s~8140_q\,
	datad => \RAM1|ram_s~6092_q\,
	combout => \RAM1|ram_s~8888_combout\);

-- Location: LCCOMB_X70_Y42_N8
\RAM1|ram_s~8889\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8889_combout\ = (\RAM1|ram_s~8886_combout\ & (((\RAM1|ram_s~8888_combout\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8886_combout\ & (\RAM1|ram_s~8881_combout\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8886_combout\,
	datab => \RAM1|ram_s~8881_combout\,
	datac => \RAM1|ram_s~8888_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8889_combout\);

-- Location: LCCOMB_X70_Y42_N16
\RAM1|ram_s~8900\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8900_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8889_combout\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8899_combout\,
	datab => \RAM1|ram_s~8889_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8900_combout\);

-- Location: LCCOMB_X70_Y42_N28
\RAM1|ram_s~8911\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8911_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8900_combout\ & ((\RAM1|ram_s~8910_combout\))) # (!\RAM1|ram_s~8900_combout\ & (\RAM1|ram_s~8879_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8900_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8879_combout\,
	datab => \RAM1|ram_s~8910_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~8900_combout\,
	combout => \RAM1|ram_s~8911_combout\);

-- Location: FF_X75_Y35_N25
\RAM1|ram_s~3308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10042_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3308_q\);

-- Location: FF_X75_Y35_N3
\RAM1|ram_s~3564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10054_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3564_q\);

-- Location: LCCOMB_X79_Y38_N30
\RAM1|ram_s~3436feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3436feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~3436feeder_combout\);

-- Location: FF_X79_Y38_N31
\RAM1|ram_s~3436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3436feeder_combout\,
	ena => \RAM1|ram_s~10035_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3436_q\);

-- Location: FF_X79_Y37_N3
\RAM1|ram_s~3180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10047_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3180_q\);

-- Location: LCCOMB_X79_Y37_N2
\RAM1|ram_s~8753\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8753_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~3436_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~3180_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3436_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~3180_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8753_combout\);

-- Location: LCCOMB_X75_Y35_N2
\RAM1|ram_s~8754\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8754_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8753_combout\ & ((\RAM1|ram_s~3564_q\))) # (!\RAM1|ram_s~8753_combout\ & (\RAM1|ram_s~3308_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~3308_q\,
	datac => \RAM1|ram_s~3564_q\,
	datad => \RAM1|ram_s~8753_combout\,
	combout => \RAM1|ram_s~8754_combout\);

-- Location: FF_X61_Y47_N31
\RAM1|ram_s~3404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10061_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3404_q\);

-- Location: FF_X61_Y47_N17
\RAM1|ram_s~3532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3532_q\);

-- Location: LCCOMB_X62_Y40_N2
\RAM1|ram_s~3276feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3276feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~3276feeder_combout\);

-- Location: FF_X62_Y40_N3
\RAM1|ram_s~3276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3276feeder_combout\,
	ena => \RAM1|ram_s~10058_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3276_q\);

-- Location: FF_X62_Y46_N11
\RAM1|ram_s~3148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10065_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3148_q\);

-- Location: LCCOMB_X62_Y46_N10
\RAM1|ram_s~8755\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8755_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~3276_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~3148_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3276_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~3148_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8755_combout\);

-- Location: LCCOMB_X61_Y47_N16
\RAM1|ram_s~8756\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8756_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8755_combout\ & ((\RAM1|ram_s~3532_q\))) # (!\RAM1|ram_s~8755_combout\ & (\RAM1|ram_s~3404_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3404_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3532_q\,
	datad => \RAM1|ram_s~8755_combout\,
	combout => \RAM1|ram_s~8756_combout\);

-- Location: FF_X80_Y41_N19
\RAM1|ram_s~3116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3116_q\);

-- Location: FF_X73_Y34_N1
\RAM1|ram_s~3372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3372_q\);

-- Location: LCCOMB_X80_Y41_N18
\RAM1|ram_s~8757\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8757_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~3372_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~3116_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3116_q\,
	datad => \RAM1|ram_s~3372_q\,
	combout => \RAM1|ram_s~8757_combout\);

-- Location: LCCOMB_X60_Y37_N18
\RAM1|ram_s~3244feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3244feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~3244feeder_combout\);

-- Location: FF_X60_Y37_N19
\RAM1|ram_s~3244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3244feeder_combout\,
	ena => \RAM1|ram_s~10083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3244_q\);

-- Location: FF_X70_Y39_N19
\RAM1|ram_s~3500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3500_q\);

-- Location: LCCOMB_X70_Y39_N18
\RAM1|ram_s~8758\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8758_combout\ = (\RAM1|ram_s~8757_combout\ & (((\RAM1|ram_s~3500_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8757_combout\ & (\RAM1|ram_s~3244_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8757_combout\,
	datab => \RAM1|ram_s~3244_q\,
	datac => \RAM1|ram_s~3500_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8758_combout\);

-- Location: LCCOMB_X69_Y38_N20
\RAM1|ram_s~8759\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8759_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8756_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8758_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8756_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~8758_combout\,
	combout => \RAM1|ram_s~8759_combout\);

-- Location: FF_X63_Y33_N27
\RAM1|ram_s~3212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3212_q\);

-- Location: LCCOMB_X59_Y33_N16
\RAM1|ram_s~3340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3340feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~3340feeder_combout\);

-- Location: FF_X59_Y33_N17
\RAM1|ram_s~3340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3340feeder_combout\,
	ena => \RAM1|ram_s~10095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3340_q\);

-- Location: LCCOMB_X63_Y33_N26
\RAM1|ram_s~8760\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8760_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~3340_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~3212_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3212_q\,
	datad => \RAM1|ram_s~3340_q\,
	combout => \RAM1|ram_s~8760_combout\);

-- Location: FF_X61_Y33_N7
\RAM1|ram_s~3596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3596_q\);

-- Location: FF_X61_Y33_N13
\RAM1|ram_s~3468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10099_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3468_q\);

-- Location: LCCOMB_X61_Y33_N6
\RAM1|ram_s~8761\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8761_combout\ = (\RAM1|ram_s~8760_combout\ & (((\RAM1|ram_s~3596_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~8760_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~3468_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8760_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3596_q\,
	datad => \RAM1|ram_s~3468_q\,
	combout => \RAM1|ram_s~8761_combout\);

-- Location: LCCOMB_X69_Y38_N30
\RAM1|ram_s~8762\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8762_combout\ = (\RAM1|ram_s~8759_combout\ & (((\RAM1|ram_s~8761_combout\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8759_combout\ & (\RAM1|ram_s~8754_combout\ & (\ULA1|Add0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8754_combout\,
	datab => \RAM1|ram_s~8759_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~8761_combout\,
	combout => \RAM1|ram_s~8762_combout\);

-- Location: FF_X67_Y40_N11
\RAM1|ram_s~1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1388_q\);

-- Location: FF_X67_Y40_N29
\RAM1|ram_s~1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1420_q\);

-- Location: FF_X65_Y40_N15
\RAM1|ram_s~1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1324_q\);

-- Location: LCCOMB_X62_Y45_N26
\RAM1|ram_s~1356feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1356feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~1356feeder_combout\);

-- Location: FF_X62_Y45_N27
\RAM1|ram_s~1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1356feeder_combout\,
	ena => \RAM1|ram_s~10117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1356_q\);

-- Location: LCCOMB_X65_Y40_N14
\RAM1|ram_s~8763\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8763_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~1356_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~1324_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~1324_q\,
	datad => \RAM1|ram_s~1356_q\,
	combout => \RAM1|ram_s~8763_combout\);

-- Location: LCCOMB_X67_Y40_N28
\RAM1|ram_s~8764\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8764_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8763_combout\ & ((\RAM1|ram_s~1420_q\))) # (!\RAM1|ram_s~8763_combout\ & (\RAM1|ram_s~1388_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1388_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~1420_q\,
	datad => \RAM1|ram_s~8763_combout\,
	combout => \RAM1|ram_s~8764_combout\);

-- Location: FF_X72_Y38_N27
\RAM1|ram_s~1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1452_q\);

-- Location: LCCOMB_X73_Y38_N24
\RAM1|ram_s~1516feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1516feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~1516feeder_combout\);

-- Location: FF_X73_Y38_N25
\RAM1|ram_s~1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1516feeder_combout\,
	ena => \RAM1|ram_s~10116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1516_q\);

-- Location: LCCOMB_X72_Y38_N26
\RAM1|ram_s~8770\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8770_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~1516_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~1452_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~1452_q\,
	datad => \RAM1|ram_s~1516_q\,
	combout => \RAM1|ram_s~8770_combout\);

-- Location: FF_X68_Y41_N29
\RAM1|ram_s~1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1548_q\);

-- Location: LCCOMB_X69_Y41_N6
\RAM1|ram_s~1484feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1484feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~1484feeder_combout\);

-- Location: FF_X69_Y41_N7
\RAM1|ram_s~1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1484feeder_combout\,
	ena => \RAM1|ram_s~10121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1484_q\);

-- Location: LCCOMB_X68_Y41_N28
\RAM1|ram_s~8771\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8771_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8770_combout\ & (\RAM1|ram_s~1548_q\)) # (!\RAM1|ram_s~8770_combout\ & ((\RAM1|ram_s~1484_q\))))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8770_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~8770_combout\,
	datac => \RAM1|ram_s~1548_q\,
	datad => \RAM1|ram_s~1484_q\,
	combout => \RAM1|ram_s~8771_combout\);

-- Location: FF_X65_Y40_N9
\RAM1|ram_s~1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1068_q\);

-- Location: LCCOMB_X59_Y44_N22
\RAM1|ram_s~1100feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1100feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~1100feeder_combout\);

-- Location: FF_X59_Y44_N23
\RAM1|ram_s~1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1100feeder_combout\,
	ena => \RAM1|ram_s~10120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1100_q\);

-- Location: LCCOMB_X65_Y40_N8
\RAM1|ram_s~8767\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8767_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~1100_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~1068_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~1068_q\,
	datad => \RAM1|ram_s~1100_q\,
	combout => \RAM1|ram_s~8767_combout\);

-- Location: LCCOMB_X79_Y39_N2
\RAM1|ram_s~1132feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1132feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~1132feeder_combout\);

-- Location: FF_X79_Y39_N3
\RAM1|ram_s~1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1132feeder_combout\,
	ena => \RAM1|ram_s~10115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1132_q\);

-- Location: FF_X67_Y37_N1
\RAM1|ram_s~1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1164_q\);

-- Location: LCCOMB_X67_Y37_N0
\RAM1|ram_s~8768\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8768_combout\ = (\RAM1|ram_s~8767_combout\ & (((\RAM1|ram_s~1164_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8767_combout\ & (\RAM1|ram_s~1132_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8767_combout\,
	datab => \RAM1|ram_s~1132_q\,
	datac => \RAM1|ram_s~1164_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8768_combout\);

-- Location: FF_X68_Y37_N13
\RAM1|ram_s~1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1228_q\);

-- Location: FF_X63_Y34_N7
\RAM1|ram_s~1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1196_q\);

-- Location: LCCOMB_X65_Y34_N24
\RAM1|ram_s~1260feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1260feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~1260feeder_combout\);

-- Location: FF_X65_Y34_N25
\RAM1|ram_s~1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1260feeder_combout\,
	ena => \RAM1|ram_s~10113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1260_q\);

-- Location: LCCOMB_X63_Y34_N6
\RAM1|ram_s~8765\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8765_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~1260_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~1196_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~1196_q\,
	datad => \RAM1|ram_s~1260_q\,
	combout => \RAM1|ram_s~8765_combout\);

-- Location: FF_X58_Y37_N9
\RAM1|ram_s~1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1292_q\);

-- Location: LCCOMB_X58_Y37_N8
\RAM1|ram_s~8766\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8766_combout\ = (\RAM1|ram_s~8765_combout\ & (((\RAM1|ram_s~1292_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~8765_combout\ & (\RAM1|ram_s~1228_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1228_q\,
	datab => \RAM1|ram_s~8765_combout\,
	datac => \RAM1|ram_s~1292_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8766_combout\);

-- Location: LCCOMB_X69_Y38_N16
\RAM1|ram_s~8769\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8769_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8766_combout\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8768_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~8768_combout\,
	datad => \RAM1|ram_s~8766_combout\,
	combout => \RAM1|ram_s~8769_combout\);

-- Location: LCCOMB_X69_Y38_N26
\RAM1|ram_s~8772\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8772_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8769_combout\ & ((\RAM1|ram_s~8771_combout\))) # (!\RAM1|ram_s~8769_combout\ & (\RAM1|ram_s~8764_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8764_combout\,
	datab => \RAM1|ram_s~8771_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8769_combout\,
	combout => \RAM1|ram_s~8772_combout\);

-- Location: LCCOMB_X69_Y38_N12
\RAM1|ram_s~8773\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8773_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8762_combout\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8772_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8762_combout\,
	datad => \RAM1|ram_s~8772_combout\,
	combout => \RAM1|ram_s~8773_combout\);

-- Location: FF_X58_Y44_N27
\RAM1|ram_s~7244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7244_q\);

-- Location: FF_X58_Y44_N9
\RAM1|ram_s~7500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7500_q\);

-- Location: LCCOMB_X58_Y44_N26
\RAM1|ram_s~8774\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8774_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7500_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~7244_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7244_q\,
	datad => \RAM1|ram_s~7500_q\,
	combout => \RAM1|ram_s~8774_combout\);

-- Location: FF_X58_Y43_N31
\RAM1|ram_s~7628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7628_q\);

-- Location: FF_X58_Y43_N13
\RAM1|ram_s~7372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7372_q\);

-- Location: LCCOMB_X58_Y43_N30
\RAM1|ram_s~8775\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8775_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8774_combout\ & (\RAM1|ram_s~7628_q\)) # (!\RAM1|ram_s~8774_combout\ & ((\RAM1|ram_s~7372_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8774_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~8774_combout\,
	datac => \RAM1|ram_s~7628_q\,
	datad => \RAM1|ram_s~7372_q\,
	combout => \RAM1|ram_s~8775_combout\);

-- Location: FF_X61_Y32_N23
\RAM1|ram_s~7436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7436_q\);

-- Location: FF_X61_Y40_N9
\RAM1|ram_s~7692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7692_q\);

-- Location: FF_X60_Y40_N3
\RAM1|ram_s~7308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7308_q\);

-- Location: LCCOMB_X60_Y40_N0
\RAM1|ram_s~7564feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7564feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~7564feeder_combout\);

-- Location: FF_X60_Y40_N1
\RAM1|ram_s~7564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7564feeder_combout\,
	ena => \RAM1|ram_s~10213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7564_q\);

-- Location: LCCOMB_X60_Y40_N2
\RAM1|ram_s~8781\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8781_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~7564_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~7308_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7308_q\,
	datad => \RAM1|ram_s~7564_q\,
	combout => \RAM1|ram_s~8781_combout\);

-- Location: LCCOMB_X61_Y40_N8
\RAM1|ram_s~8782\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8782_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8781_combout\ & ((\RAM1|ram_s~7692_q\))) # (!\RAM1|ram_s~8781_combout\ & (\RAM1|ram_s~7436_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~7436_q\,
	datac => \RAM1|ram_s~7692_q\,
	datad => \RAM1|ram_s~8781_combout\,
	combout => \RAM1|ram_s~8782_combout\);

-- Location: FF_X61_Y38_N7
\RAM1|ram_s~7212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7212_q\);

-- Location: FF_X60_Y38_N15
\RAM1|ram_s~7340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7340_q\);

-- Location: LCCOMB_X61_Y38_N6
\RAM1|ram_s~8778\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8778_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~7340_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~7212_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7212_q\,
	datad => \RAM1|ram_s~7340_q\,
	combout => \RAM1|ram_s~8778_combout\);

-- Location: FF_X65_Y38_N23
\RAM1|ram_s~7596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7596_q\);

-- Location: LCCOMB_X66_Y42_N16
\RAM1|ram_s~7468feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7468feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~7468feeder_combout\);

-- Location: FF_X66_Y42_N17
\RAM1|ram_s~7468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7468feeder_combout\,
	ena => \RAM1|ram_s~10208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7468_q\);

-- Location: LCCOMB_X65_Y38_N22
\RAM1|ram_s~8779\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8779_combout\ = (\RAM1|ram_s~8778_combout\ & (((\RAM1|ram_s~7596_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~8778_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7468_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8778_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7596_q\,
	datad => \RAM1|ram_s~7468_q\,
	combout => \RAM1|ram_s~8779_combout\);

-- Location: FF_X65_Y36_N29
\RAM1|ram_s~7276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7276_q\);

-- Location: LCCOMB_X65_Y36_N10
\RAM1|ram_s~7404feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7404feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~7404feeder_combout\);

-- Location: FF_X65_Y36_N11
\RAM1|ram_s~7404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7404feeder_combout\,
	ena => \RAM1|ram_s~10205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7404_q\);

-- Location: LCCOMB_X65_Y36_N28
\RAM1|ram_s~8776\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8776_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~7404_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~7276_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7276_q\,
	datad => \RAM1|ram_s~7404_q\,
	combout => \RAM1|ram_s~8776_combout\);

-- Location: FF_X69_Y38_N15
\RAM1|ram_s~7532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7532_q\);

-- Location: FF_X69_Y38_N9
\RAM1|ram_s~7660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7660_q\);

-- Location: LCCOMB_X69_Y38_N8
\RAM1|ram_s~8777\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8777_combout\ = (\RAM1|ram_s~8776_combout\ & (((\RAM1|ram_s~7660_q\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8776_combout\ & (\RAM1|ram_s~7532_q\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8776_combout\,
	datab => \RAM1|ram_s~7532_q\,
	datac => \RAM1|ram_s~7660_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8777_combout\);

-- Location: LCCOMB_X69_Y38_N18
\RAM1|ram_s~8780\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8780_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\) # (\RAM1|ram_s~8777_combout\)))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8779_combout\ & (!\ULA1|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8779_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~8777_combout\,
	combout => \RAM1|ram_s~8780_combout\);

-- Location: LCCOMB_X69_Y38_N28
\RAM1|ram_s~8783\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8783_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8780_combout\ & ((\RAM1|ram_s~8782_combout\))) # (!\RAM1|ram_s~8780_combout\ & (\RAM1|ram_s~8775_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8775_combout\,
	datab => \RAM1|ram_s~8782_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~8780_combout\,
	combout => \RAM1|ram_s~8783_combout\);

-- Location: FF_X61_Y36_N17
\RAM1|ram_s~5196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5196_q\);

-- Location: FF_X65_Y35_N3
\RAM1|ram_s~5260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5260_q\);

-- Location: FF_X65_Y37_N5
\RAM1|ram_s~5164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5164_q\);

-- Location: FF_X67_Y32_N13
\RAM1|ram_s~5228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5228_q\);

-- Location: LCCOMB_X65_Y37_N4
\RAM1|ram_s~8747\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8747_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~5228_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~5164_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5164_q\,
	datad => \RAM1|ram_s~5228_q\,
	combout => \RAM1|ram_s~8747_combout\);

-- Location: LCCOMB_X65_Y35_N2
\RAM1|ram_s~8748\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8748_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8747_combout\ & ((\RAM1|ram_s~5260_q\))) # (!\RAM1|ram_s~8747_combout\ & (\RAM1|ram_s~5196_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8747_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~5196_q\,
	datac => \RAM1|ram_s~5260_q\,
	datad => \RAM1|ram_s~8747_combout\,
	combout => \RAM1|ram_s~8748_combout\);

-- Location: FF_X67_Y45_N7
\RAM1|ram_s~5452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5452_q\);

-- Location: FF_X67_Y45_N25
\RAM1|ram_s~5516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5516_q\);

-- Location: FF_X74_Y38_N15
\RAM1|ram_s~5484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9597_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5484_q\);

-- Location: FF_X69_Y41_N13
\RAM1|ram_s~5420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5420_q\);

-- Location: LCCOMB_X69_Y41_N12
\RAM1|ram_s~8745\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8745_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5484_q\)) # (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5420_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5484_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5420_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8745_combout\);

-- Location: LCCOMB_X67_Y45_N24
\RAM1|ram_s~8746\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8746_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8745_combout\ & ((\RAM1|ram_s~5516_q\))) # (!\RAM1|ram_s~8745_combout\ & (\RAM1|ram_s~5452_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8745_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5452_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5516_q\,
	datad => \RAM1|ram_s~8745_combout\,
	combout => \RAM1|ram_s~8746_combout\);

-- Location: LCCOMB_X67_Y45_N18
\RAM1|ram_s~8749\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8749_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~8746_combout\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8748_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~8748_combout\,
	datad => \RAM1|ram_s~8746_combout\,
	combout => \RAM1|ram_s~8749_combout\);

-- Location: FF_X77_Y37_N29
\RAM1|ram_s~5612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5612_q\);

-- Location: FF_X65_Y37_N7
\RAM1|ram_s~5644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5644_q\);

-- Location: FF_X65_Y41_N19
\RAM1|ram_s~5580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5580_q\);

-- Location: FF_X77_Y37_N15
\RAM1|ram_s~5548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5548_q\);

-- Location: LCCOMB_X77_Y37_N14
\RAM1|ram_s~8750\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8750_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~5580_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~5548_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5580_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5548_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8750_combout\);

-- Location: LCCOMB_X65_Y37_N6
\RAM1|ram_s~8751\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8751_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8750_combout\ & ((\RAM1|ram_s~5644_q\))) # (!\RAM1|ram_s~8750_combout\ & (\RAM1|ram_s~5612_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8750_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~5612_q\,
	datac => \RAM1|ram_s~5644_q\,
	datad => \RAM1|ram_s~8750_combout\,
	combout => \RAM1|ram_s~8751_combout\);

-- Location: FF_X59_Y35_N9
\RAM1|ram_s~5292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5292_q\);

-- Location: LCCOMB_X59_Y41_N12
\RAM1|ram_s~5324feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5324feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~5324feeder_combout\);

-- Location: FF_X59_Y41_N13
\RAM1|ram_s~5324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5324feeder_combout\,
	ena => \RAM1|ram_s~9625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5324_q\);

-- Location: LCCOMB_X59_Y35_N8
\RAM1|ram_s~8743\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8743_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~5324_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5292_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5292_q\,
	datad => \RAM1|ram_s~5324_q\,
	combout => \RAM1|ram_s~8743_combout\);

-- Location: FF_X60_Y34_N17
\RAM1|ram_s~5388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[3]~4_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5388_q\);

-- Location: LCCOMB_X68_Y30_N10
\RAM1|ram_s~5356feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5356feeder_combout\ = \BR1|saidaB[3]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[3]~4_combout\,
	combout => \RAM1|ram_s~5356feeder_combout\);

-- Location: FF_X68_Y30_N11
\RAM1|ram_s~5356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5356feeder_combout\,
	ena => \RAM1|ram_s~9622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5356_q\);

-- Location: LCCOMB_X60_Y34_N16
\RAM1|ram_s~8744\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8744_combout\ = (\RAM1|ram_s~8743_combout\ & (((\RAM1|ram_s~5388_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~8743_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5356_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8743_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5388_q\,
	datad => \RAM1|ram_s~5356_q\,
	combout => \RAM1|ram_s~8744_combout\);

-- Location: LCCOMB_X69_Y38_N10
\RAM1|ram_s~8752\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8752_combout\ = (\RAM1|ram_s~8749_combout\ & (((\RAM1|ram_s~8751_combout\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~8749_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8749_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~8751_combout\,
	datad => \RAM1|ram_s~8744_combout\,
	combout => \RAM1|ram_s~8752_combout\);

-- Location: LCCOMB_X69_Y38_N6
\RAM1|ram_s~8784\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8784_combout\ = (\RAM1|ram_s~8773_combout\ & ((\RAM1|ram_s~8783_combout\) # ((!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8773_combout\ & (((\ULA1|Add0~30_combout\ & \RAM1|ram_s~8752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8773_combout\,
	datab => \RAM1|ram_s~8783_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~8752_combout\,
	combout => \RAM1|ram_s~8784_combout\);

-- Location: LCCOMB_X69_Y36_N4
\RAM1|ram_s~8912\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8912_combout\ = (\RAM1|ram_s~8869_combout\ & ((\RAM1|ram_s~8911_combout\) # ((!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~8869_combout\ & (((\ULA1|Add0~24_combout\ & \RAM1|ram_s~8784_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8869_combout\,
	datab => \RAM1|ram_s~8911_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~8784_combout\,
	combout => \RAM1|ram_s~8912_combout\);

-- Location: LCCOMB_X75_Y43_N4
\MUXULARAM|b[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXULARAM|b[3]~3_combout\ = (\ROM1|memROM~1_combout\ & ((\PC|DOUT\(2) & (\RAM1|ram_s~8912_combout\)) # (!\PC|DOUT\(2) & ((\ULA1|Add0~15_combout\))))) # (!\ROM1|memROM~1_combout\ & (((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8912_combout\,
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \PC|DOUT\(2),
	combout => \MUXULARAM|b[3]~3_combout\);

-- Location: FF_X76_Y43_N5
\BR1|registrador~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	asdata => \MUXULARAM|b[3]~3_combout\,
	sload => VCC,
	ena => \BR1|registrador~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~41_q\);

-- Location: LCCOMB_X75_Y43_N10
\BR1|registrador~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1065_combout\ = (\ROM1|memROM~0_combout\ & ((\PC|DOUT\(7) & ((\BR1|registrador~41_q\))) # (!\PC|DOUT\(7) & (!\PC|DOUT\(2))))) # (!\ROM1|memROM~0_combout\ & (((\BR1|registrador~41_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~0_combout\,
	datac => \PC|DOUT\(7),
	datad => \BR1|registrador~41_q\,
	combout => \BR1|registrador~1065_combout\);

-- Location: LCCOMB_X73_Y43_N20
\BR1|registrador~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1077_combout\ = !\MUXULARAM|b[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXULARAM|b[3]~3_combout\,
	combout => \BR1|registrador~1077_combout\);

-- Location: FF_X73_Y43_N21
\BR1|registrador~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~1077_combout\,
	ena => \BR1|registrador~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~361_q\);

-- Location: FF_X75_Y43_N29
\BR1|registrador~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	asdata => \MUXULARAM|b[3]~3_combout\,
	sload => VCC,
	ena => \BR1|registrador~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~393_q\);

-- Location: LCCOMB_X75_Y43_N30
\BR1|saidaB[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|saidaB[3]~4_combout\ = (\ROM1|memROM~1_combout\ & ((\BR1|registrador~1065_combout\ & ((\BR1|registrador~393_q\))) # (!\BR1|registrador~1065_combout\ & (!\BR1|registrador~361_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR1|registrador~1065_combout\,
	datab => \BR1|registrador~361_q\,
	datac => \ROM1|memROM~1_combout\,
	datad => \BR1|registrador~393_q\,
	combout => \BR1|saidaB[3]~4_combout\);

-- Location: LCCOMB_X87_Y31_N26
\ULA1|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~3_combout\ = \SW[0]~input_o\ $ (((\BR1|saidaB[3]~4_combout\ & !\SW[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BR1|saidaB[3]~4_combout\,
	datac => \SW[0]~input_o\,
	datad => \SW[1]~input_o\,
	combout => \ULA1|Add0~3_combout\);

-- Location: FF_X68_Y34_N19
\RAM1|ram_s~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~690_q\);

-- Location: LCCOMB_X68_Y34_N0
\RAM1|ram_s~4786feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4786feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4786feeder_combout\);

-- Location: FF_X68_Y34_N1
\RAM1|ram_s~4786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4786feeder_combout\,
	ena => \RAM1|ram_s~9634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4786_q\);

-- Location: LCCOMB_X68_Y34_N18
\RAM1|ram_s~9781\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9781_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4786_q\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~690_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~690_q\,
	datad => \RAM1|ram_s~4786_q\,
	combout => \RAM1|ram_s~9781_combout\);

-- Location: FF_X63_Y38_N7
\RAM1|ram_s~6834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6834_q\);

-- Location: LCCOMB_X67_Y34_N18
\RAM1|ram_s~2738feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2738feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~2738feeder_combout\);

-- Location: FF_X67_Y34_N19
\RAM1|ram_s~2738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2738feeder_combout\,
	ena => \RAM1|ram_s~10081_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2738_q\);

-- Location: LCCOMB_X63_Y38_N6
\RAM1|ram_s~9782\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9782_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9781_combout\ & (\RAM1|ram_s~6834_q\)) # (!\RAM1|ram_s~9781_combout\ & ((\RAM1|ram_s~2738_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9781_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9781_combout\,
	datac => \RAM1|ram_s~6834_q\,
	datad => \RAM1|ram_s~2738_q\,
	combout => \RAM1|ram_s~9782_combout\);

-- Location: FF_X63_Y31_N9
\RAM1|ram_s~4274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4274_q\);

-- Location: FF_X63_Y38_N25
\RAM1|ram_s~6322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6322_q\);

-- Location: FF_X59_Y34_N9
\RAM1|ram_s~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~178_q\);

-- Location: FF_X60_Y34_N5
\RAM1|ram_s~2226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2226_q\);

-- Location: LCCOMB_X59_Y34_N8
\RAM1|ram_s~9783\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9783_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2226_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~178_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~178_q\,
	datad => \RAM1|ram_s~2226_q\,
	combout => \RAM1|ram_s~9783_combout\);

-- Location: LCCOMB_X63_Y38_N24
\RAM1|ram_s~9784\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9784_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9783_combout\ & ((\RAM1|ram_s~6322_q\))) # (!\RAM1|ram_s~9783_combout\ & (\RAM1|ram_s~4274_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9783_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4274_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~6322_q\,
	datad => \RAM1|ram_s~9783_combout\,
	combout => \RAM1|ram_s~9784_combout\);

-- Location: LCCOMB_X63_Y38_N10
\RAM1|ram_s~9785\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9785_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9782_combout\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((!\ULA1|Add0~24_combout\ & \RAM1|ram_s~9784_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9782_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9784_combout\,
	combout => \RAM1|ram_s~9785_combout\);

-- Location: FF_X63_Y34_N15
\RAM1|ram_s~1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1714_q\);

-- Location: LCCOMB_X67_Y30_N8
\RAM1|ram_s~5810feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5810feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5810feeder_combout\);

-- Location: FF_X67_Y30_N9
\RAM1|ram_s~5810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5810feeder_combout\,
	ena => \RAM1|ram_s~9643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5810_q\);

-- Location: LCCOMB_X63_Y34_N14
\RAM1|ram_s~9786\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9786_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5810_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1714_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1714_q\,
	datad => \RAM1|ram_s~5810_q\,
	combout => \RAM1|ram_s~9786_combout\);

-- Location: FF_X67_Y33_N29
\RAM1|ram_s~7858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7858_q\);

-- Location: FF_X67_Y33_N11
\RAM1|ram_s~3762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3762_q\);

-- Location: LCCOMB_X67_Y33_N28
\RAM1|ram_s~9787\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9787_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9786_combout\ & (\RAM1|ram_s~7858_q\)) # (!\RAM1|ram_s~9786_combout\ & ((\RAM1|ram_s~3762_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9786_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9786_combout\,
	datac => \RAM1|ram_s~7858_q\,
	datad => \RAM1|ram_s~3762_q\,
	combout => \RAM1|ram_s~9787_combout\);

-- Location: FF_X60_Y38_N7
\RAM1|ram_s~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1202_q\);

-- Location: FF_X60_Y37_N1
\RAM1|ram_s~3250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3250_q\);

-- Location: LCCOMB_X60_Y38_N6
\RAM1|ram_s~9779\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9779_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~3250_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~1202_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1202_q\,
	datad => \RAM1|ram_s~3250_q\,
	combout => \RAM1|ram_s~9779_combout\);

-- Location: FF_X60_Y38_N25
\RAM1|ram_s~7346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7346_q\);

-- Location: LCCOMB_X59_Y35_N14
\RAM1|ram_s~5298feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5298feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5298feeder_combout\);

-- Location: FF_X59_Y35_N15
\RAM1|ram_s~5298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5298feeder_combout\,
	ena => \RAM1|ram_s~9628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5298_q\);

-- Location: LCCOMB_X60_Y38_N24
\RAM1|ram_s~9780\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9780_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9779_combout\ & (\RAM1|ram_s~7346_q\)) # (!\RAM1|ram_s~9779_combout\ & ((\RAM1|ram_s~5298_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9779_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9779_combout\,
	datac => \RAM1|ram_s~7346_q\,
	datad => \RAM1|ram_s~5298_q\,
	combout => \RAM1|ram_s~9780_combout\);

-- Location: LCCOMB_X60_Y38_N18
\RAM1|ram_s~9788\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9788_combout\ = (\RAM1|ram_s~9785_combout\ & ((\RAM1|ram_s~9787_combout\) # ((!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9785_combout\ & (((\ULA1|Add0~24_combout\ & \RAM1|ram_s~9780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9785_combout\,
	datab => \RAM1|ram_s~9787_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9780_combout\,
	combout => \RAM1|ram_s~9788_combout\);

-- Location: FF_X75_Y40_N19
\RAM1|ram_s~4914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4914_q\);

-- Location: FF_X74_Y44_N7
\RAM1|ram_s~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~818_q\);

-- Location: LCCOMB_X74_Y44_N6
\RAM1|ram_s~9789\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9789_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4914_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~818_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4914_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~818_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9789_combout\);

-- Location: FF_X74_Y45_N1
\RAM1|ram_s~6962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6962_q\);

-- Location: FF_X73_Y45_N13
\RAM1|ram_s~2866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10076_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2866_q\);

-- Location: LCCOMB_X74_Y45_N0
\RAM1|ram_s~9790\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9790_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9789_combout\ & (\RAM1|ram_s~6962_q\)) # (!\RAM1|ram_s~9789_combout\ & ((\RAM1|ram_s~2866_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9789_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9789_combout\,
	datac => \RAM1|ram_s~6962_q\,
	datad => \RAM1|ram_s~2866_q\,
	combout => \RAM1|ram_s~9790_combout\);

-- Location: FF_X75_Y44_N13
\RAM1|ram_s~5938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5938_q\);

-- Location: FF_X74_Y44_N9
\RAM1|ram_s~1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1842_q\);

-- Location: LCCOMB_X74_Y44_N8
\RAM1|ram_s~9796\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9796_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5938_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~1842_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5938_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1842_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9796_combout\);

-- Location: FF_X76_Y42_N27
\RAM1|ram_s~7986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7986_q\);

-- Location: FF_X76_Y44_N3
\RAM1|ram_s~3890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10079_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3890_q\);

-- Location: LCCOMB_X76_Y42_N26
\RAM1|ram_s~9797\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9797_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9796_combout\ & (\RAM1|ram_s~7986_q\)) # (!\RAM1|ram_s~9796_combout\ & ((\RAM1|ram_s~3890_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9796_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9796_combout\,
	datac => \RAM1|ram_s~7986_q\,
	datad => \RAM1|ram_s~3890_q\,
	combout => \RAM1|ram_s~9797_combout\);

-- Location: FF_X66_Y42_N15
\RAM1|ram_s~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1330_q\);

-- Location: FF_X73_Y34_N27
\RAM1|ram_s~3378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3378_q\);

-- Location: LCCOMB_X66_Y42_N14
\RAM1|ram_s~9791\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9791_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3378_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1330_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1330_q\,
	datad => \RAM1|ram_s~3378_q\,
	combout => \RAM1|ram_s~9791_combout\);

-- Location: FF_X66_Y42_N1
\RAM1|ram_s~7474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7474_q\);

-- Location: LCCOMB_X66_Y32_N4
\RAM1|ram_s~5426feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5426feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5426feeder_combout\);

-- Location: FF_X66_Y32_N5
\RAM1|ram_s~5426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5426feeder_combout\,
	ena => \RAM1|ram_s~9611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5426_q\);

-- Location: LCCOMB_X66_Y42_N0
\RAM1|ram_s~9792\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9792_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9791_combout\ & (\RAM1|ram_s~7474_q\)) # (!\RAM1|ram_s~9791_combout\ & ((\RAM1|ram_s~5426_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9791_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9791_combout\,
	datac => \RAM1|ram_s~7474_q\,
	datad => \RAM1|ram_s~5426_q\,
	combout => \RAM1|ram_s~9792_combout\);

-- Location: FF_X76_Y45_N23
\RAM1|ram_s~2354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10077_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2354_q\);

-- Location: FF_X73_Y44_N7
\RAM1|ram_s~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~306_q\);

-- Location: LCCOMB_X73_Y44_N6
\RAM1|ram_s~9793\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9793_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2354_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~306_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~2354_q\,
	datac => \RAM1|ram_s~306_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9793_combout\);

-- Location: FF_X72_Y44_N19
\RAM1|ram_s~6450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6450_q\);

-- Location: FF_X72_Y44_N25
\RAM1|ram_s~4402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4402_q\);

-- Location: LCCOMB_X72_Y44_N18
\RAM1|ram_s~9794\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9794_combout\ = (\RAM1|ram_s~9793_combout\ & (((\RAM1|ram_s~6450_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~9793_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4402_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9793_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~6450_q\,
	datad => \RAM1|ram_s~4402_q\,
	combout => \RAM1|ram_s~9794_combout\);

-- Location: LCCOMB_X69_Y42_N28
\RAM1|ram_s~9795\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9795_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9792_combout\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9794_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9792_combout\,
	datab => \RAM1|ram_s~9794_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9795_combout\);

-- Location: LCCOMB_X69_Y42_N6
\RAM1|ram_s~9798\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9798_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9795_combout\ & ((\RAM1|ram_s~9797_combout\))) # (!\RAM1|ram_s~9795_combout\ & (\RAM1|ram_s~9790_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9795_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9790_combout\,
	datab => \RAM1|ram_s~9797_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9795_combout\,
	combout => \RAM1|ram_s~9798_combout\);

-- Location: FF_X75_Y42_N19
\RAM1|ram_s~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~562_q\);

-- Location: LCCOMB_X72_Y40_N18
\RAM1|ram_s~4658feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4658feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4658feeder_combout\);

-- Location: FF_X72_Y40_N19
\RAM1|ram_s~4658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4658feeder_combout\,
	ena => \RAM1|ram_s~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4658_q\);

-- Location: LCCOMB_X75_Y42_N18
\RAM1|ram_s~9799\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9799_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4658_q\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~562_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~562_q\,
	datad => \RAM1|ram_s~4658_q\,
	combout => \RAM1|ram_s~9799_combout\);

-- Location: FF_X75_Y42_N5
\RAM1|ram_s~6706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6706_q\);

-- Location: LCCOMB_X79_Y40_N2
\RAM1|ram_s~2610feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2610feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~2610feeder_combout\);

-- Location: FF_X79_Y40_N3
\RAM1|ram_s~2610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2610feeder_combout\,
	ena => \RAM1|ram_s~10087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2610_q\);

-- Location: LCCOMB_X75_Y42_N4
\RAM1|ram_s~9800\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9800_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9799_combout\ & (\RAM1|ram_s~6706_q\)) # (!\RAM1|ram_s~9799_combout\ & ((\RAM1|ram_s~2610_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9799_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9799_combout\,
	datac => \RAM1|ram_s~6706_q\,
	datad => \RAM1|ram_s~2610_q\,
	combout => \RAM1|ram_s~9800_combout\);

-- Location: LCCOMB_X73_Y39_N28
\RAM1|ram_s~4146feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4146feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4146feeder_combout\);

-- Location: FF_X73_Y39_N29
\RAM1|ram_s~4146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4146feeder_combout\,
	ena => \RAM1|ram_s~9659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4146_q\);

-- Location: FF_X66_Y41_N11
\RAM1|ram_s~6194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6194_q\);

-- Location: FF_X67_Y41_N17
\RAM1|ram_s~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~50_q\);

-- Location: LCCOMB_X68_Y38_N24
\RAM1|ram_s~2098feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2098feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~2098feeder_combout\);

-- Location: FF_X68_Y38_N25
\RAM1|ram_s~2098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2098feeder_combout\,
	ena => \RAM1|ram_s~10088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2098_q\);

-- Location: LCCOMB_X67_Y41_N16
\RAM1|ram_s~9803\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9803_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~2098_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~50_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~50_q\,
	datad => \RAM1|ram_s~2098_q\,
	combout => \RAM1|ram_s~9803_combout\);

-- Location: LCCOMB_X66_Y41_N10
\RAM1|ram_s~9804\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9804_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9803_combout\ & ((\RAM1|ram_s~6194_q\))) # (!\RAM1|ram_s~9803_combout\ & (\RAM1|ram_s~4146_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4146_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~6194_q\,
	datad => \RAM1|ram_s~9803_combout\,
	combout => \RAM1|ram_s~9804_combout\);

-- Location: LCCOMB_X80_Y41_N14
\RAM1|ram_s~3122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3122feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3122feeder_combout\);

-- Location: FF_X80_Y41_N15
\RAM1|ram_s~3122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3122feeder_combout\,
	ena => \RAM1|ram_s~10086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3122_q\);

-- Location: FF_X65_Y40_N25
\RAM1|ram_s~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1074_q\);

-- Location: LCCOMB_X65_Y40_N24
\RAM1|ram_s~9801\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9801_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~3122_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~1074_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~3122_q\,
	datac => \RAM1|ram_s~1074_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9801_combout\);

-- Location: FF_X61_Y38_N19
\RAM1|ram_s~7218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7218_q\);

-- Location: FF_X65_Y37_N11
\RAM1|ram_s~5170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5170_q\);

-- Location: LCCOMB_X61_Y38_N18
\RAM1|ram_s~9802\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9802_combout\ = (\RAM1|ram_s~9801_combout\ & (((\RAM1|ram_s~7218_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~9801_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5170_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9801_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7218_q\,
	datad => \RAM1|ram_s~5170_q\,
	combout => \RAM1|ram_s~9802_combout\);

-- Location: LCCOMB_X69_Y42_N24
\RAM1|ram_s~9805\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9805_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\) # (\RAM1|ram_s~9802_combout\)))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9804_combout\ & (!\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9804_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9802_combout\,
	combout => \RAM1|ram_s~9805_combout\);

-- Location: FF_X72_Y39_N27
\RAM1|ram_s~1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1586_q\);

-- Location: LCCOMB_X73_Y40_N26
\RAM1|ram_s~5682feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5682feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5682feeder_combout\);

-- Location: FF_X73_Y40_N27
\RAM1|ram_s~5682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5682feeder_combout\,
	ena => \RAM1|ram_s~9661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5682_q\);

-- Location: LCCOMB_X72_Y39_N26
\RAM1|ram_s~9806\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9806_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5682_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1586_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1586_q\,
	datad => \RAM1|ram_s~5682_q\,
	combout => \RAM1|ram_s~9806_combout\);

-- Location: FF_X76_Y40_N1
\RAM1|ram_s~7730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7730_q\);

-- Location: FF_X76_Y40_N7
\RAM1|ram_s~3634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3634_q\);

-- Location: LCCOMB_X76_Y40_N0
\RAM1|ram_s~9807\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9807_combout\ = (\RAM1|ram_s~9806_combout\ & (((\RAM1|ram_s~7730_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~9806_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3634_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9806_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7730_q\,
	datad => \RAM1|ram_s~3634_q\,
	combout => \RAM1|ram_s~9807_combout\);

-- Location: LCCOMB_X69_Y42_N2
\RAM1|ram_s~9808\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9808_combout\ = (\RAM1|ram_s~9805_combout\ & (((\RAM1|ram_s~9807_combout\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9805_combout\ & (\RAM1|ram_s~9800_combout\ & (\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9800_combout\,
	datab => \RAM1|ram_s~9805_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9807_combout\,
	combout => \RAM1|ram_s~9808_combout\);

-- Location: LCCOMB_X69_Y42_N20
\RAM1|ram_s~9809\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9809_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9798_combout\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((!\ULA1|Add0~17_combout\ & \RAM1|ram_s~9808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9798_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~9808_combout\,
	combout => \RAM1|ram_s~9809_combout\);

-- Location: FF_X76_Y39_N5
\RAM1|ram_s~2994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2994_q\);

-- Location: FF_X73_Y42_N9
\RAM1|ram_s~7090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7090_q\);

-- Location: FF_X75_Y38_N17
\RAM1|ram_s~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~946_q\);

-- Location: LCCOMB_X70_Y34_N16
\RAM1|ram_s~5042feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5042feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5042feeder_combout\);

-- Location: FF_X70_Y34_N17
\RAM1|ram_s~5042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5042feeder_combout\,
	ena => \RAM1|ram_s~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5042_q\);

-- Location: LCCOMB_X75_Y38_N16
\RAM1|ram_s~9812\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9812_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5042_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~946_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~946_q\,
	datad => \RAM1|ram_s~5042_q\,
	combout => \RAM1|ram_s~9812_combout\);

-- Location: LCCOMB_X73_Y42_N8
\RAM1|ram_s~9813\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9813_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9812_combout\ & ((\RAM1|ram_s~7090_q\))) # (!\RAM1|ram_s~9812_combout\ & (\RAM1|ram_s~2994_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2994_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7090_q\,
	datad => \RAM1|ram_s~9812_combout\,
	combout => \RAM1|ram_s~9813_combout\);

-- Location: FF_X75_Y38_N27
\RAM1|ram_s~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~434_q\);

-- Location: LCCOMB_X76_Y38_N22
\RAM1|ram_s~2482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2482feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~2482feeder_combout\);

-- Location: FF_X76_Y38_N23
\RAM1|ram_s~2482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2482feeder_combout\,
	ena => \RAM1|ram_s~10092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2482_q\);

-- Location: LCCOMB_X75_Y38_N26
\RAM1|ram_s~9814\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9814_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2482_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~434_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~434_q\,
	datad => \RAM1|ram_s~2482_q\,
	combout => \RAM1|ram_s~9814_combout\);

-- Location: LCCOMB_X73_Y40_N28
\RAM1|ram_s~4530feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4530feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4530feeder_combout\);

-- Location: FF_X73_Y40_N29
\RAM1|ram_s~4530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4530feeder_combout\,
	ena => \RAM1|ram_s~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4530_q\);

-- Location: FF_X65_Y38_N13
\RAM1|ram_s~6578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6578_q\);

-- Location: LCCOMB_X65_Y38_N12
\RAM1|ram_s~9815\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9815_combout\ = (\RAM1|ram_s~9814_combout\ & (((\RAM1|ram_s~6578_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9814_combout\ & (\RAM1|ram_s~4530_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9814_combout\,
	datab => \RAM1|ram_s~4530_q\,
	datac => \RAM1|ram_s~6578_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9815_combout\);

-- Location: LCCOMB_X69_Y42_N22
\RAM1|ram_s~9816\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9816_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9813_combout\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9815_combout\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9813_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9815_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9816_combout\);

-- Location: FF_X73_Y35_N23
\RAM1|ram_s~4018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4018_q\);

-- Location: FF_X73_Y35_N9
\RAM1|ram_s~8114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8114_q\);

-- Location: FF_X77_Y38_N1
\RAM1|ram_s~1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1970_q\);

-- Location: FF_X77_Y38_N7
\RAM1|ram_s~6066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6066_q\);

-- Location: LCCOMB_X77_Y38_N0
\RAM1|ram_s~9817\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9817_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~6066_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1970_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1970_q\,
	datad => \RAM1|ram_s~6066_q\,
	combout => \RAM1|ram_s~9817_combout\);

-- Location: LCCOMB_X73_Y35_N8
\RAM1|ram_s~9818\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9818_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9817_combout\ & ((\RAM1|ram_s~8114_q\))) # (!\RAM1|ram_s~9817_combout\ & (\RAM1|ram_s~4018_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9817_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~4018_q\,
	datac => \RAM1|ram_s~8114_q\,
	datad => \RAM1|ram_s~9817_combout\,
	combout => \RAM1|ram_s~9818_combout\);

-- Location: LCCOMB_X76_Y38_N28
\RAM1|ram_s~5554feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5554feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5554feeder_combout\);

-- Location: FF_X76_Y38_N29
\RAM1|ram_s~5554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5554feeder_combout\,
	ena => \RAM1|ram_s~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5554_q\);

-- Location: LCCOMB_X70_Y39_N28
\RAM1|ram_s~3506feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3506feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3506feeder_combout\);

-- Location: FF_X70_Y39_N29
\RAM1|ram_s~3506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3506feeder_combout\,
	ena => \RAM1|ram_s~10091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3506_q\);

-- Location: FF_X72_Y38_N11
\RAM1|ram_s~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1458_q\);

-- Location: LCCOMB_X72_Y38_N10
\RAM1|ram_s~9810\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9810_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~3506_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~1458_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~3506_q\,
	datac => \RAM1|ram_s~1458_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9810_combout\);

-- Location: FF_X65_Y38_N19
\RAM1|ram_s~7602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7602_q\);

-- Location: LCCOMB_X65_Y38_N18
\RAM1|ram_s~9811\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9811_combout\ = (\RAM1|ram_s~9810_combout\ & (((\RAM1|ram_s~7602_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9810_combout\ & (\RAM1|ram_s~5554_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5554_q\,
	datab => \RAM1|ram_s~9810_combout\,
	datac => \RAM1|ram_s~7602_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9811_combout\);

-- Location: LCCOMB_X69_Y42_N8
\RAM1|ram_s~9819\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9819_combout\ = (\RAM1|ram_s~9816_combout\ & (((\RAM1|ram_s~9818_combout\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~9816_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9816_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9818_combout\,
	datad => \RAM1|ram_s~9811_combout\,
	combout => \RAM1|ram_s~9819_combout\);

-- Location: LCCOMB_X69_Y42_N26
\RAM1|ram_s~9820\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9820_combout\ = (\RAM1|ram_s~9809_combout\ & (((\RAM1|ram_s~9819_combout\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9809_combout\ & (\RAM1|ram_s~9788_combout\ & (\ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9788_combout\,
	datab => \RAM1|ram_s~9809_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~9819_combout\,
	combout => \RAM1|ram_s~9820_combout\);

-- Location: FF_X69_Y41_N11
\RAM1|ram_s~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1490_q\);

-- Location: LCCOMB_X65_Y41_N14
\RAM1|ram_s~5586feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5586feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5586feeder_combout\);

-- Location: FF_X65_Y41_N15
\RAM1|ram_s~5586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5586feeder_combout\,
	ena => \RAM1|ram_s~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5586_q\);

-- Location: LCCOMB_X69_Y41_N10
\RAM1|ram_s~9744\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9744_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5586_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1490_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1490_q\,
	datad => \RAM1|ram_s~5586_q\,
	combout => \RAM1|ram_s~9744_combout\);

-- Location: FF_X58_Y43_N23
\RAM1|ram_s~7634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7634_q\);

-- Location: LCCOMB_X61_Y47_N22
\RAM1|ram_s~3538feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3538feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3538feeder_combout\);

-- Location: FF_X61_Y47_N23
\RAM1|ram_s~3538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3538feeder_combout\,
	ena => \RAM1|ram_s~10072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3538_q\);

-- Location: LCCOMB_X58_Y43_N22
\RAM1|ram_s~9745\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9745_combout\ = (\RAM1|ram_s~9744_combout\ & (((\RAM1|ram_s~7634_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~9744_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3538_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9744_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7634_q\,
	datad => \RAM1|ram_s~3538_q\,
	combout => \RAM1|ram_s~9745_combout\);

-- Location: LCCOMB_X60_Y45_N24
\RAM1|ram_s~5458feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5458feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5458feeder_combout\);

-- Location: FF_X60_Y45_N25
\RAM1|ram_s~5458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5458feeder_combout\,
	ena => \RAM1|ram_s~9603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5458_q\);

-- Location: FF_X60_Y45_N3
\RAM1|ram_s~7506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7506_q\);

-- Location: LCCOMB_X61_Y47_N12
\RAM1|ram_s~3410feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3410feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3410feeder_combout\);

-- Location: FF_X61_Y47_N13
\RAM1|ram_s~3410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3410feeder_combout\,
	ena => \RAM1|ram_s~10061_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3410_q\);

-- Location: FF_X62_Y45_N25
\RAM1|ram_s~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1362_q\);

-- Location: LCCOMB_X62_Y45_N24
\RAM1|ram_s~9737\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9737_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~3410_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~1362_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~3410_q\,
	datac => \RAM1|ram_s~1362_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9737_combout\);

-- Location: LCCOMB_X60_Y45_N2
\RAM1|ram_s~9738\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9738_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9737_combout\ & ((\RAM1|ram_s~7506_q\))) # (!\RAM1|ram_s~9737_combout\ & (\RAM1|ram_s~5458_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9737_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5458_q\,
	datac => \RAM1|ram_s~7506_q\,
	datad => \RAM1|ram_s~9737_combout\,
	combout => \RAM1|ram_s~9738_combout\);

-- Location: FF_X61_Y36_N25
\RAM1|ram_s~5202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5202_q\);

-- Location: FF_X58_Y44_N31
\RAM1|ram_s~7250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7250_q\);

-- Location: FF_X59_Y44_N21
\RAM1|ram_s~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1106_q\);

-- Location: LCCOMB_X62_Y46_N26
\RAM1|ram_s~3154feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3154feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3154feeder_combout\);

-- Location: FF_X62_Y46_N27
\RAM1|ram_s~3154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3154feeder_combout\,
	ena => \RAM1|ram_s~10065_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3154_q\);

-- Location: LCCOMB_X59_Y44_N20
\RAM1|ram_s~9741\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9741_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~3154_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~1106_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1106_q\,
	datad => \RAM1|ram_s~3154_q\,
	combout => \RAM1|ram_s~9741_combout\);

-- Location: LCCOMB_X58_Y44_N30
\RAM1|ram_s~9742\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9742_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9741_combout\ & ((\RAM1|ram_s~7250_q\))) # (!\RAM1|ram_s~9741_combout\ & (\RAM1|ram_s~5202_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9741_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5202_q\,
	datac => \RAM1|ram_s~7250_q\,
	datad => \RAM1|ram_s~9741_combout\,
	combout => \RAM1|ram_s~9742_combout\);

-- Location: LCCOMB_X62_Y40_N30
\RAM1|ram_s~3282feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3282feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3282feeder_combout\);

-- Location: FF_X62_Y40_N31
\RAM1|ram_s~3282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3282feeder_combout\,
	ena => \RAM1|ram_s~10058_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3282_q\);

-- Location: FF_X58_Y43_N11
\RAM1|ram_s~7378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7378_q\);

-- Location: FF_X59_Y41_N29
\RAM1|ram_s~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1234_q\);

-- Location: FF_X59_Y41_N3
\RAM1|ram_s~5330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5330_q\);

-- Location: LCCOMB_X59_Y41_N28
\RAM1|ram_s~9739\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9739_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5330_q\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~1234_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1234_q\,
	datad => \RAM1|ram_s~5330_q\,
	combout => \RAM1|ram_s~9739_combout\);

-- Location: LCCOMB_X58_Y43_N10
\RAM1|ram_s~9740\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9740_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9739_combout\ & ((\RAM1|ram_s~7378_q\))) # (!\RAM1|ram_s~9739_combout\ & (\RAM1|ram_s~3282_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3282_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7378_q\,
	datad => \RAM1|ram_s~9739_combout\,
	combout => \RAM1|ram_s~9740_combout\);

-- Location: LCCOMB_X58_Y43_N20
\RAM1|ram_s~9743\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9743_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~9740_combout\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9742_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9742_combout\,
	datad => \RAM1|ram_s~9740_combout\,
	combout => \RAM1|ram_s~9743_combout\);

-- Location: LCCOMB_X58_Y43_N0
\RAM1|ram_s~9746\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9746_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9743_combout\ & (\RAM1|ram_s~9745_combout\)) # (!\RAM1|ram_s~9743_combout\ & ((\RAM1|ram_s~9738_combout\))))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9745_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9738_combout\,
	datad => \RAM1|ram_s~9743_combout\,
	combout => \RAM1|ram_s~9746_combout\);

-- Location: FF_X67_Y38_N1
\RAM1|ram_s~3794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10060_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3794_q\);

-- Location: FF_X67_Y43_N15
\RAM1|ram_s~7890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7890_q\);

-- Location: FF_X67_Y38_N3
\RAM1|ram_s~1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1746_q\);

-- Location: FF_X65_Y32_N23
\RAM1|ram_s~5842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5842_q\);

-- Location: LCCOMB_X67_Y38_N2
\RAM1|ram_s~9768\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9768_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5842_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1746_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1746_q\,
	datad => \RAM1|ram_s~5842_q\,
	combout => \RAM1|ram_s~9768_combout\);

-- Location: LCCOMB_X67_Y43_N14
\RAM1|ram_s~9769\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9769_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9768_combout\ & ((\RAM1|ram_s~7890_q\))) # (!\RAM1|ram_s~9768_combout\ & (\RAM1|ram_s~3794_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9768_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3794_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7890_q\,
	datad => \RAM1|ram_s~9768_combout\,
	combout => \RAM1|ram_s~9769_combout\);

-- Location: FF_X70_Y41_N1
\RAM1|ram_s~5714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5714_q\);

-- Location: FF_X65_Y44_N19
\RAM1|ram_s~3666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10069_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3666_q\);

-- Location: FF_X70_Y41_N11
\RAM1|ram_s~1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1618_q\);

-- Location: LCCOMB_X70_Y41_N10
\RAM1|ram_s~9772\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9772_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~3666_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~1618_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3666_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1618_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9772_combout\);

-- Location: FF_X67_Y43_N9
\RAM1|ram_s~7762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7762_q\);

-- Location: LCCOMB_X67_Y43_N8
\RAM1|ram_s~9773\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9773_combout\ = (\RAM1|ram_s~9772_combout\ & (((\RAM1|ram_s~7762_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9772_combout\ & (\RAM1|ram_s~5714_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5714_q\,
	datab => \RAM1|ram_s~9772_combout\,
	datac => \RAM1|ram_s~7762_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9773_combout\);

-- Location: LCCOMB_X68_Y46_N24
\RAM1|ram_s~3922feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3922feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3922feeder_combout\);

-- Location: FF_X68_Y46_N25
\RAM1|ram_s~3922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3922feeder_combout\,
	ena => \RAM1|ram_s~10064_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3922_q\);

-- Location: FF_X73_Y46_N17
\RAM1|ram_s~1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1874_q\);

-- Location: LCCOMB_X73_Y46_N16
\RAM1|ram_s~9770\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9770_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~3922_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~1874_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3922_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1874_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9770_combout\);

-- Location: FF_X67_Y46_N11
\RAM1|ram_s~8018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8018_q\);

-- Location: LCCOMB_X68_Y44_N4
\RAM1|ram_s~5970feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5970feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5970feeder_combout\);

-- Location: FF_X68_Y44_N5
\RAM1|ram_s~5970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5970feeder_combout\,
	ena => \RAM1|ram_s~9608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5970_q\);

-- Location: LCCOMB_X67_Y46_N10
\RAM1|ram_s~9771\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9771_combout\ = (\RAM1|ram_s~9770_combout\ & (((\RAM1|ram_s~8018_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~9770_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5970_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9770_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~8018_q\,
	datad => \RAM1|ram_s~5970_q\,
	combout => \RAM1|ram_s~9771_combout\);

-- Location: LCCOMB_X67_Y43_N18
\RAM1|ram_s~9774\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9774_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9771_combout\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9773_combout\,
	datac => \RAM1|ram_s~9771_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9774_combout\);

-- Location: FF_X69_Y44_N25
\RAM1|ram_s~4050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4050_q\);

-- Location: FF_X69_Y45_N27
\RAM1|ram_s~8146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8146_q\);

-- Location: FF_X69_Y45_N1
\RAM1|ram_s~2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2002_q\);

-- Location: FF_X68_Y45_N19
\RAM1|ram_s~6098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6098_q\);

-- Location: LCCOMB_X69_Y45_N0
\RAM1|ram_s~9775\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9775_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~6098_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2002_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~2002_q\,
	datad => \RAM1|ram_s~6098_q\,
	combout => \RAM1|ram_s~9775_combout\);

-- Location: LCCOMB_X69_Y45_N26
\RAM1|ram_s~9776\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9776_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9775_combout\ & ((\RAM1|ram_s~8146_q\))) # (!\RAM1|ram_s~9775_combout\ & (\RAM1|ram_s~4050_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9775_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4050_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8146_q\,
	datad => \RAM1|ram_s~9775_combout\,
	combout => \RAM1|ram_s~9776_combout\);

-- Location: LCCOMB_X58_Y43_N18
\RAM1|ram_s~9777\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9777_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9774_combout\ & ((\RAM1|ram_s~9776_combout\))) # (!\RAM1|ram_s~9774_combout\ & (\RAM1|ram_s~9769_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9774_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9769_combout\,
	datac => \RAM1|ram_s~9774_combout\,
	datad => \RAM1|ram_s~9776_combout\,
	combout => \RAM1|ram_s~9777_combout\);

-- Location: FF_X62_Y41_N1
\RAM1|ram_s~5074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5074_q\);

-- Location: FF_X61_Y41_N25
\RAM1|ram_s~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~978_q\);

-- Location: LCCOMB_X61_Y41_N24
\RAM1|ram_s~9754\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9754_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~5074_q\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~978_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5074_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~978_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9754_combout\);

-- Location: FF_X62_Y41_N3
\RAM1|ram_s~7122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7122_q\);

-- Location: LCCOMB_X65_Y45_N0
\RAM1|ram_s~3026feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3026feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3026feeder_combout\);

-- Location: FF_X65_Y45_N1
\RAM1|ram_s~3026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3026feeder_combout\,
	ena => \RAM1|ram_s~10071_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3026_q\);

-- Location: LCCOMB_X62_Y41_N2
\RAM1|ram_s~9755\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9755_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9754_combout\ & (\RAM1|ram_s~7122_q\)) # (!\RAM1|ram_s~9754_combout\ & ((\RAM1|ram_s~3026_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9754_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9754_combout\,
	datac => \RAM1|ram_s~7122_q\,
	datad => \RAM1|ram_s~3026_q\,
	combout => \RAM1|ram_s~9755_combout\);

-- Location: FF_X59_Y40_N11
\RAM1|ram_s~2770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10057_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2770_q\);

-- Location: FF_X62_Y43_N25
\RAM1|ram_s~6866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6866_q\);

-- Location: FF_X59_Y40_N21
\RAM1|ram_s~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~722_q\);

-- Location: FF_X66_Y36_N23
\RAM1|ram_s~4818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4818_q\);

-- Location: LCCOMB_X59_Y40_N20
\RAM1|ram_s~9747\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9747_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~4818_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~722_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~722_q\,
	datad => \RAM1|ram_s~4818_q\,
	combout => \RAM1|ram_s~9747_combout\);

-- Location: LCCOMB_X62_Y43_N24
\RAM1|ram_s~9748\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9748_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9747_combout\ & ((\RAM1|ram_s~6866_q\))) # (!\RAM1|ram_s~9747_combout\ & (\RAM1|ram_s~2770_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9747_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2770_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~6866_q\,
	datad => \RAM1|ram_s~9747_combout\,
	combout => \RAM1|ram_s~9748_combout\);

-- Location: FF_X72_Y42_N13
\RAM1|ram_s~4690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4690_q\);

-- Location: LCCOMB_X61_Y44_N12
\RAM1|ram_s~2642feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2642feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~2642feeder_combout\);

-- Location: FF_X61_Y44_N13
\RAM1|ram_s~2642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2642feeder_combout\,
	ena => \RAM1|ram_s~10067_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2642_q\);

-- Location: FF_X72_Y43_N19
\RAM1|ram_s~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~594_q\);

-- Location: LCCOMB_X72_Y43_N18
\RAM1|ram_s~9751\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9751_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2642_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~594_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2642_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~594_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9751_combout\);

-- Location: FF_X63_Y43_N27
\RAM1|ram_s~6738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6738_q\);

-- Location: LCCOMB_X63_Y43_N26
\RAM1|ram_s~9752\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9752_combout\ = (\RAM1|ram_s~9751_combout\ & (((\RAM1|ram_s~6738_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9751_combout\ & (\RAM1|ram_s~4690_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4690_q\,
	datab => \RAM1|ram_s~9751_combout\,
	datac => \RAM1|ram_s~6738_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9752_combout\);

-- Location: LCCOMB_X68_Y46_N14
\RAM1|ram_s~2898feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2898feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~2898feeder_combout\);

-- Location: FF_X68_Y46_N15
\RAM1|ram_s~2898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2898feeder_combout\,
	ena => \RAM1|ram_s~10062_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2898_q\);

-- Location: FF_X73_Y46_N31
\RAM1|ram_s~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~850_q\);

-- Location: LCCOMB_X73_Y46_N30
\RAM1|ram_s~9749\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9749_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2898_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~850_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2898_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~850_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9749_combout\);

-- Location: LCCOMB_X76_Y41_N10
\RAM1|ram_s~4946feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4946feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4946feeder_combout\);

-- Location: FF_X76_Y41_N11
\RAM1|ram_s~4946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4946feeder_combout\,
	ena => \RAM1|ram_s~9605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4946_q\);

-- Location: FF_X66_Y45_N1
\RAM1|ram_s~6994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6994_q\);

-- Location: LCCOMB_X66_Y45_N0
\RAM1|ram_s~9750\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9750_combout\ = (\RAM1|ram_s~9749_combout\ & (((\RAM1|ram_s~6994_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9749_combout\ & (\RAM1|ram_s~4946_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9749_combout\,
	datab => \RAM1|ram_s~4946_q\,
	datac => \RAM1|ram_s~6994_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9750_combout\);

-- Location: LCCOMB_X66_Y45_N18
\RAM1|ram_s~9753\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9753_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\) # (\RAM1|ram_s~9750_combout\)))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9752_combout\ & (!\ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9752_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~9750_combout\,
	combout => \RAM1|ram_s~9753_combout\);

-- Location: LCCOMB_X62_Y43_N2
\RAM1|ram_s~9756\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9756_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9753_combout\ & (\RAM1|ram_s~9755_combout\)) # (!\RAM1|ram_s~9753_combout\ & ((\RAM1|ram_s~9748_combout\))))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9755_combout\,
	datab => \RAM1|ram_s~9748_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~9753_combout\,
	combout => \RAM1|ram_s~9756_combout\);

-- Location: FF_X70_Y44_N11
\RAM1|ram_s~4434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4434_q\);

-- Location: FF_X67_Y47_N17
\RAM1|ram_s~6482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6482_q\);

-- Location: FF_X67_Y49_N19
\RAM1|ram_s~2386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2386_q\);

-- Location: FF_X67_Y47_N7
\RAM1|ram_s~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~338_q\);

-- Location: LCCOMB_X67_Y47_N6
\RAM1|ram_s~9757\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9757_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2386_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~338_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2386_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~338_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9757_combout\);

-- Location: LCCOMB_X67_Y47_N16
\RAM1|ram_s~9758\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9758_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9757_combout\ & ((\RAM1|ram_s~6482_q\))) # (!\RAM1|ram_s~9757_combout\ & (\RAM1|ram_s~4434_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9757_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4434_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~6482_q\,
	datad => \RAM1|ram_s~9757_combout\,
	combout => \RAM1|ram_s~9758_combout\);

-- Location: LCCOMB_X62_Y37_N22
\RAM1|ram_s~4562feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4562feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4562feeder_combout\);

-- Location: FF_X62_Y37_N23
\RAM1|ram_s~4562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4562feeder_combout\,
	ena => \RAM1|ram_s~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4562_q\);

-- Location: FF_X68_Y43_N1
\RAM1|ram_s~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~466_q\);

-- Location: LCCOMB_X68_Y43_N0
\RAM1|ram_s~9764\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9764_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4562_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~466_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~4562_q\,
	datac => \RAM1|ram_s~466_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9764_combout\);

-- Location: FF_X66_Y44_N5
\RAM1|ram_s~6610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6610_q\);

-- Location: FF_X66_Y44_N11
\RAM1|ram_s~2514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2514_q\);

-- Location: LCCOMB_X66_Y44_N4
\RAM1|ram_s~9765\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9765_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9764_combout\ & (\RAM1|ram_s~6610_q\)) # (!\RAM1|ram_s~9764_combout\ & ((\RAM1|ram_s~2514_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9764_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9764_combout\,
	datac => \RAM1|ram_s~6610_q\,
	datad => \RAM1|ram_s~2514_q\,
	combout => \RAM1|ram_s~9765_combout\);

-- Location: LCCOMB_X61_Y39_N2
\RAM1|ram_s~4178feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4178feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4178feeder_combout\);

-- Location: FF_X61_Y39_N3
\RAM1|ram_s~4178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4178feeder_combout\,
	ena => \RAM1|ram_s~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4178_q\);

-- Location: FF_X60_Y44_N1
\RAM1|ram_s~6226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6226_q\);

-- Location: FF_X63_Y44_N31
\RAM1|ram_s~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~82_q\);

-- Location: FF_X63_Y44_N13
\RAM1|ram_s~2130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10068_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2130_q\);

-- Location: LCCOMB_X63_Y44_N30
\RAM1|ram_s~9761\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9761_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2130_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~82_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~82_q\,
	datad => \RAM1|ram_s~2130_q\,
	combout => \RAM1|ram_s~9761_combout\);

-- Location: LCCOMB_X60_Y44_N0
\RAM1|ram_s~9762\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9762_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9761_combout\ & ((\RAM1|ram_s~6226_q\))) # (!\RAM1|ram_s~9761_combout\ & (\RAM1|ram_s~4178_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4178_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~6226_q\,
	datad => \RAM1|ram_s~9761_combout\,
	combout => \RAM1|ram_s~9762_combout\);

-- Location: FF_X63_Y40_N9
\RAM1|ram_s~2258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10059_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2258_q\);

-- Location: FF_X63_Y42_N19
\RAM1|ram_s~6354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6354_q\);

-- Location: FF_X63_Y40_N3
\RAM1|ram_s~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~210_q\);

-- Location: FF_X66_Y36_N17
\RAM1|ram_s~4306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4306_q\);

-- Location: LCCOMB_X63_Y40_N2
\RAM1|ram_s~9759\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9759_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4306_q\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~210_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~210_q\,
	datad => \RAM1|ram_s~4306_q\,
	combout => \RAM1|ram_s~9759_combout\);

-- Location: LCCOMB_X63_Y42_N18
\RAM1|ram_s~9760\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9760_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9759_combout\ & ((\RAM1|ram_s~6354_q\))) # (!\RAM1|ram_s~9759_combout\ & (\RAM1|ram_s~2258_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2258_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~6354_q\,
	datad => \RAM1|ram_s~9759_combout\,
	combout => \RAM1|ram_s~9760_combout\);

-- Location: LCCOMB_X62_Y42_N8
\RAM1|ram_s~9763\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9763_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\) # (\RAM1|ram_s~9760_combout\)))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9762_combout\ & (!\ULA1|Add0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9762_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~9760_combout\,
	combout => \RAM1|ram_s~9763_combout\);

-- Location: LCCOMB_X63_Y42_N28
\RAM1|ram_s~9766\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9766_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9763_combout\ & ((\RAM1|ram_s~9765_combout\))) # (!\RAM1|ram_s~9763_combout\ & (\RAM1|ram_s~9758_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9763_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9758_combout\,
	datab => \RAM1|ram_s~9765_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~9763_combout\,
	combout => \RAM1|ram_s~9766_combout\);

-- Location: LCCOMB_X63_Y42_N22
\RAM1|ram_s~9767\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9767_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~9756_combout\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9766_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9756_combout\,
	datad => \RAM1|ram_s~9766_combout\,
	combout => \RAM1|ram_s~9767_combout\);

-- Location: LCCOMB_X86_Y42_N16
\RAM1|ram_s~9778\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9778_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9767_combout\ & ((\RAM1|ram_s~9777_combout\))) # (!\RAM1|ram_s~9767_combout\ & (\RAM1|ram_s~9746_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9767_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9746_combout\,
	datab => \RAM1|ram_s~9777_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9767_combout\,
	combout => \RAM1|ram_s~9778_combout\);

-- Location: LCCOMB_X77_Y40_N28
\RAM1|ram_s~9821\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9821_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9778_combout\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9820_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~9820_combout\,
	datad => \RAM1|ram_s~9778_combout\,
	combout => \RAM1|ram_s~9821_combout\);

-- Location: FF_X70_Y43_N3
\RAM1|ram_s~7826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7826_q\);

-- Location: LCCOMB_X69_Y46_N20
\RAM1|ram_s~8082feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8082feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~8082feeder_combout\);

-- Location: FF_X69_Y46_N21
\RAM1|ram_s~8082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~8082feeder_combout\,
	ena => \RAM1|ram_s~10237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8082_q\);

-- Location: LCCOMB_X70_Y43_N2
\RAM1|ram_s~9860\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9860_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~8082_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~7826_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7826_q\,
	datad => \RAM1|ram_s~8082_q\,
	combout => \RAM1|ram_s~9860_combout\);

-- Location: FF_X66_Y39_N19
\RAM1|ram_s~8210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8210_q\);

-- Location: FF_X66_Y35_N5
\RAM1|ram_s~7954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7954_q\);

-- Location: LCCOMB_X66_Y39_N18
\RAM1|ram_s~9861\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9861_combout\ = (\RAM1|ram_s~9860_combout\ & (((\RAM1|ram_s~8210_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~9860_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~7954_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9860_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~8210_q\,
	datad => \RAM1|ram_s~7954_q\,
	combout => \RAM1|ram_s~9861_combout\);

-- Location: LCCOMB_X62_Y35_N8
\RAM1|ram_s~3986feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3986feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3986feeder_combout\);

-- Location: FF_X62_Y35_N9
\RAM1|ram_s~3986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3986feeder_combout\,
	ena => \RAM1|ram_s~10103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3986_q\);

-- Location: FF_X62_Y35_N3
\RAM1|ram_s~3730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3730_q\);

-- Location: LCCOMB_X62_Y35_N2
\RAM1|ram_s~9853\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9853_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~3986_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~3730_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3986_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~3730_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9853_combout\);

-- Location: FF_X68_Y35_N25
\RAM1|ram_s~4114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4114_q\);

-- Location: LCCOMB_X62_Y34_N0
\RAM1|ram_s~3858feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3858feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3858feeder_combout\);

-- Location: FF_X62_Y34_N1
\RAM1|ram_s~3858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3858feeder_combout\,
	ena => \RAM1|ram_s~10098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3858_q\);

-- Location: LCCOMB_X68_Y35_N24
\RAM1|ram_s~9854\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9854_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9853_combout\ & (\RAM1|ram_s~4114_q\)) # (!\RAM1|ram_s~9853_combout\ & ((\RAM1|ram_s~3858_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9853_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9853_combout\,
	datac => \RAM1|ram_s~4114_q\,
	datad => \RAM1|ram_s~3858_q\,
	combout => \RAM1|ram_s~9854_combout\);

-- Location: LCCOMB_X61_Y41_N10
\RAM1|ram_s~1938feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1938feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~1938feeder_combout\);

-- Location: FF_X61_Y41_N11
\RAM1|ram_s~1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1938feeder_combout\,
	ena => \RAM1|ram_s~10172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1938_q\);

-- Location: FF_X66_Y39_N7
\RAM1|ram_s~2066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2066_q\);

-- Location: FF_X67_Y37_N27
\RAM1|ram_s~1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1682_q\);

-- Location: LCCOMB_X66_Y37_N10
\RAM1|ram_s~1810feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1810feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~1810feeder_combout\);

-- Location: FF_X66_Y37_N11
\RAM1|ram_s~1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1810feeder_combout\,
	ena => \RAM1|ram_s~10168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1810_q\);

-- Location: LCCOMB_X67_Y37_N26
\RAM1|ram_s~9857\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9857_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~1810_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~1682_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~1682_q\,
	datad => \RAM1|ram_s~1810_q\,
	combout => \RAM1|ram_s~9857_combout\);

-- Location: LCCOMB_X66_Y39_N6
\RAM1|ram_s~9858\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9858_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9857_combout\ & ((\RAM1|ram_s~2066_q\))) # (!\RAM1|ram_s~9857_combout\ & (\RAM1|ram_s~1938_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9857_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1938_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2066_q\,
	datad => \RAM1|ram_s~9857_combout\,
	combout => \RAM1|ram_s~9858_combout\);

-- Location: FF_X65_Y32_N17
\RAM1|ram_s~5906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5906_q\);

-- Location: FF_X70_Y35_N5
\RAM1|ram_s~5778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5778_q\);

-- Location: LCCOMB_X70_Y35_N4
\RAM1|ram_s~9855\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9855_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~5906_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~5778_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5906_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~5778_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9855_combout\);

-- Location: FF_X69_Y39_N31
\RAM1|ram_s~6162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6162_q\);

-- Location: FF_X69_Y39_N29
\RAM1|ram_s~6034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6034_q\);

-- Location: LCCOMB_X69_Y39_N30
\RAM1|ram_s~9856\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9856_combout\ = (\RAM1|ram_s~9855_combout\ & (((\RAM1|ram_s~6162_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~9855_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6034_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9855_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6162_q\,
	datad => \RAM1|ram_s~6034_q\,
	combout => \RAM1|ram_s~9856_combout\);

-- Location: LCCOMB_X66_Y39_N8
\RAM1|ram_s~9859\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9859_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9856_combout\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9858_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9856_combout\,
	combout => \RAM1|ram_s~9859_combout\);

-- Location: LCCOMB_X67_Y35_N22
\RAM1|ram_s~9862\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9862_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9859_combout\ & (\RAM1|ram_s~9861_combout\)) # (!\RAM1|ram_s~9859_combout\ & ((\RAM1|ram_s~9854_combout\))))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9861_combout\,
	datab => \RAM1|ram_s~9854_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9859_combout\,
	combout => \RAM1|ram_s~9862_combout\);

-- Location: LCCOMB_X60_Y47_N28
\RAM1|ram_s~914feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~914feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~914feeder_combout\);

-- Location: FF_X60_Y47_N29
\RAM1|ram_s~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~914feeder_combout\,
	ena => \RAM1|ram_s~10133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~914_q\);

-- Location: FF_X60_Y39_N7
\RAM1|ram_s~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1042_q\);

-- Location: FF_X60_Y36_N21
\RAM1|ram_s~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~786_q\);

-- Location: FF_X63_Y39_N9
\RAM1|ram_s~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~658_q\);

-- Location: LCCOMB_X63_Y39_N8
\RAM1|ram_s~9826\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9826_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~786_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~658_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~786_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~658_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9826_combout\);

-- Location: LCCOMB_X60_Y39_N6
\RAM1|ram_s~9827\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9827_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9826_combout\ & ((\RAM1|ram_s~1042_q\))) # (!\RAM1|ram_s~9826_combout\ & (\RAM1|ram_s~914_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9826_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~914_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~1042_q\,
	datad => \RAM1|ram_s~9826_combout\,
	combout => \RAM1|ram_s~9827_combout\);

-- Location: FF_X58_Y39_N13
\RAM1|ram_s~5010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5010_q\);

-- Location: FF_X59_Y39_N25
\RAM1|ram_s~5138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5138_q\);

-- Location: LCCOMB_X59_Y36_N20
\RAM1|ram_s~4882feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4882feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4882feeder_combout\);

-- Location: FF_X59_Y36_N21
\RAM1|ram_s~4882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4882feeder_combout\,
	ena => \RAM1|ram_s~9635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4882_q\);

-- Location: FF_X63_Y36_N19
\RAM1|ram_s~4754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4754_q\);

-- Location: LCCOMB_X63_Y36_N18
\RAM1|ram_s~9824\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9824_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~4882_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~4754_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4882_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~4754_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9824_combout\);

-- Location: LCCOMB_X59_Y39_N24
\RAM1|ram_s~9825\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9825_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9824_combout\ & ((\RAM1|ram_s~5138_q\))) # (!\RAM1|ram_s~9824_combout\ & (\RAM1|ram_s~5010_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9824_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5010_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~5138_q\,
	datad => \RAM1|ram_s~9824_combout\,
	combout => \RAM1|ram_s~9825_combout\);

-- Location: LCCOMB_X59_Y39_N26
\RAM1|ram_s~9828\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9828_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9825_combout\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9827_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9825_combout\,
	combout => \RAM1|ram_s~9828_combout\);

-- Location: FF_X63_Y45_N21
\RAM1|ram_s~6802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6802_q\);

-- Location: LCCOMB_X69_Y46_N26
\RAM1|ram_s~7058feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7058feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~7058feeder_combout\);

-- Location: FF_X69_Y46_N27
\RAM1|ram_s~7058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7058feeder_combout\,
	ena => \RAM1|ram_s~10196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7058_q\);

-- Location: LCCOMB_X63_Y45_N20
\RAM1|ram_s~9829\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9829_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7058_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6802_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6802_q\,
	datad => \RAM1|ram_s~7058_q\,
	combout => \RAM1|ram_s~9829_combout\);

-- Location: FF_X62_Y44_N27
\RAM1|ram_s~7186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7186_q\);

-- Location: FF_X62_Y44_N17
\RAM1|ram_s~6930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6930_q\);

-- Location: LCCOMB_X62_Y44_N26
\RAM1|ram_s~9830\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9830_combout\ = (\RAM1|ram_s~9829_combout\ & (((\RAM1|ram_s~7186_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~9829_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6930_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9829_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7186_q\,
	datad => \RAM1|ram_s~6930_q\,
	combout => \RAM1|ram_s~9830_combout\);

-- Location: LCCOMB_X60_Y35_N28
\RAM1|ram_s~2834feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2834feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~2834feeder_combout\);

-- Location: FF_X60_Y35_N29
\RAM1|ram_s~2834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2834feeder_combout\,
	ena => \RAM1|ram_s~10094_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2834_q\);

-- Location: FF_X61_Y35_N17
\RAM1|ram_s~3090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3090_q\);

-- Location: FF_X58_Y36_N27
\RAM1|ram_s~2706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2706_q\);

-- Location: FF_X58_Y36_N25
\RAM1|ram_s~2962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2962_q\);

-- Location: LCCOMB_X58_Y36_N26
\RAM1|ram_s~9822\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9822_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~2962_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~2706_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2706_q\,
	datad => \RAM1|ram_s~2962_q\,
	combout => \RAM1|ram_s~9822_combout\);

-- Location: LCCOMB_X61_Y35_N16
\RAM1|ram_s~9823\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9823_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9822_combout\ & ((\RAM1|ram_s~3090_q\))) # (!\RAM1|ram_s~9822_combout\ & (\RAM1|ram_s~2834_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~2834_q\,
	datac => \RAM1|ram_s~3090_q\,
	datad => \RAM1|ram_s~9822_combout\,
	combout => \RAM1|ram_s~9823_combout\);

-- Location: LCCOMB_X62_Y39_N18
\RAM1|ram_s~9831\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9831_combout\ = (\RAM1|ram_s~9828_combout\ & (((\RAM1|ram_s~9830_combout\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~9828_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9828_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9830_combout\,
	datad => \RAM1|ram_s~9823_combout\,
	combout => \RAM1|ram_s~9831_combout\);

-- Location: LCCOMB_X58_Y33_N0
\RAM1|ram_s~3346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3346feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3346feeder_combout\);

-- Location: FF_X58_Y33_N1
\RAM1|ram_s~3346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3346feeder_combout\,
	ena => \RAM1|ram_s~10095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3346_q\);

-- Location: FF_X61_Y33_N21
\RAM1|ram_s~3602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3602_q\);

-- Location: FF_X63_Y33_N9
\RAM1|ram_s~3218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3218_q\);

-- Location: LCCOMB_X62_Y33_N14
\RAM1|ram_s~3474feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3474feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3474feeder_combout\);

-- Location: FF_X62_Y33_N15
\RAM1|ram_s~3474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3474feeder_combout\,
	ena => \RAM1|ram_s~10099_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3474_q\);

-- Location: LCCOMB_X63_Y33_N8
\RAM1|ram_s~9834\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9834_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~3474_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~3218_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3218_q\,
	datad => \RAM1|ram_s~3474_q\,
	combout => \RAM1|ram_s~9834_combout\);

-- Location: LCCOMB_X61_Y33_N20
\RAM1|ram_s~9835\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9835_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9834_combout\ & ((\RAM1|ram_s~3602_q\))) # (!\RAM1|ram_s~9834_combout\ & (\RAM1|ram_s~3346_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9834_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~3346_q\,
	datac => \RAM1|ram_s~3602_q\,
	datad => \RAM1|ram_s~9834_combout\,
	combout => \RAM1|ram_s~9835_combout\);

-- Location: FF_X67_Y37_N17
\RAM1|ram_s~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1170_q\);

-- Location: LCCOMB_X58_Y37_N0
\RAM1|ram_s~1298feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1298feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~1298feeder_combout\);

-- Location: FF_X58_Y37_N1
\RAM1|ram_s~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1298feeder_combout\,
	ena => \RAM1|ram_s~10127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1298_q\);

-- Location: LCCOMB_X67_Y37_N16
\RAM1|ram_s~9836\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9836_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~1298_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~1170_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~1170_q\,
	datad => \RAM1|ram_s~1298_q\,
	combout => \RAM1|ram_s~9836_combout\);

-- Location: LCCOMB_X67_Y40_N18
\RAM1|ram_s~1426feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1426feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~1426feeder_combout\);

-- Location: FF_X67_Y40_N19
\RAM1|ram_s~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1426feeder_combout\,
	ena => \RAM1|ram_s~10126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1426_q\);

-- Location: FF_X75_Y40_N21
\RAM1|ram_s~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1554_q\);

-- Location: LCCOMB_X75_Y40_N20
\RAM1|ram_s~9837\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9837_combout\ = (\RAM1|ram_s~9836_combout\ & (((\RAM1|ram_s~1554_q\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~9836_combout\ & (\RAM1|ram_s~1426_q\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9836_combout\,
	datab => \RAM1|ram_s~1426_q\,
	datac => \RAM1|ram_s~1554_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9837_combout\);

-- Location: LCCOMB_X62_Y39_N12
\RAM1|ram_s~9838\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9838_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9835_combout\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((!\ULA1|Add0~30_combout\ & \RAM1|ram_s~9837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9835_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9837_combout\,
	combout => \RAM1|ram_s~9838_combout\);

-- Location: FF_X61_Y32_N21
\RAM1|ram_s~7442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7442_q\);

-- Location: FF_X61_Y40_N17
\RAM1|ram_s~7698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7698_q\);

-- Location: LCCOMB_X60_Y40_N8
\RAM1|ram_s~7570feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7570feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~7570feeder_combout\);

-- Location: FF_X60_Y40_N9
\RAM1|ram_s~7570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7570feeder_combout\,
	ena => \RAM1|ram_s~10213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7570_q\);

-- Location: FF_X60_Y40_N19
\RAM1|ram_s~7314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7314_q\);

-- Location: LCCOMB_X60_Y40_N18
\RAM1|ram_s~9839\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9839_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7570_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~7314_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~7570_q\,
	datac => \RAM1|ram_s~7314_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9839_combout\);

-- Location: LCCOMB_X61_Y40_N16
\RAM1|ram_s~9840\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9840_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9839_combout\ & ((\RAM1|ram_s~7698_q\))) # (!\RAM1|ram_s~9839_combout\ & (\RAM1|ram_s~7442_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~7442_q\,
	datac => \RAM1|ram_s~7698_q\,
	datad => \RAM1|ram_s~9839_combout\,
	combout => \RAM1|ram_s~9840_combout\);

-- Location: LCCOMB_X59_Y37_N16
\RAM1|ram_s~5522feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5522feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5522feeder_combout\);

-- Location: FF_X59_Y37_N17
\RAM1|ram_s~5522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5522feeder_combout\,
	ena => \RAM1|ram_s~9617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5522_q\);

-- Location: FF_X65_Y37_N21
\RAM1|ram_s~5650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5650_q\);

-- Location: FF_X65_Y33_N5
\RAM1|ram_s~5266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5266_q\);

-- Location: FF_X61_Y32_N19
\RAM1|ram_s~5394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5394_q\);

-- Location: LCCOMB_X65_Y33_N4
\RAM1|ram_s~9832\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9832_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~5394_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~5266_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~5266_q\,
	datad => \RAM1|ram_s~5394_q\,
	combout => \RAM1|ram_s~9832_combout\);

-- Location: LCCOMB_X65_Y37_N20
\RAM1|ram_s~9833\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9833_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9832_combout\ & ((\RAM1|ram_s~5650_q\))) # (!\RAM1|ram_s~9832_combout\ & (\RAM1|ram_s~5522_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~5522_q\,
	datac => \RAM1|ram_s~5650_q\,
	datad => \RAM1|ram_s~9832_combout\,
	combout => \RAM1|ram_s~9833_combout\);

-- Location: LCCOMB_X62_Y39_N30
\RAM1|ram_s~9841\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9841_combout\ = (\RAM1|ram_s~9838_combout\ & ((\RAM1|ram_s~9840_combout\) # ((!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9838_combout\ & (((\ULA1|Add0~30_combout\ & \RAM1|ram_s~9833_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9838_combout\,
	datab => \RAM1|ram_s~9840_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9833_combout\,
	combout => \RAM1|ram_s~9841_combout\);

-- Location: FF_X58_Y39_N15
\RAM1|ram_s~4498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4498_q\);

-- Location: LCCOMB_X65_Y31_N0
\RAM1|ram_s~4370feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4370feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4370feeder_combout\);

-- Location: FF_X65_Y31_N1
\RAM1|ram_s~4370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4370feeder_combout\,
	ena => \RAM1|ram_s~9639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4370_q\);

-- Location: FF_X63_Y36_N5
\RAM1|ram_s~4242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4242_q\);

-- Location: LCCOMB_X63_Y36_N4
\RAM1|ram_s~9842\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9842_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~4370_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~4242_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4370_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~4242_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9842_combout\);

-- Location: FF_X58_Y40_N31
\RAM1|ram_s~4626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4626_q\);

-- Location: LCCOMB_X58_Y40_N30
\RAM1|ram_s~9843\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9843_combout\ = (\RAM1|ram_s~9842_combout\ & (((\RAM1|ram_s~4626_q\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~9842_combout\ & (\RAM1|ram_s~4498_q\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4498_q\,
	datab => \RAM1|ram_s~9842_combout\,
	datac => \RAM1|ram_s~4626_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9843_combout\);

-- Location: FF_X65_Y42_N21
\RAM1|ram_s~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~402_q\);

-- Location: FF_X62_Y39_N27
\RAM1|ram_s~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~530_q\);

-- Location: LCCOMB_X63_Y32_N20
\RAM1|ram_s~274feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~274feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~274feeder_combout\);

-- Location: FF_X63_Y32_N21
\RAM1|ram_s~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~274feeder_combout\,
	ena => \RAM1|ram_s~10160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~274_q\);

-- Location: FF_X67_Y39_N29
\RAM1|ram_s~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~146_q\);

-- Location: LCCOMB_X67_Y39_N28
\RAM1|ram_s~9846\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9846_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~274_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~146_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~274_q\,
	datac => \RAM1|ram_s~146_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9846_combout\);

-- Location: LCCOMB_X62_Y39_N26
\RAM1|ram_s~9847\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9847_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9846_combout\ & ((\RAM1|ram_s~530_q\))) # (!\RAM1|ram_s~9846_combout\ & (\RAM1|ram_s~402_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~402_q\,
	datac => \RAM1|ram_s~530_q\,
	datad => \RAM1|ram_s~9846_combout\,
	combout => \RAM1|ram_s~9847_combout\);

-- Location: FF_X61_Y31_N17
\RAM1|ram_s~2322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2322_q\);

-- Location: FF_X62_Y39_N1
\RAM1|ram_s~2578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2578_q\);

-- Location: LCCOMB_X68_Y31_N2
\RAM1|ram_s~2450feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2450feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~2450feeder_combout\);

-- Location: FF_X68_Y31_N3
\RAM1|ram_s~2450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2450feeder_combout\,
	ena => \RAM1|ram_s~10102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2450_q\);

-- Location: FF_X67_Y35_N27
\RAM1|ram_s~2194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2194_q\);

-- Location: LCCOMB_X67_Y35_N26
\RAM1|ram_s~9844\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9844_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~2450_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~2194_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2450_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2194_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9844_combout\);

-- Location: LCCOMB_X62_Y39_N0
\RAM1|ram_s~9845\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9845_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9844_combout\ & ((\RAM1|ram_s~2578_q\))) # (!\RAM1|ram_s~9844_combout\ & (\RAM1|ram_s~2322_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2322_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2578_q\,
	datad => \RAM1|ram_s~9844_combout\,
	combout => \RAM1|ram_s~9845_combout\);

-- Location: LCCOMB_X62_Y39_N28
\RAM1|ram_s~9848\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9848_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9845_combout\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9847_combout\,
	datad => \RAM1|ram_s~9845_combout\,
	combout => \RAM1|ram_s~9848_combout\);

-- Location: FF_X60_Y32_N27
\RAM1|ram_s~6418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6418_q\);

-- Location: FF_X67_Y35_N29
\RAM1|ram_s~6674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6674_q\);

-- Location: LCCOMB_X59_Y42_N18
\RAM1|ram_s~6546feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6546feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~6546feeder_combout\);

-- Location: FF_X59_Y42_N19
\RAM1|ram_s~6546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6546feeder_combout\,
	ena => \RAM1|ram_s~10230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6546_q\);

-- Location: FF_X59_Y38_N25
\RAM1|ram_s~6290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6290_q\);

-- Location: LCCOMB_X59_Y38_N24
\RAM1|ram_s~9849\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9849_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6546_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~6290_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6546_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6290_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9849_combout\);

-- Location: LCCOMB_X67_Y35_N28
\RAM1|ram_s~9850\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9850_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9849_combout\ & ((\RAM1|ram_s~6674_q\))) # (!\RAM1|ram_s~9849_combout\ & (\RAM1|ram_s~6418_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6418_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6674_q\,
	datad => \RAM1|ram_s~9849_combout\,
	combout => \RAM1|ram_s~9850_combout\);

-- Location: LCCOMB_X62_Y39_N6
\RAM1|ram_s~9851\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9851_combout\ = (\RAM1|ram_s~9848_combout\ & (((\RAM1|ram_s~9850_combout\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9848_combout\ & (\RAM1|ram_s~9843_combout\ & (\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9843_combout\,
	datab => \RAM1|ram_s~9848_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9850_combout\,
	combout => \RAM1|ram_s~9851_combout\);

-- Location: LCCOMB_X62_Y39_N16
\RAM1|ram_s~9852\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9852_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9841_combout\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((!\ULA1|Add0~21_combout\ & \RAM1|ram_s~9851_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9841_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9851_combout\,
	combout => \RAM1|ram_s~9852_combout\);

-- Location: LCCOMB_X62_Y39_N2
\RAM1|ram_s~9863\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9863_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9852_combout\ & (\RAM1|ram_s~9862_combout\)) # (!\RAM1|ram_s~9852_combout\ & ((\RAM1|ram_s~9831_combout\))))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9852_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9862_combout\,
	datab => \RAM1|ram_s~9831_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9852_combout\,
	combout => \RAM1|ram_s~9863_combout\);

-- Location: FF_X82_Y38_N3
\RAM1|ram_s~2290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10044_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2290_q\);

-- Location: FF_X66_Y34_N13
\RAM1|ram_s~4338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4338_q\);

-- Location: FF_X63_Y32_N19
\RAM1|ram_s~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~242_q\);

-- Location: LCCOMB_X63_Y32_N18
\RAM1|ram_s~9709\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9709_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4338_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~242_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4338_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~242_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9709_combout\);

-- Location: FF_X73_Y34_N5
\RAM1|ram_s~6386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6386_q\);

-- Location: LCCOMB_X73_Y34_N4
\RAM1|ram_s~9710\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9710_combout\ = (\RAM1|ram_s~9709_combout\ & (((\RAM1|ram_s~6386_q\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~9709_combout\ & (\RAM1|ram_s~2290_q\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2290_q\,
	datab => \RAM1|ram_s~9709_combout\,
	datac => \RAM1|ram_s~6386_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9710_combout\);

-- Location: FF_X65_Y34_N5
\RAM1|ram_s~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1266_q\);

-- Location: FF_X66_Y34_N27
\RAM1|ram_s~5362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5362_q\);

-- Location: LCCOMB_X65_Y34_N4
\RAM1|ram_s~9707\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9707_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5362_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1266_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1266_q\,
	datad => \RAM1|ram_s~5362_q\,
	combout => \RAM1|ram_s~9707_combout\);

-- Location: FF_X77_Y35_N21
\RAM1|ram_s~7410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7410_q\);

-- Location: LCCOMB_X75_Y35_N30
\RAM1|ram_s~3314feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3314feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3314feeder_combout\);

-- Location: FF_X75_Y35_N31
\RAM1|ram_s~3314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3314feeder_combout\,
	ena => \RAM1|ram_s~10042_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3314_q\);

-- Location: LCCOMB_X77_Y35_N20
\RAM1|ram_s~9708\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9708_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9707_combout\ & (\RAM1|ram_s~7410_q\)) # (!\RAM1|ram_s~9707_combout\ & ((\RAM1|ram_s~3314_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9707_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9707_combout\,
	datac => \RAM1|ram_s~7410_q\,
	datad => \RAM1|ram_s~3314_q\,
	combout => \RAM1|ram_s~9708_combout\);

-- Location: LCCOMB_X73_Y34_N6
\RAM1|ram_s~9711\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9711_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9708_combout\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9710_combout\,
	datad => \RAM1|ram_s~9708_combout\,
	combout => \RAM1|ram_s~9711_combout\);

-- Location: LCCOMB_X69_Y34_N4
\RAM1|ram_s~4850feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4850feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4850feeder_combout\);

-- Location: FF_X69_Y34_N5
\RAM1|ram_s~4850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4850feeder_combout\,
	ena => \RAM1|ram_s~9633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4850_q\);

-- Location: FF_X74_Y34_N27
\RAM1|ram_s~6898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6898_q\);

-- Location: FF_X72_Y33_N3
\RAM1|ram_s~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~754_q\);

-- Location: LCCOMB_X72_Y33_N24
\RAM1|ram_s~2802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2802feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~2802feeder_combout\);

-- Location: FF_X72_Y33_N25
\RAM1|ram_s~2802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2802feeder_combout\,
	ena => \RAM1|ram_s~10041_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2802_q\);

-- Location: LCCOMB_X72_Y33_N2
\RAM1|ram_s~9705\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9705_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~2802_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~754_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~754_q\,
	datad => \RAM1|ram_s~2802_q\,
	combout => \RAM1|ram_s~9705_combout\);

-- Location: LCCOMB_X74_Y34_N26
\RAM1|ram_s~9706\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9706_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9705_combout\ & ((\RAM1|ram_s~6898_q\))) # (!\RAM1|ram_s~9705_combout\ & (\RAM1|ram_s~4850_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4850_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~6898_q\,
	datad => \RAM1|ram_s~9705_combout\,
	combout => \RAM1|ram_s~9706_combout\);

-- Location: FF_X68_Y37_N27
\RAM1|ram_s~3826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10045_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3826_q\);

-- Location: FF_X66_Y37_N9
\RAM1|ram_s~1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1778_q\);

-- Location: LCCOMB_X66_Y37_N8
\RAM1|ram_s~9712\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9712_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3826_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~1778_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3826_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1778_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9712_combout\);

-- Location: FF_X74_Y32_N1
\RAM1|ram_s~7922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7922_q\);

-- Location: FF_X68_Y30_N3
\RAM1|ram_s~5874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5874_q\);

-- Location: LCCOMB_X74_Y32_N0
\RAM1|ram_s~9713\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9713_combout\ = (\RAM1|ram_s~9712_combout\ & (((\RAM1|ram_s~7922_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~9712_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5874_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9712_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7922_q\,
	datad => \RAM1|ram_s~5874_q\,
	combout => \RAM1|ram_s~9713_combout\);

-- Location: LCCOMB_X73_Y34_N16
\RAM1|ram_s~9714\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9714_combout\ = (\RAM1|ram_s~9711_combout\ & (((\RAM1|ram_s~9713_combout\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9711_combout\ & (\RAM1|ram_s~9706_combout\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9711_combout\,
	datab => \RAM1|ram_s~9706_combout\,
	datac => \RAM1|ram_s~9713_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9714_combout\);

-- Location: LCCOMB_X65_Y36_N20
\RAM1|ram_s~7282feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7282feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~7282feeder_combout\);

-- Location: FF_X65_Y36_N21
\RAM1|ram_s~7282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7282feeder_combout\,
	ena => \RAM1|ram_s~10206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7282_q\);

-- Location: FF_X70_Y35_N11
\RAM1|ram_s~6258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6258_q\);

-- Location: FF_X70_Y45_N31
\RAM1|ram_s~6770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6770_q\);

-- Location: LCCOMB_X70_Y35_N10
\RAM1|ram_s~9722\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9722_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~6770_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~6258_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6258_q\,
	datad => \RAM1|ram_s~6770_q\,
	combout => \RAM1|ram_s~9722_combout\);

-- Location: FF_X74_Y39_N11
\RAM1|ram_s~7794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7794_q\);

-- Location: LCCOMB_X74_Y39_N10
\RAM1|ram_s~9723\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9723_combout\ = (\RAM1|ram_s~9722_combout\ & (((\RAM1|ram_s~7794_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9722_combout\ & (\RAM1|ram_s~7282_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7282_q\,
	datab => \RAM1|ram_s~9722_combout\,
	datac => \RAM1|ram_s~7794_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9723_combout\);

-- Location: LCCOMB_X67_Y32_N20
\RAM1|ram_s~5234feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5234feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5234feeder_combout\);

-- Location: FF_X67_Y32_N21
\RAM1|ram_s~5234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5234feeder_combout\,
	ena => \RAM1|ram_s~9651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5234_q\);

-- Location: FF_X69_Y32_N15
\RAM1|ram_s~4210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4210_q\);

-- Location: LCCOMB_X69_Y32_N14
\RAM1|ram_s~9715\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9715_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~5234_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~4210_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5234_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4210_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9715_combout\);

-- Location: LCCOMB_X70_Y32_N22
\RAM1|ram_s~4722feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4722feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4722feeder_combout\);

-- Location: FF_X70_Y32_N23
\RAM1|ram_s~4722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4722feeder_combout\,
	ena => \RAM1|ram_s~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4722_q\);

-- Location: FF_X70_Y36_N17
\RAM1|ram_s~5746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5746_q\);

-- Location: LCCOMB_X70_Y36_N16
\RAM1|ram_s~9716\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9716_combout\ = (\RAM1|ram_s~9715_combout\ & (((\RAM1|ram_s~5746_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9715_combout\ & (\RAM1|ram_s~4722_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9715_combout\,
	datab => \RAM1|ram_s~4722_q\,
	datac => \RAM1|ram_s~5746_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9716_combout\);

-- Location: FF_X82_Y38_N29
\RAM1|ram_s~2162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10050_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2162_q\);

-- Location: LCCOMB_X79_Y35_N28
\RAM1|ram_s~2674feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2674feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~2674feeder_combout\);

-- Location: FF_X79_Y35_N29
\RAM1|ram_s~2674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2674feeder_combout\,
	ena => \RAM1|ram_s~10048_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2674_q\);

-- Location: LCCOMB_X82_Y38_N28
\RAM1|ram_s~9717\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9717_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2674_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2162_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2162_q\,
	datad => \RAM1|ram_s~2674_q\,
	combout => \RAM1|ram_s~9717_combout\);

-- Location: LCCOMB_X79_Y37_N16
\RAM1|ram_s~3186feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3186feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3186feeder_combout\);

-- Location: FF_X79_Y37_N17
\RAM1|ram_s~3186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3186feeder_combout\,
	ena => \RAM1|ram_s~10047_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3186_q\);

-- Location: FF_X79_Y37_N11
\RAM1|ram_s~3698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10051_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3698_q\);

-- Location: LCCOMB_X79_Y37_N10
\RAM1|ram_s~9718\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9718_combout\ = (\RAM1|ram_s~9717_combout\ & (((\RAM1|ram_s~3698_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9717_combout\ & (\RAM1|ram_s~3186_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9717_combout\,
	datab => \RAM1|ram_s~3186_q\,
	datac => \RAM1|ram_s~3698_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9718_combout\);

-- Location: FF_X76_Y35_N11
\RAM1|ram_s~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~626_q\);

-- Location: FF_X77_Y39_N1
\RAM1|ram_s~1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1650_q\);

-- Location: LCCOMB_X79_Y39_N16
\RAM1|ram_s~1138feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1138feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~1138feeder_combout\);

-- Location: FF_X79_Y39_N17
\RAM1|ram_s~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1138feeder_combout\,
	ena => \RAM1|ram_s~10115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1138_q\);

-- Location: FF_X77_Y39_N7
\RAM1|ram_s~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~114_q\);

-- Location: LCCOMB_X77_Y39_N6
\RAM1|ram_s~9719\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9719_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~1138_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~114_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~1138_q\,
	datac => \RAM1|ram_s~114_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9719_combout\);

-- Location: LCCOMB_X77_Y39_N0
\RAM1|ram_s~9720\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9720_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9719_combout\ & ((\RAM1|ram_s~1650_q\))) # (!\RAM1|ram_s~9719_combout\ & (\RAM1|ram_s~626_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~626_q\,
	datac => \RAM1|ram_s~1650_q\,
	datad => \RAM1|ram_s~9719_combout\,
	combout => \RAM1|ram_s~9720_combout\);

-- Location: LCCOMB_X77_Y39_N2
\RAM1|ram_s~9721\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9721_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9718_combout\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9720_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9718_combout\,
	datad => \RAM1|ram_s~9720_combout\,
	combout => \RAM1|ram_s~9721_combout\);

-- Location: LCCOMB_X77_Y40_N0
\RAM1|ram_s~9724\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9724_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9721_combout\ & (\RAM1|ram_s~9723_combout\)) # (!\RAM1|ram_s~9721_combout\ & ((\RAM1|ram_s~9716_combout\))))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9723_combout\,
	datab => \RAM1|ram_s~9716_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9721_combout\,
	combout => \RAM1|ram_s~9724_combout\);

-- Location: LCCOMB_X77_Y40_N26
\RAM1|ram_s~9725\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9725_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~9714_combout\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9714_combout\,
	datad => \RAM1|ram_s~9724_combout\,
	combout => \RAM1|ram_s~9725_combout\);

-- Location: FF_X75_Y33_N31
\RAM1|ram_s~2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2034_q\);

-- Location: FF_X75_Y33_N29
\RAM1|ram_s~6130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6130_q\);

-- Location: LCCOMB_X75_Y33_N30
\RAM1|ram_s~9733\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9733_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~6130_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2034_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~2034_q\,
	datad => \RAM1|ram_s~6130_q\,
	combout => \RAM1|ram_s~9733_combout\);

-- Location: FF_X74_Y37_N1
\RAM1|ram_s~8178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8178_q\);

-- Location: LCCOMB_X76_Y37_N4
\RAM1|ram_s~4082feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4082feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4082feeder_combout\);

-- Location: FF_X76_Y37_N5
\RAM1|ram_s~4082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4082feeder_combout\,
	ena => \RAM1|ram_s~10056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4082_q\);

-- Location: LCCOMB_X74_Y37_N0
\RAM1|ram_s~9734\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9734_combout\ = (\RAM1|ram_s~9733_combout\ & (((\RAM1|ram_s~8178_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~9733_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~4082_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9733_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8178_q\,
	datad => \RAM1|ram_s~4082_q\,
	combout => \RAM1|ram_s~9734_combout\);

-- Location: LCCOMB_X70_Y33_N22
\RAM1|ram_s~5106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5106feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5106feeder_combout\);

-- Location: FF_X70_Y33_N23
\RAM1|ram_s~5106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5106feeder_combout\,
	ena => \RAM1|ram_s~9671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5106_q\);

-- Location: FF_X73_Y33_N13
\RAM1|ram_s~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1010_q\);

-- Location: LCCOMB_X73_Y33_N12
\RAM1|ram_s~9728\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9728_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5106_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~1010_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5106_q\,
	datac => \RAM1|ram_s~1010_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9728_combout\);

-- Location: LCCOMB_X76_Y41_N0
\RAM1|ram_s~3058feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3058feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~3058feeder_combout\);

-- Location: FF_X76_Y41_N1
\RAM1|ram_s~3058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3058feeder_combout\,
	ena => \RAM1|ram_s~10052_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3058_q\);

-- Location: FF_X74_Y41_N29
\RAM1|ram_s~7154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7154_q\);

-- Location: LCCOMB_X74_Y41_N28
\RAM1|ram_s~9729\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9729_combout\ = (\RAM1|ram_s~9728_combout\ & (((\RAM1|ram_s~7154_q\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~9728_combout\ & (\RAM1|ram_s~3058_q\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9728_combout\,
	datab => \RAM1|ram_s~3058_q\,
	datac => \RAM1|ram_s~7154_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9729_combout\);

-- Location: LCCOMB_X68_Y36_N26
\RAM1|ram_s~4594feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4594feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~4594feeder_combout\);

-- Location: FF_X68_Y36_N27
\RAM1|ram_s~4594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4594feeder_combout\,
	ena => \RAM1|ram_s~9686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4594_q\);

-- Location: FF_X74_Y36_N19
\RAM1|ram_s~6642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6642_q\);

-- Location: FF_X67_Y36_N23
\RAM1|ram_s~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~498_q\);

-- Location: FF_X74_Y36_N9
\RAM1|ram_s~2546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10055_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2546_q\);

-- Location: LCCOMB_X67_Y36_N22
\RAM1|ram_s~9730\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9730_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2546_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~498_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~498_q\,
	datad => \RAM1|ram_s~2546_q\,
	combout => \RAM1|ram_s~9730_combout\);

-- Location: LCCOMB_X74_Y36_N18
\RAM1|ram_s~9731\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9731_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9730_combout\ & ((\RAM1|ram_s~6642_q\))) # (!\RAM1|ram_s~9730_combout\ & (\RAM1|ram_s~4594_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~4594_q\,
	datac => \RAM1|ram_s~6642_q\,
	datad => \RAM1|ram_s~9730_combout\,
	combout => \RAM1|ram_s~9731_combout\);

-- Location: LCCOMB_X77_Y40_N22
\RAM1|ram_s~9732\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9732_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9729_combout\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9731_combout\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9729_combout\,
	datac => \RAM1|ram_s~9731_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9732_combout\);

-- Location: FF_X77_Y37_N13
\RAM1|ram_s~5618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5618_q\);

-- Location: FF_X77_Y40_N13
\RAM1|ram_s~7666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7666_q\);

-- Location: FF_X73_Y38_N11
\RAM1|ram_s~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1522_q\);

-- Location: FF_X73_Y38_N1
\RAM1|ram_s~3570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10054_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3570_q\);

-- Location: LCCOMB_X73_Y38_N10
\RAM1|ram_s~9726\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9726_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3570_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1522_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1522_q\,
	datad => \RAM1|ram_s~3570_q\,
	combout => \RAM1|ram_s~9726_combout\);

-- Location: LCCOMB_X77_Y40_N12
\RAM1|ram_s~9727\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9727_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9726_combout\ & ((\RAM1|ram_s~7666_q\))) # (!\RAM1|ram_s~9726_combout\ & (\RAM1|ram_s~5618_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5618_q\,
	datac => \RAM1|ram_s~7666_q\,
	datad => \RAM1|ram_s~9726_combout\,
	combout => \RAM1|ram_s~9727_combout\);

-- Location: LCCOMB_X77_Y40_N8
\RAM1|ram_s~9735\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9735_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9732_combout\ & (\RAM1|ram_s~9734_combout\)) # (!\RAM1|ram_s~9732_combout\ & ((\RAM1|ram_s~9727_combout\))))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9734_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9732_combout\,
	datad => \RAM1|ram_s~9727_combout\,
	combout => \RAM1|ram_s~9735_combout\);

-- Location: LCCOMB_X67_Y40_N16
\RAM1|ram_s~1394feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1394feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~1394feeder_combout\);

-- Location: FF_X67_Y40_N17
\RAM1|ram_s~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1394feeder_combout\,
	ena => \RAM1|ram_s~10114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1394_q\);

-- Location: FF_X74_Y40_N3
\RAM1|ram_s~1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1906_q\);

-- Location: FF_X75_Y39_N11
\RAM1|ram_s~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~370_q\);

-- Location: FF_X75_Y39_N25
\RAM1|ram_s~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~882_q\);

-- Location: LCCOMB_X75_Y39_N10
\RAM1|ram_s~9699\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9699_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~882_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~370_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~370_q\,
	datad => \RAM1|ram_s~882_q\,
	combout => \RAM1|ram_s~9699_combout\);

-- Location: LCCOMB_X74_Y40_N2
\RAM1|ram_s~9700\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9700_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9699_combout\ & ((\RAM1|ram_s~1906_q\))) # (!\RAM1|ram_s~9699_combout\ & (\RAM1|ram_s~1394_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~1394_q\,
	datac => \RAM1|ram_s~1906_q\,
	datad => \RAM1|ram_s~9699_combout\,
	combout => \RAM1|ram_s~9700_combout\);

-- Location: LCCOMB_X74_Y38_N6
\RAM1|ram_s~5490feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5490feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~5490feeder_combout\);

-- Location: FF_X74_Y38_N7
\RAM1|ram_s~5490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5490feeder_combout\,
	ena => \RAM1|ram_s~9597_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5490_q\);

-- Location: FF_X81_Y39_N23
\RAM1|ram_s~6002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6002_q\);

-- Location: FF_X77_Y36_N31
\RAM1|ram_s~4978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9595_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4978_q\);

-- Location: FF_X77_Y36_N25
\RAM1|ram_s~4466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4466_q\);

-- Location: LCCOMB_X77_Y36_N24
\RAM1|ram_s~9697\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9697_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4978_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4466_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4978_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4466_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9697_combout\);

-- Location: LCCOMB_X81_Y39_N22
\RAM1|ram_s~9698\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9698_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9697_combout\ & ((\RAM1|ram_s~6002_q\))) # (!\RAM1|ram_s~9697_combout\ & (\RAM1|ram_s~5490_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5490_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6002_q\,
	datad => \RAM1|ram_s~9697_combout\,
	combout => \RAM1|ram_s~9698_combout\);

-- Location: LCCOMB_X77_Y40_N20
\RAM1|ram_s~9701\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9701_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9698_combout\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9700_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9700_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9698_combout\,
	combout => \RAM1|ram_s~9701_combout\);

-- Location: FF_X81_Y38_N21
\RAM1|ram_s~2418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10038_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2418_q\);

-- Location: FF_X79_Y38_N9
\RAM1|ram_s~3442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10035_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3442_q\);

-- Location: LCCOMB_X81_Y38_N20
\RAM1|ram_s~9695\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9695_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3442_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2418_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2418_q\,
	datad => \RAM1|ram_s~3442_q\,
	combout => \RAM1|ram_s~9695_combout\);

-- Location: LCCOMB_X73_Y36_N12
\RAM1|ram_s~2930feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2930feeder_combout\ = \BR1|saidaB[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[9]~9_combout\,
	combout => \RAM1|ram_s~2930feeder_combout\);

-- Location: FF_X73_Y36_N13
\RAM1|ram_s~2930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2930feeder_combout\,
	ena => \RAM1|ram_s~10037_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2930_q\);

-- Location: FF_X80_Y40_N1
\RAM1|ram_s~3954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10039_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3954_q\);

-- Location: LCCOMB_X80_Y40_N0
\RAM1|ram_s~9696\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9696_combout\ = (\RAM1|ram_s~9695_combout\ & (((\RAM1|ram_s~3954_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9695_combout\ & (\RAM1|ram_s~2930_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9695_combout\,
	datab => \RAM1|ram_s~2930_q\,
	datac => \RAM1|ram_s~3954_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9696_combout\);

-- Location: FF_X74_Y33_N27
\RAM1|ram_s~7538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7538_q\);

-- Location: FF_X74_Y33_N5
\RAM1|ram_s~6514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6514_q\);

-- Location: LCCOMB_X74_Y33_N4
\RAM1|ram_s~9702\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9702_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~7538_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~6514_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~7538_q\,
	datac => \RAM1|ram_s~6514_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9702_combout\);

-- Location: FF_X80_Y40_N19
\RAM1|ram_s~8050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8050_q\);

-- Location: FF_X80_Y44_N25
\RAM1|ram_s~7026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[9]~9_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7026_q\);

-- Location: LCCOMB_X80_Y40_N18
\RAM1|ram_s~9703\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9703_combout\ = (\RAM1|ram_s~9702_combout\ & (((\RAM1|ram_s~8050_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~9702_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~7026_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9702_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~8050_q\,
	datad => \RAM1|ram_s~7026_q\,
	combout => \RAM1|ram_s~9703_combout\);

-- Location: LCCOMB_X77_Y40_N6
\RAM1|ram_s~9704\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9704_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9701_combout\ & ((\RAM1|ram_s~9703_combout\))) # (!\RAM1|ram_s~9701_combout\ & (\RAM1|ram_s~9696_combout\)))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9701_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9701_combout\,
	datac => \RAM1|ram_s~9696_combout\,
	datad => \RAM1|ram_s~9703_combout\,
	combout => \RAM1|ram_s~9704_combout\);

-- Location: LCCOMB_X77_Y40_N10
\RAM1|ram_s~9736\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9736_combout\ = (\RAM1|ram_s~9725_combout\ & (((\RAM1|ram_s~9735_combout\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~9725_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9725_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9735_combout\,
	datad => \RAM1|ram_s~9704_combout\,
	combout => \RAM1|ram_s~9736_combout\);

-- Location: LCCOMB_X77_Y40_N14
\RAM1|ram_s~9864\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9864_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9821_combout\ & (\RAM1|ram_s~9863_combout\)) # (!\RAM1|ram_s~9821_combout\ & ((\RAM1|ram_s~9736_combout\))))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9821_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9821_combout\,
	datac => \RAM1|ram_s~9863_combout\,
	datad => \RAM1|ram_s~9736_combout\,
	combout => \RAM1|ram_s~9864_combout\);

-- Location: LCCOMB_X77_Y43_N6
\MUXULARAM|b[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXULARAM|b[9]~8_combout\ = (\PC|DOUT\(2) & ((\ROM1|memROM~1_combout\ & ((\RAM1|ram_s~9864_combout\))) # (!\ROM1|memROM~1_combout\ & (\ULA1|Add0~30_combout\)))) # (!\PC|DOUT\(2) & (((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9864_combout\,
	combout => \MUXULARAM|b[9]~8_combout\);

-- Location: FF_X77_Y43_N27
\BR1|registrador~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	asdata => \MUXULARAM|b[9]~8_combout\,
	sload => VCC,
	ena => \BR1|registrador~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~367_q\);

-- Location: LCCOMB_X76_Y43_N28
\BR1|registrador~47feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~47feeder_combout\ = \MUXULARAM|b[9]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXULARAM|b[9]~8_combout\,
	combout => \BR1|registrador~47feeder_combout\);

-- Location: FF_X76_Y43_N29
\BR1|registrador~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~47feeder_combout\,
	ena => \BR1|registrador~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~47_q\);

-- Location: LCCOMB_X77_Y43_N28
\BR1|registrador~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1070_combout\ = (\ROM1|memROM~0_combout\ & ((\PC|DOUT\(7) & ((\BR1|registrador~47_q\))) # (!\PC|DOUT\(7) & (!\PC|DOUT\(2))))) # (!\ROM1|memROM~0_combout\ & (((\BR1|registrador~47_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~0_combout\,
	datac => \BR1|registrador~47_q\,
	datad => \PC|DOUT\(7),
	combout => \BR1|registrador~1070_combout\);

-- Location: FF_X77_Y43_N7
\BR1|registrador~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \MUXULARAM|b[9]~8_combout\,
	ena => \BR1|registrador~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~399_q\);

-- Location: LCCOMB_X77_Y43_N8
\BR1|saidaB[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|saidaB[9]~9_combout\ = (\ROM1|memROM~1_combout\ & ((\BR1|registrador~1070_combout\ & ((\BR1|registrador~399_q\))) # (!\BR1|registrador~1070_combout\ & (\BR1|registrador~367_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR1|registrador~367_q\,
	datab => \BR1|registrador~1070_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \BR1|registrador~399_q\,
	combout => \BR1|saidaB[9]~9_combout\);

-- Location: LCCOMB_X88_Y31_N22
\ULA1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~26_combout\ = \SW[0]~input_o\ $ (((!\SW[1]~input_o\ & \BR1|saidaB[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \BR1|saidaB[9]~9_combout\,
	datad => \SW[0]~input_o\,
	combout => \ULA1|Add0~26_combout\);

-- Location: LCCOMB_X87_Y31_N24
\ULA1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~30_combout\ = \ULA1|Add0~29\ $ (!\ULA1|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ULA1|Add0~26_combout\,
	cin => \ULA1|Add0~29\,
	combout => \ULA1|Add0~30_combout\);

-- Location: LCCOMB_X72_Y41_N12
\RAM1|ram_s~10235\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10235_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\ & \ULA1|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~10235_combout\);

-- Location: LCCOMB_X66_Y43_N24
\RAM1|ram_s~10246\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~10246_combout\ = (\RAM1|ram_s~10235_combout\ & (!\PC|DOUT\(2) & (\RAM1|ram_s~9672_combout\ & \ROM1|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~10235_combout\,
	datab => \PC|DOUT\(2),
	datac => \RAM1|ram_s~9672_combout\,
	datad => \ROM1|memROM~1_combout\,
	combout => \RAM1|ram_s~10246_combout\);

-- Location: FF_X69_Y45_N29
\RAM1|ram_s~8141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~8141feeder_combout\,
	ena => \RAM1|ram_s~10246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8141_q\);

-- Location: FF_X74_Y42_N5
\RAM1|ram_s~8205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8205_q\);

-- Location: LCCOMB_X74_Y41_N2
\RAM1|ram_s~8173feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8173feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~8173feeder_combout\);

-- Location: FF_X74_Y41_N3
\RAM1|ram_s~8173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~8173feeder_combout\,
	ena => \RAM1|ram_s~10247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8173_q\);

-- Location: FF_X74_Y42_N3
\RAM1|ram_s~8109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8109_q\);

-- Location: LCCOMB_X74_Y42_N2
\RAM1|ram_s~9078\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9078_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8173_q\)) # (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8109_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8173_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8109_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9078_combout\);

-- Location: LCCOMB_X74_Y42_N4
\RAM1|ram_s~9079\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9079_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9078_combout\ & ((\RAM1|ram_s~8205_q\))) # (!\RAM1|ram_s~9078_combout\ & (\RAM1|ram_s~8141_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8141_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8205_q\,
	datad => \RAM1|ram_s~9078_combout\,
	combout => \RAM1|ram_s~9079_combout\);

-- Location: LCCOMB_X61_Y40_N26
\RAM1|ram_s~7661feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7661feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~7661feeder_combout\);

-- Location: FF_X61_Y40_N27
\RAM1|ram_s~7661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7661feeder_combout\,
	ena => \RAM1|ram_s~10207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7661_q\);

-- Location: FF_X61_Y40_N21
\RAM1|ram_s~7693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7693_q\);

-- Location: FF_X60_Y41_N1
\RAM1|ram_s~7597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7597_q\);

-- Location: LCCOMB_X60_Y41_N6
\RAM1|ram_s~7629feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7629feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~7629feeder_combout\);

-- Location: FF_X60_Y41_N7
\RAM1|ram_s~7629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7629feeder_combout\,
	ena => \RAM1|ram_s~10203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7629_q\);

-- Location: LCCOMB_X60_Y41_N0
\RAM1|ram_s~9071\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9071_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~7629_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~7597_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~7597_q\,
	datad => \RAM1|ram_s~7629_q\,
	combout => \RAM1|ram_s~9071_combout\);

-- Location: LCCOMB_X61_Y40_N20
\RAM1|ram_s~9072\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9072_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9071_combout\ & ((\RAM1|ram_s~7693_q\))) # (!\RAM1|ram_s~9071_combout\ & (\RAM1|ram_s~7661_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7661_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~7693_q\,
	datad => \RAM1|ram_s~9071_combout\,
	combout => \RAM1|ram_s~9072_combout\);

-- Location: FF_X62_Y41_N5
\RAM1|ram_s~7117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7117_q\);

-- Location: FF_X61_Y42_N5
\RAM1|ram_s~7181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7181_q\);

-- Location: FF_X73_Y42_N23
\RAM1|ram_s~7085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7085_q\);

-- Location: LCCOMB_X74_Y41_N0
\RAM1|ram_s~7149feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7149feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~7149feeder_combout\);

-- Location: FF_X74_Y41_N1
\RAM1|ram_s~7149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7149feeder_combout\,
	ena => \RAM1|ram_s~10185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7149_q\);

-- Location: LCCOMB_X73_Y42_N22
\RAM1|ram_s~9073\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9073_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~7149_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~7085_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~7085_q\,
	datad => \RAM1|ram_s~7149_q\,
	combout => \RAM1|ram_s~9073_combout\);

-- Location: LCCOMB_X61_Y42_N4
\RAM1|ram_s~9074\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9074_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9073_combout\ & ((\RAM1|ram_s~7181_q\))) # (!\RAM1|ram_s~9073_combout\ & (\RAM1|ram_s~7117_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~7117_q\,
	datac => \RAM1|ram_s~7181_q\,
	datad => \RAM1|ram_s~9073_combout\,
	combout => \RAM1|ram_s~9074_combout\);

-- Location: LCCOMB_X67_Y42_N26
\RAM1|ram_s~6637feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6637feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~6637feeder_combout\);

-- Location: FF_X67_Y42_N27
\RAM1|ram_s~6637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6637feeder_combout\,
	ena => \RAM1|ram_s~10223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6637_q\);

-- Location: FF_X70_Y40_N11
\RAM1|ram_s~6605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6605_q\);

-- Location: FF_X70_Y40_N29
\RAM1|ram_s~6573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6573_q\);

-- Location: LCCOMB_X70_Y40_N28
\RAM1|ram_s~9075\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9075_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~6605_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~6573_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6605_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~6573_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9075_combout\);

-- Location: FF_X67_Y42_N13
\RAM1|ram_s~6669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6669_q\);

-- Location: LCCOMB_X67_Y42_N12
\RAM1|ram_s~9076\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9076_combout\ = (\RAM1|ram_s~9075_combout\ & (((\RAM1|ram_s~6669_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9075_combout\ & (\RAM1|ram_s~6637_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6637_q\,
	datab => \RAM1|ram_s~9075_combout\,
	datac => \RAM1|ram_s~6669_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9076_combout\);

-- Location: LCCOMB_X67_Y42_N6
\RAM1|ram_s~9077\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9077_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~9074_combout\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9074_combout\,
	datad => \RAM1|ram_s~9076_combout\,
	combout => \RAM1|ram_s~9077_combout\);

-- Location: LCCOMB_X67_Y42_N16
\RAM1|ram_s~9080\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9080_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9077_combout\ & (\RAM1|ram_s~9079_combout\)) # (!\RAM1|ram_s~9077_combout\ & ((\RAM1|ram_s~9072_combout\))))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9079_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9072_combout\,
	datad => \RAM1|ram_s~9077_combout\,
	combout => \RAM1|ram_s~9080_combout\);

-- Location: FF_X74_Y33_N29
\RAM1|ram_s~6509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6509_q\);

-- Location: FF_X67_Y47_N13
\RAM1|ram_s~6477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6477_q\);

-- Location: FF_X72_Y44_N27
\RAM1|ram_s~6445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6445_q\);

-- Location: LCCOMB_X72_Y44_N26
\RAM1|ram_s~9044\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9044_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~6477_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~6445_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6477_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~6445_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9044_combout\);

-- Location: FF_X61_Y45_N9
\RAM1|ram_s~6541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6541_q\);

-- Location: LCCOMB_X61_Y45_N8
\RAM1|ram_s~9045\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9045_combout\ = (\RAM1|ram_s~9044_combout\ & (((\RAM1|ram_s~6541_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9044_combout\ & (\RAM1|ram_s~6509_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6509_q\,
	datab => \RAM1|ram_s~9044_combout\,
	datac => \RAM1|ram_s~6541_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9045_combout\);

-- Location: LCCOMB_X63_Y41_N30
\RAM1|ram_s~7533feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7533feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~7533feeder_combout\);

-- Location: FF_X63_Y41_N31
\RAM1|ram_s~7533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7533feeder_combout\,
	ena => \RAM1|ram_s~10204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7533_q\);

-- Location: FF_X66_Y42_N19
\RAM1|ram_s~7469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7469_q\);

-- Location: FF_X67_Y46_N19
\RAM1|ram_s~7501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7501_q\);

-- Location: LCCOMB_X66_Y42_N18
\RAM1|ram_s~9042\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9042_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~7501_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~7469_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~7469_q\,
	datad => \RAM1|ram_s~7501_q\,
	combout => \RAM1|ram_s~9042_combout\);

-- Location: FF_X60_Y40_N21
\RAM1|ram_s~7565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7565_q\);

-- Location: LCCOMB_X60_Y40_N20
\RAM1|ram_s~9043\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9043_combout\ = (\RAM1|ram_s~9042_combout\ & (((\RAM1|ram_s~7565_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9042_combout\ & (\RAM1|ram_s~7533_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7533_q\,
	datab => \RAM1|ram_s~9042_combout\,
	datac => \RAM1|ram_s~7565_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9043_combout\);

-- Location: LCCOMB_X61_Y41_N0
\RAM1|ram_s~9046\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9046_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\) # (\RAM1|ram_s~9043_combout\)))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9045_combout\ & (!\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9045_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9043_combout\,
	combout => \RAM1|ram_s~9046_combout\);

-- Location: FF_X74_Y45_N21
\RAM1|ram_s~6957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6957_q\);

-- Location: FF_X74_Y45_N11
\RAM1|ram_s~7021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7021_q\);

-- Location: LCCOMB_X74_Y45_N20
\RAM1|ram_s~9040\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9040_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~7021_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~6957_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~6957_q\,
	datad => \RAM1|ram_s~7021_q\,
	combout => \RAM1|ram_s~9040_combout\);

-- Location: FF_X61_Y45_N7
\RAM1|ram_s~7053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7053_q\);

-- Location: LCCOMB_X66_Y45_N14
\RAM1|ram_s~6989feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6989feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~6989feeder_combout\);

-- Location: FF_X66_Y45_N15
\RAM1|ram_s~6989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6989feeder_combout\,
	ena => \RAM1|ram_s~10188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6989_q\);

-- Location: LCCOMB_X61_Y45_N6
\RAM1|ram_s~9041\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9041_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9040_combout\ & (\RAM1|ram_s~7053_q\)) # (!\RAM1|ram_s~9040_combout\ & ((\RAM1|ram_s~6989_q\))))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9040_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~9040_combout\,
	datac => \RAM1|ram_s~7053_q\,
	datad => \RAM1|ram_s~6989_q\,
	combout => \RAM1|ram_s~9041_combout\);

-- Location: FF_X76_Y42_N19
\RAM1|ram_s~7981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7981_q\);

-- Location: LCCOMB_X80_Y40_N22
\RAM1|ram_s~8045feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8045feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~8045feeder_combout\);

-- Location: FF_X80_Y40_N23
\RAM1|ram_s~8045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~8045feeder_combout\,
	ena => \RAM1|ram_s~10233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8045_q\);

-- Location: LCCOMB_X76_Y42_N18
\RAM1|ram_s~9047\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9047_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~8045_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~7981_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~7981_q\,
	datad => \RAM1|ram_s~8045_q\,
	combout => \RAM1|ram_s~9047_combout\);

-- Location: FF_X67_Y46_N21
\RAM1|ram_s~8013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8013_q\);

-- Location: FF_X69_Y46_N7
\RAM1|ram_s~8077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8077_q\);

-- Location: LCCOMB_X69_Y46_N6
\RAM1|ram_s~9048\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9048_combout\ = (\RAM1|ram_s~9047_combout\ & (((\RAM1|ram_s~8077_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9047_combout\ & (\RAM1|ram_s~8013_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9047_combout\,
	datab => \RAM1|ram_s~8013_q\,
	datac => \RAM1|ram_s~8077_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9048_combout\);

-- Location: LCCOMB_X67_Y42_N28
\RAM1|ram_s~9049\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9049_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9046_combout\ & ((\RAM1|ram_s~9048_combout\))) # (!\RAM1|ram_s~9046_combout\ & (\RAM1|ram_s~9041_combout\)))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9046_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9046_combout\,
	datac => \RAM1|ram_s~9041_combout\,
	datad => \RAM1|ram_s~9048_combout\,
	combout => \RAM1|ram_s~9049_combout\);

-- Location: FF_X62_Y43_N27
\RAM1|ram_s~6861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6861_q\);

-- Location: LCCOMB_X74_Y34_N14
\RAM1|ram_s~6893feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6893feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~6893feeder_combout\);

-- Location: FF_X74_Y34_N15
\RAM1|ram_s~6893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6893feeder_combout\,
	ena => \RAM1|ram_s~10182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6893_q\);

-- Location: FF_X63_Y38_N1
\RAM1|ram_s~6829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6829_q\);

-- Location: LCCOMB_X63_Y38_N0
\RAM1|ram_s~9052\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9052_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~6893_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~6829_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6893_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~6829_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9052_combout\);

-- Location: FF_X62_Y43_N5
\RAM1|ram_s~6925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6925_q\);

-- Location: LCCOMB_X62_Y43_N4
\RAM1|ram_s~9053\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9053_combout\ = (\RAM1|ram_s~9052_combout\ & (((\RAM1|ram_s~6925_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9052_combout\ & (\RAM1|ram_s~6861_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6861_q\,
	datab => \RAM1|ram_s~9052_combout\,
	datac => \RAM1|ram_s~6925_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9053_combout\);

-- Location: FF_X62_Y34_N25
\RAM1|ram_s~6381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6381_q\);

-- Location: FF_X60_Y32_N1
\RAM1|ram_s~6413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6413_q\);

-- Location: FF_X63_Y42_N27
\RAM1|ram_s~6317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6317_q\);

-- Location: FF_X63_Y42_N1
\RAM1|ram_s~6349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6349_q\);

-- Location: LCCOMB_X63_Y42_N26
\RAM1|ram_s~9054\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9054_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~6349_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~6317_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~6317_q\,
	datad => \RAM1|ram_s~6349_q\,
	combout => \RAM1|ram_s~9054_combout\);

-- Location: LCCOMB_X60_Y32_N0
\RAM1|ram_s~9055\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9055_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9054_combout\ & ((\RAM1|ram_s~6413_q\))) # (!\RAM1|ram_s~9054_combout\ & (\RAM1|ram_s~6381_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6381_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~6413_q\,
	datad => \RAM1|ram_s~9054_combout\,
	combout => \RAM1|ram_s~9055_combout\);

-- Location: LCCOMB_X60_Y43_N20
\RAM1|ram_s~9056\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9056_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~9053_combout\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9055_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9053_combout\,
	datad => \RAM1|ram_s~9055_combout\,
	combout => \RAM1|ram_s~9056_combout\);

-- Location: LCCOMB_X74_Y32_N8
\RAM1|ram_s~7917feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7917feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~7917feeder_combout\);

-- Location: FF_X74_Y32_N9
\RAM1|ram_s~7917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7917feeder_combout\,
	ena => \RAM1|ram_s~10239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7917_q\);

-- Location: FF_X67_Y33_N3
\RAM1|ram_s~7853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7853_q\);

-- Location: LCCOMB_X67_Y33_N2
\RAM1|ram_s~9057\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9057_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~7917_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~7853_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7917_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~7853_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9057_combout\);

-- Location: FF_X66_Y35_N19
\RAM1|ram_s~7949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7949_q\);

-- Location: LCCOMB_X66_Y35_N0
\RAM1|ram_s~7885feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7885feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~7885feeder_combout\);

-- Location: FF_X66_Y35_N1
\RAM1|ram_s~7885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7885feeder_combout\,
	ena => \RAM1|ram_s~10238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7885_q\);

-- Location: LCCOMB_X66_Y35_N18
\RAM1|ram_s~9058\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9058_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9057_combout\ & (\RAM1|ram_s~7949_q\)) # (!\RAM1|ram_s~9057_combout\ & ((\RAM1|ram_s~7885_q\))))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9057_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~9057_combout\,
	datac => \RAM1|ram_s~7949_q\,
	datad => \RAM1|ram_s~7885_q\,
	combout => \RAM1|ram_s~9058_combout\);

-- Location: FF_X65_Y34_N29
\RAM1|ram_s~7405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7405_q\);

-- Location: FF_X60_Y42_N13
\RAM1|ram_s~7437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7437_q\);

-- Location: FF_X59_Y43_N13
\RAM1|ram_s~7373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7373_q\);

-- Location: FF_X59_Y43_N31
\RAM1|ram_s~7341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7341_q\);

-- Location: LCCOMB_X59_Y43_N30
\RAM1|ram_s~9050\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9050_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~7373_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~7341_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7373_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~7341_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9050_combout\);

-- Location: LCCOMB_X60_Y42_N12
\RAM1|ram_s~9051\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9051_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9050_combout\ & ((\RAM1|ram_s~7437_q\))) # (!\RAM1|ram_s~9050_combout\ & (\RAM1|ram_s~7405_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9050_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~7405_q\,
	datac => \RAM1|ram_s~7437_q\,
	datad => \RAM1|ram_s~9050_combout\,
	combout => \RAM1|ram_s~9051_combout\);

-- Location: LCCOMB_X60_Y42_N6
\RAM1|ram_s~9059\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9059_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9056_combout\ & (\RAM1|ram_s~9058_combout\)) # (!\RAM1|ram_s~9056_combout\ & ((\RAM1|ram_s~9051_combout\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9056_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9056_combout\,
	datac => \RAM1|ram_s~9058_combout\,
	datad => \RAM1|ram_s~9051_combout\,
	combout => \RAM1|ram_s~9059_combout\);

-- Location: LCCOMB_X70_Y35_N16
\RAM1|ram_s~6253feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6253feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~6253feeder_combout\);

-- Location: FF_X70_Y35_N17
\RAM1|ram_s~6253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6253feeder_combout\,
	ena => \RAM1|ram_s~10222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6253_q\);

-- Location: FF_X59_Y38_N11
\RAM1|ram_s~6285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6285_q\);

-- Location: FF_X60_Y44_N5
\RAM1|ram_s~6221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6221_q\);

-- Location: FF_X66_Y41_N25
\RAM1|ram_s~6189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6189_q\);

-- Location: LCCOMB_X66_Y41_N24
\RAM1|ram_s~9064\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9064_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~6221_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~6189_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~6221_q\,
	datac => \RAM1|ram_s~6189_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9064_combout\);

-- Location: LCCOMB_X59_Y38_N10
\RAM1|ram_s~9065\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9065_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9064_combout\ & ((\RAM1|ram_s~6285_q\))) # (!\RAM1|ram_s~9064_combout\ & (\RAM1|ram_s~6253_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6253_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~6285_q\,
	datad => \RAM1|ram_s~9064_combout\,
	combout => \RAM1|ram_s~9065_combout\);

-- Location: FF_X61_Y38_N11
\RAM1|ram_s~7213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7213_q\);

-- Location: FF_X61_Y38_N25
\RAM1|ram_s~7245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7245_q\);

-- Location: LCCOMB_X61_Y38_N10
\RAM1|ram_s~9062\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9062_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~7245_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~7213_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~7213_q\,
	datad => \RAM1|ram_s~7245_q\,
	combout => \RAM1|ram_s~9062_combout\);

-- Location: FF_X60_Y40_N7
\RAM1|ram_s~7309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7309_q\);

-- Location: FF_X65_Y36_N7
\RAM1|ram_s~7277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7277_q\);

-- Location: LCCOMB_X60_Y40_N6
\RAM1|ram_s~9063\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9063_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9062_combout\ & (\RAM1|ram_s~7309_q\)) # (!\RAM1|ram_s~9062_combout\ & ((\RAM1|ram_s~7277_q\))))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9062_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9062_combout\,
	datac => \RAM1|ram_s~7309_q\,
	datad => \RAM1|ram_s~7277_q\,
	combout => \RAM1|ram_s~9063_combout\);

-- Location: LCCOMB_X61_Y42_N10
\RAM1|ram_s~9066\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9066_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\) # (\RAM1|ram_s~9063_combout\)))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9065_combout\ & (!\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9065_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9063_combout\,
	combout => \RAM1|ram_s~9066_combout\);

-- Location: FF_X70_Y45_N29
\RAM1|ram_s~6765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6765_q\);

-- Location: FF_X70_Y45_N23
\RAM1|ram_s~6701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6701_q\);

-- Location: LCCOMB_X70_Y45_N22
\RAM1|ram_s~9060\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9060_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~6765_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~6701_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~6765_q\,
	datac => \RAM1|ram_s~6701_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9060_combout\);

-- Location: FF_X63_Y45_N9
\RAM1|ram_s~6797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6797_q\);

-- Location: FF_X63_Y43_N13
\RAM1|ram_s~6733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6733_q\);

-- Location: LCCOMB_X63_Y45_N8
\RAM1|ram_s~9061\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9061_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9060_combout\ & (\RAM1|ram_s~6797_q\)) # (!\RAM1|ram_s~9060_combout\ & ((\RAM1|ram_s~6733_q\))))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9060_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~9060_combout\,
	datac => \RAM1|ram_s~6797_q\,
	datad => \RAM1|ram_s~6733_q\,
	combout => \RAM1|ram_s~9061_combout\);

-- Location: LCCOMB_X67_Y43_N10
\RAM1|ram_s~7757feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7757feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~7757feeder_combout\);

-- Location: FF_X67_Y43_N11
\RAM1|ram_s~7757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7757feeder_combout\,
	ena => \RAM1|ram_s~10243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7757_q\);

-- Location: FF_X70_Y43_N11
\RAM1|ram_s~7821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7821_q\);

-- Location: FF_X74_Y39_N15
\RAM1|ram_s~7789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7789_q\);

-- Location: FF_X74_Y39_N1
\RAM1|ram_s~7725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7725_q\);

-- Location: LCCOMB_X74_Y39_N0
\RAM1|ram_s~9067\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9067_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & (\RAM1|ram_s~7789_q\)) # (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~7725_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~7789_q\,
	datac => \RAM1|ram_s~7725_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9067_combout\);

-- Location: LCCOMB_X70_Y43_N10
\RAM1|ram_s~9068\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9068_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9067_combout\ & ((\RAM1|ram_s~7821_q\))) # (!\RAM1|ram_s~9067_combout\ & (\RAM1|ram_s~7757_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~7757_q\,
	datac => \RAM1|ram_s~7821_q\,
	datad => \RAM1|ram_s~9067_combout\,
	combout => \RAM1|ram_s~9068_combout\);

-- Location: LCCOMB_X67_Y42_N14
\RAM1|ram_s~9069\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9069_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9066_combout\ & ((\RAM1|ram_s~9068_combout\))) # (!\RAM1|ram_s~9066_combout\ & (\RAM1|ram_s~9061_combout\)))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9066_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9066_combout\,
	datac => \RAM1|ram_s~9061_combout\,
	datad => \RAM1|ram_s~9068_combout\,
	combout => \RAM1|ram_s~9069_combout\);

-- Location: LCCOMB_X67_Y42_N8
\RAM1|ram_s~9070\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9070_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9059_combout\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9069_combout\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9059_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~9069_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9070_combout\);

-- Location: LCCOMB_X67_Y42_N10
\RAM1|ram_s~9081\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9081_combout\ = (\RAM1|ram_s~9070_combout\ & ((\RAM1|ram_s~9080_combout\) # ((!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~9070_combout\ & (((\RAM1|ram_s~9049_combout\ & \ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9080_combout\,
	datab => \RAM1|ram_s~9049_combout\,
	datac => \RAM1|ram_s~9070_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9081_combout\);

-- Location: LCCOMB_X67_Y40_N14
\RAM1|ram_s~1389feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1389feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~1389feeder_combout\);

-- Location: FF_X67_Y40_N15
\RAM1|ram_s~1389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1389feeder_combout\,
	ena => \RAM1|ram_s~10114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1389_q\);

-- Location: FF_X75_Y39_N15
\RAM1|ram_s~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~365_q\);

-- Location: LCCOMB_X75_Y39_N14
\RAM1|ram_s~9009\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9009_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1389_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~365_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1389_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~365_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9009_combout\);

-- Location: FF_X75_Y39_N21
\RAM1|ram_s~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~877_q\);

-- Location: FF_X74_Y40_N27
\RAM1|ram_s~1901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1901_q\);

-- Location: LCCOMB_X74_Y40_N26
\RAM1|ram_s~9010\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9010_combout\ = (\RAM1|ram_s~9009_combout\ & (((\RAM1|ram_s~1901_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9009_combout\ & (\RAM1|ram_s~877_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9009_combout\,
	datab => \RAM1|ram_s~877_q\,
	datac => \RAM1|ram_s~1901_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9010_combout\);

-- Location: LCCOMB_X76_Y35_N18
\RAM1|ram_s~621feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~621feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~621feeder_combout\);

-- Location: FF_X76_Y35_N19
\RAM1|ram_s~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~621feeder_combout\,
	ena => \RAM1|ram_s~10139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~621_q\);

-- Location: FF_X77_Y39_N31
\RAM1|ram_s~1645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1645_q\);

-- Location: LCCOMB_X79_Y39_N20
\RAM1|ram_s~1133feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1133feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~1133feeder_combout\);

-- Location: FF_X79_Y39_N21
\RAM1|ram_s~1133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1133feeder_combout\,
	ena => \RAM1|ram_s~10115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1133_q\);

-- Location: FF_X77_Y39_N13
\RAM1|ram_s~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~109_q\);

-- Location: LCCOMB_X77_Y39_N12
\RAM1|ram_s~9011\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9011_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~1133_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~109_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~1133_q\,
	datac => \RAM1|ram_s~109_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9011_combout\);

-- Location: LCCOMB_X77_Y39_N30
\RAM1|ram_s~9012\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9012_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9011_combout\ & ((\RAM1|ram_s~1645_q\))) # (!\RAM1|ram_s~9011_combout\ & (\RAM1|ram_s~621_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~621_q\,
	datac => \RAM1|ram_s~1645_q\,
	datad => \RAM1|ram_s~9011_combout\,
	combout => \RAM1|ram_s~9012_combout\);

-- Location: LCCOMB_X74_Y43_N8
\RAM1|ram_s~9013\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9013_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9010_combout\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9012_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9010_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~9012_combout\,
	combout => \RAM1|ram_s~9013_combout\);

-- Location: FF_X73_Y33_N27
\RAM1|ram_s~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~493_q\);

-- Location: FF_X73_Y33_N25
\RAM1|ram_s~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1005_q\);

-- Location: LCCOMB_X73_Y33_N26
\RAM1|ram_s~9014\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9014_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~1005_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~493_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~493_q\,
	datad => \RAM1|ram_s~1005_q\,
	combout => \RAM1|ram_s~9014_combout\);

-- Location: FF_X73_Y37_N15
\RAM1|ram_s~1517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1517_q\);

-- Location: FF_X73_Y37_N17
\RAM1|ram_s~2029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2029_q\);

-- Location: LCCOMB_X73_Y37_N16
\RAM1|ram_s~9015\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9015_combout\ = (\RAM1|ram_s~9014_combout\ & (((\RAM1|ram_s~2029_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9014_combout\ & (\RAM1|ram_s~1517_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9014_combout\,
	datab => \RAM1|ram_s~1517_q\,
	datac => \RAM1|ram_s~2029_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9015_combout\);

-- Location: LCCOMB_X72_Y33_N8
\RAM1|ram_s~749feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~749feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~749feeder_combout\);

-- Location: FF_X72_Y33_N9
\RAM1|ram_s~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~749feeder_combout\,
	ena => \RAM1|ram_s~10135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~749_q\);

-- Location: FF_X62_Y37_N13
\RAM1|ram_s~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~237_q\);

-- Location: LCCOMB_X62_Y37_N12
\RAM1|ram_s~9007\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9007_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~749_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~237_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~749_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~237_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9007_combout\);

-- Location: FF_X65_Y34_N27
\RAM1|ram_s~1261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1261_q\);

-- Location: FF_X66_Y37_N15
\RAM1|ram_s~1773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1773_q\);

-- Location: LCCOMB_X66_Y37_N14
\RAM1|ram_s~9008\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9008_combout\ = (\RAM1|ram_s~9007_combout\ & (((\RAM1|ram_s~1773_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9007_combout\ & (\RAM1|ram_s~1261_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9007_combout\,
	datab => \RAM1|ram_s~1261_q\,
	datac => \RAM1|ram_s~1773_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9008_combout\);

-- Location: LCCOMB_X67_Y44_N8
\RAM1|ram_s~9016\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9016_combout\ = (\RAM1|ram_s~9013_combout\ & (((\RAM1|ram_s~9015_combout\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~9013_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9008_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9013_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~9015_combout\,
	datad => \RAM1|ram_s~9008_combout\,
	combout => \RAM1|ram_s~9016_combout\);

-- Location: FF_X72_Y38_N17
\RAM1|ram_s~1453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1453_q\);

-- Location: FF_X72_Y38_N19
\RAM1|ram_s~1965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1965_q\);

-- Location: FF_X75_Y38_N5
\RAM1|ram_s~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~429_q\);

-- Location: FF_X75_Y38_N11
\RAM1|ram_s~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~941_q\);

-- Location: LCCOMB_X75_Y38_N4
\RAM1|ram_s~9024\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9024_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~941_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~429_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~429_q\,
	datad => \RAM1|ram_s~941_q\,
	combout => \RAM1|ram_s~9024_combout\);

-- Location: LCCOMB_X72_Y38_N18
\RAM1|ram_s~9025\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9025_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9024_combout\ & ((\RAM1|ram_s~1965_q\))) # (!\RAM1|ram_s~9024_combout\ & (\RAM1|ram_s~1453_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9024_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~1453_q\,
	datac => \RAM1|ram_s~1965_q\,
	datad => \RAM1|ram_s~9024_combout\,
	combout => \RAM1|ram_s~9025_combout\);

-- Location: FF_X67_Y44_N27
\RAM1|ram_s~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~813_q\);

-- Location: FF_X65_Y40_N11
\RAM1|ram_s~1325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1325_q\);

-- Location: FF_X73_Y44_N19
\RAM1|ram_s~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~301_q\);

-- Location: LCCOMB_X73_Y44_N18
\RAM1|ram_s~9019\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9019_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1325_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~301_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1325_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~301_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9019_combout\);

-- Location: FF_X67_Y44_N5
\RAM1|ram_s~1837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1837_q\);

-- Location: LCCOMB_X67_Y44_N4
\RAM1|ram_s~9020\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9020_combout\ = (\RAM1|ram_s~9019_combout\ & (((\RAM1|ram_s~1837_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9019_combout\ & (\RAM1|ram_s~813_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~813_q\,
	datab => \RAM1|ram_s~9019_combout\,
	datac => \RAM1|ram_s~1837_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9020_combout\);

-- Location: FF_X72_Y39_N31
\RAM1|ram_s~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~557_q\);

-- Location: FF_X72_Y39_N1
\RAM1|ram_s~1581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1581_q\);

-- Location: FF_X67_Y41_N29
\RAM1|ram_s~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~45_q\);

-- Location: FF_X67_Y41_N11
\RAM1|ram_s~1069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1069_q\);

-- Location: LCCOMB_X67_Y41_N28
\RAM1|ram_s~9021\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9021_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1069_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~45_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~45_q\,
	datad => \RAM1|ram_s~1069_q\,
	combout => \RAM1|ram_s~9021_combout\);

-- Location: LCCOMB_X72_Y39_N0
\RAM1|ram_s~9022\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9022_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9021_combout\ & ((\RAM1|ram_s~1581_q\))) # (!\RAM1|ram_s~9021_combout\ & (\RAM1|ram_s~557_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9021_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~557_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~1581_q\,
	datad => \RAM1|ram_s~9021_combout\,
	combout => \RAM1|ram_s~9022_combout\);

-- Location: LCCOMB_X67_Y44_N14
\RAM1|ram_s~9023\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9023_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~9020_combout\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~9020_combout\,
	datad => \RAM1|ram_s~9022_combout\,
	combout => \RAM1|ram_s~9023_combout\);

-- Location: FF_X59_Y34_N1
\RAM1|ram_s~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~173_q\);

-- Location: FF_X59_Y34_N7
\RAM1|ram_s~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~685_q\);

-- Location: LCCOMB_X59_Y34_N0
\RAM1|ram_s~9017\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9017_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~685_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~173_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~173_q\,
	datad => \RAM1|ram_s~685_q\,
	combout => \RAM1|ram_s~9017_combout\);

-- Location: FF_X63_Y34_N21
\RAM1|ram_s~1709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1709_q\);

-- Location: FF_X63_Y34_N11
\RAM1|ram_s~1197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1197_q\);

-- Location: LCCOMB_X63_Y34_N20
\RAM1|ram_s~9018\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9018_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9017_combout\ & (\RAM1|ram_s~1709_q\)) # (!\RAM1|ram_s~9017_combout\ & ((\RAM1|ram_s~1197_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9017_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9017_combout\,
	datac => \RAM1|ram_s~1709_q\,
	datad => \RAM1|ram_s~1197_q\,
	combout => \RAM1|ram_s~9018_combout\);

-- Location: LCCOMB_X67_Y44_N16
\RAM1|ram_s~9026\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9026_combout\ = (\RAM1|ram_s~9023_combout\ & ((\RAM1|ram_s~9025_combout\) # ((!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9023_combout\ & (((\RAM1|ram_s~9018_combout\ & \ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9025_combout\,
	datab => \RAM1|ram_s~9023_combout\,
	datac => \RAM1|ram_s~9018_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9026_combout\);

-- Location: LCCOMB_X67_Y44_N10
\RAM1|ram_s~9027\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9027_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9016_combout\)) # (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9026_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~9016_combout\,
	datad => \RAM1|ram_s~9026_combout\,
	combout => \RAM1|ram_s~9027_combout\);

-- Location: LCCOMB_X60_Y39_N2
\RAM1|ram_s~1037feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1037feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~1037feeder_combout\);

-- Location: FF_X60_Y39_N3
\RAM1|ram_s~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1037feeder_combout\,
	ena => \RAM1|ram_s~10146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1037_q\);

-- Location: FF_X60_Y39_N5
\RAM1|ram_s~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~525_q\);

-- Location: LCCOMB_X60_Y39_N4
\RAM1|ram_s~9035\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9035_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~1037_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~525_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~1037_q\,
	datac => \RAM1|ram_s~525_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9035_combout\);

-- Location: FF_X66_Y39_N1
\RAM1|ram_s~2061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2061_q\);

-- Location: LCCOMB_X68_Y41_N6
\RAM1|ram_s~1549feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1549feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~1549feeder_combout\);

-- Location: FF_X68_Y41_N7
\RAM1|ram_s~1549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1549feeder_combout\,
	ena => \RAM1|ram_s~10129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1549_q\);

-- Location: LCCOMB_X66_Y39_N0
\RAM1|ram_s~9036\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9036_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9035_combout\ & (\RAM1|ram_s~2061_q\)) # (!\RAM1|ram_s~9035_combout\ & ((\RAM1|ram_s~1549_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9035_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9035_combout\,
	datac => \RAM1|ram_s~2061_q\,
	datad => \RAM1|ram_s~1549_q\,
	combout => \RAM1|ram_s~9036_combout\);

-- Location: FF_X67_Y39_N13
\RAM1|ram_s~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~141_q\);

-- Location: LCCOMB_X67_Y37_N28
\RAM1|ram_s~1165feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1165feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~1165feeder_combout\);

-- Location: FF_X67_Y37_N29
\RAM1|ram_s~1165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1165feeder_combout\,
	ena => \RAM1|ram_s~10128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1165_q\);

-- Location: LCCOMB_X67_Y39_N12
\RAM1|ram_s~9032\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9032_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1165_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~141_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~141_q\,
	datad => \RAM1|ram_s~1165_q\,
	combout => \RAM1|ram_s~9032_combout\);

-- Location: FF_X63_Y39_N7
\RAM1|ram_s~1677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1677_q\);

-- Location: FF_X63_Y39_N29
\RAM1|ram_s~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~653_q\);

-- Location: LCCOMB_X63_Y39_N6
\RAM1|ram_s~9033\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9033_combout\ = (\RAM1|ram_s~9032_combout\ & (((\RAM1|ram_s~1677_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~9032_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~653_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9032_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~1677_q\,
	datad => \RAM1|ram_s~653_q\,
	combout => \RAM1|ram_s~9033_combout\);

-- Location: FF_X60_Y36_N3
\RAM1|ram_s~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~269_q\);

-- Location: LCCOMB_X60_Y36_N24
\RAM1|ram_s~781feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~781feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~781feeder_combout\);

-- Location: FF_X60_Y36_N25
\RAM1|ram_s~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~781feeder_combout\,
	ena => \RAM1|ram_s~10138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~781_q\);

-- Location: LCCOMB_X60_Y36_N2
\RAM1|ram_s~9030\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9030_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~781_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~269_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~269_q\,
	datad => \RAM1|ram_s~781_q\,
	combout => \RAM1|ram_s~9030_combout\);

-- Location: FF_X58_Y37_N29
\RAM1|ram_s~1805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1805_q\);

-- Location: LCCOMB_X58_Y37_N18
\RAM1|ram_s~1293feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1293feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~1293feeder_combout\);

-- Location: FF_X58_Y37_N19
\RAM1|ram_s~1293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1293feeder_combout\,
	ena => \RAM1|ram_s~10127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1293_q\);

-- Location: LCCOMB_X58_Y37_N28
\RAM1|ram_s~9031\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9031_combout\ = (\RAM1|ram_s~9030_combout\ & (((\RAM1|ram_s~1805_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~9030_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1293_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9030_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~1805_q\,
	datad => \RAM1|ram_s~1293_q\,
	combout => \RAM1|ram_s~9031_combout\);

-- Location: LCCOMB_X58_Y37_N6
\RAM1|ram_s~9034\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9034_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\) # (\RAM1|ram_s~9031_combout\)))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9033_combout\ & (!\ULA1|Add0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9033_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~9031_combout\,
	combout => \RAM1|ram_s~9034_combout\);

-- Location: FF_X60_Y47_N21
\RAM1|ram_s~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~909_q\);

-- Location: FF_X60_Y47_N23
\RAM1|ram_s~1933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1933_q\);

-- Location: FF_X65_Y42_N1
\RAM1|ram_s~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~397_q\);

-- Location: LCCOMB_X67_Y40_N0
\RAM1|ram_s~1421feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1421feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~1421feeder_combout\);

-- Location: FF_X67_Y40_N1
\RAM1|ram_s~1421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1421feeder_combout\,
	ena => \RAM1|ram_s~10126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1421_q\);

-- Location: LCCOMB_X65_Y42_N0
\RAM1|ram_s~9028\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9028_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1421_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~397_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~397_q\,
	datad => \RAM1|ram_s~1421_q\,
	combout => \RAM1|ram_s~9028_combout\);

-- Location: LCCOMB_X60_Y47_N22
\RAM1|ram_s~9029\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9029_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9028_combout\ & ((\RAM1|ram_s~1933_q\))) # (!\RAM1|ram_s~9028_combout\ & (\RAM1|ram_s~909_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~909_q\,
	datac => \RAM1|ram_s~1933_q\,
	datad => \RAM1|ram_s~9028_combout\,
	combout => \RAM1|ram_s~9029_combout\);

-- Location: LCCOMB_X60_Y42_N18
\RAM1|ram_s~9037\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9037_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9034_combout\ & (\RAM1|ram_s~9036_combout\)) # (!\RAM1|ram_s~9034_combout\ & ((\RAM1|ram_s~9029_combout\))))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9034_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9036_combout\,
	datac => \RAM1|ram_s~9034_combout\,
	datad => \RAM1|ram_s~9029_combout\,
	combout => \RAM1|ram_s~9037_combout\);

-- Location: FF_X68_Y43_N11
\RAM1|ram_s~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~973_q\);

-- Location: FF_X68_Y43_N5
\RAM1|ram_s~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~461_q\);

-- Location: LCCOMB_X68_Y43_N4
\RAM1|ram_s~9004\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9004_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~973_q\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~461_q\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~973_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~461_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9004_combout\);

-- Location: FF_X69_Y45_N3
\RAM1|ram_s~1997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1997_q\);

-- Location: LCCOMB_X69_Y41_N2
\RAM1|ram_s~1485feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1485feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~1485feeder_combout\);

-- Location: FF_X69_Y41_N3
\RAM1|ram_s~1485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1485feeder_combout\,
	ena => \RAM1|ram_s~10121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1485_q\);

-- Location: LCCOMB_X69_Y45_N2
\RAM1|ram_s~9005\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9005_combout\ = (\RAM1|ram_s~9004_combout\ & (((\RAM1|ram_s~1997_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~9004_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1485_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9004_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~1997_q\,
	datad => \RAM1|ram_s~1485_q\,
	combout => \RAM1|ram_s~9005_combout\);

-- Location: LCCOMB_X73_Y46_N18
\RAM1|ram_s~845feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~845feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~845feeder_combout\);

-- Location: FF_X73_Y46_N19
\RAM1|ram_s~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~845feeder_combout\,
	ena => \RAM1|ram_s~10131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~845_q\);

-- Location: FF_X66_Y46_N29
\RAM1|ram_s~1869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1869_q\);

-- Location: FF_X62_Y45_N13
\RAM1|ram_s~1357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1357_q\);

-- Location: FF_X62_Y45_N15
\RAM1|ram_s~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~333_q\);

-- Location: LCCOMB_X62_Y45_N14
\RAM1|ram_s~8997\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8997_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~1357_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~333_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1357_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~333_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8997_combout\);

-- Location: LCCOMB_X66_Y46_N28
\RAM1|ram_s~8998\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8998_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8997_combout\ & ((\RAM1|ram_s~1869_q\))) # (!\RAM1|ram_s~8997_combout\ & (\RAM1|ram_s~845_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8997_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~845_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~1869_q\,
	datad => \RAM1|ram_s~8997_combout\,
	combout => \RAM1|ram_s~8998_combout\);

-- Location: FF_X59_Y44_N11
\RAM1|ram_s~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~77_q\);

-- Location: FF_X59_Y44_N25
\RAM1|ram_s~1101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1101_q\);

-- Location: LCCOMB_X59_Y44_N10
\RAM1|ram_s~9001\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9001_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~1101_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~77_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~77_q\,
	datad => \RAM1|ram_s~1101_q\,
	combout => \RAM1|ram_s~9001_combout\);

-- Location: FF_X72_Y43_N15
\RAM1|ram_s~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~589_q\);

-- Location: FF_X72_Y43_N1
\RAM1|ram_s~1613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1613_q\);

-- Location: LCCOMB_X72_Y43_N0
\RAM1|ram_s~9002\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9002_combout\ = (\RAM1|ram_s~9001_combout\ & (((\RAM1|ram_s~1613_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9001_combout\ & (\RAM1|ram_s~589_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9001_combout\,
	datab => \RAM1|ram_s~589_q\,
	datac => \RAM1|ram_s~1613_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9002_combout\);

-- Location: FF_X63_Y40_N11
\RAM1|ram_s~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~205_q\);

-- Location: FF_X59_Y40_N7
\RAM1|ram_s~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~717_q\);

-- Location: LCCOMB_X63_Y40_N10
\RAM1|ram_s~8999\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8999_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~717_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~205_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~205_q\,
	datad => \RAM1|ram_s~717_q\,
	combout => \RAM1|ram_s~8999_combout\);

-- Location: FF_X67_Y38_N11
\RAM1|ram_s~1741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1741_q\);

-- Location: FF_X68_Y37_N11
\RAM1|ram_s~1229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1229_q\);

-- Location: LCCOMB_X67_Y38_N10
\RAM1|ram_s~9000\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9000_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8999_combout\ & (\RAM1|ram_s~1741_q\)) # (!\RAM1|ram_s~8999_combout\ & ((\RAM1|ram_s~1229_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8999_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~8999_combout\,
	datac => \RAM1|ram_s~1741_q\,
	datad => \RAM1|ram_s~1229_q\,
	combout => \RAM1|ram_s~9000_combout\);

-- Location: LCCOMB_X67_Y44_N12
\RAM1|ram_s~9003\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9003_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9000_combout\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9002_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9002_combout\,
	datac => \RAM1|ram_s~9000_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9003_combout\);

-- Location: LCCOMB_X67_Y44_N6
\RAM1|ram_s~9006\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9006_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9003_combout\ & (\RAM1|ram_s~9005_combout\)) # (!\RAM1|ram_s~9003_combout\ & ((\RAM1|ram_s~8998_combout\))))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9005_combout\,
	datab => \RAM1|ram_s~8998_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~9003_combout\,
	combout => \RAM1|ram_s~9006_combout\);

-- Location: LCCOMB_X67_Y44_N28
\RAM1|ram_s~9038\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9038_combout\ = (\RAM1|ram_s~9027_combout\ & ((\RAM1|ram_s~9037_combout\) # ((!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9027_combout\ & (((\ULA1|Add0~13_combout\ & \RAM1|ram_s~9006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9027_combout\,
	datab => \RAM1|ram_s~9037_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~9006_combout\,
	combout => \RAM1|ram_s~9038_combout\);

-- Location: LCCOMB_X75_Y40_N2
\RAM1|ram_s~4909feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4909feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~4909feeder_combout\);

-- Location: FF_X75_Y40_N3
\RAM1|ram_s~4909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4909feeder_combout\,
	ena => \RAM1|ram_s~9610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4909_q\);

-- Location: FF_X75_Y44_N29
\RAM1|ram_s~5933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5933_q\);

-- Location: LCCOMB_X69_Y41_N24
\RAM1|ram_s~5421feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5421feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~5421feeder_combout\);

-- Location: FF_X69_Y41_N25
\RAM1|ram_s~5421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5421feeder_combout\,
	ena => \RAM1|ram_s~9611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5421_q\);

-- Location: FF_X72_Y44_N9
\RAM1|ram_s~4397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4397_q\);

-- Location: LCCOMB_X72_Y44_N8
\RAM1|ram_s~8977\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8977_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~5421_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~4397_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5421_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4397_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8977_combout\);

-- Location: LCCOMB_X75_Y44_N28
\RAM1|ram_s~8978\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8978_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8977_combout\ & ((\RAM1|ram_s~5933_q\))) # (!\RAM1|ram_s~8977_combout\ & (\RAM1|ram_s~4909_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4909_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~5933_q\,
	datad => \RAM1|ram_s~8977_combout\,
	combout => \RAM1|ram_s~8978_combout\);

-- Location: FF_X73_Y39_N19
\RAM1|ram_s~4141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4141_q\);

-- Location: FF_X65_Y37_N9
\RAM1|ram_s~5165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5165_q\);

-- Location: LCCOMB_X73_Y39_N18
\RAM1|ram_s~8979\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8979_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~5165_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~4141_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4141_q\,
	datad => \RAM1|ram_s~5165_q\,
	combout => \RAM1|ram_s~8979_combout\);

-- Location: FF_X72_Y40_N23
\RAM1|ram_s~5677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5677_q\);

-- Location: FF_X72_Y40_N13
\RAM1|ram_s~4653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4653_q\);

-- Location: LCCOMB_X72_Y40_N22
\RAM1|ram_s~8980\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8980_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8979_combout\ & (\RAM1|ram_s~5677_q\)) # (!\RAM1|ram_s~8979_combout\ & ((\RAM1|ram_s~4653_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8979_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~8979_combout\,
	datac => \RAM1|ram_s~5677_q\,
	datad => \RAM1|ram_s~4653_q\,
	combout => \RAM1|ram_s~8980_combout\);

-- Location: LCCOMB_X68_Y44_N24
\RAM1|ram_s~8981\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8981_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8978_combout\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((!\ULA1|Add0~17_combout\ & \RAM1|ram_s~8980_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8978_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8980_combout\,
	combout => \RAM1|ram_s~8981_combout\);

-- Location: LCCOMB_X68_Y34_N2
\RAM1|ram_s~4781feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4781feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~4781feeder_combout\);

-- Location: FF_X68_Y34_N3
\RAM1|ram_s~4781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4781feeder_combout\,
	ena => \RAM1|ram_s~9634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4781_q\);

-- Location: FF_X66_Y31_N1
\RAM1|ram_s~4269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4269_q\);

-- Location: LCCOMB_X66_Y31_N0
\RAM1|ram_s~8975\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8975_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4781_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4269_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4781_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4269_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8975_combout\);

-- Location: FF_X67_Y30_N15
\RAM1|ram_s~5805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5805_q\);

-- Location: FF_X59_Y35_N19
\RAM1|ram_s~5293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5293_q\);

-- Location: LCCOMB_X67_Y30_N14
\RAM1|ram_s~8976\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8976_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8975_combout\ & (\RAM1|ram_s~5805_q\)) # (!\RAM1|ram_s~8975_combout\ & ((\RAM1|ram_s~5293_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8975_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~8975_combout\,
	datac => \RAM1|ram_s~5805_q\,
	datad => \RAM1|ram_s~5293_q\,
	combout => \RAM1|ram_s~8976_combout\);

-- Location: LCCOMB_X72_Y37_N8
\RAM1|ram_s~5549feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5549feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~5549feeder_combout\);

-- Location: FF_X72_Y37_N9
\RAM1|ram_s~5549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5549feeder_combout\,
	ena => \RAM1|ram_s~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5549_q\);

-- Location: FF_X73_Y40_N21
\RAM1|ram_s~4525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4525_q\);

-- Location: FF_X70_Y34_N29
\RAM1|ram_s~5037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5037_q\);

-- Location: LCCOMB_X73_Y40_N20
\RAM1|ram_s~8982\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8982_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~5037_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4525_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4525_q\,
	datad => \RAM1|ram_s~5037_q\,
	combout => \RAM1|ram_s~8982_combout\);

-- Location: FF_X68_Y45_N3
\RAM1|ram_s~6061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6061_q\);

-- Location: LCCOMB_X68_Y45_N2
\RAM1|ram_s~8983\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8983_combout\ = (\RAM1|ram_s~8982_combout\ & (((\RAM1|ram_s~6061_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~8982_combout\ & (\RAM1|ram_s~5549_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5549_q\,
	datab => \RAM1|ram_s~8982_combout\,
	datac => \RAM1|ram_s~6061_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8983_combout\);

-- Location: LCCOMB_X68_Y44_N18
\RAM1|ram_s~8984\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8984_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8981_combout\ & ((\RAM1|ram_s~8983_combout\))) # (!\RAM1|ram_s~8981_combout\ & (\RAM1|ram_s~8976_combout\)))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8981_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~8981_combout\,
	datac => \RAM1|ram_s~8976_combout\,
	datad => \RAM1|ram_s~8983_combout\,
	combout => \RAM1|ram_s~8984_combout\);

-- Location: FF_X76_Y41_N13
\RAM1|ram_s~4941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4941_q\);

-- Location: LCCOMB_X67_Y45_N28
\RAM1|ram_s~5453feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5453feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~5453feeder_combout\);

-- Location: FF_X67_Y45_N29
\RAM1|ram_s~5453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5453feeder_combout\,
	ena => \RAM1|ram_s~9603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5453_q\);

-- Location: FF_X70_Y44_N9
\RAM1|ram_s~4429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4429_q\);

-- Location: LCCOMB_X70_Y44_N8
\RAM1|ram_s~8965\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8965_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~5453_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~4429_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5453_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4429_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8965_combout\);

-- Location: FF_X68_Y44_N11
\RAM1|ram_s~5965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5965_q\);

-- Location: LCCOMB_X68_Y44_N10
\RAM1|ram_s~8966\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8966_combout\ = (\RAM1|ram_s~8965_combout\ & (((\RAM1|ram_s~5965_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~8965_combout\ & (\RAM1|ram_s~4941_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4941_q\,
	datab => \RAM1|ram_s~8965_combout\,
	datac => \RAM1|ram_s~5965_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8966_combout\);

-- Location: FF_X61_Y39_N1
\RAM1|ram_s~4173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4173_q\);

-- Location: LCCOMB_X61_Y36_N22
\RAM1|ram_s~5197feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5197feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~5197feeder_combout\);

-- Location: FF_X61_Y36_N23
\RAM1|ram_s~5197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5197feeder_combout\,
	ena => \RAM1|ram_s~9647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5197_q\);

-- Location: LCCOMB_X61_Y39_N0
\RAM1|ram_s~8969\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8969_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~5197_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4173_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4173_q\,
	datad => \RAM1|ram_s~5197_q\,
	combout => \RAM1|ram_s~8969_combout\);

-- Location: LCCOMB_X72_Y42_N24
\RAM1|ram_s~4685feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4685feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~4685feeder_combout\);

-- Location: FF_X72_Y42_N25
\RAM1|ram_s~4685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4685feeder_combout\,
	ena => \RAM1|ram_s~9646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4685_q\);

-- Location: FF_X70_Y41_N3
\RAM1|ram_s~5709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5709_q\);

-- Location: LCCOMB_X70_Y41_N2
\RAM1|ram_s~8970\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8970_combout\ = (\RAM1|ram_s~8969_combout\ & (((\RAM1|ram_s~5709_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~8969_combout\ & (\RAM1|ram_s~4685_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8969_combout\,
	datab => \RAM1|ram_s~4685_q\,
	datac => \RAM1|ram_s~5709_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8970_combout\);

-- Location: LCCOMB_X59_Y41_N14
\RAM1|ram_s~5325feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5325feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~5325feeder_combout\);

-- Location: FF_X59_Y41_N15
\RAM1|ram_s~5325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5325feeder_combout\,
	ena => \RAM1|ram_s~9625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5325_q\);

-- Location: FF_X65_Y32_N11
\RAM1|ram_s~5837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5837_q\);

-- Location: FF_X66_Y36_N21
\RAM1|ram_s~4301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4301_q\);

-- Location: LCCOMB_X66_Y36_N10
\RAM1|ram_s~4813feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4813feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~4813feeder_combout\);

-- Location: FF_X66_Y36_N11
\RAM1|ram_s~4813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4813feeder_combout\,
	ena => \RAM1|ram_s~9631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4813_q\);

-- Location: LCCOMB_X66_Y36_N20
\RAM1|ram_s~8967\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8967_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4813_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4301_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4301_q\,
	datad => \RAM1|ram_s~4813_q\,
	combout => \RAM1|ram_s~8967_combout\);

-- Location: LCCOMB_X65_Y32_N10
\RAM1|ram_s~8968\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8968_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8967_combout\ & ((\RAM1|ram_s~5837_q\))) # (!\RAM1|ram_s~8967_combout\ & (\RAM1|ram_s~5325_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~5325_q\,
	datac => \RAM1|ram_s~5837_q\,
	datad => \RAM1|ram_s~8967_combout\,
	combout => \RAM1|ram_s~8968_combout\);

-- Location: LCCOMB_X68_Y44_N20
\RAM1|ram_s~8971\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8971_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8968_combout\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8970_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8970_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8968_combout\,
	combout => \RAM1|ram_s~8971_combout\);

-- Location: LCCOMB_X65_Y41_N4
\RAM1|ram_s~5581feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5581feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~5581feeder_combout\);

-- Location: FF_X65_Y41_N5
\RAM1|ram_s~5581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5581feeder_combout\,
	ena => \RAM1|ram_s~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5581_q\);

-- Location: FF_X68_Y45_N9
\RAM1|ram_s~6093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6093_q\);

-- Location: FF_X62_Y37_N3
\RAM1|ram_s~4557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4557_q\);

-- Location: FF_X62_Y41_N27
\RAM1|ram_s~5069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5069_q\);

-- Location: LCCOMB_X62_Y37_N2
\RAM1|ram_s~8972\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8972_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~5069_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4557_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4557_q\,
	datad => \RAM1|ram_s~5069_q\,
	combout => \RAM1|ram_s~8972_combout\);

-- Location: LCCOMB_X68_Y45_N8
\RAM1|ram_s~8973\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8973_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8972_combout\ & ((\RAM1|ram_s~6093_q\))) # (!\RAM1|ram_s~8972_combout\ & (\RAM1|ram_s~5581_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8972_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5581_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6093_q\,
	datad => \RAM1|ram_s~8972_combout\,
	combout => \RAM1|ram_s~8973_combout\);

-- Location: LCCOMB_X68_Y44_N22
\RAM1|ram_s~8974\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8974_combout\ = (\RAM1|ram_s~8971_combout\ & (((\RAM1|ram_s~8973_combout\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8971_combout\ & (\RAM1|ram_s~8966_combout\ & (\ULA1|Add0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8966_combout\,
	datab => \RAM1|ram_s~8971_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8973_combout\,
	combout => \RAM1|ram_s~8974_combout\);

-- Location: LCCOMB_X68_Y44_N28
\RAM1|ram_s~8985\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8985_combout\ = (\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8974_combout\) # (\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8984_combout\ & ((!\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8984_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8974_combout\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8985_combout\);

-- Location: FF_X58_Y39_N25
\RAM1|ram_s~4493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4493_q\);

-- Location: LCCOMB_X59_Y37_N26
\RAM1|ram_s~5517feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5517feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~5517feeder_combout\);

-- Location: FF_X59_Y37_N27
\RAM1|ram_s~5517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5517feeder_combout\,
	ena => \RAM1|ram_s~9617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5517_q\);

-- Location: LCCOMB_X58_Y39_N24
\RAM1|ram_s~8986\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8986_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~5517_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4493_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4493_q\,
	datad => \RAM1|ram_s~5517_q\,
	combout => \RAM1|ram_s~8986_combout\);

-- Location: FF_X69_Y39_N7
\RAM1|ram_s~6029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6029_q\);

-- Location: FF_X58_Y39_N7
\RAM1|ram_s~5005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5005_q\);

-- Location: LCCOMB_X69_Y39_N6
\RAM1|ram_s~8987\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8987_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8986_combout\ & (\RAM1|ram_s~6029_q\)) # (!\RAM1|ram_s~8986_combout\ & ((\RAM1|ram_s~5005_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8986_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~8986_combout\,
	datac => \RAM1|ram_s~6029_q\,
	datad => \RAM1|ram_s~5005_q\,
	combout => \RAM1|ram_s~8987_combout\);

-- Location: FF_X65_Y37_N19
\RAM1|ram_s~5645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5645_q\);

-- Location: FF_X68_Y40_N9
\RAM1|ram_s~6157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6157_q\);

-- Location: FF_X59_Y39_N1
\RAM1|ram_s~5133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5133_q\);

-- Location: FF_X58_Y40_N19
\RAM1|ram_s~4621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4621_q\);

-- Location: LCCOMB_X58_Y40_N18
\RAM1|ram_s~8993\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8993_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~5133_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5133_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4621_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8993_combout\);

-- Location: LCCOMB_X68_Y40_N8
\RAM1|ram_s~8994\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8994_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8993_combout\ & ((\RAM1|ram_s~6157_q\))) # (!\RAM1|ram_s~8993_combout\ & (\RAM1|ram_s~5645_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~5645_q\,
	datac => \RAM1|ram_s~6157_q\,
	datad => \RAM1|ram_s~8993_combout\,
	combout => \RAM1|ram_s~8994_combout\);

-- Location: LCCOMB_X61_Y32_N0
\RAM1|ram_s~5389feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5389feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~5389feeder_combout\);

-- Location: FF_X61_Y32_N1
\RAM1|ram_s~5389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5389feeder_combout\,
	ena => \RAM1|ram_s~9630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5389_q\);

-- Location: FF_X65_Y32_N13
\RAM1|ram_s~5901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5901_q\);

-- Location: FF_X65_Y31_N3
\RAM1|ram_s~4365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4365_q\);

-- Location: LCCOMB_X65_Y31_N24
\RAM1|ram_s~4877feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4877feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~4877feeder_combout\);

-- Location: FF_X65_Y31_N25
\RAM1|ram_s~4877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4877feeder_combout\,
	ena => \RAM1|ram_s~9635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4877_q\);

-- Location: LCCOMB_X65_Y31_N2
\RAM1|ram_s~8988\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8988_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~4877_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~4365_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4365_q\,
	datad => \RAM1|ram_s~4877_q\,
	combout => \RAM1|ram_s~8988_combout\);

-- Location: LCCOMB_X65_Y32_N12
\RAM1|ram_s~8989\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8989_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8988_combout\ & ((\RAM1|ram_s~5901_q\))) # (!\RAM1|ram_s~8988_combout\ & (\RAM1|ram_s~5389_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8988_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~5389_q\,
	datac => \RAM1|ram_s~5901_q\,
	datad => \RAM1|ram_s~8988_combout\,
	combout => \RAM1|ram_s~8989_combout\);

-- Location: LCCOMB_X63_Y36_N14
\RAM1|ram_s~4749feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4749feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~4749feeder_combout\);

-- Location: FF_X63_Y36_N15
\RAM1|ram_s~4749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4749feeder_combout\,
	ena => \RAM1|ram_s~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4749_q\);

-- Location: FF_X65_Y33_N11
\RAM1|ram_s~5773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5773_q\);

-- Location: FF_X65_Y35_N15
\RAM1|ram_s~4237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4237_q\);

-- Location: FF_X65_Y33_N9
\RAM1|ram_s~5261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5261_q\);

-- Location: LCCOMB_X65_Y35_N14
\RAM1|ram_s~8990\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8990_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~5261_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~4237_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4237_q\,
	datad => \RAM1|ram_s~5261_q\,
	combout => \RAM1|ram_s~8990_combout\);

-- Location: LCCOMB_X65_Y33_N10
\RAM1|ram_s~8991\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8991_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8990_combout\ & ((\RAM1|ram_s~5773_q\))) # (!\RAM1|ram_s~8990_combout\ & (\RAM1|ram_s~4749_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~4749_q\,
	datac => \RAM1|ram_s~5773_q\,
	datad => \RAM1|ram_s~8990_combout\,
	combout => \RAM1|ram_s~8991_combout\);

-- Location: LCCOMB_X65_Y33_N20
\RAM1|ram_s~8992\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8992_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8989_combout\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((!\ULA1|Add0~19_combout\ & \RAM1|ram_s~8991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~8989_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8991_combout\,
	combout => \RAM1|ram_s~8992_combout\);

-- Location: LCCOMB_X65_Y33_N14
\RAM1|ram_s~8995\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8995_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8992_combout\ & ((\RAM1|ram_s~8994_combout\))) # (!\RAM1|ram_s~8992_combout\ & (\RAM1|ram_s~8987_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8992_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8987_combout\,
	datab => \RAM1|ram_s~8994_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8992_combout\,
	combout => \RAM1|ram_s~8995_combout\);

-- Location: LCCOMB_X72_Y36_N18
\RAM1|ram_s~5101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5101feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~5101feeder_combout\);

-- Location: FF_X72_Y36_N19
\RAM1|ram_s~5101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5101feeder_combout\,
	ena => \RAM1|ram_s~9671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5101_q\);

-- Location: FF_X68_Y36_N13
\RAM1|ram_s~4589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4589_q\);

-- Location: LCCOMB_X68_Y36_N12
\RAM1|ram_s~8962\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8962_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~5101_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4589_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5101_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4589_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8962_combout\);

-- Location: FF_X75_Y33_N9
\RAM1|ram_s~6125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6125_q\);

-- Location: FF_X77_Y37_N17
\RAM1|ram_s~5613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5613_q\);

-- Location: LCCOMB_X75_Y33_N8
\RAM1|ram_s~8963\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8963_combout\ = (\RAM1|ram_s~8962_combout\ & (((\RAM1|ram_s~6125_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~8962_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~5613_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8962_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6125_q\,
	datad => \RAM1|ram_s~5613_q\,
	combout => \RAM1|ram_s~8963_combout\);

-- Location: FF_X67_Y32_N19
\RAM1|ram_s~5229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5229_q\);

-- Location: FF_X69_Y32_N5
\RAM1|ram_s~4205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4205_q\);

-- Location: LCCOMB_X69_Y32_N4
\RAM1|ram_s~8959\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8959_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~5229_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~4205_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5229_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4205_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8959_combout\);

-- Location: LCCOMB_X70_Y32_N14
\RAM1|ram_s~4717feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4717feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~4717feeder_combout\);

-- Location: FF_X70_Y32_N15
\RAM1|ram_s~4717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4717feeder_combout\,
	ena => \RAM1|ram_s~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4717_q\);

-- Location: FF_X70_Y36_N15
\RAM1|ram_s~5741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5741_q\);

-- Location: LCCOMB_X70_Y36_N14
\RAM1|ram_s~8960\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8960_combout\ = (\RAM1|ram_s~8959_combout\ & (((\RAM1|ram_s~5741_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~8959_combout\ & (\RAM1|ram_s~4717_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8959_combout\,
	datab => \RAM1|ram_s~4717_q\,
	datac => \RAM1|ram_s~5741_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8960_combout\);

-- Location: FF_X74_Y38_N1
\RAM1|ram_s~5485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9597_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5485_q\);

-- Location: FF_X69_Y32_N11
\RAM1|ram_s~4461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4461_q\);

-- Location: LCCOMB_X69_Y32_N10
\RAM1|ram_s~8957\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8957_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~5485_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~4461_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5485_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4461_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8957_combout\);

-- Location: FF_X74_Y40_N17
\RAM1|ram_s~5997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5997_q\);

-- Location: FF_X77_Y36_N11
\RAM1|ram_s~4973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9595_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4973_q\);

-- Location: LCCOMB_X74_Y40_N16
\RAM1|ram_s~8958\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8958_combout\ = (\RAM1|ram_s~8957_combout\ & (((\RAM1|ram_s~5997_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~8957_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4973_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8957_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~5997_q\,
	datad => \RAM1|ram_s~4973_q\,
	combout => \RAM1|ram_s~8958_combout\);

-- Location: LCCOMB_X74_Y36_N0
\RAM1|ram_s~8961\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8961_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8958_combout\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8960_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~8960_combout\,
	datad => \RAM1|ram_s~8958_combout\,
	combout => \RAM1|ram_s~8961_combout\);

-- Location: LCCOMB_X68_Y30_N30
\RAM1|ram_s~5357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5357feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~5357feeder_combout\);

-- Location: FF_X68_Y30_N31
\RAM1|ram_s~5357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5357feeder_combout\,
	ena => \RAM1|ram_s~9622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5357_q\);

-- Location: FF_X68_Y30_N1
\RAM1|ram_s~5869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5869_q\);

-- Location: FF_X67_Y32_N1
\RAM1|ram_s~4333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4333_q\);

-- Location: LCCOMB_X68_Y33_N28
\RAM1|ram_s~4845feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4845feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~4845feeder_combout\);

-- Location: FF_X68_Y33_N29
\RAM1|ram_s~4845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4845feeder_combout\,
	ena => \RAM1|ram_s~9633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4845_q\);

-- Location: LCCOMB_X67_Y32_N0
\RAM1|ram_s~8955\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8955_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4845_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4333_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4333_q\,
	datad => \RAM1|ram_s~4845_q\,
	combout => \RAM1|ram_s~8955_combout\);

-- Location: LCCOMB_X68_Y30_N0
\RAM1|ram_s~8956\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8956_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8955_combout\ & ((\RAM1|ram_s~5869_q\))) # (!\RAM1|ram_s~8955_combout\ & (\RAM1|ram_s~5357_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8955_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5357_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~5869_q\,
	datad => \RAM1|ram_s~8955_combout\,
	combout => \RAM1|ram_s~8956_combout\);

-- Location: LCCOMB_X66_Y33_N24
\RAM1|ram_s~8964\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8964_combout\ = (\RAM1|ram_s~8961_combout\ & ((\RAM1|ram_s~8963_combout\) # ((!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8961_combout\ & (((\RAM1|ram_s~8956_combout\ & \ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8963_combout\,
	datab => \RAM1|ram_s~8961_combout\,
	datac => \RAM1|ram_s~8956_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8964_combout\);

-- Location: LCCOMB_X66_Y33_N18
\RAM1|ram_s~8996\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8996_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8985_combout\ & (\RAM1|ram_s~8995_combout\)) # (!\RAM1|ram_s~8985_combout\ & ((\RAM1|ram_s~8964_combout\))))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8985_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~8985_combout\,
	datac => \RAM1|ram_s~8995_combout\,
	datad => \RAM1|ram_s~8964_combout\,
	combout => \RAM1|ram_s~8996_combout\);

-- Location: LCCOMB_X67_Y42_N18
\RAM1|ram_s~9039\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9039_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8996_combout\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9038_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9038_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~8996_combout\,
	combout => \RAM1|ram_s~9039_combout\);

-- Location: FF_X68_Y35_N21
\RAM1|ram_s~2573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2573_q\);

-- Location: LCCOMB_X61_Y35_N14
\RAM1|ram_s~3085feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3085feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~3085feeder_combout\);

-- Location: FF_X61_Y35_N15
\RAM1|ram_s~3085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3085feeder_combout\,
	ena => \RAM1|ram_s~10108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3085_q\);

-- Location: LCCOMB_X68_Y35_N20
\RAM1|ram_s~8951\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8951_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~3085_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2573_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2573_q\,
	datad => \RAM1|ram_s~3085_q\,
	combout => \RAM1|ram_s~8951_combout\);

-- Location: FF_X61_Y35_N9
\RAM1|ram_s~4109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4109_q\);

-- Location: LCCOMB_X61_Y33_N2
\RAM1|ram_s~3597feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3597feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~3597feeder_combout\);

-- Location: FF_X61_Y33_N3
\RAM1|ram_s~3597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3597feeder_combout\,
	ena => \RAM1|ram_s~10109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3597_q\);

-- Location: LCCOMB_X61_Y35_N8
\RAM1|ram_s~8952\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8952_combout\ = (\RAM1|ram_s~8951_combout\ & (((\RAM1|ram_s~4109_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~8951_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3597_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8951_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4109_q\,
	datad => \RAM1|ram_s~3597_q\,
	combout => \RAM1|ram_s~8952_combout\);

-- Location: LCCOMB_X69_Y44_N12
\RAM1|ram_s~3533feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3533feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~3533feeder_combout\);

-- Location: FF_X69_Y44_N13
\RAM1|ram_s~3533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3533feeder_combout\,
	ena => \RAM1|ram_s~10072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3533_q\);

-- Location: FF_X69_Y44_N23
\RAM1|ram_s~4045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4045_q\);

-- Location: FF_X65_Y45_N15
\RAM1|ram_s~2509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2509_q\);

-- Location: FF_X65_Y45_N13
\RAM1|ram_s~3021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10071_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3021_q\);

-- Location: LCCOMB_X65_Y45_N14
\RAM1|ram_s~8944\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8944_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~3021_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2509_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2509_q\,
	datad => \RAM1|ram_s~3021_q\,
	combout => \RAM1|ram_s~8944_combout\);

-- Location: LCCOMB_X69_Y44_N22
\RAM1|ram_s~8945\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8945_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8944_combout\ & ((\RAM1|ram_s~4045_q\))) # (!\RAM1|ram_s~8944_combout\ & (\RAM1|ram_s~3533_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8944_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3533_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4045_q\,
	datad => \RAM1|ram_s~8944_combout\,
	combout => \RAM1|ram_s~8945_combout\);

-- Location: FF_X74_Y35_N29
\RAM1|ram_s~3053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10052_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3053_q\);

-- Location: FF_X76_Y37_N23
\RAM1|ram_s~4077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4077_q\);

-- Location: LCCOMB_X73_Y38_N2
\RAM1|ram_s~3565feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3565feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~3565feeder_combout\);

-- Location: FF_X73_Y38_N3
\RAM1|ram_s~3565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3565feeder_combout\,
	ena => \RAM1|ram_s~10054_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3565_q\);

-- Location: FF_X74_Y36_N23
\RAM1|ram_s~2541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10055_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2541_q\);

-- Location: LCCOMB_X74_Y36_N22
\RAM1|ram_s~8946\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8946_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3565_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~2541_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~3565_q\,
	datac => \RAM1|ram_s~2541_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8946_combout\);

-- Location: LCCOMB_X76_Y37_N22
\RAM1|ram_s~8947\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8947_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8946_combout\ & ((\RAM1|ram_s~4077_q\))) # (!\RAM1|ram_s~8946_combout\ & (\RAM1|ram_s~3053_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~3053_q\,
	datac => \RAM1|ram_s~4077_q\,
	datad => \RAM1|ram_s~8946_combout\,
	combout => \RAM1|ram_s~8947_combout\);

-- Location: LCCOMB_X70_Y39_N4
\RAM1|ram_s~3501feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3501feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~3501feeder_combout\);

-- Location: FF_X70_Y39_N5
\RAM1|ram_s~3501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3501feeder_combout\,
	ena => \RAM1|ram_s~10091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3501_q\);

-- Location: FF_X76_Y38_N25
\RAM1|ram_s~2477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2477_q\);

-- Location: LCCOMB_X76_Y38_N24
\RAM1|ram_s~8948\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8948_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3501_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~2477_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~3501_q\,
	datac => \RAM1|ram_s~2477_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8948_combout\);

-- Location: FF_X76_Y39_N3
\RAM1|ram_s~4013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4013_q\);

-- Location: FF_X76_Y39_N17
\RAM1|ram_s~2989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2989_q\);

-- Location: LCCOMB_X76_Y39_N2
\RAM1|ram_s~8949\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8949_combout\ = (\RAM1|ram_s~8948_combout\ & (((\RAM1|ram_s~4013_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~8948_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2989_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8948_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4013_q\,
	datad => \RAM1|ram_s~2989_q\,
	combout => \RAM1|ram_s~8949_combout\);

-- Location: LCCOMB_X75_Y40_N6
\RAM1|ram_s~8950\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8950_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8947_combout\)) # (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8949_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~8947_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~8949_combout\,
	combout => \RAM1|ram_s~8950_combout\);

-- Location: LCCOMB_X75_Y40_N16
\RAM1|ram_s~8953\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8953_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8950_combout\ & (\RAM1|ram_s~8952_combout\)) # (!\RAM1|ram_s~8950_combout\ & ((\RAM1|ram_s~8945_combout\))))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8950_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~8952_combout\,
	datac => \RAM1|ram_s~8945_combout\,
	datad => \RAM1|ram_s~8950_combout\,
	combout => \RAM1|ram_s~8953_combout\);

-- Location: FF_X63_Y35_N9
\RAM1|ram_s~2189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2189_q\);

-- Location: FF_X63_Y35_N7
\RAM1|ram_s~2701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2701_q\);

-- Location: LCCOMB_X63_Y35_N8
\RAM1|ram_s~8940\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8940_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2701_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2189_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2189_q\,
	datad => \RAM1|ram_s~2701_q\,
	combout => \RAM1|ram_s~8940_combout\);

-- Location: LCCOMB_X63_Y33_N4
\RAM1|ram_s~3213feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3213feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~3213feeder_combout\);

-- Location: FF_X63_Y33_N5
\RAM1|ram_s~3213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3213feeder_combout\,
	ena => \RAM1|ram_s~10104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3213_q\);

-- Location: FF_X62_Y35_N31
\RAM1|ram_s~3725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3725_q\);

-- Location: LCCOMB_X62_Y35_N30
\RAM1|ram_s~8941\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8941_combout\ = (\RAM1|ram_s~8940_combout\ & (((\RAM1|ram_s~3725_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~8940_combout\ & (\RAM1|ram_s~3213_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8940_combout\,
	datab => \RAM1|ram_s~3213_q\,
	datac => \RAM1|ram_s~3725_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8941_combout\);

-- Location: FF_X63_Y44_N9
\RAM1|ram_s~2125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10068_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2125_q\);

-- Location: FF_X61_Y44_N29
\RAM1|ram_s~2637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10067_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2637_q\);

-- Location: LCCOMB_X63_Y44_N8
\RAM1|ram_s~8935\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8935_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2637_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2125_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2125_q\,
	datad => \RAM1|ram_s~2637_q\,
	combout => \RAM1|ram_s~8935_combout\);

-- Location: FF_X65_Y44_N17
\RAM1|ram_s~3661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10069_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3661_q\);

-- Location: FF_X65_Y44_N7
\RAM1|ram_s~3149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10065_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3149_q\);

-- Location: LCCOMB_X65_Y44_N16
\RAM1|ram_s~8936\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8936_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8935_combout\ & (\RAM1|ram_s~3661_q\)) # (!\RAM1|ram_s~8935_combout\ & ((\RAM1|ram_s~3149_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8935_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~8935_combout\,
	datac => \RAM1|ram_s~3661_q\,
	datad => \RAM1|ram_s~3149_q\,
	combout => \RAM1|ram_s~8936_combout\);

-- Location: FF_X80_Y41_N17
\RAM1|ram_s~2093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2093_q\);

-- Location: FF_X80_Y41_N7
\RAM1|ram_s~3117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3117_q\);

-- Location: LCCOMB_X80_Y41_N16
\RAM1|ram_s~8937\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8937_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3117_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2093_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2093_q\,
	datad => \RAM1|ram_s~3117_q\,
	combout => \RAM1|ram_s~8937_combout\);

-- Location: FF_X76_Y40_N3
\RAM1|ram_s~3629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3629_q\);

-- Location: LCCOMB_X80_Y39_N28
\RAM1|ram_s~2605feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2605feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~2605feeder_combout\);

-- Location: FF_X80_Y39_N29
\RAM1|ram_s~2605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2605feeder_combout\,
	ena => \RAM1|ram_s~10087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2605_q\);

-- Location: LCCOMB_X76_Y40_N2
\RAM1|ram_s~8938\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8938_combout\ = (\RAM1|ram_s~8937_combout\ & (((\RAM1|ram_s~3629_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~8937_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2605_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8937_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~3629_q\,
	datad => \RAM1|ram_s~2605_q\,
	combout => \RAM1|ram_s~8938_combout\);

-- Location: LCCOMB_X76_Y44_N22
\RAM1|ram_s~8939\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8939_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8936_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8938_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~8936_combout\,
	datac => \RAM1|ram_s~8938_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8939_combout\);

-- Location: FF_X74_Y35_N11
\RAM1|ram_s~2669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10048_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2669_q\);

-- Location: FF_X79_Y37_N23
\RAM1|ram_s~3693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10051_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3693_q\);

-- Location: FF_X82_Y38_N17
\RAM1|ram_s~2157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10050_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2157_q\);

-- Location: FF_X79_Y37_N29
\RAM1|ram_s~3181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10047_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3181_q\);

-- Location: LCCOMB_X82_Y38_N16
\RAM1|ram_s~8933\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8933_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3181_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2157_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2157_q\,
	datad => \RAM1|ram_s~3181_q\,
	combout => \RAM1|ram_s~8933_combout\);

-- Location: LCCOMB_X79_Y37_N22
\RAM1|ram_s~8934\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8934_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8933_combout\ & ((\RAM1|ram_s~3693_q\))) # (!\RAM1|ram_s~8933_combout\ & (\RAM1|ram_s~2669_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~2669_q\,
	datac => \RAM1|ram_s~3693_q\,
	datad => \RAM1|ram_s~8933_combout\,
	combout => \RAM1|ram_s~8934_combout\);

-- Location: LCCOMB_X76_Y44_N16
\RAM1|ram_s~8942\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8942_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8939_combout\ & (\RAM1|ram_s~8941_combout\)) # (!\RAM1|ram_s~8939_combout\ & ((\RAM1|ram_s~8934_combout\))))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~8941_combout\,
	datac => \RAM1|ram_s~8939_combout\,
	datad => \RAM1|ram_s~8934_combout\,
	combout => \RAM1|ram_s~8942_combout\);

-- Location: LCCOMB_X61_Y33_N8
\RAM1|ram_s~3469feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3469feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~3469feeder_combout\);

-- Location: FF_X61_Y33_N9
\RAM1|ram_s~3469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3469feeder_combout\,
	ena => \RAM1|ram_s~10099_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3469_q\);

-- Location: FF_X68_Y32_N11
\RAM1|ram_s~3981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3981_q\);

-- Location: FF_X68_Y31_N1
\RAM1|ram_s~2445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2445_q\);

-- Location: FF_X68_Y31_N7
\RAM1|ram_s~2957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2957_q\);

-- Location: LCCOMB_X68_Y31_N0
\RAM1|ram_s~8930\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8930_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2957_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2445_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2445_q\,
	datad => \RAM1|ram_s~2957_q\,
	combout => \RAM1|ram_s~8930_combout\);

-- Location: LCCOMB_X68_Y32_N10
\RAM1|ram_s~8931\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8931_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8930_combout\ & ((\RAM1|ram_s~3981_q\))) # (!\RAM1|ram_s~8930_combout\ & (\RAM1|ram_s~3469_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8930_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3469_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~3981_q\,
	datad => \RAM1|ram_s~8930_combout\,
	combout => \RAM1|ram_s~8931_combout\);

-- Location: FF_X73_Y36_N1
\RAM1|ram_s~2925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10037_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2925_q\);

-- Location: LCCOMB_X79_Y38_N24
\RAM1|ram_s~3437feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3437feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~3437feeder_combout\);

-- Location: FF_X79_Y38_N25
\RAM1|ram_s~3437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3437feeder_combout\,
	ena => \RAM1|ram_s~10035_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3437_q\);

-- Location: FF_X81_Y38_N9
\RAM1|ram_s~2413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10038_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2413_q\);

-- Location: LCCOMB_X81_Y38_N8
\RAM1|ram_s~8923\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8923_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3437_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~2413_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3437_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2413_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8923_combout\);

-- Location: FF_X80_Y40_N5
\RAM1|ram_s~3949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10039_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3949_q\);

-- Location: LCCOMB_X80_Y40_N4
\RAM1|ram_s~8924\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8924_combout\ = (\RAM1|ram_s~8923_combout\ & (((\RAM1|ram_s~3949_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~8923_combout\ & (\RAM1|ram_s~2925_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2925_q\,
	datab => \RAM1|ram_s~8923_combout\,
	datac => \RAM1|ram_s~3949_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8924_combout\);

-- Location: FF_X67_Y49_N5
\RAM1|ram_s~2381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2381_q\);

-- Location: FF_X68_Y46_N21
\RAM1|ram_s~2893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10062_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2893_q\);

-- Location: LCCOMB_X67_Y49_N4
\RAM1|ram_s~8925\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8925_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2893_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2381_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2381_q\,
	datad => \RAM1|ram_s~2893_q\,
	combout => \RAM1|ram_s~8925_combout\);

-- Location: FF_X67_Y49_N31
\RAM1|ram_s~3917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10064_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3917_q\);

-- Location: FF_X61_Y47_N3
\RAM1|ram_s~3405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10061_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3405_q\);

-- Location: LCCOMB_X67_Y49_N30
\RAM1|ram_s~8926\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8926_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8925_combout\ & (\RAM1|ram_s~3917_q\)) # (!\RAM1|ram_s~8925_combout\ & ((\RAM1|ram_s~3405_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8925_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~8925_combout\,
	datac => \RAM1|ram_s~3917_q\,
	datad => \RAM1|ram_s~3405_q\,
	combout => \RAM1|ram_s~8926_combout\);

-- Location: FF_X76_Y45_N17
\RAM1|ram_s~2861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10076_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2861_q\);

-- Location: FF_X76_Y44_N25
\RAM1|ram_s~3885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10079_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3885_q\);

-- Location: FF_X76_Y45_N19
\RAM1|ram_s~2349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10077_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2349_q\);

-- Location: LCCOMB_X74_Y32_N30
\RAM1|ram_s~3373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3373feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~3373feeder_combout\);

-- Location: FF_X74_Y32_N31
\RAM1|ram_s~3373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3373feeder_combout\,
	ena => \RAM1|ram_s~10075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3373_q\);

-- Location: LCCOMB_X76_Y45_N18
\RAM1|ram_s~8927\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8927_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3373_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2349_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2349_q\,
	datad => \RAM1|ram_s~3373_q\,
	combout => \RAM1|ram_s~8927_combout\);

-- Location: LCCOMB_X76_Y44_N24
\RAM1|ram_s~8928\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8928_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8927_combout\ & ((\RAM1|ram_s~3885_q\))) # (!\RAM1|ram_s~8927_combout\ & (\RAM1|ram_s~2861_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~2861_q\,
	datac => \RAM1|ram_s~3885_q\,
	datad => \RAM1|ram_s~8927_combout\,
	combout => \RAM1|ram_s~8928_combout\);

-- Location: LCCOMB_X76_Y44_N18
\RAM1|ram_s~8929\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8929_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8926_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8928_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8926_combout\,
	datad => \RAM1|ram_s~8928_combout\,
	combout => \RAM1|ram_s~8929_combout\);

-- Location: LCCOMB_X76_Y44_N28
\RAM1|ram_s~8932\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8932_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8929_combout\ & (\RAM1|ram_s~8931_combout\)) # (!\RAM1|ram_s~8929_combout\ & ((\RAM1|ram_s~8924_combout\))))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~8931_combout\,
	datac => \RAM1|ram_s~8924_combout\,
	datad => \RAM1|ram_s~8929_combout\,
	combout => \RAM1|ram_s~8932_combout\);

-- Location: LCCOMB_X76_Y44_N26
\RAM1|ram_s~8943\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8943_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\) # (\RAM1|ram_s~8932_combout\)))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8942_combout\ & (!\ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~8942_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8932_combout\,
	combout => \RAM1|ram_s~8943_combout\);

-- Location: LCCOMB_X58_Y33_N24
\RAM1|ram_s~3341feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3341feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~3341feeder_combout\);

-- Location: FF_X58_Y33_N25
\RAM1|ram_s~3341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3341feeder_combout\,
	ena => \RAM1|ram_s~10095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3341_q\);

-- Location: FF_X62_Y34_N15
\RAM1|ram_s~3853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3853_q\);

-- Location: FF_X61_Y31_N23
\RAM1|ram_s~2317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2317_q\);

-- Location: FF_X60_Y35_N31
\RAM1|ram_s~2829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10094_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2829_q\);

-- Location: LCCOMB_X61_Y31_N22
\RAM1|ram_s~8920\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8920_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2829_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2317_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2317_q\,
	datad => \RAM1|ram_s~2829_q\,
	combout => \RAM1|ram_s~8920_combout\);

-- Location: LCCOMB_X62_Y34_N14
\RAM1|ram_s~8921\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8921_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8920_combout\ & ((\RAM1|ram_s~3853_q\))) # (!\RAM1|ram_s~8920_combout\ & (\RAM1|ram_s~3341_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3341_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~3853_q\,
	datad => \RAM1|ram_s~8920_combout\,
	combout => \RAM1|ram_s~8921_combout\);

-- Location: FF_X82_Y38_N31
\RAM1|ram_s~2285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10044_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2285_q\);

-- Location: FF_X75_Y35_N29
\RAM1|ram_s~3309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10042_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3309_q\);

-- Location: LCCOMB_X82_Y38_N30
\RAM1|ram_s~8915\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8915_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3309_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2285_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2285_q\,
	datad => \RAM1|ram_s~3309_q\,
	combout => \RAM1|ram_s~8915_combout\);

-- Location: LCCOMB_X67_Y34_N26
\RAM1|ram_s~2797feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2797feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~2797feeder_combout\);

-- Location: FF_X67_Y34_N27
\RAM1|ram_s~2797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2797feeder_combout\,
	ena => \RAM1|ram_s~10041_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2797_q\);

-- Location: FF_X68_Y37_N1
\RAM1|ram_s~3821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10045_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3821_q\);

-- Location: LCCOMB_X68_Y37_N0
\RAM1|ram_s~8916\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8916_combout\ = (\RAM1|ram_s~8915_combout\ & (((\RAM1|ram_s~3821_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~8915_combout\ & (\RAM1|ram_s~2797_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8915_combout\,
	datab => \RAM1|ram_s~2797_q\,
	datac => \RAM1|ram_s~3821_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8916_combout\);

-- Location: LCCOMB_X67_Y34_N20
\RAM1|ram_s~2733feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2733feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~2733feeder_combout\);

-- Location: FF_X67_Y34_N21
\RAM1|ram_s~2733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2733feeder_combout\,
	ena => \RAM1|ram_s~10081_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2733_q\);

-- Location: FF_X60_Y34_N21
\RAM1|ram_s~2221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2221_q\);

-- Location: LCCOMB_X60_Y37_N6
\RAM1|ram_s~3245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3245feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~3245feeder_combout\);

-- Location: FF_X60_Y37_N7
\RAM1|ram_s~3245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3245feeder_combout\,
	ena => \RAM1|ram_s~10083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3245_q\);

-- Location: LCCOMB_X60_Y34_N20
\RAM1|ram_s~8917\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8917_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3245_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2221_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2221_q\,
	datad => \RAM1|ram_s~3245_q\,
	combout => \RAM1|ram_s~8917_combout\);

-- Location: FF_X60_Y37_N17
\RAM1|ram_s~3757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3757_q\);

-- Location: LCCOMB_X60_Y37_N16
\RAM1|ram_s~8918\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8918_combout\ = (\RAM1|ram_s~8917_combout\ & (((\RAM1|ram_s~3757_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~8917_combout\ & (\RAM1|ram_s~2733_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2733_q\,
	datab => \RAM1|ram_s~8917_combout\,
	datac => \RAM1|ram_s~3757_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8918_combout\);

-- Location: LCCOMB_X68_Y40_N6
\RAM1|ram_s~8919\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8919_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8916_combout\)) # (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8918_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8916_combout\,
	datab => \RAM1|ram_s~8918_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8919_combout\);

-- Location: FF_X62_Y40_N13
\RAM1|ram_s~3277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10058_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3277_q\);

-- Location: FF_X63_Y40_N1
\RAM1|ram_s~2253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10059_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2253_q\);

-- Location: LCCOMB_X63_Y41_N2
\RAM1|ram_s~2765feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2765feeder_combout\ = \BR1|saidaB[4]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[4]~5_combout\,
	combout => \RAM1|ram_s~2765feeder_combout\);

-- Location: FF_X63_Y41_N3
\RAM1|ram_s~2765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2765feeder_combout\,
	ena => \RAM1|ram_s~10057_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2765_q\);

-- Location: LCCOMB_X63_Y40_N0
\RAM1|ram_s~8913\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8913_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2765_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2253_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2253_q\,
	datad => \RAM1|ram_s~2765_q\,
	combout => \RAM1|ram_s~8913_combout\);

-- Location: FF_X62_Y40_N15
\RAM1|ram_s~3789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[4]~5_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10060_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3789_q\);

-- Location: LCCOMB_X62_Y40_N14
\RAM1|ram_s~8914\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8914_combout\ = (\RAM1|ram_s~8913_combout\ & (((\RAM1|ram_s~3789_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~8913_combout\ & (\RAM1|ram_s~3277_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3277_q\,
	datab => \RAM1|ram_s~8913_combout\,
	datac => \RAM1|ram_s~3789_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8914_combout\);

-- Location: LCCOMB_X63_Y41_N20
\RAM1|ram_s~8922\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8922_combout\ = (\RAM1|ram_s~8919_combout\ & ((\RAM1|ram_s~8921_combout\) # ((!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~8919_combout\ & (((\ULA1|Add0~13_combout\ & \RAM1|ram_s~8914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8921_combout\,
	datab => \RAM1|ram_s~8919_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~8914_combout\,
	combout => \RAM1|ram_s~8922_combout\);

-- Location: LCCOMB_X67_Y42_N24
\RAM1|ram_s~8954\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8954_combout\ = (\RAM1|ram_s~8943_combout\ & ((\RAM1|ram_s~8953_combout\) # ((!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8943_combout\ & (((\ULA1|Add0~17_combout\ & \RAM1|ram_s~8922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8953_combout\,
	datab => \RAM1|ram_s~8943_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8922_combout\,
	combout => \RAM1|ram_s~8954_combout\);

-- Location: LCCOMB_X67_Y42_N4
\RAM1|ram_s~9082\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9082_combout\ = (\RAM1|ram_s~9039_combout\ & ((\RAM1|ram_s~9081_combout\) # ((!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~9039_combout\ & (((\ULA1|Add0~28_combout\ & \RAM1|ram_s~8954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9081_combout\,
	datab => \RAM1|ram_s~9039_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8954_combout\,
	combout => \RAM1|ram_s~9082_combout\);

-- Location: LCCOMB_X76_Y43_N6
\MUXULARAM|b[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXULARAM|b[4]~4_combout\ = (\PC|DOUT\(2) & ((\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9082_combout\)) # (!\ROM1|memROM~1_combout\ & ((\ULA1|Add0~17_combout\))))) # (!\PC|DOUT\(2) & (((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9082_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \MUXULARAM|b[4]~4_combout\);

-- Location: LCCOMB_X73_Y43_N6
\BR1|registrador~362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~362feeder_combout\ = \MUXULARAM|b[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXULARAM|b[4]~4_combout\,
	combout => \BR1|registrador~362feeder_combout\);

-- Location: FF_X73_Y43_N7
\BR1|registrador~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~362feeder_combout\,
	ena => \BR1|registrador~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~362_q\);

-- Location: LCCOMB_X75_Y43_N18
\BR1|registrador~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1078_combout\ = !\MUXULARAM|b[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXULARAM|b[4]~4_combout\,
	combout => \BR1|registrador~1078_combout\);

-- Location: FF_X75_Y43_N19
\BR1|registrador~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~1078_combout\,
	ena => \BR1|registrador~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~394_q\);

-- Location: FF_X76_Y43_N7
\BR1|registrador~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \MUXULARAM|b[4]~4_combout\,
	ena => \BR1|registrador~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~42_q\);

-- Location: LCCOMB_X75_Y43_N24
\BR1|registrador~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1066_combout\ = (\ROM1|memROM~0_combout\ & ((\PC|DOUT\(7) & ((\BR1|registrador~42_q\))) # (!\PC|DOUT\(7) & (!\PC|DOUT\(2))))) # (!\ROM1|memROM~0_combout\ & (((\BR1|registrador~42_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~0_combout\,
	datac => \PC|DOUT\(7),
	datad => \BR1|registrador~42_q\,
	combout => \BR1|registrador~1066_combout\);

-- Location: LCCOMB_X75_Y43_N12
\BR1|saidaB[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|saidaB[4]~5_combout\ = (\ROM1|memROM~1_combout\ & ((\BR1|registrador~1066_combout\ & ((!\BR1|registrador~394_q\))) # (!\BR1|registrador~1066_combout\ & (\BR1|registrador~362_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR1|registrador~362_q\,
	datab => \BR1|registrador~394_q\,
	datac => \ROM1|memROM~1_combout\,
	datad => \BR1|registrador~1066_combout\,
	combout => \BR1|saidaB[4]~5_combout\);

-- Location: LCCOMB_X87_Y31_N0
\ULA1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~2_combout\ = \SW[0]~input_o\ $ (((\BR1|saidaB[4]~5_combout\ & !\SW[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \BR1|saidaB[4]~5_combout\,
	datad => \SW[1]~input_o\,
	combout => \ULA1|Add0~2_combout\);

-- Location: FF_X59_Y41_N11
\RAM1|ram_s~1227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1227_q\);

-- Location: FF_X59_Y41_N25
\RAM1|ram_s~5323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5323_q\);

-- Location: LCCOMB_X59_Y41_N10
\RAM1|ram_s~8627\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8627_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5323_q\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~1227_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1227_q\,
	datad => \RAM1|ram_s~5323_q\,
	combout => \RAM1|ram_s~8627_combout\);

-- Location: FF_X59_Y43_N7
\RAM1|ram_s~7371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7371_q\);

-- Location: FF_X62_Y40_N25
\RAM1|ram_s~3275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10058_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3275_q\);

-- Location: LCCOMB_X59_Y43_N6
\RAM1|ram_s~8628\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8628_combout\ = (\RAM1|ram_s~8627_combout\ & (((\RAM1|ram_s~7371_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~8627_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3275_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8627_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7371_q\,
	datad => \RAM1|ram_s~3275_q\,
	combout => \RAM1|ram_s~8628_combout\);

-- Location: FF_X59_Y35_N7
\RAM1|ram_s~5291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5291_q\);

-- Location: FF_X59_Y43_N17
\RAM1|ram_s~7339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7339_q\);

-- Location: LCCOMB_X60_Y37_N30
\RAM1|ram_s~3243feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3243feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~3243feeder_combout\);

-- Location: FF_X60_Y37_N31
\RAM1|ram_s~3243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3243feeder_combout\,
	ena => \RAM1|ram_s~10083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3243_q\);

-- Location: FF_X60_Y43_N19
\RAM1|ram_s~1195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1195_q\);

-- Location: LCCOMB_X60_Y43_N18
\RAM1|ram_s~8629\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8629_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3243_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~1195_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3243_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1195_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8629_combout\);

-- Location: LCCOMB_X59_Y43_N16
\RAM1|ram_s~8630\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8630_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8629_combout\ & ((\RAM1|ram_s~7339_q\))) # (!\RAM1|ram_s~8629_combout\ & (\RAM1|ram_s~5291_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5291_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7339_q\,
	datad => \RAM1|ram_s~8629_combout\,
	combout => \RAM1|ram_s~8630_combout\);

-- Location: LCCOMB_X59_Y43_N18
\RAM1|ram_s~8631\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8631_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8628_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8630_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8628_combout\,
	datab => \RAM1|ram_s~8630_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8631_combout\);

-- Location: FF_X72_Y34_N3
\RAM1|ram_s~3307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10042_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3307_q\);

-- Location: FF_X65_Y34_N23
\RAM1|ram_s~1259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1259_q\);

-- Location: LCCOMB_X65_Y34_N22
\RAM1|ram_s~8625\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8625_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3307_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~1259_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3307_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1259_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8625_combout\);

-- Location: FF_X65_Y36_N31
\RAM1|ram_s~7403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7403_q\);

-- Location: LCCOMB_X68_Y30_N6
\RAM1|ram_s~5355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5355feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~5355feeder_combout\);

-- Location: FF_X68_Y30_N7
\RAM1|ram_s~5355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5355feeder_combout\,
	ena => \RAM1|ram_s~9622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5355_q\);

-- Location: LCCOMB_X65_Y36_N30
\RAM1|ram_s~8626\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8626_combout\ = (\RAM1|ram_s~8625_combout\ & (((\RAM1|ram_s~7403_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~8625_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5355_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8625_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7403_q\,
	datad => \RAM1|ram_s~5355_q\,
	combout => \RAM1|ram_s~8626_combout\);

-- Location: FF_X58_Y33_N7
\RAM1|ram_s~3339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3339_q\);

-- Location: FF_X60_Y33_N1
\RAM1|ram_s~7435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7435_q\);

-- Location: LCCOMB_X60_Y34_N28
\RAM1|ram_s~5387feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5387feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~5387feeder_combout\);

-- Location: FF_X60_Y34_N29
\RAM1|ram_s~5387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5387feeder_combout\,
	ena => \RAM1|ram_s~9630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5387_q\);

-- Location: FF_X58_Y37_N5
\RAM1|ram_s~1291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1291_q\);

-- Location: LCCOMB_X58_Y37_N4
\RAM1|ram_s~8632\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8632_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5387_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~1291_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5387_q\,
	datac => \RAM1|ram_s~1291_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8632_combout\);

-- Location: LCCOMB_X60_Y33_N0
\RAM1|ram_s~8633\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8633_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8632_combout\ & ((\RAM1|ram_s~7435_q\))) # (!\RAM1|ram_s~8632_combout\ & (\RAM1|ram_s~3339_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~3339_q\,
	datac => \RAM1|ram_s~7435_q\,
	datad => \RAM1|ram_s~8632_combout\,
	combout => \RAM1|ram_s~8633_combout\);

-- Location: LCCOMB_X49_Y37_N24
\RAM1|ram_s~8634\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8634_combout\ = (\RAM1|ram_s~8631_combout\ & (((\RAM1|ram_s~8633_combout\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8631_combout\ & (\RAM1|ram_s~8626_combout\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8631_combout\,
	datab => \RAM1|ram_s~8626_combout\,
	datac => \RAM1|ram_s~8633_combout\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8634_combout\);

-- Location: FF_X63_Y31_N1
\RAM1|ram_s~4267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4267_q\);

-- Location: LCCOMB_X63_Y31_N6
\RAM1|ram_s~4299feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4299feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4299feeder_combout\);

-- Location: FF_X63_Y31_N7
\RAM1|ram_s~4299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4299feeder_combout\,
	ena => \RAM1|ram_s~9637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4299_q\);

-- Location: LCCOMB_X63_Y31_N0
\RAM1|ram_s~8635\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8635_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~4299_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~4267_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~4267_q\,
	datad => \RAM1|ram_s~4299_q\,
	combout => \RAM1|ram_s~8635_combout\);

-- Location: FF_X59_Y32_N9
\RAM1|ram_s~4363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4363_q\);

-- Location: LCCOMB_X67_Y32_N24
\RAM1|ram_s~4331feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4331feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4331feeder_combout\);

-- Location: FF_X67_Y32_N25
\RAM1|ram_s~4331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4331feeder_combout\,
	ena => \RAM1|ram_s~9636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4331_q\);

-- Location: LCCOMB_X59_Y32_N8
\RAM1|ram_s~8636\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8636_combout\ = (\RAM1|ram_s~8635_combout\ & (((\RAM1|ram_s~4363_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~8635_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~4331_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8635_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4363_q\,
	datad => \RAM1|ram_s~4331_q\,
	combout => \RAM1|ram_s~8636_combout\);

-- Location: LCCOMB_X63_Y42_N20
\RAM1|ram_s~6347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6347feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~6347feeder_combout\);

-- Location: FF_X63_Y42_N21
\RAM1|ram_s~6347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6347feeder_combout\,
	ena => \RAM1|ram_s~10216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6347_q\);

-- Location: FF_X60_Y32_N11
\RAM1|ram_s~6411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6411_q\);

-- Location: FF_X62_Y34_N23
\RAM1|ram_s~6379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6379_q\);

-- Location: FF_X58_Y34_N3
\RAM1|ram_s~6315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6315_q\);

-- Location: LCCOMB_X58_Y34_N2
\RAM1|ram_s~8642\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8642_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & (\RAM1|ram_s~6379_q\)) # (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~6315_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~6379_q\,
	datac => \RAM1|ram_s~6315_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8642_combout\);

-- Location: LCCOMB_X60_Y32_N10
\RAM1|ram_s~8643\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8643_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8642_combout\ & ((\RAM1|ram_s~6411_q\))) # (!\RAM1|ram_s~8642_combout\ & (\RAM1|ram_s~6347_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~6347_q\,
	datac => \RAM1|ram_s~6411_q\,
	datad => \RAM1|ram_s~8642_combout\,
	combout => \RAM1|ram_s~8643_combout\);

-- Location: FF_X60_Y34_N15
\RAM1|ram_s~2219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2219_q\);

-- Location: LCCOMB_X72_Y32_N16
\RAM1|ram_s~2283feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2283feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~2283feeder_combout\);

-- Location: FF_X72_Y32_N17
\RAM1|ram_s~2283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2283feeder_combout\,
	ena => \RAM1|ram_s~10044_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2283_q\);

-- Location: LCCOMB_X60_Y34_N14
\RAM1|ram_s~8637\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8637_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~2283_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~2219_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~2219_q\,
	datad => \RAM1|ram_s~2283_q\,
	combout => \RAM1|ram_s~8637_combout\);

-- Location: FF_X61_Y31_N29
\RAM1|ram_s~2315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2315_q\);

-- Location: LCCOMB_X61_Y31_N18
\RAM1|ram_s~2251feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2251feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~2251feeder_combout\);

-- Location: FF_X61_Y31_N19
\RAM1|ram_s~2251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2251feeder_combout\,
	ena => \RAM1|ram_s~10059_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2251_q\);

-- Location: LCCOMB_X61_Y31_N28
\RAM1|ram_s~8638\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8638_combout\ = (\RAM1|ram_s~8637_combout\ & (((\RAM1|ram_s~2315_q\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~8637_combout\ & (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~2251_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8637_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~2315_q\,
	datad => \RAM1|ram_s~2251_q\,
	combout => \RAM1|ram_s~8638_combout\);

-- Location: LCCOMB_X67_Y36_N28
\RAM1|ram_s~203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~203feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~203feeder_combout\);

-- Location: FF_X67_Y36_N29
\RAM1|ram_s~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~203feeder_combout\,
	ena => \RAM1|ram_s~10148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~203_q\);

-- Location: FF_X59_Y34_N27
\RAM1|ram_s~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~171_q\);

-- Location: LCCOMB_X59_Y34_N26
\RAM1|ram_s~8639\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8639_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~203_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~171_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~203_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~171_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8639_combout\);

-- Location: FF_X63_Y32_N11
\RAM1|ram_s~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~267_q\);

-- Location: LCCOMB_X63_Y32_N24
\RAM1|ram_s~235feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~235feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~235feeder_combout\);

-- Location: FF_X63_Y32_N25
\RAM1|ram_s~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~235feeder_combout\,
	ena => \RAM1|ram_s~10153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~235_q\);

-- Location: LCCOMB_X63_Y32_N10
\RAM1|ram_s~8640\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8640_combout\ = (\RAM1|ram_s~8639_combout\ & (((\RAM1|ram_s~267_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~8639_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~235_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8639_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~267_q\,
	datad => \RAM1|ram_s~235_q\,
	combout => \RAM1|ram_s~8640_combout\);

-- Location: LCCOMB_X60_Y32_N8
\RAM1|ram_s~8641\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8641_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8638_combout\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8640_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8638_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8640_combout\,
	combout => \RAM1|ram_s~8641_combout\);

-- Location: LCCOMB_X60_Y32_N4
\RAM1|ram_s~8644\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8644_combout\ = (\RAM1|ram_s~8641_combout\ & (((\RAM1|ram_s~8643_combout\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8641_combout\ & (\RAM1|ram_s~8636_combout\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8636_combout\,
	datab => \RAM1|ram_s~8643_combout\,
	datac => \RAM1|ram_s~8641_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8644_combout\);

-- Location: LCCOMB_X61_Y36_N4
\RAM1|ram_s~8645\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8645_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8634_combout\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((!\ULA1|Add0~21_combout\ & \RAM1|ram_s~8644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~8634_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~8644_combout\,
	combout => \RAM1|ram_s~8645_combout\);

-- Location: LCCOMB_X74_Y34_N22
\RAM1|ram_s~6891feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6891feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~6891feeder_combout\);

-- Location: FF_X74_Y34_N23
\RAM1|ram_s~6891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6891feeder_combout\,
	ena => \RAM1|ram_s~10182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6891_q\);

-- Location: FF_X63_Y38_N5
\RAM1|ram_s~6827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6827_q\);

-- Location: LCCOMB_X63_Y38_N4
\RAM1|ram_s~8622\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8622_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~6891_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~6827_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6891_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~6827_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8622_combout\);

-- Location: FF_X62_Y43_N31
\RAM1|ram_s~6923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6923_q\);

-- Location: FF_X62_Y43_N29
\RAM1|ram_s~6859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6859_q\);

-- Location: LCCOMB_X62_Y43_N30
\RAM1|ram_s~8623\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8623_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8622_combout\ & (\RAM1|ram_s~6923_q\)) # (!\RAM1|ram_s~8622_combout\ & ((\RAM1|ram_s~6859_q\))))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8622_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~8622_combout\,
	datac => \RAM1|ram_s~6923_q\,
	datad => \RAM1|ram_s~6859_q\,
	combout => \RAM1|ram_s~8623_combout\);

-- Location: LCCOMB_X72_Y33_N4
\RAM1|ram_s~747feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~747feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~747feeder_combout\);

-- Location: FF_X72_Y33_N5
\RAM1|ram_s~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~747feeder_combout\,
	ena => \RAM1|ram_s~10135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~747_q\);

-- Location: FF_X60_Y36_N5
\RAM1|ram_s~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~779_q\);

-- Location: LCCOMB_X59_Y40_N26
\RAM1|ram_s~715feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~715feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~715feeder_combout\);

-- Location: FF_X59_Y40_N27
\RAM1|ram_s~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~715feeder_combout\,
	ena => \RAM1|ram_s~10134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~715_q\);

-- Location: FF_X59_Y34_N25
\RAM1|ram_s~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~683_q\);

-- Location: LCCOMB_X59_Y34_N24
\RAM1|ram_s~8619\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8619_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~715_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~683_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~715_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~683_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8619_combout\);

-- Location: LCCOMB_X60_Y36_N4
\RAM1|ram_s~8620\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8620_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8619_combout\ & ((\RAM1|ram_s~779_q\))) # (!\RAM1|ram_s~8619_combout\ & (\RAM1|ram_s~747_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~747_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~779_q\,
	datad => \RAM1|ram_s~8619_combout\,
	combout => \RAM1|ram_s~8620_combout\);

-- Location: LCCOMB_X68_Y33_N12
\RAM1|ram_s~4843feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4843feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4843feeder_combout\);

-- Location: FF_X68_Y33_N13
\RAM1|ram_s~4843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4843feeder_combout\,
	ena => \RAM1|ram_s~9633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4843_q\);

-- Location: FF_X68_Y33_N31
\RAM1|ram_s~4875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4875_q\);

-- Location: LCCOMB_X66_Y36_N30
\RAM1|ram_s~4811feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4811feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4811feeder_combout\);

-- Location: FF_X66_Y36_N31
\RAM1|ram_s~4811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4811feeder_combout\,
	ena => \RAM1|ram_s~9631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4811_q\);

-- Location: FF_X68_Y34_N21
\RAM1|ram_s~4779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4779_q\);

-- Location: LCCOMB_X68_Y34_N20
\RAM1|ram_s~8617\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8617_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~4811_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~4779_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~4811_q\,
	datac => \RAM1|ram_s~4779_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8617_combout\);

-- Location: LCCOMB_X68_Y33_N30
\RAM1|ram_s~8618\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8618_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8617_combout\ & ((\RAM1|ram_s~4875_q\))) # (!\RAM1|ram_s~8617_combout\ & (\RAM1|ram_s~4843_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4843_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4875_q\,
	datad => \RAM1|ram_s~8617_combout\,
	combout => \RAM1|ram_s~8618_combout\);

-- Location: LCCOMB_X74_Y44_N24
\RAM1|ram_s~8621\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8621_combout\ = (\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8618_combout\) # (\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~8620_combout\ & ((!\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8620_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~8618_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8621_combout\);

-- Location: LCCOMB_X59_Y40_N0
\RAM1|ram_s~2763feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2763feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~2763feeder_combout\);

-- Location: FF_X59_Y40_N1
\RAM1|ram_s~2763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2763feeder_combout\,
	ena => \RAM1|ram_s~10057_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2763_q\);

-- Location: FF_X61_Y34_N29
\RAM1|ram_s~2827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10094_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2827_q\);

-- Location: FF_X67_Y34_N5
\RAM1|ram_s~2731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10081_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2731_q\);

-- Location: FF_X67_Y34_N3
\RAM1|ram_s~2795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10041_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2795_q\);

-- Location: LCCOMB_X67_Y34_N4
\RAM1|ram_s~8615\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8615_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~2795_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~2731_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~2731_q\,
	datad => \RAM1|ram_s~2795_q\,
	combout => \RAM1|ram_s~8615_combout\);

-- Location: LCCOMB_X61_Y34_N28
\RAM1|ram_s~8616\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8616_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8615_combout\ & ((\RAM1|ram_s~2827_q\))) # (!\RAM1|ram_s~8615_combout\ & (\RAM1|ram_s~2763_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~2763_q\,
	datac => \RAM1|ram_s~2827_q\,
	datad => \RAM1|ram_s~8615_combout\,
	combout => \RAM1|ram_s~8616_combout\);

-- Location: LCCOMB_X61_Y34_N6
\RAM1|ram_s~8624\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8624_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8621_combout\ & (\RAM1|ram_s~8623_combout\)) # (!\RAM1|ram_s~8621_combout\ & ((\RAM1|ram_s~8616_combout\))))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8623_combout\,
	datac => \RAM1|ram_s~8621_combout\,
	datad => \RAM1|ram_s~8616_combout\,
	combout => \RAM1|ram_s~8624_combout\);

-- Location: FF_X67_Y33_N31
\RAM1|ram_s~7851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7851_q\);

-- Location: FF_X66_Y35_N9
\RAM1|ram_s~7883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7883_q\);

-- Location: LCCOMB_X67_Y33_N30
\RAM1|ram_s~8653\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8653_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~7883_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~7851_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~7851_q\,
	datad => \RAM1|ram_s~7883_q\,
	combout => \RAM1|ram_s~8653_combout\);

-- Location: FF_X74_Y32_N19
\RAM1|ram_s~7915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7915_q\);

-- Location: FF_X66_Y35_N3
\RAM1|ram_s~7947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7947_q\);

-- Location: LCCOMB_X66_Y35_N2
\RAM1|ram_s~8654\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8654_combout\ = (\RAM1|ram_s~8653_combout\ & (((\RAM1|ram_s~7947_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8653_combout\ & (\RAM1|ram_s~7915_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8653_combout\,
	datab => \RAM1|ram_s~7915_q\,
	datac => \RAM1|ram_s~7947_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8654_combout\);

-- Location: FF_X70_Y37_N11
\RAM1|ram_s~3819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10045_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3819_q\);

-- Location: FF_X62_Y34_N9
\RAM1|ram_s~3851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3851_q\);

-- Location: LCCOMB_X62_Y38_N0
\RAM1|ram_s~3787feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3787feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~3787feeder_combout\);

-- Location: FF_X62_Y38_N1
\RAM1|ram_s~3787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3787feeder_combout\,
	ena => \RAM1|ram_s~10060_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3787_q\);

-- Location: FF_X60_Y37_N25
\RAM1|ram_s~3755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3755_q\);

-- Location: LCCOMB_X60_Y37_N24
\RAM1|ram_s~8648\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8648_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~3787_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~3755_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3787_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~3755_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8648_combout\);

-- Location: LCCOMB_X62_Y34_N8
\RAM1|ram_s~8649\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8649_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8648_combout\ & ((\RAM1|ram_s~3851_q\))) # (!\RAM1|ram_s~8648_combout\ & (\RAM1|ram_s~3819_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~3819_q\,
	datac => \RAM1|ram_s~3851_q\,
	datad => \RAM1|ram_s~8648_combout\,
	combout => \RAM1|ram_s~8649_combout\);

-- Location: FF_X67_Y38_N29
\RAM1|ram_s~1739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1739_q\);

-- Location: FF_X58_Y37_N31
\RAM1|ram_s~1803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1803_q\);

-- Location: FF_X63_Y34_N5
\RAM1|ram_s~1707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1707_q\);

-- Location: LCCOMB_X66_Y37_N16
\RAM1|ram_s~1771feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1771feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~1771feeder_combout\);

-- Location: FF_X66_Y37_N17
\RAM1|ram_s~1771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1771feeder_combout\,
	ena => \RAM1|ram_s~10165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1771_q\);

-- Location: LCCOMB_X63_Y34_N4
\RAM1|ram_s~8650\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8650_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~1771_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~1707_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~1707_q\,
	datad => \RAM1|ram_s~1771_q\,
	combout => \RAM1|ram_s~8650_combout\);

-- Location: LCCOMB_X58_Y37_N30
\RAM1|ram_s~8651\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8651_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8650_combout\ & ((\RAM1|ram_s~1803_q\))) # (!\RAM1|ram_s~8650_combout\ & (\RAM1|ram_s~1739_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~1739_q\,
	datac => \RAM1|ram_s~1803_q\,
	datad => \RAM1|ram_s~8650_combout\,
	combout => \RAM1|ram_s~8651_combout\);

-- Location: LCCOMB_X62_Y34_N2
\RAM1|ram_s~8652\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8652_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~8649_combout\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~8649_combout\,
	datad => \RAM1|ram_s~8651_combout\,
	combout => \RAM1|ram_s~8652_combout\);

-- Location: LCCOMB_X65_Y32_N20
\RAM1|ram_s~5835feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5835feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~5835feeder_combout\);

-- Location: FF_X65_Y32_N21
\RAM1|ram_s~5835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5835feeder_combout\,
	ena => \RAM1|ram_s~9641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5835_q\);

-- Location: FF_X67_Y30_N11
\RAM1|ram_s~5899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5899_q\);

-- Location: LCCOMB_X68_Y30_N16
\RAM1|ram_s~5867feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5867feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~5867feeder_combout\);

-- Location: FF_X68_Y30_N17
\RAM1|ram_s~5867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5867feeder_combout\,
	ena => \RAM1|ram_s~9642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5867_q\);

-- Location: FF_X67_Y30_N17
\RAM1|ram_s~5803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5803_q\);

-- Location: LCCOMB_X67_Y30_N16
\RAM1|ram_s~8646\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8646_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5867_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~5803_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~5867_q\,
	datac => \RAM1|ram_s~5803_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8646_combout\);

-- Location: LCCOMB_X67_Y30_N10
\RAM1|ram_s~8647\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8647_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8646_combout\ & ((\RAM1|ram_s~5899_q\))) # (!\RAM1|ram_s~8646_combout\ & (\RAM1|ram_s~5835_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~5835_q\,
	datac => \RAM1|ram_s~5899_q\,
	datad => \RAM1|ram_s~8646_combout\,
	combout => \RAM1|ram_s~8647_combout\);

-- Location: LCCOMB_X67_Y35_N8
\RAM1|ram_s~8655\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8655_combout\ = (\RAM1|ram_s~8652_combout\ & ((\RAM1|ram_s~8654_combout\) # ((!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8652_combout\ & (((\RAM1|ram_s~8647_combout\ & \ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8654_combout\,
	datab => \RAM1|ram_s~8652_combout\,
	datac => \RAM1|ram_s~8647_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8655_combout\);

-- Location: LCCOMB_X68_Y35_N2
\RAM1|ram_s~8656\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8656_combout\ = (\RAM1|ram_s~8645_combout\ & (((\RAM1|ram_s~8655_combout\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~8645_combout\ & (\RAM1|ram_s~8624_combout\ & (\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8645_combout\,
	datab => \RAM1|ram_s~8624_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~8655_combout\,
	combout => \RAM1|ram_s~8656_combout\);

-- Location: FF_X60_Y44_N25
\RAM1|ram_s~6219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6219_q\);

-- Location: FF_X59_Y38_N23
\RAM1|ram_s~6283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6283_q\);

-- Location: FF_X70_Y35_N29
\RAM1|ram_s~6251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6251_q\);

-- Location: FF_X66_Y41_N27
\RAM1|ram_s~6187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6187_q\);

-- Location: LCCOMB_X66_Y41_N26
\RAM1|ram_s~8684\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8684_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~6251_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~6187_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~6251_q\,
	datac => \RAM1|ram_s~6187_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8684_combout\);

-- Location: LCCOMB_X59_Y38_N22
\RAM1|ram_s~8685\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8685_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8684_combout\ & ((\RAM1|ram_s~6283_q\))) # (!\RAM1|ram_s~8684_combout\ & (\RAM1|ram_s~6219_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8684_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~6219_q\,
	datac => \RAM1|ram_s~6283_q\,
	datad => \RAM1|ram_s~8684_combout\,
	combout => \RAM1|ram_s~8685_combout\);

-- Location: FF_X67_Y41_N15
\RAM1|ram_s~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~43_q\);

-- Location: FF_X63_Y44_N11
\RAM1|ram_s~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~75_q\);

-- Location: LCCOMB_X67_Y41_N14
\RAM1|ram_s~8681\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8681_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~75_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~43_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~43_q\,
	datad => \RAM1|ram_s~75_q\,
	combout => \RAM1|ram_s~8681_combout\);

-- Location: LCCOMB_X77_Y39_N22
\RAM1|ram_s~107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~107feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~107feeder_combout\);

-- Location: FF_X77_Y39_N23
\RAM1|ram_s~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~107feeder_combout\,
	ena => \RAM1|ram_s~10154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~107_q\);

-- Location: FF_X67_Y39_N15
\RAM1|ram_s~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~139_q\);

-- Location: LCCOMB_X67_Y39_N14
\RAM1|ram_s~8682\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8682_combout\ = (\RAM1|ram_s~8681_combout\ & (((\RAM1|ram_s~139_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8681_combout\ & (\RAM1|ram_s~107_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8681_combout\,
	datab => \RAM1|ram_s~107_q\,
	datac => \RAM1|ram_s~139_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8682_combout\);

-- Location: FF_X76_Y36_N17
\RAM1|ram_s~2091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2091_q\);

-- Location: FF_X82_Y38_N1
\RAM1|ram_s~2155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10050_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2155_q\);

-- Location: LCCOMB_X76_Y36_N16
\RAM1|ram_s~8679\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8679_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~2155_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~2091_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~2091_q\,
	datad => \RAM1|ram_s~2155_q\,
	combout => \RAM1|ram_s~8679_combout\);

-- Location: FF_X63_Y35_N27
\RAM1|ram_s~2187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2187_q\);

-- Location: FF_X63_Y44_N1
\RAM1|ram_s~2123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10068_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2123_q\);

-- Location: LCCOMB_X63_Y35_N26
\RAM1|ram_s~8680\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8680_combout\ = (\RAM1|ram_s~8679_combout\ & (((\RAM1|ram_s~2187_q\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~8679_combout\ & (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~2123_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8679_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~2187_q\,
	datad => \RAM1|ram_s~2123_q\,
	combout => \RAM1|ram_s~8680_combout\);

-- Location: LCCOMB_X65_Y35_N22
\RAM1|ram_s~8683\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8683_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8680_combout\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8682_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8680_combout\,
	combout => \RAM1|ram_s~8683_combout\);

-- Location: FF_X73_Y39_N7
\RAM1|ram_s~4139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4139_q\);

-- Location: LCCOMB_X61_Y39_N4
\RAM1|ram_s~4171feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4171feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4171feeder_combout\);

-- Location: FF_X61_Y39_N5
\RAM1|ram_s~4171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4171feeder_combout\,
	ena => \RAM1|ram_s~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4171_q\);

-- Location: LCCOMB_X73_Y39_N6
\RAM1|ram_s~8677\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8677_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~4171_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~4139_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~4139_q\,
	datad => \RAM1|ram_s~4171_q\,
	combout => \RAM1|ram_s~8677_combout\);

-- Location: FF_X65_Y35_N13
\RAM1|ram_s~4235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4235_q\);

-- Location: FF_X69_Y32_N29
\RAM1|ram_s~4203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4203_q\);

-- Location: LCCOMB_X65_Y35_N12
\RAM1|ram_s~8678\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8678_combout\ = (\RAM1|ram_s~8677_combout\ & (((\RAM1|ram_s~4235_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~8677_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~4203_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8677_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4235_q\,
	datad => \RAM1|ram_s~4203_q\,
	combout => \RAM1|ram_s~8678_combout\);

-- Location: LCCOMB_X65_Y35_N0
\RAM1|ram_s~8686\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8686_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8683_combout\ & (\RAM1|ram_s~8685_combout\)) # (!\RAM1|ram_s~8683_combout\ & ((\RAM1|ram_s~8678_combout\))))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8685_combout\,
	datac => \RAM1|ram_s~8683_combout\,
	datad => \RAM1|ram_s~8678_combout\,
	combout => \RAM1|ram_s~8686_combout\);

-- Location: FF_X72_Y40_N7
\RAM1|ram_s~4651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4651_q\);

-- Location: FF_X72_Y42_N29
\RAM1|ram_s~4683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4683_q\);

-- Location: LCCOMB_X72_Y40_N6
\RAM1|ram_s~8669\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8669_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~4683_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~4651_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4651_q\,
	datad => \RAM1|ram_s~4683_q\,
	combout => \RAM1|ram_s~8669_combout\);

-- Location: LCCOMB_X70_Y32_N8
\RAM1|ram_s~4715feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4715feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4715feeder_combout\);

-- Location: FF_X70_Y32_N9
\RAM1|ram_s~4715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4715feeder_combout\,
	ena => \RAM1|ram_s~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4715_q\);

-- Location: FF_X70_Y32_N19
\RAM1|ram_s~4747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4747_q\);

-- Location: LCCOMB_X70_Y32_N18
\RAM1|ram_s~8670\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8670_combout\ = (\RAM1|ram_s~8669_combout\ & (((\RAM1|ram_s~4747_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8669_combout\ & (\RAM1|ram_s~4715_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8669_combout\,
	datab => \RAM1|ram_s~4715_q\,
	datac => \RAM1|ram_s~4747_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8670_combout\);

-- Location: FF_X72_Y39_N9
\RAM1|ram_s~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~555_q\);

-- Location: FF_X72_Y43_N17
\RAM1|ram_s~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~587_q\);

-- Location: LCCOMB_X72_Y39_N8
\RAM1|ram_s~8671\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8671_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~587_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~555_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~555_q\,
	datad => \RAM1|ram_s~587_q\,
	combout => \RAM1|ram_s~8671_combout\);

-- Location: FF_X63_Y39_N17
\RAM1|ram_s~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~651_q\);

-- Location: FF_X76_Y35_N29
\RAM1|ram_s~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~619_q\);

-- Location: LCCOMB_X63_Y39_N16
\RAM1|ram_s~8672\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8672_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8671_combout\ & (\RAM1|ram_s~651_q\)) # (!\RAM1|ram_s~8671_combout\ & ((\RAM1|ram_s~619_q\))))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8671_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~8671_combout\,
	datac => \RAM1|ram_s~651_q\,
	datad => \RAM1|ram_s~619_q\,
	combout => \RAM1|ram_s~8672_combout\);

-- Location: LCCOMB_X72_Y35_N0
\RAM1|ram_s~8673\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8673_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8670_combout\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8672_combout\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8670_combout\,
	datac => \RAM1|ram_s~8672_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8673_combout\);

-- Location: FF_X70_Y45_N15
\RAM1|ram_s~6763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6763_q\);

-- Location: FF_X70_Y45_N1
\RAM1|ram_s~6699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6699_q\);

-- Location: LCCOMB_X70_Y45_N0
\RAM1|ram_s~8674\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8674_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~6763_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~6699_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~6763_q\,
	datac => \RAM1|ram_s~6699_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8674_combout\);

-- Location: FF_X63_Y45_N1
\RAM1|ram_s~6795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6795_q\);

-- Location: FF_X63_Y43_N23
\RAM1|ram_s~6731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6731_q\);

-- Location: LCCOMB_X63_Y45_N0
\RAM1|ram_s~8675\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8675_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8674_combout\ & (\RAM1|ram_s~6795_q\)) # (!\RAM1|ram_s~8674_combout\ & ((\RAM1|ram_s~6731_q\))))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8674_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~8674_combout\,
	datac => \RAM1|ram_s~6795_q\,
	datad => \RAM1|ram_s~6731_q\,
	combout => \RAM1|ram_s~8675_combout\);

-- Location: LCCOMB_X61_Y44_N4
\RAM1|ram_s~2635feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2635feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~2635feeder_combout\);

-- Location: FF_X61_Y44_N5
\RAM1|ram_s~2635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2635feeder_combout\,
	ena => \RAM1|ram_s~10067_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2635_q\);

-- Location: FF_X63_Y35_N25
\RAM1|ram_s~2699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2699_q\);

-- Location: FF_X80_Y39_N5
\RAM1|ram_s~2603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2603_q\);

-- Location: LCCOMB_X79_Y35_N24
\RAM1|ram_s~2667feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2667feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~2667feeder_combout\);

-- Location: FF_X79_Y35_N25
\RAM1|ram_s~2667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2667feeder_combout\,
	ena => \RAM1|ram_s~10048_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2667_q\);

-- Location: LCCOMB_X80_Y39_N4
\RAM1|ram_s~8667\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8667_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~2667_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~2603_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~2603_q\,
	datad => \RAM1|ram_s~2667_q\,
	combout => \RAM1|ram_s~8667_combout\);

-- Location: LCCOMB_X63_Y35_N24
\RAM1|ram_s~8668\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8668_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8667_combout\ & ((\RAM1|ram_s~2699_q\))) # (!\RAM1|ram_s~8667_combout\ & (\RAM1|ram_s~2635_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2635_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~2699_q\,
	datad => \RAM1|ram_s~8667_combout\,
	combout => \RAM1|ram_s~8668_combout\);

-- Location: LCCOMB_X65_Y35_N18
\RAM1|ram_s~8676\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8676_combout\ = (\RAM1|ram_s~8673_combout\ & ((\RAM1|ram_s~8675_combout\) # ((!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~8673_combout\ & (((\ULA1|Add0~28_combout\ & \RAM1|ram_s~8668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8673_combout\,
	datab => \RAM1|ram_s~8675_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8668_combout\,
	combout => \RAM1|ram_s~8676_combout\);

-- Location: LCCOMB_X65_Y35_N26
\RAM1|ram_s~8687\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8687_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8676_combout\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8686_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~8676_combout\,
	combout => \RAM1|ram_s~8687_combout\);

-- Location: LCCOMB_X61_Y44_N14
\RAM1|ram_s~3659feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3659feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~3659feeder_combout\);

-- Location: FF_X61_Y44_N15
\RAM1|ram_s~3659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3659feeder_combout\,
	ena => \RAM1|ram_s~10069_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3659_q\);

-- Location: FF_X62_Y35_N17
\RAM1|ram_s~3723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3723_q\);

-- Location: FF_X76_Y40_N31
\RAM1|ram_s~3627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3627_q\);

-- Location: FF_X80_Y39_N23
\RAM1|ram_s~3691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10051_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3691_q\);

-- Location: LCCOMB_X76_Y40_N30
\RAM1|ram_s~8688\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8688_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~3691_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~3627_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~3627_q\,
	datad => \RAM1|ram_s~3691_q\,
	combout => \RAM1|ram_s~8688_combout\);

-- Location: LCCOMB_X62_Y35_N16
\RAM1|ram_s~8689\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8689_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8688_combout\ & ((\RAM1|ram_s~3723_q\))) # (!\RAM1|ram_s~8688_combout\ & (\RAM1|ram_s~3659_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3659_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~3723_q\,
	datad => \RAM1|ram_s~8688_combout\,
	combout => \RAM1|ram_s~8689_combout\);

-- Location: FF_X67_Y43_N29
\RAM1|ram_s~7755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7755_q\);

-- Location: FF_X74_Y39_N9
\RAM1|ram_s~7723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7723_q\);

-- Location: FF_X74_Y39_N7
\RAM1|ram_s~7787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7787_q\);

-- Location: LCCOMB_X74_Y39_N8
\RAM1|ram_s~8695\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8695_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~7787_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~7723_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~7723_q\,
	datad => \RAM1|ram_s~7787_q\,
	combout => \RAM1|ram_s~8695_combout\);

-- Location: FF_X70_Y53_N1
\RAM1|ram_s~7819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7819_q\);

-- Location: LCCOMB_X70_Y53_N0
\RAM1|ram_s~8696\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8696_combout\ = (\RAM1|ram_s~8695_combout\ & (((\RAM1|ram_s~7819_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~8695_combout\ & (\RAM1|ram_s~7755_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7755_q\,
	datab => \RAM1|ram_s~8695_combout\,
	datac => \RAM1|ram_s~7819_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8696_combout\);

-- Location: FF_X70_Y36_N7
\RAM1|ram_s~5739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5739_q\);

-- Location: FF_X70_Y41_N29
\RAM1|ram_s~5707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5707_q\);

-- Location: FF_X73_Y40_N31
\RAM1|ram_s~5675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5675_q\);

-- Location: LCCOMB_X73_Y40_N30
\RAM1|ram_s~8690\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8690_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~5707_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~5675_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5707_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5675_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8690_combout\);

-- Location: FF_X70_Y36_N25
\RAM1|ram_s~5771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5771_q\);

-- Location: LCCOMB_X70_Y36_N24
\RAM1|ram_s~8691\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8691_combout\ = (\RAM1|ram_s~8690_combout\ & (((\RAM1|ram_s~5771_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8690_combout\ & (\RAM1|ram_s~5739_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5739_q\,
	datab => \RAM1|ram_s~8690_combout\,
	datac => \RAM1|ram_s~5771_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8691_combout\);

-- Location: FF_X72_Y39_N19
\RAM1|ram_s~1579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1579_q\);

-- Location: FF_X72_Y43_N27
\RAM1|ram_s~1611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1611_q\);

-- Location: LCCOMB_X72_Y39_N18
\RAM1|ram_s~8692\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8692_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~1611_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~1579_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~1579_q\,
	datad => \RAM1|ram_s~1611_q\,
	combout => \RAM1|ram_s~8692_combout\);

-- Location: LCCOMB_X77_Y39_N8
\RAM1|ram_s~1643feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1643feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~1643feeder_combout\);

-- Location: FF_X77_Y39_N9
\RAM1|ram_s~1643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1643feeder_combout\,
	ena => \RAM1|ram_s~10174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1643_q\);

-- Location: FF_X67_Y37_N23
\RAM1|ram_s~1675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1675_q\);

-- Location: LCCOMB_X67_Y37_N22
\RAM1|ram_s~8693\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8693_combout\ = (\RAM1|ram_s~8692_combout\ & (((\RAM1|ram_s~1675_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8692_combout\ & (\RAM1|ram_s~1643_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8692_combout\,
	datab => \RAM1|ram_s~1643_q\,
	datac => \RAM1|ram_s~1675_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8693_combout\);

-- Location: LCCOMB_X65_Y35_N28
\RAM1|ram_s~8694\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8694_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8691_combout\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((!\ULA1|Add0~28_combout\ & \RAM1|ram_s~8693_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8691_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8693_combout\,
	combout => \RAM1|ram_s~8694_combout\);

-- Location: LCCOMB_X65_Y35_N30
\RAM1|ram_s~8697\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8697_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8694_combout\ & ((\RAM1|ram_s~8696_combout\))) # (!\RAM1|ram_s~8694_combout\ & (\RAM1|ram_s~8689_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8689_combout\,
	datab => \RAM1|ram_s~8696_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~8694_combout\,
	combout => \RAM1|ram_s~8697_combout\);

-- Location: FF_X65_Y36_N9
\RAM1|ram_s~7275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7275_q\);

-- Location: FF_X61_Y38_N5
\RAM1|ram_s~7211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7211_q\);

-- Location: LCCOMB_X61_Y38_N4
\RAM1|ram_s~8664\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8664_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~7275_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~7211_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7275_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~7211_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8664_combout\);

-- Location: FF_X60_Y40_N31
\RAM1|ram_s~7307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7307_q\);

-- Location: FF_X58_Y44_N7
\RAM1|ram_s~7243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7243_q\);

-- Location: LCCOMB_X60_Y40_N30
\RAM1|ram_s~8665\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8665_combout\ = (\RAM1|ram_s~8664_combout\ & (((\RAM1|ram_s~7307_q\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~8664_combout\ & (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~7243_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8664_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~7307_q\,
	datad => \RAM1|ram_s~7243_q\,
	combout => \RAM1|ram_s~8665_combout\);

-- Location: LCCOMB_X79_Y39_N0
\RAM1|ram_s~1131feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1131feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~1131feeder_combout\);

-- Location: FF_X79_Y39_N1
\RAM1|ram_s~1131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1131feeder_combout\,
	ena => \RAM1|ram_s~10115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1131_q\);

-- Location: FF_X67_Y37_N13
\RAM1|ram_s~1163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1163_q\);

-- Location: FF_X65_Y40_N21
\RAM1|ram_s~1067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1067_q\);

-- Location: FF_X59_Y44_N13
\RAM1|ram_s~1099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1099_q\);

-- Location: LCCOMB_X65_Y40_N20
\RAM1|ram_s~8661\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8661_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~1099_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~1067_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~1067_q\,
	datad => \RAM1|ram_s~1099_q\,
	combout => \RAM1|ram_s~8661_combout\);

-- Location: LCCOMB_X67_Y37_N12
\RAM1|ram_s~8662\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8662_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8661_combout\ & ((\RAM1|ram_s~1163_q\))) # (!\RAM1|ram_s~8661_combout\ & (\RAM1|ram_s~1131_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1131_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~1163_q\,
	datad => \RAM1|ram_s~8661_combout\,
	combout => \RAM1|ram_s~8662_combout\);

-- Location: FF_X80_Y41_N1
\RAM1|ram_s~3115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3115_q\);

-- Location: FF_X79_Y37_N25
\RAM1|ram_s~3179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10047_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3179_q\);

-- Location: LCCOMB_X80_Y41_N0
\RAM1|ram_s~8659\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8659_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~3179_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~3115_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~3115_q\,
	datad => \RAM1|ram_s~3179_q\,
	combout => \RAM1|ram_s~8659_combout\);

-- Location: FF_X63_Y33_N31
\RAM1|ram_s~3211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3211_q\);

-- Location: FF_X63_Y33_N29
\RAM1|ram_s~3147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10065_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3147_q\);

-- Location: LCCOMB_X63_Y33_N30
\RAM1|ram_s~8660\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8660_combout\ = (\RAM1|ram_s~8659_combout\ & (((\RAM1|ram_s~3211_q\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~8659_combout\ & (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~3147_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8659_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~3211_q\,
	datad => \RAM1|ram_s~3147_q\,
	combout => \RAM1|ram_s~8660_combout\);

-- Location: LCCOMB_X63_Y33_N24
\RAM1|ram_s~8663\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8663_combout\ = (\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8660_combout\) # (\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8662_combout\ & ((!\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8662_combout\,
	datac => \RAM1|ram_s~8660_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8663_combout\);

-- Location: FF_X65_Y37_N17
\RAM1|ram_s~5163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5163_q\);

-- Location: LCCOMB_X61_Y36_N14
\RAM1|ram_s~5195feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5195feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~5195feeder_combout\);

-- Location: FF_X61_Y36_N15
\RAM1|ram_s~5195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5195feeder_combout\,
	ena => \RAM1|ram_s~9647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5195_q\);

-- Location: LCCOMB_X65_Y37_N16
\RAM1|ram_s~8657\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8657_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~5195_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~5163_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5163_q\,
	datad => \RAM1|ram_s~5195_q\,
	combout => \RAM1|ram_s~8657_combout\);

-- Location: FF_X65_Y35_N7
\RAM1|ram_s~5259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5259_q\);

-- Location: LCCOMB_X67_Y32_N2
\RAM1|ram_s~5227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5227feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~5227feeder_combout\);

-- Location: FF_X67_Y32_N3
\RAM1|ram_s~5227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5227feeder_combout\,
	ena => \RAM1|ram_s~9651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5227_q\);

-- Location: LCCOMB_X65_Y35_N6
\RAM1|ram_s~8658\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8658_combout\ = (\RAM1|ram_s~8657_combout\ & (((\RAM1|ram_s~5259_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~8657_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5227_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8657_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5259_q\,
	datad => \RAM1|ram_s~5227_q\,
	combout => \RAM1|ram_s~8658_combout\);

-- Location: LCCOMB_X65_Y35_N24
\RAM1|ram_s~8666\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8666_combout\ = (\RAM1|ram_s~8663_combout\ & ((\RAM1|ram_s~8665_combout\) # ((!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8663_combout\ & (((\ULA1|Add0~30_combout\ & \RAM1|ram_s~8658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8665_combout\,
	datab => \RAM1|ram_s~8663_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~8658_combout\,
	combout => \RAM1|ram_s~8666_combout\);

-- Location: LCCOMB_X65_Y35_N8
\RAM1|ram_s~8698\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8698_combout\ = (\RAM1|ram_s~8687_combout\ & (((\RAM1|ram_s~8697_combout\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~8687_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8687_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8697_combout\,
	datad => \RAM1|ram_s~8666_combout\,
	combout => \RAM1|ram_s~8698_combout\);

-- Location: LCCOMB_X68_Y35_N12
\RAM1|ram_s~8699\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8699_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8656_combout\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((!\ULA1|Add0~19_combout\ & \RAM1|ram_s~8698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~8656_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8698_combout\,
	combout => \RAM1|ram_s~8699_combout\);

-- Location: FF_X74_Y33_N25
\RAM1|ram_s~6507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6507_q\);

-- Location: FF_X74_Y33_N7
\RAM1|ram_s~7531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7531_q\);

-- Location: LCCOMB_X74_Y33_N24
\RAM1|ram_s~8604\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8604_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~7531_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~6507_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~6507_q\,
	datad => \RAM1|ram_s~7531_q\,
	combout => \RAM1|ram_s~8604_combout\);

-- Location: FF_X80_Y40_N15
\RAM1|ram_s~8043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8043_q\);

-- Location: LCCOMB_X74_Y45_N30
\RAM1|ram_s~7019feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7019feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~7019feeder_combout\);

-- Location: FF_X74_Y45_N31
\RAM1|ram_s~7019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7019feeder_combout\,
	ena => \RAM1|ram_s~10181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7019_q\);

-- Location: LCCOMB_X80_Y40_N14
\RAM1|ram_s~8605\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8605_combout\ = (\RAM1|ram_s~8604_combout\ & (((\RAM1|ram_s~8043_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~8604_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~7019_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8604_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~8043_q\,
	datad => \RAM1|ram_s~7019_q\,
	combout => \RAM1|ram_s~8605_combout\);

-- Location: LCCOMB_X60_Y40_N4
\RAM1|ram_s~7563feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7563feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~7563feeder_combout\);

-- Location: FF_X60_Y40_N5
\RAM1|ram_s~7563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7563feeder_combout\,
	ena => \RAM1|ram_s~10213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7563_q\);

-- Location: FF_X69_Y46_N11
\RAM1|ram_s~8075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8075_q\);

-- Location: FF_X61_Y45_N21
\RAM1|ram_s~6539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6539_q\);

-- Location: FF_X61_Y45_N11
\RAM1|ram_s~7051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7051_q\);

-- Location: LCCOMB_X61_Y45_N20
\RAM1|ram_s~8611\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8611_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~7051_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~6539_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~6539_q\,
	datad => \RAM1|ram_s~7051_q\,
	combout => \RAM1|ram_s~8611_combout\);

-- Location: LCCOMB_X69_Y46_N10
\RAM1|ram_s~8612\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8612_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8611_combout\ & ((\RAM1|ram_s~8075_q\))) # (!\RAM1|ram_s~8611_combout\ & (\RAM1|ram_s~7563_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7563_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8075_q\,
	datad => \RAM1|ram_s~8611_combout\,
	combout => \RAM1|ram_s~8612_combout\);

-- Location: FF_X66_Y45_N3
\RAM1|ram_s~6475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6475_q\);

-- Location: FF_X66_Y45_N25
\RAM1|ram_s~6987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6987_q\);

-- Location: LCCOMB_X66_Y45_N2
\RAM1|ram_s~8606\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8606_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~6987_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~6475_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6475_q\,
	datad => \RAM1|ram_s~6987_q\,
	combout => \RAM1|ram_s~8606_combout\);

-- Location: FF_X67_Y46_N23
\RAM1|ram_s~8011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8011_q\);

-- Location: FF_X67_Y46_N13
\RAM1|ram_s~7499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7499_q\);

-- Location: LCCOMB_X67_Y46_N22
\RAM1|ram_s~8607\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8607_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8606_combout\ & (\RAM1|ram_s~8011_q\)) # (!\RAM1|ram_s~8606_combout\ & ((\RAM1|ram_s~7499_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8606_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~8606_combout\,
	datac => \RAM1|ram_s~8011_q\,
	datad => \RAM1|ram_s~7499_q\,
	combout => \RAM1|ram_s~8607_combout\);

-- Location: LCCOMB_X66_Y42_N30
\RAM1|ram_s~7467feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7467feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~7467feeder_combout\);

-- Location: FF_X66_Y42_N31
\RAM1|ram_s~7467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7467feeder_combout\,
	ena => \RAM1|ram_s~10208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7467_q\);

-- Location: FF_X66_Y41_N1
\RAM1|ram_s~6443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6443_q\);

-- Location: LCCOMB_X66_Y41_N0
\RAM1|ram_s~8608\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8608_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~7467_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~6443_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7467_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6443_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8608_combout\);

-- Location: FF_X76_Y42_N15
\RAM1|ram_s~7979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7979_q\);

-- Location: FF_X76_Y42_N13
\RAM1|ram_s~6955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6955_q\);

-- Location: LCCOMB_X76_Y42_N14
\RAM1|ram_s~8609\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8609_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8608_combout\ & (\RAM1|ram_s~7979_q\)) # (!\RAM1|ram_s~8608_combout\ & ((\RAM1|ram_s~6955_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8608_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~8608_combout\,
	datac => \RAM1|ram_s~7979_q\,
	datad => \RAM1|ram_s~6955_q\,
	combout => \RAM1|ram_s~8609_combout\);

-- Location: LCCOMB_X81_Y48_N24
\RAM1|ram_s~8610\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8610_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8607_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8609_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8607_combout\,
	datad => \RAM1|ram_s~8609_combout\,
	combout => \RAM1|ram_s~8610_combout\);

-- Location: LCCOMB_X81_Y48_N2
\RAM1|ram_s~8613\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8613_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8610_combout\ & ((\RAM1|ram_s~8612_combout\))) # (!\RAM1|ram_s~8610_combout\ & (\RAM1|ram_s~8605_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8605_combout\,
	datab => \RAM1|ram_s~8612_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~8610_combout\,
	combout => \RAM1|ram_s~8613_combout\);

-- Location: FF_X65_Y42_N13
\RAM1|ram_s~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~395_q\);

-- Location: LCCOMB_X61_Y46_N8
\RAM1|ram_s~907feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~907feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~907feeder_combout\);

-- Location: FF_X61_Y46_N9
\RAM1|ram_s~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~907feeder_combout\,
	ena => \RAM1|ram_s~10133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~907_q\);

-- Location: LCCOMB_X65_Y42_N12
\RAM1|ram_s~8600\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8600_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~907_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~395_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~395_q\,
	datad => \RAM1|ram_s~907_q\,
	combout => \RAM1|ram_s~8600_combout\);

-- Location: FF_X60_Y47_N7
\RAM1|ram_s~1931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1931_q\);

-- Location: LCCOMB_X67_Y40_N24
\RAM1|ram_s~1419feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1419feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~1419feeder_combout\);

-- Location: FF_X67_Y40_N25
\RAM1|ram_s~1419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1419feeder_combout\,
	ena => \RAM1|ram_s~10126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1419_q\);

-- Location: LCCOMB_X60_Y47_N6
\RAM1|ram_s~8601\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8601_combout\ = (\RAM1|ram_s~8600_combout\ & (((\RAM1|ram_s~1931_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~8600_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1419_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8600_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~1931_q\,
	datad => \RAM1|ram_s~1419_q\,
	combout => \RAM1|ram_s~8601_combout\);

-- Location: FF_X73_Y44_N15
\RAM1|ram_s~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~299_q\);

-- Location: FF_X73_Y44_N29
\RAM1|ram_s~1323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1323_q\);

-- Location: LCCOMB_X73_Y44_N14
\RAM1|ram_s~8597\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8597_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1323_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~299_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~299_q\,
	datad => \RAM1|ram_s~1323_q\,
	combout => \RAM1|ram_s~8597_combout\);

-- Location: FF_X74_Y44_N23
\RAM1|ram_s~1835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1835_q\);

-- Location: FF_X74_Y44_N13
\RAM1|ram_s~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~811_q\);

-- Location: LCCOMB_X74_Y44_N22
\RAM1|ram_s~8598\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8598_combout\ = (\RAM1|ram_s~8597_combout\ & (((\RAM1|ram_s~1835_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~8597_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~811_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8597_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~1835_q\,
	datad => \RAM1|ram_s~811_q\,
	combout => \RAM1|ram_s~8598_combout\);

-- Location: LCCOMB_X79_Y39_N14
\RAM1|ram_s~1387feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1387feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~1387feeder_combout\);

-- Location: FF_X79_Y39_N15
\RAM1|ram_s~1387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1387feeder_combout\,
	ena => \RAM1|ram_s~10114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1387_q\);

-- Location: FF_X75_Y39_N1
\RAM1|ram_s~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~363_q\);

-- Location: LCCOMB_X75_Y39_N0
\RAM1|ram_s~8595\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8595_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1387_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~363_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1387_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~363_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8595_combout\);

-- Location: FF_X77_Y42_N11
\RAM1|ram_s~1899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1899_q\);

-- Location: FF_X77_Y42_N25
\RAM1|ram_s~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~875_q\);

-- Location: LCCOMB_X77_Y42_N10
\RAM1|ram_s~8596\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8596_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8595_combout\ & (\RAM1|ram_s~1899_q\)) # (!\RAM1|ram_s~8595_combout\ & ((\RAM1|ram_s~875_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8595_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~8595_combout\,
	datac => \RAM1|ram_s~1899_q\,
	datad => \RAM1|ram_s~875_q\,
	combout => \RAM1|ram_s~8596_combout\);

-- Location: LCCOMB_X77_Y42_N4
\RAM1|ram_s~8599\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8599_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\) # (\RAM1|ram_s~8596_combout\)))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8598_combout\ & (!\ULA1|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8598_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~8596_combout\,
	combout => \RAM1|ram_s~8599_combout\);

-- Location: LCCOMB_X74_Y46_N0
\RAM1|ram_s~843feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~843feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~843feeder_combout\);

-- Location: FF_X74_Y46_N1
\RAM1|ram_s~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~843feeder_combout\,
	ena => \RAM1|ram_s~10131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~843_q\);

-- Location: FF_X63_Y46_N25
\RAM1|ram_s~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~331_q\);

-- Location: LCCOMB_X63_Y46_N24
\RAM1|ram_s~8593\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8593_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~843_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~331_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~843_q\,
	datac => \RAM1|ram_s~331_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8593_combout\);

-- Location: FF_X73_Y46_N1
\RAM1|ram_s~1867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1867_q\);

-- Location: LCCOMB_X62_Y45_N0
\RAM1|ram_s~1355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1355feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~1355feeder_combout\);

-- Location: FF_X62_Y45_N1
\RAM1|ram_s~1355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1355feeder_combout\,
	ena => \RAM1|ram_s~10117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1355_q\);

-- Location: LCCOMB_X73_Y46_N0
\RAM1|ram_s~8594\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8594_combout\ = (\RAM1|ram_s~8593_combout\ & (((\RAM1|ram_s~1867_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~8593_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1355_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8593_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~1867_q\,
	datad => \RAM1|ram_s~1355_q\,
	combout => \RAM1|ram_s~8594_combout\);

-- Location: LCCOMB_X75_Y46_N16
\RAM1|ram_s~8602\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8602_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8599_combout\ & (\RAM1|ram_s~8601_combout\)) # (!\RAM1|ram_s~8599_combout\ & ((\RAM1|ram_s~8594_combout\))))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~8601_combout\,
	datac => \RAM1|ram_s~8599_combout\,
	datad => \RAM1|ram_s~8594_combout\,
	combout => \RAM1|ram_s~8602_combout\);

-- Location: LCCOMB_X73_Y36_N2
\RAM1|ram_s~2923feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2923feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~2923feeder_combout\);

-- Location: FF_X73_Y36_N3
\RAM1|ram_s~2923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2923feeder_combout\,
	ena => \RAM1|ram_s~10037_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2923_q\);

-- Location: FF_X80_Y40_N21
\RAM1|ram_s~3947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10039_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3947_q\);

-- Location: FF_X81_Y38_N5
\RAM1|ram_s~2411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10038_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2411_q\);

-- Location: FF_X79_Y38_N13
\RAM1|ram_s~3435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10035_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3435_q\);

-- Location: LCCOMB_X81_Y38_N4
\RAM1|ram_s~8583\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8583_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3435_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2411_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2411_q\,
	datad => \RAM1|ram_s~3435_q\,
	combout => \RAM1|ram_s~8583_combout\);

-- Location: LCCOMB_X80_Y40_N20
\RAM1|ram_s~8584\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8584_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8583_combout\ & ((\RAM1|ram_s~3947_q\))) # (!\RAM1|ram_s~8583_combout\ & (\RAM1|ram_s~2923_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2923_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~3947_q\,
	datad => \RAM1|ram_s~8583_combout\,
	combout => \RAM1|ram_s~8584_combout\);

-- Location: LCCOMB_X61_Y47_N20
\RAM1|ram_s~3403feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3403feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~3403feeder_combout\);

-- Location: FF_X61_Y47_N21
\RAM1|ram_s~3403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3403feeder_combout\,
	ena => \RAM1|ram_s~10061_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3403_q\);

-- Location: FF_X67_Y49_N9
\RAM1|ram_s~3915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10064_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3915_q\);

-- Location: FF_X67_Y49_N7
\RAM1|ram_s~2379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2379_q\);

-- Location: FF_X68_Y46_N23
\RAM1|ram_s~2891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10062_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2891_q\);

-- Location: LCCOMB_X67_Y49_N6
\RAM1|ram_s~8585\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8585_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2891_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2379_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2379_q\,
	datad => \RAM1|ram_s~2891_q\,
	combout => \RAM1|ram_s~8585_combout\);

-- Location: LCCOMB_X67_Y49_N8
\RAM1|ram_s~8586\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8586_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8585_combout\ & ((\RAM1|ram_s~3915_q\))) # (!\RAM1|ram_s~8585_combout\ & (\RAM1|ram_s~3403_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~3403_q\,
	datac => \RAM1|ram_s~3915_q\,
	datad => \RAM1|ram_s~8585_combout\,
	combout => \RAM1|ram_s~8586_combout\);

-- Location: FF_X76_Y45_N9
\RAM1|ram_s~2859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10076_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2859_q\);

-- Location: FF_X76_Y44_N21
\RAM1|ram_s~3883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10079_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3883_q\);

-- Location: FF_X76_Y45_N27
\RAM1|ram_s~2347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10077_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2347_q\);

-- Location: FF_X74_Y32_N17
\RAM1|ram_s~3371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3371_q\);

-- Location: LCCOMB_X76_Y45_N26
\RAM1|ram_s~8587\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8587_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3371_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2347_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2347_q\,
	datad => \RAM1|ram_s~3371_q\,
	combout => \RAM1|ram_s~8587_combout\);

-- Location: LCCOMB_X76_Y44_N20
\RAM1|ram_s~8588\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8588_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8587_combout\ & ((\RAM1|ram_s~3883_q\))) # (!\RAM1|ram_s~8587_combout\ & (\RAM1|ram_s~2859_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~2859_q\,
	datac => \RAM1|ram_s~3883_q\,
	datad => \RAM1|ram_s~8587_combout\,
	combout => \RAM1|ram_s~8588_combout\);

-- Location: LCCOMB_X70_Y46_N20
\RAM1|ram_s~8589\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8589_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8586_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8588_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8586_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~8588_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8589_combout\);

-- Location: FF_X68_Y31_N9
\RAM1|ram_s~2955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2955_q\);

-- Location: FF_X68_Y31_N19
\RAM1|ram_s~2443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2443_q\);

-- Location: LCCOMB_X68_Y31_N18
\RAM1|ram_s~8590\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8590_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2955_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2443_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~2955_q\,
	datac => \RAM1|ram_s~2443_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8590_combout\);

-- Location: LCCOMB_X61_Y33_N18
\RAM1|ram_s~3467feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3467feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~3467feeder_combout\);

-- Location: FF_X61_Y33_N19
\RAM1|ram_s~3467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3467feeder_combout\,
	ena => \RAM1|ram_s~10099_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3467_q\);

-- Location: FF_X73_Y31_N25
\RAM1|ram_s~3979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3979_q\);

-- Location: LCCOMB_X73_Y31_N24
\RAM1|ram_s~8591\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8591_combout\ = (\RAM1|ram_s~8590_combout\ & (((\RAM1|ram_s~3979_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~8590_combout\ & (\RAM1|ram_s~3467_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8590_combout\,
	datab => \RAM1|ram_s~3467_q\,
	datac => \RAM1|ram_s~3979_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8591_combout\);

-- Location: LCCOMB_X81_Y39_N24
\RAM1|ram_s~8592\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8592_combout\ = (\RAM1|ram_s~8589_combout\ & (((\RAM1|ram_s~8591_combout\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8589_combout\ & (\RAM1|ram_s~8584_combout\ & (\ULA1|Add0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8584_combout\,
	datab => \RAM1|ram_s~8589_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~8591_combout\,
	combout => \RAM1|ram_s~8592_combout\);

-- Location: LCCOMB_X81_Y39_N26
\RAM1|ram_s~8603\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8603_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\) # (\RAM1|ram_s~8592_combout\)))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8602_combout\ & (!\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8602_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~8592_combout\,
	combout => \RAM1|ram_s~8603_combout\);

-- Location: LCCOMB_X58_Y39_N22
\RAM1|ram_s~5003feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5003feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~5003feeder_combout\);

-- Location: FF_X58_Y39_N23
\RAM1|ram_s~5003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5003feeder_combout\,
	ena => \RAM1|ram_s~9618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5003_q\);

-- Location: FF_X58_Y39_N9
\RAM1|ram_s~4491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4491_q\);

-- Location: LCCOMB_X58_Y39_N8
\RAM1|ram_s~8580\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8580_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~5003_q\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~4491_q\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5003_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4491_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8580_combout\);

-- Location: FF_X69_Y39_N19
\RAM1|ram_s~6027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6027_q\);

-- Location: FF_X59_Y37_N9
\RAM1|ram_s~5515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5515_q\);

-- Location: LCCOMB_X69_Y39_N18
\RAM1|ram_s~8581\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8581_combout\ = (\RAM1|ram_s~8580_combout\ & (((\RAM1|ram_s~6027_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~8580_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~5515_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8580_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6027_q\,
	datad => \RAM1|ram_s~5515_q\,
	combout => \RAM1|ram_s~8581_combout\);

-- Location: FF_X76_Y41_N31
\RAM1|ram_s~4939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4939_q\);

-- Location: FF_X70_Y44_N13
\RAM1|ram_s~4427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4427_q\);

-- Location: LCCOMB_X70_Y44_N12
\RAM1|ram_s~8573\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8573_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4939_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4427_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4939_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4427_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8573_combout\);

-- Location: LCCOMB_X67_Y45_N20
\RAM1|ram_s~5451feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5451feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~5451feeder_combout\);

-- Location: FF_X67_Y45_N21
\RAM1|ram_s~5451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5451feeder_combout\,
	ena => \RAM1|ram_s~9603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5451_q\);

-- Location: FF_X68_Y44_N13
\RAM1|ram_s~5963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5963_q\);

-- Location: LCCOMB_X68_Y44_N12
\RAM1|ram_s~8574\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8574_combout\ = (\RAM1|ram_s~8573_combout\ & (((\RAM1|ram_s~5963_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~8573_combout\ & (\RAM1|ram_s~5451_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8573_combout\,
	datab => \RAM1|ram_s~5451_q\,
	datac => \RAM1|ram_s~5963_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8574_combout\);

-- Location: FF_X69_Y41_N17
\RAM1|ram_s~5419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5419_q\);

-- Location: FF_X72_Y44_N29
\RAM1|ram_s~4395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4395_q\);

-- Location: LCCOMB_X72_Y44_N28
\RAM1|ram_s~8577\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8577_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~5419_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~4395_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5419_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4395_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8577_combout\);

-- Location: FF_X75_Y44_N31
\RAM1|ram_s~5931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5931_q\);

-- Location: LCCOMB_X75_Y40_N10
\RAM1|ram_s~4907feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4907feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4907feeder_combout\);

-- Location: FF_X75_Y40_N11
\RAM1|ram_s~4907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4907feeder_combout\,
	ena => \RAM1|ram_s~9610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4907_q\);

-- Location: LCCOMB_X75_Y44_N30
\RAM1|ram_s~8578\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8578_combout\ = (\RAM1|ram_s~8577_combout\ & (((\RAM1|ram_s~5931_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~8577_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4907_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8577_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~5931_q\,
	datad => \RAM1|ram_s~4907_q\,
	combout => \RAM1|ram_s~8578_combout\);

-- Location: LCCOMB_X77_Y36_N6
\RAM1|ram_s~4971feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4971feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4971feeder_combout\);

-- Location: FF_X77_Y36_N7
\RAM1|ram_s~4971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4971feeder_combout\,
	ena => \RAM1|ram_s~9595_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4971_q\);

-- Location: FF_X81_Y39_N11
\RAM1|ram_s~5995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5995_q\);

-- Location: FF_X81_Y39_N1
\RAM1|ram_s~4459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4459_q\);

-- Location: LCCOMB_X74_Y38_N28
\RAM1|ram_s~5483feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5483feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~5483feeder_combout\);

-- Location: FF_X74_Y38_N29
\RAM1|ram_s~5483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5483feeder_combout\,
	ena => \RAM1|ram_s~9597_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5483_q\);

-- Location: LCCOMB_X81_Y39_N0
\RAM1|ram_s~8575\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8575_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~5483_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4459_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4459_q\,
	datad => \RAM1|ram_s~5483_q\,
	combout => \RAM1|ram_s~8575_combout\);

-- Location: LCCOMB_X81_Y39_N10
\RAM1|ram_s~8576\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8576_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8575_combout\ & ((\RAM1|ram_s~5995_q\))) # (!\RAM1|ram_s~8575_combout\ & (\RAM1|ram_s~4971_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4971_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~5995_q\,
	datad => \RAM1|ram_s~8575_combout\,
	combout => \RAM1|ram_s~8576_combout\);

-- Location: LCCOMB_X81_Y39_N12
\RAM1|ram_s~8579\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8579_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8576_combout\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8578_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~8576_combout\,
	combout => \RAM1|ram_s~8579_combout\);

-- Location: LCCOMB_X81_Y39_N6
\RAM1|ram_s~8582\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8582_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8579_combout\ & (\RAM1|ram_s~8581_combout\)) # (!\RAM1|ram_s~8579_combout\ & ((\RAM1|ram_s~8574_combout\))))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8581_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8574_combout\,
	datad => \RAM1|ram_s~8579_combout\,
	combout => \RAM1|ram_s~8582_combout\);

-- Location: LCCOMB_X81_Y39_N28
\RAM1|ram_s~8614\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8614_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8603_combout\ & (\RAM1|ram_s~8613_combout\)) # (!\RAM1|ram_s~8603_combout\ & ((\RAM1|ram_s~8582_combout\))))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8613_combout\,
	datac => \RAM1|ram_s~8603_combout\,
	datad => \RAM1|ram_s~8582_combout\,
	combout => \RAM1|ram_s~8614_combout\);

-- Location: FF_X69_Y45_N11
\RAM1|ram_s~1995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1995_q\);

-- Location: LCCOMB_X68_Y45_N0
\RAM1|ram_s~6091feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6091feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~6091feeder_combout\);

-- Location: FF_X68_Y45_N1
\RAM1|ram_s~6091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6091feeder_combout\,
	ena => \RAM1|ram_s~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6091_q\);

-- Location: LCCOMB_X69_Y45_N10
\RAM1|ram_s~8731\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8731_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~6091_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1995_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1995_q\,
	datad => \RAM1|ram_s~6091_q\,
	combout => \RAM1|ram_s~8731_combout\);

-- Location: FF_X69_Y45_N5
\RAM1|ram_s~8139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8139_q\);

-- Location: FF_X69_Y44_N1
\RAM1|ram_s~4043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4043_q\);

-- Location: LCCOMB_X69_Y45_N4
\RAM1|ram_s~8732\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8732_combout\ = (\RAM1|ram_s~8731_combout\ & (((\RAM1|ram_s~8139_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~8731_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~4043_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8731_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8139_q\,
	datad => \RAM1|ram_s~4043_q\,
	combout => \RAM1|ram_s~8732_combout\);

-- Location: LCCOMB_X68_Y35_N22
\RAM1|ram_s~4107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4107feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4107feeder_combout\);

-- Location: FF_X68_Y35_N23
\RAM1|ram_s~4107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4107feeder_combout\,
	ena => \RAM1|ram_s~10111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4107_q\);

-- Location: FF_X66_Y39_N23
\RAM1|ram_s~8203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8203_q\);

-- Location: FF_X66_Y39_N13
\RAM1|ram_s~2059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2059_q\);

-- Location: FF_X68_Y40_N27
\RAM1|ram_s~6155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6155_q\);

-- Location: LCCOMB_X66_Y39_N12
\RAM1|ram_s~8738\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8738_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~6155_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2059_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~2059_q\,
	datad => \RAM1|ram_s~6155_q\,
	combout => \RAM1|ram_s~8738_combout\);

-- Location: LCCOMB_X66_Y39_N22
\RAM1|ram_s~8739\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8739_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8738_combout\ & ((\RAM1|ram_s~8203_q\))) # (!\RAM1|ram_s~8738_combout\ & (\RAM1|ram_s~4107_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~8738_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4107_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8203_q\,
	datad => \RAM1|ram_s~8738_combout\,
	combout => \RAM1|ram_s~8739_combout\);

-- Location: FF_X73_Y37_N3
\RAM1|ram_s~2027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2027_q\);

-- Location: LCCOMB_X76_Y37_N26
\RAM1|ram_s~4075feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4075feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4075feeder_combout\);

-- Location: FF_X76_Y37_N27
\RAM1|ram_s~4075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4075feeder_combout\,
	ena => \RAM1|ram_s~10056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4075_q\);

-- Location: LCCOMB_X73_Y37_N2
\RAM1|ram_s~8733\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8733_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~4075_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2027_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~2027_q\,
	datad => \RAM1|ram_s~4075_q\,
	combout => \RAM1|ram_s~8733_combout\);

-- Location: FF_X74_Y37_N17
\RAM1|ram_s~8171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8171_q\);

-- Location: LCCOMB_X75_Y33_N20
\RAM1|ram_s~6123feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6123feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~6123feeder_combout\);

-- Location: FF_X75_Y33_N21
\RAM1|ram_s~6123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6123feeder_combout\,
	ena => \RAM1|ram_s~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6123_q\);

-- Location: LCCOMB_X74_Y37_N16
\RAM1|ram_s~8734\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8734_combout\ = (\RAM1|ram_s~8733_combout\ & (((\RAM1|ram_s~8171_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~8733_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~6123_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8733_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~8171_q\,
	datad => \RAM1|ram_s~6123_q\,
	combout => \RAM1|ram_s~8734_combout\);

-- Location: LCCOMB_X68_Y45_N10
\RAM1|ram_s~6059feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6059feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~6059feeder_combout\);

-- Location: FF_X68_Y45_N11
\RAM1|ram_s~6059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6059feeder_combout\,
	ena => \RAM1|ram_s~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6059_q\);

-- Location: FF_X77_Y38_N25
\RAM1|ram_s~1963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1963_q\);

-- Location: LCCOMB_X76_Y39_N26
\RAM1|ram_s~4011feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4011feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4011feeder_combout\);

-- Location: FF_X76_Y39_N27
\RAM1|ram_s~4011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4011feeder_combout\,
	ena => \RAM1|ram_s~10093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4011_q\);

-- Location: LCCOMB_X77_Y38_N24
\RAM1|ram_s~8735\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8735_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~4011_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1963_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1963_q\,
	datad => \RAM1|ram_s~4011_q\,
	combout => \RAM1|ram_s~8735_combout\);

-- Location: FF_X70_Y42_N31
\RAM1|ram_s~8107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8107_q\);

-- Location: LCCOMB_X70_Y42_N30
\RAM1|ram_s~8736\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8736_combout\ = (\RAM1|ram_s~8735_combout\ & (((\RAM1|ram_s~8107_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8735_combout\ & (\RAM1|ram_s~6059_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6059_q\,
	datab => \RAM1|ram_s~8735_combout\,
	datac => \RAM1|ram_s~8107_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8736_combout\);

-- Location: LCCOMB_X69_Y37_N28
\RAM1|ram_s~8737\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8737_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8734_combout\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8736_combout\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8734_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~8736_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8737_combout\);

-- Location: LCCOMB_X69_Y37_N30
\RAM1|ram_s~8740\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8740_combout\ = (\RAM1|ram_s~8737_combout\ & (((\RAM1|ram_s~8739_combout\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~8737_combout\ & (\RAM1|ram_s~8732_combout\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8732_combout\,
	datab => \RAM1|ram_s~8739_combout\,
	datac => \RAM1|ram_s~8737_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8740_combout\);

-- Location: FF_X65_Y41_N9
\RAM1|ram_s~5579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5579_q\);

-- Location: FF_X65_Y37_N27
\RAM1|ram_s~5643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5643_q\);

-- Location: FF_X77_Y37_N11
\RAM1|ram_s~5547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5547_q\);

-- Location: FF_X77_Y37_N1
\RAM1|ram_s~5611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5611_q\);

-- Location: LCCOMB_X77_Y37_N10
\RAM1|ram_s~8702\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8702_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5611_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5547_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5547_q\,
	datad => \RAM1|ram_s~5611_q\,
	combout => \RAM1|ram_s~8702_combout\);

-- Location: LCCOMB_X65_Y37_N26
\RAM1|ram_s~8703\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8703_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8702_combout\ & ((\RAM1|ram_s~5643_q\))) # (!\RAM1|ram_s~8702_combout\ & (\RAM1|ram_s~5579_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5579_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5643_q\,
	datad => \RAM1|ram_s~8702_combout\,
	combout => \RAM1|ram_s~8703_combout\);

-- Location: FF_X72_Y38_N1
\RAM1|ram_s~1451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1451_q\);

-- Location: LCCOMB_X73_Y38_N22
\RAM1|ram_s~1515feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1515feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~1515feeder_combout\);

-- Location: FF_X73_Y38_N23
\RAM1|ram_s~1515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1515feeder_combout\,
	ena => \RAM1|ram_s~10116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1515_q\);

-- Location: LCCOMB_X72_Y38_N0
\RAM1|ram_s~8704\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8704_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~1515_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~1451_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~1451_q\,
	datad => \RAM1|ram_s~1515_q\,
	combout => \RAM1|ram_s~8704_combout\);

-- Location: FF_X68_Y41_N11
\RAM1|ram_s~1547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1547_q\);

-- Location: FF_X69_Y41_N19
\RAM1|ram_s~1483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1483_q\);

-- Location: LCCOMB_X68_Y41_N10
\RAM1|ram_s~8705\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8705_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8704_combout\ & (\RAM1|ram_s~1547_q\)) # (!\RAM1|ram_s~8704_combout\ & ((\RAM1|ram_s~1483_q\))))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8704_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~8704_combout\,
	datac => \RAM1|ram_s~1547_q\,
	datad => \RAM1|ram_s~1483_q\,
	combout => \RAM1|ram_s~8705_combout\);

-- Location: LCCOMB_X68_Y37_N2
\RAM1|ram_s~8706\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8706_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~8703_combout\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8705_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8703_combout\,
	datac => \RAM1|ram_s~8705_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~8706_combout\);

-- Location: FF_X70_Y39_N23
\RAM1|ram_s~3531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3531_q\);

-- Location: FF_X70_Y39_N17
\RAM1|ram_s~3499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3499_q\);

-- Location: LCCOMB_X70_Y39_N16
\RAM1|ram_s~8700\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8700_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~3531_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~3499_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3531_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~3499_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8700_combout\);

-- Location: FF_X69_Y37_N21
\RAM1|ram_s~3595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3595_q\);

-- Location: LCCOMB_X75_Y35_N6
\RAM1|ram_s~3563feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3563feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~3563feeder_combout\);

-- Location: FF_X75_Y35_N7
\RAM1|ram_s~3563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3563feeder_combout\,
	ena => \RAM1|ram_s~10054_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3563_q\);

-- Location: LCCOMB_X69_Y37_N20
\RAM1|ram_s~8701\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8701_combout\ = (\RAM1|ram_s~8700_combout\ & (((\RAM1|ram_s~3595_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~8700_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~3563_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8700_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~3595_q\,
	datad => \RAM1|ram_s~3563_q\,
	combout => \RAM1|ram_s~8701_combout\);

-- Location: FF_X61_Y40_N5
\RAM1|ram_s~7659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7659_q\);

-- Location: FF_X61_Y40_N31
\RAM1|ram_s~7691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7691_q\);

-- Location: FF_X65_Y38_N21
\RAM1|ram_s~7595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7595_q\);

-- Location: LCCOMB_X60_Y41_N4
\RAM1|ram_s~7627feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7627feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~7627feeder_combout\);

-- Location: FF_X60_Y41_N5
\RAM1|ram_s~7627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7627feeder_combout\,
	ena => \RAM1|ram_s~10203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7627_q\);

-- Location: LCCOMB_X65_Y38_N20
\RAM1|ram_s~8707\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8707_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~7627_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~7595_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~7595_q\,
	datad => \RAM1|ram_s~7627_q\,
	combout => \RAM1|ram_s~8707_combout\);

-- Location: LCCOMB_X61_Y40_N30
\RAM1|ram_s~8708\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8708_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8707_combout\ & ((\RAM1|ram_s~7691_q\))) # (!\RAM1|ram_s~8707_combout\ & (\RAM1|ram_s~7659_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7659_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~7691_q\,
	datad => \RAM1|ram_s~8707_combout\,
	combout => \RAM1|ram_s~8708_combout\);

-- Location: LCCOMB_X69_Y37_N22
\RAM1|ram_s~8709\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8709_combout\ = (\RAM1|ram_s~8706_combout\ & (((\RAM1|ram_s~8708_combout\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~8706_combout\ & (\RAM1|ram_s~8701_combout\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8706_combout\,
	datab => \RAM1|ram_s~8701_combout\,
	datac => \RAM1|ram_s~8708_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8709_combout\);

-- Location: LCCOMB_X76_Y38_N20
\RAM1|ram_s~2475feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2475feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~2475feeder_combout\);

-- Location: FF_X76_Y38_N21
\RAM1|ram_s~2475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2475feeder_combout\,
	ena => \RAM1|ram_s~10092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2475_q\);

-- Location: LCCOMB_X73_Y40_N0
\RAM1|ram_s~4523feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4523feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4523feeder_combout\);

-- Location: FF_X73_Y40_N1
\RAM1|ram_s~4523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4523feeder_combout\,
	ena => \RAM1|ram_s~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4523_q\);

-- Location: FF_X73_Y41_N15
\RAM1|ram_s~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~427_q\);

-- Location: LCCOMB_X73_Y41_N14
\RAM1|ram_s~8724\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8724_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4523_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~427_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~4523_q\,
	datac => \RAM1|ram_s~427_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8724_combout\);

-- Location: FF_X73_Y41_N25
\RAM1|ram_s~6571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6571_q\);

-- Location: LCCOMB_X73_Y41_N24
\RAM1|ram_s~8725\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8725_combout\ = (\RAM1|ram_s~8724_combout\ & (((\RAM1|ram_s~6571_q\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~8724_combout\ & (\RAM1|ram_s~2475_q\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2475_q\,
	datab => \RAM1|ram_s~8724_combout\,
	datac => \RAM1|ram_s~6571_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8725_combout\);

-- Location: FF_X67_Y36_N31
\RAM1|ram_s~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~491_q\);

-- Location: LCCOMB_X68_Y36_N16
\RAM1|ram_s~4587feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4587feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4587feeder_combout\);

-- Location: FF_X68_Y36_N17
\RAM1|ram_s~4587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4587feeder_combout\,
	ena => \RAM1|ram_s~9686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4587_q\);

-- Location: LCCOMB_X67_Y36_N30
\RAM1|ram_s~8722\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8722_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~4587_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~491_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~491_q\,
	datad => \RAM1|ram_s~4587_q\,
	combout => \RAM1|ram_s~8722_combout\);

-- Location: FF_X74_Y36_N15
\RAM1|ram_s~6635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6635_q\);

-- Location: FF_X74_Y36_N29
\RAM1|ram_s~2539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10055_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2539_q\);

-- Location: LCCOMB_X74_Y36_N14
\RAM1|ram_s~8723\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8723_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8722_combout\ & (\RAM1|ram_s~6635_q\)) # (!\RAM1|ram_s~8722_combout\ & ((\RAM1|ram_s~2539_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~8722_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8722_combout\,
	datac => \RAM1|ram_s~6635_q\,
	datad => \RAM1|ram_s~2539_q\,
	combout => \RAM1|ram_s~8723_combout\);

-- Location: LCCOMB_X74_Y34_N8
\RAM1|ram_s~8726\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8726_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~8723_combout\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8725_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8725_combout\,
	datad => \RAM1|ram_s~8723_combout\,
	combout => \RAM1|ram_s~8726_combout\);

-- Location: FF_X68_Y43_N17
\RAM1|ram_s~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~459_q\);

-- Location: LCCOMB_X65_Y45_N16
\RAM1|ram_s~2507feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2507feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~2507feeder_combout\);

-- Location: FF_X65_Y45_N17
\RAM1|ram_s~2507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2507feeder_combout\,
	ena => \RAM1|ram_s~10073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2507_q\);

-- Location: LCCOMB_X68_Y43_N16
\RAM1|ram_s~8720\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8720_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2507_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~459_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~459_q\,
	datad => \RAM1|ram_s~2507_q\,
	combout => \RAM1|ram_s~8720_combout\);

-- Location: FF_X70_Y40_N17
\RAM1|ram_s~6603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6603_q\);

-- Location: LCCOMB_X69_Y40_N8
\RAM1|ram_s~4555feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4555feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~4555feeder_combout\);

-- Location: FF_X69_Y40_N9
\RAM1|ram_s~4555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4555feeder_combout\,
	ena => \RAM1|ram_s~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4555_q\);

-- Location: LCCOMB_X70_Y40_N16
\RAM1|ram_s~8721\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8721_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8720_combout\ & (\RAM1|ram_s~6603_q\)) # (!\RAM1|ram_s~8720_combout\ & ((\RAM1|ram_s~4555_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~8720_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8720_combout\,
	datac => \RAM1|ram_s~6603_q\,
	datad => \RAM1|ram_s~4555_q\,
	combout => \RAM1|ram_s~8721_combout\);

-- Location: FF_X62_Y39_N5
\RAM1|ram_s~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~523_q\);

-- Location: FF_X62_Y39_N11
\RAM1|ram_s~2571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2571_q\);

-- Location: LCCOMB_X62_Y39_N4
\RAM1|ram_s~8727\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8727_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2571_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~523_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~523_q\,
	datad => \RAM1|ram_s~2571_q\,
	combout => \RAM1|ram_s~8727_combout\);

-- Location: FF_X62_Y36_N27
\RAM1|ram_s~6667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6667_q\);

-- Location: FF_X58_Y40_N23
\RAM1|ram_s~4619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4619_q\);

-- Location: LCCOMB_X62_Y36_N26
\RAM1|ram_s~8728\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8728_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8727_combout\ & (\RAM1|ram_s~6667_q\)) # (!\RAM1|ram_s~8727_combout\ & ((\RAM1|ram_s~4619_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~8727_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~8727_combout\,
	datac => \RAM1|ram_s~6667_q\,
	datad => \RAM1|ram_s~4619_q\,
	combout => \RAM1|ram_s~8728_combout\);

-- Location: LCCOMB_X69_Y37_N8
\RAM1|ram_s~8729\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8729_combout\ = (\RAM1|ram_s~8726_combout\ & (((\RAM1|ram_s~8728_combout\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~8726_combout\ & (\RAM1|ram_s~8721_combout\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8726_combout\,
	datab => \RAM1|ram_s~8721_combout\,
	datac => \RAM1|ram_s~8728_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8729_combout\);

-- Location: FF_X59_Y39_N5
\RAM1|ram_s~5131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5131_q\);

-- Location: FF_X59_Y42_N17
\RAM1|ram_s~7179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7179_q\);

-- Location: FF_X60_Y39_N31
\RAM1|ram_s~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1035_q\);

-- Location: FF_X61_Y35_N1
\RAM1|ram_s~3083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3083_q\);

-- Location: LCCOMB_X60_Y39_N30
\RAM1|ram_s~8717\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8717_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3083_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1035_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1035_q\,
	datad => \RAM1|ram_s~3083_q\,
	combout => \RAM1|ram_s~8717_combout\);

-- Location: LCCOMB_X59_Y42_N16
\RAM1|ram_s~8718\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8718_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~8717_combout\ & ((\RAM1|ram_s~7179_q\))) # (!\RAM1|ram_s~8717_combout\ & (\RAM1|ram_s~5131_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~8717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5131_q\,
	datac => \RAM1|ram_s~7179_q\,
	datad => \RAM1|ram_s~8717_combout\,
	combout => \RAM1|ram_s~8718_combout\);

-- Location: LCCOMB_X65_Y45_N6
\RAM1|ram_s~3019feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3019feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~3019feeder_combout\);

-- Location: FF_X65_Y45_N7
\RAM1|ram_s~3019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3019feeder_combout\,
	ena => \RAM1|ram_s~10071_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3019_q\);

-- Location: FF_X61_Y41_N13
\RAM1|ram_s~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~971_q\);

-- Location: LCCOMB_X61_Y41_N12
\RAM1|ram_s~8712\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8712_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~3019_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~971_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3019_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~971_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8712_combout\);

-- Location: FF_X62_Y41_N23
\RAM1|ram_s~7115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7115_q\);

-- Location: FF_X62_Y41_N29
\RAM1|ram_s~5067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5067_q\);

-- Location: LCCOMB_X62_Y41_N22
\RAM1|ram_s~8713\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8713_combout\ = (\RAM1|ram_s~8712_combout\ & (((\RAM1|ram_s~7115_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~8712_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5067_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8712_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7115_q\,
	datad => \RAM1|ram_s~5067_q\,
	combout => \RAM1|ram_s~8713_combout\);

-- Location: FF_X75_Y38_N21
\RAM1|ram_s~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~939_q\);

-- Location: FF_X70_Y34_N7
\RAM1|ram_s~5035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5035_q\);

-- Location: LCCOMB_X75_Y38_N20
\RAM1|ram_s~8714\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8714_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5035_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~939_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~939_q\,
	datad => \RAM1|ram_s~5035_q\,
	combout => \RAM1|ram_s~8714_combout\);

-- Location: FF_X73_Y42_N31
\RAM1|ram_s~7083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7083_q\);

-- Location: LCCOMB_X76_Y39_N8
\RAM1|ram_s~2987feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2987feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~2987feeder_combout\);

-- Location: FF_X76_Y39_N9
\RAM1|ram_s~2987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2987feeder_combout\,
	ena => \RAM1|ram_s~10090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2987_q\);

-- Location: LCCOMB_X73_Y42_N30
\RAM1|ram_s~8715\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8715_combout\ = (\RAM1|ram_s~8714_combout\ & (((\RAM1|ram_s~7083_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~8714_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2987_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8714_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7083_q\,
	datad => \RAM1|ram_s~2987_q\,
	combout => \RAM1|ram_s~8715_combout\);

-- Location: LCCOMB_X72_Y41_N8
\RAM1|ram_s~8716\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8716_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8713_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8715_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8713_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~8715_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8716_combout\);

-- Location: LCCOMB_X70_Y33_N30
\RAM1|ram_s~5099feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5099feeder_combout\ = \BR1|saidaB[2]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[2]~3_combout\,
	combout => \RAM1|ram_s~5099feeder_combout\);

-- Location: FF_X70_Y33_N31
\RAM1|ram_s~5099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5099feeder_combout\,
	ena => \RAM1|ram_s~9671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5099_q\);

-- Location: FF_X73_Y33_N5
\RAM1|ram_s~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1003_q\);

-- Location: LCCOMB_X73_Y33_N4
\RAM1|ram_s~8710\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8710_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5099_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~1003_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5099_q\,
	datac => \RAM1|ram_s~1003_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8710_combout\);

-- Location: FF_X76_Y41_N25
\RAM1|ram_s~3051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10052_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3051_q\);

-- Location: FF_X74_Y41_N21
\RAM1|ram_s~7147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[2]~3_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7147_q\);

-- Location: LCCOMB_X74_Y41_N20
\RAM1|ram_s~8711\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8711_combout\ = (\RAM1|ram_s~8710_combout\ & (((\RAM1|ram_s~7147_q\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~8710_combout\ & (\RAM1|ram_s~3051_q\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8710_combout\,
	datab => \RAM1|ram_s~3051_q\,
	datac => \RAM1|ram_s~7147_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~8711_combout\);

-- Location: LCCOMB_X72_Y41_N18
\RAM1|ram_s~8719\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8719_combout\ = (\RAM1|ram_s~8716_combout\ & ((\RAM1|ram_s~8718_combout\) # ((!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8716_combout\ & (((\ULA1|Add0~15_combout\ & \RAM1|ram_s~8711_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8718_combout\,
	datab => \RAM1|ram_s~8716_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~8711_combout\,
	combout => \RAM1|ram_s~8719_combout\);

-- Location: LCCOMB_X69_Y37_N10
\RAM1|ram_s~8730\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8730_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8719_combout\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8729_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8719_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8730_combout\);

-- Location: LCCOMB_X69_Y37_N16
\RAM1|ram_s~8741\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8741_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8730_combout\ & (\RAM1|ram_s~8740_combout\)) # (!\RAM1|ram_s~8730_combout\ & ((\RAM1|ram_s~8709_combout\))))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8740_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8709_combout\,
	datad => \RAM1|ram_s~8730_combout\,
	combout => \RAM1|ram_s~8741_combout\);

-- Location: LCCOMB_X68_Y35_N0
\RAM1|ram_s~8742\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8742_combout\ = (\RAM1|ram_s~8699_combout\ & (((\RAM1|ram_s~8741_combout\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8699_combout\ & (\RAM1|ram_s~8614_combout\ & (\ULA1|Add0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8699_combout\,
	datab => \RAM1|ram_s~8614_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8741_combout\,
	combout => \RAM1|ram_s~8742_combout\);

-- Location: LCCOMB_X76_Y43_N2
\MUXULARAM|b[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXULARAM|b[2]~2_combout\ = (\PC|DOUT\(2) & ((\ROM1|memROM~1_combout\ & (\RAM1|ram_s~8742_combout\)) # (!\ROM1|memROM~1_combout\ & ((\ULA1|Add0~13_combout\))))) # (!\PC|DOUT\(2) & (((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~8742_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \MUXULARAM|b[2]~2_combout\);

-- Location: FF_X73_Y43_N31
\BR1|registrador~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	asdata => \MUXULARAM|b[2]~2_combout\,
	sload => VCC,
	ena => \BR1|registrador~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~360_q\);

-- Location: LCCOMB_X73_Y43_N24
\BR1|registrador~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1076_combout\ = !\MUXULARAM|b[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXULARAM|b[2]~2_combout\,
	combout => \BR1|registrador~1076_combout\);

-- Location: FF_X73_Y43_N25
\BR1|registrador~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~1076_combout\,
	ena => \BR1|registrador~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~392_q\);

-- Location: FF_X76_Y43_N3
\BR1|registrador~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \MUXULARAM|b[2]~2_combout\,
	ena => \BR1|registrador~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~40_q\);

-- Location: LCCOMB_X77_Y43_N0
\BR1|registrador~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1064_combout\ = (\ROM1|memROM~0_combout\ & ((\PC|DOUT\(7) & (\BR1|registrador~40_q\)) # (!\PC|DOUT\(7) & ((!\PC|DOUT\(2)))))) # (!\ROM1|memROM~0_combout\ & (\BR1|registrador~40_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR1|registrador~40_q\,
	datab => \ROM1|memROM~0_combout\,
	datac => \PC|DOUT\(2),
	datad => \PC|DOUT\(7),
	combout => \BR1|registrador~1064_combout\);

-- Location: LCCOMB_X73_Y43_N26
\BR1|saidaB[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|saidaB[2]~3_combout\ = (\ROM1|memROM~1_combout\ & ((\BR1|registrador~1064_combout\ & ((!\BR1|registrador~392_q\))) # (!\BR1|registrador~1064_combout\ & (\BR1|registrador~360_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR1|registrador~360_q\,
	datab => \BR1|registrador~392_q\,
	datac => \ROM1|memROM~1_combout\,
	datad => \BR1|registrador~1064_combout\,
	combout => \BR1|saidaB[2]~3_combout\);

-- Location: LCCOMB_X87_Y31_N2
\ULA1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~4_combout\ = \SW[0]~input_o\ $ (((\BR1|saidaB[2]~3_combout\ & !\SW[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \BR1|saidaB[2]~3_combout\,
	datad => \SW[1]~input_o\,
	combout => \ULA1|Add0~4_combout\);

-- Location: LCCOMB_X68_Y30_N20
\RAM1|ram_s~5870feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5870feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~5870feeder_combout\);

-- Location: FF_X68_Y30_N21
\RAM1|ram_s~5870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5870feeder_combout\,
	ena => \RAM1|ram_s~9642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5870_q\);

-- Location: LCCOMB_X74_Y40_N4
\RAM1|ram_s~5998feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5998feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~5998feeder_combout\);

-- Location: FF_X74_Y40_N5
\RAM1|ram_s~5998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5998feeder_combout\,
	ena => \RAM1|ram_s~9600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5998_q\);

-- Location: FF_X70_Y36_N9
\RAM1|ram_s~5742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5742_q\);

-- Location: LCCOMB_X70_Y36_N8
\RAM1|ram_s~9156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9156_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~5998_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~5742_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~5998_q\,
	datac => \RAM1|ram_s~5742_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9156_combout\);

-- Location: FF_X75_Y33_N11
\RAM1|ram_s~6126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6126_q\);

-- Location: LCCOMB_X75_Y33_N10
\RAM1|ram_s~9157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9157_combout\ = (\RAM1|ram_s~9156_combout\ & (((\RAM1|ram_s~6126_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9156_combout\ & (\RAM1|ram_s~5870_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5870_q\,
	datab => \RAM1|ram_s~9156_combout\,
	datac => \RAM1|ram_s~6126_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9157_combout\);

-- Location: FF_X74_Y37_N5
\RAM1|ram_s~8046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8046_q\);

-- Location: FF_X74_Y37_N23
\RAM1|ram_s~8174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8174_q\);

-- Location: FF_X74_Y39_N19
\RAM1|ram_s~7790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7790_q\);

-- Location: LCCOMB_X74_Y32_N26
\RAM1|ram_s~7918feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7918feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~7918feeder_combout\);

-- Location: FF_X74_Y32_N27
\RAM1|ram_s~7918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7918feeder_combout\,
	ena => \RAM1|ram_s~10239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7918_q\);

-- Location: LCCOMB_X74_Y39_N18
\RAM1|ram_s~9163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9163_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~7918_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~7790_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7790_q\,
	datad => \RAM1|ram_s~7918_q\,
	combout => \RAM1|ram_s~9163_combout\);

-- Location: LCCOMB_X74_Y37_N22
\RAM1|ram_s~9164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9164_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9163_combout\ & ((\RAM1|ram_s~8174_q\))) # (!\RAM1|ram_s~9163_combout\ & (\RAM1|ram_s~8046_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8046_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~8174_q\,
	datad => \RAM1|ram_s~9163_combout\,
	combout => \RAM1|ram_s~9164_combout\);

-- Location: FF_X76_Y37_N9
\RAM1|ram_s~3822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10045_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3822_q\);

-- Location: FF_X79_Y37_N27
\RAM1|ram_s~3694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10051_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3694_q\);

-- Location: LCCOMB_X79_Y37_N26
\RAM1|ram_s~9158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9158_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~3822_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~3694_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3822_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~3694_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9158_combout\);

-- Location: FF_X76_Y37_N11
\RAM1|ram_s~4078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4078_q\);

-- Location: FF_X80_Y40_N17
\RAM1|ram_s~3950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10039_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3950_q\);

-- Location: LCCOMB_X76_Y37_N10
\RAM1|ram_s~9159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9159_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9158_combout\ & (\RAM1|ram_s~4078_q\)) # (!\RAM1|ram_s~9158_combout\ & ((\RAM1|ram_s~3950_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9158_combout\,
	datac => \RAM1|ram_s~4078_q\,
	datad => \RAM1|ram_s~3950_q\,
	combout => \RAM1|ram_s~9159_combout\);

-- Location: LCCOMB_X66_Y37_N0
\RAM1|ram_s~1774feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1774feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~1774feeder_combout\);

-- Location: FF_X66_Y37_N1
\RAM1|ram_s~1774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1774feeder_combout\,
	ena => \RAM1|ram_s~10165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1774_q\);

-- Location: FF_X80_Y37_N1
\RAM1|ram_s~2030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2030_q\);

-- Location: LCCOMB_X74_Y40_N14
\RAM1|ram_s~1902feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1902feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~1902feeder_combout\);

-- Location: FF_X74_Y40_N15
\RAM1|ram_s~1902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1902feeder_combout\,
	ena => \RAM1|ram_s~10170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1902_q\);

-- Location: FF_X77_Y39_N17
\RAM1|ram_s~1646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1646_q\);

-- Location: LCCOMB_X77_Y39_N16
\RAM1|ram_s~9160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9160_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~1902_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~1646_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~1902_q\,
	datac => \RAM1|ram_s~1646_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9160_combout\);

-- Location: LCCOMB_X80_Y37_N0
\RAM1|ram_s~9161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9161_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9160_combout\ & ((\RAM1|ram_s~2030_q\))) # (!\RAM1|ram_s~9160_combout\ & (\RAM1|ram_s~1774_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1774_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2030_q\,
	datad => \RAM1|ram_s~9160_combout\,
	combout => \RAM1|ram_s~9161_combout\);

-- Location: LCCOMB_X76_Y37_N20
\RAM1|ram_s~9162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9162_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9159_combout\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((!\ULA1|Add0~30_combout\ & \RAM1|ram_s~9161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9159_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9161_combout\,
	combout => \RAM1|ram_s~9162_combout\);

-- Location: LCCOMB_X73_Y41_N30
\RAM1|ram_s~9165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9165_combout\ = (\RAM1|ram_s~9162_combout\ & (((\RAM1|ram_s~9164_combout\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9162_combout\ & (\RAM1|ram_s~9157_combout\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9157_combout\,
	datab => \RAM1|ram_s~9164_combout\,
	datac => \RAM1|ram_s~9162_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9165_combout\);

-- Location: LCCOMB_X72_Y33_N26
\RAM1|ram_s~750feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~750feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~750feeder_combout\);

-- Location: FF_X72_Y33_N27
\RAM1|ram_s~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~750feeder_combout\,
	ena => \RAM1|ram_s~10135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~750_q\);

-- Location: FF_X73_Y33_N21
\RAM1|ram_s~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1006_q\);

-- Location: FF_X76_Y35_N7
\RAM1|ram_s~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~622_q\);

-- Location: FF_X76_Y35_N13
\RAM1|ram_s~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~878_q\);

-- Location: LCCOMB_X76_Y35_N6
\RAM1|ram_s~9129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9129_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~878_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~622_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~622_q\,
	datad => \RAM1|ram_s~878_q\,
	combout => \RAM1|ram_s~9129_combout\);

-- Location: LCCOMB_X73_Y33_N20
\RAM1|ram_s~9130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9130_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9129_combout\ & ((\RAM1|ram_s~1006_q\))) # (!\RAM1|ram_s~9129_combout\ & (\RAM1|ram_s~750_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~750_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1006_q\,
	datad => \RAM1|ram_s~9129_combout\,
	combout => \RAM1|ram_s~9130_combout\);

-- Location: FF_X67_Y34_N15
\RAM1|ram_s~2798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10041_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2798_q\);

-- Location: FF_X74_Y35_N23
\RAM1|ram_s~2670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10048_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2670_q\);

-- Location: LCCOMB_X74_Y35_N22
\RAM1|ram_s~9127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9127_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~2798_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2670_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2798_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2670_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9127_combout\);

-- Location: FF_X74_Y35_N17
\RAM1|ram_s~3054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10052_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3054_q\);

-- Location: LCCOMB_X73_Y36_N18
\RAM1|ram_s~2926feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2926feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~2926feeder_combout\);

-- Location: FF_X73_Y36_N19
\RAM1|ram_s~2926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2926feeder_combout\,
	ena => \RAM1|ram_s~10037_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2926_q\);

-- Location: LCCOMB_X74_Y35_N16
\RAM1|ram_s~9128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9128_combout\ = (\RAM1|ram_s~9127_combout\ & (((\RAM1|ram_s~3054_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~9127_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~2926_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9127_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3054_q\,
	datad => \RAM1|ram_s~2926_q\,
	combout => \RAM1|ram_s~9128_combout\);

-- Location: LCCOMB_X73_Y35_N12
\RAM1|ram_s~9131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9131_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9128_combout\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9130_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9128_combout\,
	combout => \RAM1|ram_s~9131_combout\);

-- Location: FF_X68_Y33_N23
\RAM1|ram_s~4846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4846_q\);

-- Location: FF_X70_Y33_N27
\RAM1|ram_s~5102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5102_q\);

-- Location: LCCOMB_X77_Y36_N4
\RAM1|ram_s~4974feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4974feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~4974feeder_combout\);

-- Location: FF_X77_Y36_N5
\RAM1|ram_s~4974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4974feeder_combout\,
	ena => \RAM1|ram_s~9595_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4974_q\);

-- Location: FF_X70_Y32_N1
\RAM1|ram_s~4718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4718_q\);

-- Location: LCCOMB_X70_Y32_N0
\RAM1|ram_s~9125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9125_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~4974_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~4718_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~4974_q\,
	datac => \RAM1|ram_s~4718_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9125_combout\);

-- Location: LCCOMB_X70_Y33_N26
\RAM1|ram_s~9126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9126_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9125_combout\ & ((\RAM1|ram_s~5102_q\))) # (!\RAM1|ram_s~9125_combout\ & (\RAM1|ram_s~4846_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4846_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~5102_q\,
	datad => \RAM1|ram_s~9125_combout\,
	combout => \RAM1|ram_s~9126_combout\);

-- Location: FF_X74_Y34_N19
\RAM1|ram_s~6766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6766_q\);

-- Location: FF_X74_Y34_N1
\RAM1|ram_s~6894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6894_q\);

-- Location: LCCOMB_X74_Y34_N18
\RAM1|ram_s~9132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9132_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~6894_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6766_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6766_q\,
	datad => \RAM1|ram_s~6894_q\,
	combout => \RAM1|ram_s~9132_combout\);

-- Location: FF_X74_Y41_N5
\RAM1|ram_s~7150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7150_q\);

-- Location: FF_X74_Y45_N7
\RAM1|ram_s~7022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7022_q\);

-- Location: LCCOMB_X74_Y41_N4
\RAM1|ram_s~9133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9133_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9132_combout\ & (\RAM1|ram_s~7150_q\)) # (!\RAM1|ram_s~9132_combout\ & ((\RAM1|ram_s~7022_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9132_combout\,
	datac => \RAM1|ram_s~7150_q\,
	datad => \RAM1|ram_s~7022_q\,
	combout => \RAM1|ram_s~9133_combout\);

-- Location: LCCOMB_X73_Y35_N14
\RAM1|ram_s~9134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9134_combout\ = (\RAM1|ram_s~9131_combout\ & (((\RAM1|ram_s~9133_combout\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9131_combout\ & (\RAM1|ram_s~9126_combout\ & (\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9131_combout\,
	datab => \RAM1|ram_s~9126_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9133_combout\,
	combout => \RAM1|ram_s~9134_combout\);

-- Location: FF_X65_Y36_N19
\RAM1|ram_s~7278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7278_q\);

-- Location: FF_X65_Y36_N17
\RAM1|ram_s~7406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7406_q\);

-- Location: LCCOMB_X65_Y36_N18
\RAM1|ram_s~9142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9142_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~7406_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~7278_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7278_q\,
	datad => \RAM1|ram_s~7406_q\,
	combout => \RAM1|ram_s~9142_combout\);

-- Location: FF_X69_Y38_N3
\RAM1|ram_s~7662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7662_q\);

-- Location: FF_X69_Y38_N1
\RAM1|ram_s~7534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7534_q\);

-- Location: LCCOMB_X69_Y38_N2
\RAM1|ram_s~9143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9143_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9142_combout\ & (\RAM1|ram_s~7662_q\)) # (!\RAM1|ram_s~9142_combout\ & ((\RAM1|ram_s~7534_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9142_combout\,
	datac => \RAM1|ram_s~7662_q\,
	datad => \RAM1|ram_s~7534_q\,
	combout => \RAM1|ram_s~9143_combout\);

-- Location: FF_X65_Y34_N7
\RAM1|ram_s~1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1262_q\);

-- Location: FF_X73_Y38_N29
\RAM1|ram_s~1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1518_q\);

-- Location: FF_X79_Y39_N9
\RAM1|ram_s~1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1134_q\);

-- Location: FF_X79_Y39_N7
\RAM1|ram_s~1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1390_q\);

-- Location: LCCOMB_X79_Y39_N8
\RAM1|ram_s~9139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9139_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~1390_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~1134_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1134_q\,
	datad => \RAM1|ram_s~1390_q\,
	combout => \RAM1|ram_s~9139_combout\);

-- Location: LCCOMB_X73_Y38_N28
\RAM1|ram_s~9140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9140_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9139_combout\ & ((\RAM1|ram_s~1518_q\))) # (!\RAM1|ram_s~9139_combout\ & (\RAM1|ram_s~1262_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1262_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1518_q\,
	datad => \RAM1|ram_s~9139_combout\,
	combout => \RAM1|ram_s~9140_combout\);

-- Location: LCCOMB_X74_Y38_N18
\RAM1|ram_s~5486feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5486feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~5486feeder_combout\);

-- Location: FF_X74_Y38_N19
\RAM1|ram_s~5486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5486feeder_combout\,
	ena => \RAM1|ram_s~9597_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5486_q\);

-- Location: FF_X67_Y32_N5
\RAM1|ram_s~5230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5230_q\);

-- Location: LCCOMB_X67_Y32_N4
\RAM1|ram_s~9137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9137_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~5486_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~5230_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5486_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~5230_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9137_combout\);

-- Location: LCCOMB_X68_Y30_N18
\RAM1|ram_s~5358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5358feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~5358feeder_combout\);

-- Location: FF_X68_Y30_N19
\RAM1|ram_s~5358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5358feeder_combout\,
	ena => \RAM1|ram_s~9622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5358_q\);

-- Location: FF_X77_Y37_N3
\RAM1|ram_s~5614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5614_q\);

-- Location: LCCOMB_X77_Y37_N2
\RAM1|ram_s~9138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9138_combout\ = (\RAM1|ram_s~9137_combout\ & (((\RAM1|ram_s~5614_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9137_combout\ & (\RAM1|ram_s~5358_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9137_combout\,
	datab => \RAM1|ram_s~5358_q\,
	datac => \RAM1|ram_s~5614_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9138_combout\);

-- Location: LCCOMB_X79_Y38_N14
\RAM1|ram_s~9141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9141_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9138_combout\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9140_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9138_combout\,
	combout => \RAM1|ram_s~9141_combout\);

-- Location: LCCOMB_X79_Y38_N10
\RAM1|ram_s~3438feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3438feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~3438feeder_combout\);

-- Location: FF_X79_Y38_N11
\RAM1|ram_s~3438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3438feeder_combout\,
	ena => \RAM1|ram_s~10035_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3438_q\);

-- Location: FF_X79_Y38_N21
\RAM1|ram_s~3566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10054_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3566_q\);

-- Location: FF_X75_Y34_N17
\RAM1|ram_s~3310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10042_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3310_q\);

-- Location: FF_X79_Y37_N1
\RAM1|ram_s~3182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10047_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3182_q\);

-- Location: LCCOMB_X79_Y37_N0
\RAM1|ram_s~9135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9135_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~3310_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~3182_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3310_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~3182_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9135_combout\);

-- Location: LCCOMB_X79_Y38_N20
\RAM1|ram_s~9136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9136_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9135_combout\ & ((\RAM1|ram_s~3566_q\))) # (!\RAM1|ram_s~9135_combout\ & (\RAM1|ram_s~3438_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3438_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3566_q\,
	datad => \RAM1|ram_s~9135_combout\,
	combout => \RAM1|ram_s~9136_combout\);

-- Location: LCCOMB_X79_Y38_N16
\RAM1|ram_s~9144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9144_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9141_combout\ & (\RAM1|ram_s~9143_combout\)) # (!\RAM1|ram_s~9141_combout\ & ((\RAM1|ram_s~9136_combout\))))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9143_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9141_combout\,
	datad => \RAM1|ram_s~9136_combout\,
	combout => \RAM1|ram_s~9144_combout\);

-- Location: FF_X67_Y39_N31
\RAM1|ram_s~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~110_q\);

-- Location: LCCOMB_X75_Y39_N8
\RAM1|ram_s~366feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~366feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~366feeder_combout\);

-- Location: FF_X75_Y39_N9
\RAM1|ram_s~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~366feeder_combout\,
	ena => \RAM1|ram_s~10152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~366_q\);

-- Location: LCCOMB_X67_Y39_N30
\RAM1|ram_s~9149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9149_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~366_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~110_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~110_q\,
	datad => \RAM1|ram_s~366_q\,
	combout => \RAM1|ram_s~9149_combout\);

-- Location: FF_X67_Y36_N27
\RAM1|ram_s~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~494_q\);

-- Location: FF_X63_Y32_N17
\RAM1|ram_s~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~238_q\);

-- Location: LCCOMB_X67_Y36_N26
\RAM1|ram_s~9150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9150_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9149_combout\ & (\RAM1|ram_s~494_q\)) # (!\RAM1|ram_s~9149_combout\ & ((\RAM1|ram_s~238_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9149_combout\,
	datac => \RAM1|ram_s~494_q\,
	datad => \RAM1|ram_s~238_q\,
	combout => \RAM1|ram_s~9150_combout\);

-- Location: FF_X75_Y36_N25
\RAM1|ram_s~4462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4462_q\);

-- Location: FF_X75_Y36_N11
\RAM1|ram_s~4206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4206_q\);

-- Location: LCCOMB_X75_Y36_N10
\RAM1|ram_s~9147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9147_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~4462_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~4206_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4462_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~4206_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9147_combout\);

-- Location: FF_X68_Y36_N23
\RAM1|ram_s~4590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4590_q\);

-- Location: LCCOMB_X67_Y32_N30
\RAM1|ram_s~4334feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4334feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~4334feeder_combout\);

-- Location: FF_X67_Y32_N31
\RAM1|ram_s~4334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4334feeder_combout\,
	ena => \RAM1|ram_s~9636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4334_q\);

-- Location: LCCOMB_X68_Y36_N22
\RAM1|ram_s~9148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9148_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9147_combout\ & (\RAM1|ram_s~4590_q\)) # (!\RAM1|ram_s~9147_combout\ & ((\RAM1|ram_s~4334_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9147_combout\,
	datac => \RAM1|ram_s~4590_q\,
	datad => \RAM1|ram_s~4334_q\,
	combout => \RAM1|ram_s~9148_combout\);

-- Location: LCCOMB_X67_Y36_N12
\RAM1|ram_s~9151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9151_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9148_combout\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9150_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9148_combout\,
	combout => \RAM1|ram_s~9151_combout\);

-- Location: FF_X73_Y34_N3
\RAM1|ram_s~6382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6382_q\);

-- Location: FF_X70_Y35_N3
\RAM1|ram_s~6254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6254_q\);

-- Location: LCCOMB_X70_Y35_N2
\RAM1|ram_s~9152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9152_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6382_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~6254_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~6382_q\,
	datac => \RAM1|ram_s~6254_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9152_combout\);

-- Location: FF_X74_Y36_N11
\RAM1|ram_s~6638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6638_q\);

-- Location: FF_X74_Y33_N23
\RAM1|ram_s~6510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6510_q\);

-- Location: LCCOMB_X74_Y36_N10
\RAM1|ram_s~9153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9153_combout\ = (\RAM1|ram_s~9152_combout\ & (((\RAM1|ram_s~6638_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~9152_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6510_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9152_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6638_q\,
	datad => \RAM1|ram_s~6510_q\,
	combout => \RAM1|ram_s~9153_combout\);

-- Location: FF_X81_Y38_N27
\RAM1|ram_s~2414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10038_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2414_q\);

-- Location: FF_X81_Y38_N29
\RAM1|ram_s~2542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10055_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2542_q\);

-- Location: FF_X82_Y38_N5
\RAM1|ram_s~2158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10050_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2158_q\);

-- Location: FF_X82_Y38_N19
\RAM1|ram_s~2286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10044_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2286_q\);

-- Location: LCCOMB_X82_Y38_N4
\RAM1|ram_s~9145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9145_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2286_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~2158_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2158_q\,
	datad => \RAM1|ram_s~2286_q\,
	combout => \RAM1|ram_s~9145_combout\);

-- Location: LCCOMB_X81_Y38_N28
\RAM1|ram_s~9146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9146_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9145_combout\ & ((\RAM1|ram_s~2542_q\))) # (!\RAM1|ram_s~9145_combout\ & (\RAM1|ram_s~2414_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2414_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2542_q\,
	datad => \RAM1|ram_s~9145_combout\,
	combout => \RAM1|ram_s~9146_combout\);

-- Location: LCCOMB_X79_Y36_N8
\RAM1|ram_s~9154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9154_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9151_combout\ & (\RAM1|ram_s~9153_combout\)) # (!\RAM1|ram_s~9151_combout\ & ((\RAM1|ram_s~9146_combout\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9151_combout\,
	datac => \RAM1|ram_s~9153_combout\,
	datad => \RAM1|ram_s~9146_combout\,
	combout => \RAM1|ram_s~9154_combout\);

-- Location: LCCOMB_X80_Y38_N0
\RAM1|ram_s~9155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9155_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~9144_combout\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9144_combout\,
	datad => \RAM1|ram_s~9154_combout\,
	combout => \RAM1|ram_s~9155_combout\);

-- Location: LCCOMB_X73_Y43_N10
\RAM1|ram_s~9166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9166_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9155_combout\ & (\RAM1|ram_s~9165_combout\)) # (!\RAM1|ram_s~9155_combout\ & ((\RAM1|ram_s~9134_combout\))))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9165_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9134_combout\,
	datad => \RAM1|ram_s~9155_combout\,
	combout => \RAM1|ram_s~9166_combout\);

-- Location: LCCOMB_X73_Y35_N16
\RAM1|ram_s~4014feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4014feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~4014feeder_combout\);

-- Location: FF_X73_Y35_N17
\RAM1|ram_s~4014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4014feeder_combout\,
	ena => \RAM1|ram_s~10093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4014_q\);

-- Location: FF_X74_Y42_N23
\RAM1|ram_s~8110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8110_q\);

-- Location: FF_X77_Y38_N5
\RAM1|ram_s~1966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1966_q\);

-- Location: FF_X77_Y38_N11
\RAM1|ram_s~6062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6062_q\);

-- Location: LCCOMB_X77_Y38_N4
\RAM1|ram_s~9205\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9205_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~6062_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1966_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1966_q\,
	datad => \RAM1|ram_s~6062_q\,
	combout => \RAM1|ram_s~9205_combout\);

-- Location: LCCOMB_X74_Y42_N22
\RAM1|ram_s~9206\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9206_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9205_combout\ & ((\RAM1|ram_s~8110_q\))) # (!\RAM1|ram_s~9205_combout\ & (\RAM1|ram_s~4014_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~4014_q\,
	datac => \RAM1|ram_s~8110_q\,
	datad => \RAM1|ram_s~9205_combout\,
	combout => \RAM1|ram_s~9206_combout\);

-- Location: FF_X72_Y38_N21
\RAM1|ram_s~1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1454_q\);

-- Location: FF_X70_Y39_N31
\RAM1|ram_s~3502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3502_q\);

-- Location: LCCOMB_X72_Y38_N20
\RAM1|ram_s~9198\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9198_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3502_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1454_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1454_q\,
	datad => \RAM1|ram_s~3502_q\,
	combout => \RAM1|ram_s~9198_combout\);

-- Location: FF_X70_Y38_N9
\RAM1|ram_s~5550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5550_q\);

-- Location: FF_X70_Y38_N19
\RAM1|ram_s~7598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7598_q\);

-- Location: LCCOMB_X70_Y38_N18
\RAM1|ram_s~9199\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9199_combout\ = (\RAM1|ram_s~9198_combout\ & (((\RAM1|ram_s~7598_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9198_combout\ & (\RAM1|ram_s~5550_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9198_combout\,
	datab => \RAM1|ram_s~5550_q\,
	datac => \RAM1|ram_s~7598_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9199_combout\);

-- Location: LCCOMB_X70_Y34_N22
\RAM1|ram_s~5038feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5038feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~5038feeder_combout\);

-- Location: FF_X70_Y34_N23
\RAM1|ram_s~5038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5038feeder_combout\,
	ena => \RAM1|ram_s~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5038_q\);

-- Location: FF_X75_Y38_N23
\RAM1|ram_s~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~942_q\);

-- Location: LCCOMB_X75_Y38_N22
\RAM1|ram_s~9200\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9200_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5038_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~942_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5038_q\,
	datac => \RAM1|ram_s~942_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9200_combout\);

-- Location: FF_X73_Y42_N17
\RAM1|ram_s~7086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7086_q\);

-- Location: LCCOMB_X76_Y39_N28
\RAM1|ram_s~2990feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2990feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~2990feeder_combout\);

-- Location: FF_X76_Y39_N29
\RAM1|ram_s~2990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2990feeder_combout\,
	ena => \RAM1|ram_s~10090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2990_q\);

-- Location: LCCOMB_X73_Y42_N16
\RAM1|ram_s~9201\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9201_combout\ = (\RAM1|ram_s~9200_combout\ & (((\RAM1|ram_s~7086_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~9200_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2990_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9200_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7086_q\,
	datad => \RAM1|ram_s~2990_q\,
	combout => \RAM1|ram_s~9201_combout\);

-- Location: FF_X75_Y38_N25
\RAM1|ram_s~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~430_q\);

-- Location: LCCOMB_X76_Y38_N18
\RAM1|ram_s~2478feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2478feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~2478feeder_combout\);

-- Location: FF_X76_Y38_N19
\RAM1|ram_s~2478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2478feeder_combout\,
	ena => \RAM1|ram_s~10092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2478_q\);

-- Location: LCCOMB_X75_Y38_N24
\RAM1|ram_s~9202\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9202_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2478_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~430_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~430_q\,
	datad => \RAM1|ram_s~2478_q\,
	combout => \RAM1|ram_s~9202_combout\);

-- Location: FF_X72_Y41_N5
\RAM1|ram_s~6574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6574_q\);

-- Location: FF_X73_Y40_N15
\RAM1|ram_s~4526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4526_q\);

-- Location: LCCOMB_X72_Y41_N4
\RAM1|ram_s~9203\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9203_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9202_combout\ & (\RAM1|ram_s~6574_q\)) # (!\RAM1|ram_s~9202_combout\ & ((\RAM1|ram_s~4526_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9202_combout\,
	datac => \RAM1|ram_s~6574_q\,
	datad => \RAM1|ram_s~4526_q\,
	combout => \RAM1|ram_s~9203_combout\);

-- Location: LCCOMB_X72_Y42_N20
\RAM1|ram_s~9204\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9204_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9201_combout\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9203_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9201_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9203_combout\,
	combout => \RAM1|ram_s~9204_combout\);

-- Location: LCCOMB_X69_Y42_N30
\RAM1|ram_s~9207\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9207_combout\ = (\RAM1|ram_s~9204_combout\ & ((\RAM1|ram_s~9206_combout\) # ((!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9204_combout\ & (((\RAM1|ram_s~9199_combout\ & \ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9206_combout\,
	datab => \RAM1|ram_s~9199_combout\,
	datac => \RAM1|ram_s~9204_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9207_combout\);

-- Location: FF_X67_Y33_N21
\RAM1|ram_s~3758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3758_q\);

-- Location: FF_X67_Y33_N23
\RAM1|ram_s~7854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7854_q\);

-- Location: FF_X66_Y33_N13
\RAM1|ram_s~1710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1710_q\);

-- Location: FF_X67_Y30_N1
\RAM1|ram_s~5806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5806_q\);

-- Location: LCCOMB_X66_Y33_N12
\RAM1|ram_s~9174\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9174_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5806_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1710_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1710_q\,
	datad => \RAM1|ram_s~5806_q\,
	combout => \RAM1|ram_s~9174_combout\);

-- Location: LCCOMB_X67_Y33_N22
\RAM1|ram_s~9175\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9175_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9174_combout\ & ((\RAM1|ram_s~7854_q\))) # (!\RAM1|ram_s~9174_combout\ & (\RAM1|ram_s~3758_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~3758_q\,
	datac => \RAM1|ram_s~7854_q\,
	datad => \RAM1|ram_s~9174_combout\,
	combout => \RAM1|ram_s~9175_combout\);

-- Location: FF_X59_Y34_N11
\RAM1|ram_s~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~174_q\);

-- Location: FF_X60_Y34_N23
\RAM1|ram_s~2222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2222_q\);

-- Location: LCCOMB_X59_Y34_N10
\RAM1|ram_s~9171\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9171_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2222_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~174_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~174_q\,
	datad => \RAM1|ram_s~2222_q\,
	combout => \RAM1|ram_s~9171_combout\);

-- Location: FF_X63_Y38_N13
\RAM1|ram_s~6318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6318_q\);

-- Location: FF_X63_Y31_N31
\RAM1|ram_s~4270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4270_q\);

-- Location: LCCOMB_X63_Y38_N12
\RAM1|ram_s~9172\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9172_combout\ = (\RAM1|ram_s~9171_combout\ & (((\RAM1|ram_s~6318_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~9171_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4270_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9171_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~6318_q\,
	datad => \RAM1|ram_s~4270_q\,
	combout => \RAM1|ram_s~9172_combout\);

-- Location: FF_X68_Y34_N23
\RAM1|ram_s~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~686_q\);

-- Location: FF_X68_Y34_N29
\RAM1|ram_s~4782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4782_q\);

-- Location: LCCOMB_X68_Y34_N22
\RAM1|ram_s~9169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9169_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4782_q\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~686_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~686_q\,
	datad => \RAM1|ram_s~4782_q\,
	combout => \RAM1|ram_s~9169_combout\);

-- Location: FF_X63_Y38_N3
\RAM1|ram_s~6830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6830_q\);

-- Location: FF_X67_Y34_N1
\RAM1|ram_s~2734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10081_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2734_q\);

-- Location: LCCOMB_X63_Y38_N2
\RAM1|ram_s~9170\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9170_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9169_combout\ & (\RAM1|ram_s~6830_q\)) # (!\RAM1|ram_s~9169_combout\ & ((\RAM1|ram_s~2734_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9169_combout\,
	datac => \RAM1|ram_s~6830_q\,
	datad => \RAM1|ram_s~2734_q\,
	combout => \RAM1|ram_s~9170_combout\);

-- Location: LCCOMB_X63_Y38_N30
\RAM1|ram_s~9173\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9173_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\) # (\RAM1|ram_s~9170_combout\)))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9172_combout\ & (!\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9172_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9170_combout\,
	combout => \RAM1|ram_s~9173_combout\);

-- Location: FF_X60_Y38_N9
\RAM1|ram_s~1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1198_q\);

-- Location: FF_X60_Y37_N3
\RAM1|ram_s~3246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3246_q\);

-- Location: LCCOMB_X60_Y38_N8
\RAM1|ram_s~9167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9167_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~3246_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~1198_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1198_q\,
	datad => \RAM1|ram_s~3246_q\,
	combout => \RAM1|ram_s~9167_combout\);

-- Location: FF_X60_Y38_N11
\RAM1|ram_s~7342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7342_q\);

-- Location: LCCOMB_X59_Y35_N20
\RAM1|ram_s~5294feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5294feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~5294feeder_combout\);

-- Location: FF_X59_Y35_N21
\RAM1|ram_s~5294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5294feeder_combout\,
	ena => \RAM1|ram_s~9628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5294_q\);

-- Location: LCCOMB_X60_Y38_N10
\RAM1|ram_s~9168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9168_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9167_combout\ & (\RAM1|ram_s~7342_q\)) # (!\RAM1|ram_s~9167_combout\ & ((\RAM1|ram_s~5294_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9167_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9167_combout\,
	datac => \RAM1|ram_s~7342_q\,
	datad => \RAM1|ram_s~5294_q\,
	combout => \RAM1|ram_s~9168_combout\);

-- Location: LCCOMB_X60_Y38_N4
\RAM1|ram_s~9176\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9176_combout\ = (\RAM1|ram_s~9173_combout\ & ((\RAM1|ram_s~9175_combout\) # ((!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9173_combout\ & (((\ULA1|Add0~24_combout\ & \RAM1|ram_s~9168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9175_combout\,
	datab => \RAM1|ram_s~9173_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9168_combout\,
	combout => \RAM1|ram_s~9176_combout\);

-- Location: FF_X66_Y32_N17
\RAM1|ram_s~5422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5422_q\);

-- Location: FF_X66_Y42_N23
\RAM1|ram_s~7470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7470_q\);

-- Location: FF_X66_Y42_N21
\RAM1|ram_s~1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1326_q\);

-- Location: LCCOMB_X74_Y43_N26
\RAM1|ram_s~3374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3374feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~3374feeder_combout\);

-- Location: FF_X74_Y43_N27
\RAM1|ram_s~3374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3374feeder_combout\,
	ena => \RAM1|ram_s~10075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3374_q\);

-- Location: LCCOMB_X66_Y42_N20
\RAM1|ram_s~9179\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9179_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3374_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1326_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1326_q\,
	datad => \RAM1|ram_s~3374_q\,
	combout => \RAM1|ram_s~9179_combout\);

-- Location: LCCOMB_X66_Y42_N22
\RAM1|ram_s~9180\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9180_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9179_combout\ & ((\RAM1|ram_s~7470_q\))) # (!\RAM1|ram_s~9179_combout\ & (\RAM1|ram_s~5422_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5422_q\,
	datac => \RAM1|ram_s~7470_q\,
	datad => \RAM1|ram_s~9179_combout\,
	combout => \RAM1|ram_s~9180_combout\);

-- Location: FF_X72_Y44_N13
\RAM1|ram_s~4398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4398_q\);

-- Location: FF_X72_Y44_N7
\RAM1|ram_s~6446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6446_q\);

-- Location: LCCOMB_X76_Y45_N30
\RAM1|ram_s~2350feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2350feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~2350feeder_combout\);

-- Location: FF_X76_Y45_N31
\RAM1|ram_s~2350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2350feeder_combout\,
	ena => \RAM1|ram_s~10077_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2350_q\);

-- Location: FF_X73_Y44_N5
\RAM1|ram_s~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~302_q\);

-- Location: LCCOMB_X73_Y44_N4
\RAM1|ram_s~9181\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9181_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2350_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~302_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~2350_q\,
	datac => \RAM1|ram_s~302_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9181_combout\);

-- Location: LCCOMB_X72_Y44_N6
\RAM1|ram_s~9182\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9182_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9181_combout\ & ((\RAM1|ram_s~6446_q\))) # (!\RAM1|ram_s~9181_combout\ & (\RAM1|ram_s~4398_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4398_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~6446_q\,
	datad => \RAM1|ram_s~9181_combout\,
	combout => \RAM1|ram_s~9182_combout\);

-- Location: LCCOMB_X72_Y44_N16
\RAM1|ram_s~9183\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9183_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~9180_combout\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9180_combout\,
	datad => \RAM1|ram_s~9182_combout\,
	combout => \RAM1|ram_s~9183_combout\);

-- Location: FF_X75_Y40_N5
\RAM1|ram_s~4910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4910_q\);

-- Location: FF_X74_Y44_N31
\RAM1|ram_s~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~814_q\);

-- Location: LCCOMB_X74_Y44_N30
\RAM1|ram_s~9177\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9177_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4910_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~814_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4910_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~814_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9177_combout\);

-- Location: FF_X74_Y45_N25
\RAM1|ram_s~6958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6958_q\);

-- Location: LCCOMB_X76_Y45_N20
\RAM1|ram_s~2862feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2862feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~2862feeder_combout\);

-- Location: FF_X76_Y45_N21
\RAM1|ram_s~2862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2862feeder_combout\,
	ena => \RAM1|ram_s~10076_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2862_q\);

-- Location: LCCOMB_X74_Y45_N24
\RAM1|ram_s~9178\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9178_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9177_combout\ & (\RAM1|ram_s~6958_q\)) # (!\RAM1|ram_s~9177_combout\ & ((\RAM1|ram_s~2862_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9177_combout\,
	datac => \RAM1|ram_s~6958_q\,
	datad => \RAM1|ram_s~2862_q\,
	combout => \RAM1|ram_s~9178_combout\);

-- Location: FF_X75_Y44_N7
\RAM1|ram_s~5934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5934_q\);

-- Location: FF_X74_Y44_N17
\RAM1|ram_s~1838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1838_q\);

-- Location: LCCOMB_X74_Y44_N16
\RAM1|ram_s~9184\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9184_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5934_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~1838_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5934_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1838_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9184_combout\);

-- Location: FF_X76_Y42_N21
\RAM1|ram_s~7982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7982_q\);

-- Location: FF_X76_Y44_N5
\RAM1|ram_s~3886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10079_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3886_q\);

-- Location: LCCOMB_X76_Y42_N20
\RAM1|ram_s~9185\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9185_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9184_combout\ & (\RAM1|ram_s~7982_q\)) # (!\RAM1|ram_s~9184_combout\ & ((\RAM1|ram_s~3886_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9184_combout\,
	datac => \RAM1|ram_s~7982_q\,
	datad => \RAM1|ram_s~3886_q\,
	combout => \RAM1|ram_s~9185_combout\);

-- Location: LCCOMB_X73_Y45_N2
\RAM1|ram_s~9186\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9186_combout\ = (\RAM1|ram_s~9183_combout\ & (((\RAM1|ram_s~9185_combout\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9183_combout\ & (\RAM1|ram_s~9178_combout\ & (\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9183_combout\,
	datab => \RAM1|ram_s~9178_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9185_combout\,
	combout => \RAM1|ram_s~9186_combout\);

-- Location: FF_X80_Y39_N15
\RAM1|ram_s~2606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2606_q\);

-- Location: FF_X75_Y42_N13
\RAM1|ram_s~6702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6702_q\);

-- Location: FF_X75_Y42_N11
\RAM1|ram_s~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~558_q\);

-- Location: FF_X72_Y40_N1
\RAM1|ram_s~4654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4654_q\);

-- Location: LCCOMB_X75_Y42_N10
\RAM1|ram_s~9187\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9187_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~4654_q\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~558_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~558_q\,
	datad => \RAM1|ram_s~4654_q\,
	combout => \RAM1|ram_s~9187_combout\);

-- Location: LCCOMB_X75_Y42_N12
\RAM1|ram_s~9188\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9188_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9187_combout\ & ((\RAM1|ram_s~6702_q\))) # (!\RAM1|ram_s~9187_combout\ & (\RAM1|ram_s~2606_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~2606_q\,
	datac => \RAM1|ram_s~6702_q\,
	datad => \RAM1|ram_s~9187_combout\,
	combout => \RAM1|ram_s~9188_combout\);

-- Location: FF_X67_Y41_N25
\RAM1|ram_s~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~46_q\);

-- Location: FF_X68_Y38_N17
\RAM1|ram_s~2094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2094_q\);

-- Location: LCCOMB_X67_Y41_N24
\RAM1|ram_s~9191\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9191_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~2094_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~46_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~46_q\,
	datad => \RAM1|ram_s~2094_q\,
	combout => \RAM1|ram_s~9191_combout\);

-- Location: FF_X66_Y41_N19
\RAM1|ram_s~6190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6190_q\);

-- Location: LCCOMB_X73_Y39_N12
\RAM1|ram_s~4142feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4142feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~4142feeder_combout\);

-- Location: FF_X73_Y39_N13
\RAM1|ram_s~4142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4142feeder_combout\,
	ena => \RAM1|ram_s~9659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4142_q\);

-- Location: LCCOMB_X66_Y41_N18
\RAM1|ram_s~9192\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9192_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9191_combout\ & (\RAM1|ram_s~6190_q\)) # (!\RAM1|ram_s~9191_combout\ & ((\RAM1|ram_s~4142_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9191_combout\,
	datac => \RAM1|ram_s~6190_q\,
	datad => \RAM1|ram_s~4142_q\,
	combout => \RAM1|ram_s~9192_combout\);

-- Location: FF_X66_Y32_N27
\RAM1|ram_s~5166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5166_q\);

-- Location: FF_X61_Y38_N13
\RAM1|ram_s~7214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7214_q\);

-- Location: LCCOMB_X77_Y41_N24
\RAM1|ram_s~3118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3118feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~3118feeder_combout\);

-- Location: FF_X77_Y41_N25
\RAM1|ram_s~3118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3118feeder_combout\,
	ena => \RAM1|ram_s~10086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3118_q\);

-- Location: FF_X67_Y41_N7
\RAM1|ram_s~1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1070_q\);

-- Location: LCCOMB_X67_Y41_N6
\RAM1|ram_s~9189\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9189_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3118_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~1070_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~3118_q\,
	datac => \RAM1|ram_s~1070_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9189_combout\);

-- Location: LCCOMB_X61_Y38_N12
\RAM1|ram_s~9190\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9190_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9189_combout\ & ((\RAM1|ram_s~7214_q\))) # (!\RAM1|ram_s~9189_combout\ & (\RAM1|ram_s~5166_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5166_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7214_q\,
	datad => \RAM1|ram_s~9189_combout\,
	combout => \RAM1|ram_s~9190_combout\);

-- Location: LCCOMB_X69_Y42_N18
\RAM1|ram_s~9193\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9193_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9190_combout\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9192_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9190_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9193_combout\);

-- Location: FF_X72_Y40_N11
\RAM1|ram_s~5678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5678_q\);

-- Location: FF_X72_Y39_N11
\RAM1|ram_s~1582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1582_q\);

-- Location: LCCOMB_X72_Y39_N10
\RAM1|ram_s~9194\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9194_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5678_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~1582_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5678_q\,
	datac => \RAM1|ram_s~1582_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9194_combout\);

-- Location: FF_X76_Y40_N15
\RAM1|ram_s~7726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7726_q\);

-- Location: FF_X76_Y40_N29
\RAM1|ram_s~3630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3630_q\);

-- Location: LCCOMB_X76_Y40_N14
\RAM1|ram_s~9195\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9195_combout\ = (\RAM1|ram_s~9194_combout\ & (((\RAM1|ram_s~7726_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~9194_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3630_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9194_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7726_q\,
	datad => \RAM1|ram_s~3630_q\,
	combout => \RAM1|ram_s~9195_combout\);

-- Location: LCCOMB_X75_Y42_N22
\RAM1|ram_s~9196\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9196_combout\ = (\RAM1|ram_s~9193_combout\ & (((\RAM1|ram_s~9195_combout\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9193_combout\ & (\RAM1|ram_s~9188_combout\ & (\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9188_combout\,
	datab => \RAM1|ram_s~9193_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9195_combout\,
	combout => \RAM1|ram_s~9196_combout\);

-- Location: LCCOMB_X69_Y42_N12
\RAM1|ram_s~9197\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9197_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9186_combout\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((!\ULA1|Add0~17_combout\ & \RAM1|ram_s~9196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9186_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~9196_combout\,
	combout => \RAM1|ram_s~9197_combout\);

-- Location: LCCOMB_X69_Y42_N0
\RAM1|ram_s~9208\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9208_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9197_combout\ & (\RAM1|ram_s~9207_combout\)) # (!\RAM1|ram_s~9197_combout\ & ((\RAM1|ram_s~9176_combout\))))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9207_combout\,
	datab => \RAM1|ram_s~9176_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~9197_combout\,
	combout => \RAM1|ram_s~9208_combout\);

-- Location: LCCOMB_X69_Y43_N28
\RAM1|ram_s~9209\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9209_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9166_combout\)) # (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9208_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~9166_combout\,
	datad => \RAM1|ram_s~9208_combout\,
	combout => \RAM1|ram_s~9209_combout\);

-- Location: LCCOMB_X61_Y32_N26
\RAM1|ram_s~5390feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5390feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~5390feeder_combout\);

-- Location: FF_X61_Y32_N27
\RAM1|ram_s~5390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5390feeder_combout\,
	ena => \RAM1|ram_s~9630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5390_q\);

-- Location: FF_X65_Y32_N9
\RAM1|ram_s~5902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5902_q\);

-- Location: FF_X65_Y31_N15
\RAM1|ram_s~4366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4366_q\);

-- Location: FF_X65_Y31_N29
\RAM1|ram_s~4878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4878_q\);

-- Location: LCCOMB_X65_Y31_N14
\RAM1|ram_s~9210\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9210_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~4878_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~4366_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4366_q\,
	datad => \RAM1|ram_s~4878_q\,
	combout => \RAM1|ram_s~9210_combout\);

-- Location: LCCOMB_X65_Y32_N8
\RAM1|ram_s~9211\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9211_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9210_combout\ & ((\RAM1|ram_s~5902_q\))) # (!\RAM1|ram_s~9210_combout\ & (\RAM1|ram_s~5390_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~5390_q\,
	datac => \RAM1|ram_s~5902_q\,
	datad => \RAM1|ram_s~9210_combout\,
	combout => \RAM1|ram_s~9211_combout\);

-- Location: FF_X60_Y32_N3
\RAM1|ram_s~6414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6414_q\);

-- Location: LCCOMB_X61_Y32_N28
\RAM1|ram_s~7438feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7438feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~7438feeder_combout\);

-- Location: FF_X61_Y32_N29
\RAM1|ram_s~7438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7438feeder_combout\,
	ena => \RAM1|ram_s~10212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7438_q\);

-- Location: LCCOMB_X60_Y32_N2
\RAM1|ram_s~9217\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9217_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~7438_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~6414_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~6414_q\,
	datad => \RAM1|ram_s~7438_q\,
	combout => \RAM1|ram_s~9217_combout\);

-- Location: FF_X66_Y35_N21
\RAM1|ram_s~7950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7950_q\);

-- Location: LCCOMB_X62_Y44_N2
\RAM1|ram_s~6926feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6926feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~6926feeder_combout\);

-- Location: FF_X62_Y44_N3
\RAM1|ram_s~6926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6926feeder_combout\,
	ena => \RAM1|ram_s~10195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6926_q\);

-- Location: LCCOMB_X66_Y35_N20
\RAM1|ram_s~9218\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9218_combout\ = (\RAM1|ram_s~9217_combout\ & (((\RAM1|ram_s~7950_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~9217_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~6926_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9217_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~7950_q\,
	datad => \RAM1|ram_s~6926_q\,
	combout => \RAM1|ram_s~9218_combout\);

-- Location: FF_X60_Y36_N15
\RAM1|ram_s~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~270_q\);

-- Location: FF_X60_Y36_N13
\RAM1|ram_s~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~782_q\);

-- Location: LCCOMB_X60_Y36_N14
\RAM1|ram_s~9214\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9214_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~782_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~270_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~270_q\,
	datad => \RAM1|ram_s~782_q\,
	combout => \RAM1|ram_s~9214_combout\);

-- Location: FF_X58_Y37_N27
\RAM1|ram_s~1806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1806_q\);

-- Location: FF_X58_Y37_N25
\RAM1|ram_s~1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1294_q\);

-- Location: LCCOMB_X58_Y37_N26
\RAM1|ram_s~9215\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9215_combout\ = (\RAM1|ram_s~9214_combout\ & (((\RAM1|ram_s~1806_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~9214_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1294_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9214_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~1806_q\,
	datad => \RAM1|ram_s~1294_q\,
	combout => \RAM1|ram_s~9215_combout\);

-- Location: FF_X58_Y33_N21
\RAM1|ram_s~2318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2318_q\);

-- Location: LCCOMB_X58_Y33_N10
\RAM1|ram_s~3342feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3342feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~3342feeder_combout\);

-- Location: FF_X58_Y33_N11
\RAM1|ram_s~3342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3342feeder_combout\,
	ena => \RAM1|ram_s~10095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3342_q\);

-- Location: LCCOMB_X58_Y33_N20
\RAM1|ram_s~9212\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9212_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3342_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2318_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2318_q\,
	datad => \RAM1|ram_s~3342_q\,
	combout => \RAM1|ram_s~9212_combout\);

-- Location: FF_X62_Y34_N27
\RAM1|ram_s~3854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3854_q\);

-- Location: LCCOMB_X61_Y34_N8
\RAM1|ram_s~2830feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2830feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~2830feeder_combout\);

-- Location: FF_X61_Y34_N9
\RAM1|ram_s~2830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2830feeder_combout\,
	ena => \RAM1|ram_s~10094_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2830_q\);

-- Location: LCCOMB_X62_Y34_N26
\RAM1|ram_s~9213\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9213_combout\ = (\RAM1|ram_s~9212_combout\ & (((\RAM1|ram_s~3854_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~9212_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2830_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9212_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~3854_q\,
	datad => \RAM1|ram_s~2830_q\,
	combout => \RAM1|ram_s~9213_combout\);

-- Location: LCCOMB_X65_Y39_N12
\RAM1|ram_s~9216\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9216_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9213_combout\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9215_combout\,
	datac => \RAM1|ram_s~9213_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9216_combout\);

-- Location: LCCOMB_X65_Y39_N6
\RAM1|ram_s~9219\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9219_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9216_combout\ & ((\RAM1|ram_s~9218_combout\))) # (!\RAM1|ram_s~9216_combout\ & (\RAM1|ram_s~9211_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9211_combout\,
	datac => \RAM1|ram_s~9218_combout\,
	datad => \RAM1|ram_s~9216_combout\,
	combout => \RAM1|ram_s~9219_combout\);

-- Location: LCCOMB_X68_Y31_N10
\RAM1|ram_s~2958feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2958feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~2958feeder_combout\);

-- Location: FF_X68_Y31_N11
\RAM1|ram_s~2958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2958feeder_combout\,
	ena => \RAM1|ram_s~10101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2958_q\);

-- Location: FF_X68_Y31_N13
\RAM1|ram_s~2446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2446_q\);

-- Location: LCCOMB_X62_Y33_N4
\RAM1|ram_s~3470feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3470feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~3470feeder_combout\);

-- Location: FF_X62_Y33_N5
\RAM1|ram_s~3470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3470feeder_combout\,
	ena => \RAM1|ram_s~10099_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3470_q\);

-- Location: LCCOMB_X68_Y31_N12
\RAM1|ram_s~9220\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9220_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3470_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2446_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2446_q\,
	datad => \RAM1|ram_s~3470_q\,
	combout => \RAM1|ram_s~9220_combout\);

-- Location: FF_X68_Y32_N5
\RAM1|ram_s~3982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3982_q\);

-- Location: LCCOMB_X68_Y32_N4
\RAM1|ram_s~9221\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9221_combout\ = (\RAM1|ram_s~9220_combout\ & (((\RAM1|ram_s~3982_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9220_combout\ & (\RAM1|ram_s~2958_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2958_q\,
	datab => \RAM1|ram_s~9220_combout\,
	datac => \RAM1|ram_s~3982_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9221_combout\);

-- Location: FF_X65_Y42_N19
\RAM1|ram_s~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~398_q\);

-- Location: FF_X61_Y46_N11
\RAM1|ram_s~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~910_q\);

-- Location: LCCOMB_X65_Y42_N18
\RAM1|ram_s~9224\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9224_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~910_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~398_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~398_q\,
	datad => \RAM1|ram_s~910_q\,
	combout => \RAM1|ram_s~9224_combout\);

-- Location: FF_X61_Y41_N5
\RAM1|ram_s~1934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1934_q\);

-- Location: FF_X67_Y40_N3
\RAM1|ram_s~1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1422_q\);

-- Location: LCCOMB_X61_Y41_N4
\RAM1|ram_s~9225\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9225_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9224_combout\ & (\RAM1|ram_s~1934_q\)) # (!\RAM1|ram_s~9224_combout\ & ((\RAM1|ram_s~1422_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9224_combout\,
	datac => \RAM1|ram_s~1934_q\,
	datad => \RAM1|ram_s~1422_q\,
	combout => \RAM1|ram_s~9225_combout\);

-- Location: FF_X58_Y39_N29
\RAM1|ram_s~4494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4494_q\);

-- Location: FF_X58_Y39_N11
\RAM1|ram_s~5006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5006_q\);

-- Location: LCCOMB_X58_Y39_N28
\RAM1|ram_s~9222\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9222_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~5006_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4494_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4494_q\,
	datad => \RAM1|ram_s~5006_q\,
	combout => \RAM1|ram_s~9222_combout\);

-- Location: FF_X65_Y39_N11
\RAM1|ram_s~6030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6030_q\);

-- Location: FF_X65_Y39_N1
\RAM1|ram_s~5518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5518_q\);

-- Location: LCCOMB_X65_Y39_N10
\RAM1|ram_s~9223\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9223_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9222_combout\ & (\RAM1|ram_s~6030_q\)) # (!\RAM1|ram_s~9222_combout\ & ((\RAM1|ram_s~5518_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9222_combout\,
	datac => \RAM1|ram_s~6030_q\,
	datad => \RAM1|ram_s~5518_q\,
	combout => \RAM1|ram_s~9223_combout\);

-- Location: LCCOMB_X65_Y39_N28
\RAM1|ram_s~9226\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9226_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9223_combout\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9225_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9223_combout\,
	combout => \RAM1|ram_s~9226_combout\);

-- Location: FF_X60_Y40_N25
\RAM1|ram_s~7566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7566_q\);

-- Location: FF_X62_Y42_N19
\RAM1|ram_s~6542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6542_q\);

-- Location: LCCOMB_X62_Y42_N18
\RAM1|ram_s~9227\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9227_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~7566_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~6542_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~7566_q\,
	datac => \RAM1|ram_s~6542_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9227_combout\);

-- Location: FF_X69_Y46_N19
\RAM1|ram_s~8078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8078_q\);

-- Location: FF_X69_Y46_N9
\RAM1|ram_s~7054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7054_q\);

-- Location: LCCOMB_X69_Y46_N18
\RAM1|ram_s~9228\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9228_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9227_combout\ & (\RAM1|ram_s~8078_q\)) # (!\RAM1|ram_s~9227_combout\ & ((\RAM1|ram_s~7054_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9227_combout\,
	datac => \RAM1|ram_s~8078_q\,
	datad => \RAM1|ram_s~7054_q\,
	combout => \RAM1|ram_s~9228_combout\);

-- Location: LCCOMB_X65_Y39_N30
\RAM1|ram_s~9229\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9229_combout\ = (\RAM1|ram_s~9226_combout\ & (((\RAM1|ram_s~9228_combout\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~9226_combout\ & (\RAM1|ram_s~9221_combout\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9221_combout\,
	datab => \RAM1|ram_s~9226_combout\,
	datac => \RAM1|ram_s~9228_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9229_combout\);

-- Location: FF_X60_Y40_N27
\RAM1|ram_s~7310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7310_q\);

-- Location: FF_X59_Y38_N13
\RAM1|ram_s~6286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6286_q\);

-- Location: LCCOMB_X59_Y38_N12
\RAM1|ram_s~9237\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9237_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~7310_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~6286_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7310_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~6286_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9237_combout\);

-- Location: LCCOMB_X63_Y45_N26
\RAM1|ram_s~6798feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6798feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~6798feeder_combout\);

-- Location: FF_X63_Y45_N27
\RAM1|ram_s~6798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6798feeder_combout\,
	ena => \RAM1|ram_s~10197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6798_q\);

-- Location: FF_X70_Y43_N29
\RAM1|ram_s~7822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7822_q\);

-- Location: LCCOMB_X70_Y43_N28
\RAM1|ram_s~9238\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9238_combout\ = (\RAM1|ram_s~9237_combout\ & (((\RAM1|ram_s~7822_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9237_combout\ & (\RAM1|ram_s~6798_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9237_combout\,
	datab => \RAM1|ram_s~6798_q\,
	datac => \RAM1|ram_s~7822_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9238_combout\);

-- Location: FF_X63_Y36_N9
\RAM1|ram_s~4750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4750_q\);

-- Location: FF_X63_Y36_N11
\RAM1|ram_s~4238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4238_q\);

-- Location: LCCOMB_X63_Y36_N10
\RAM1|ram_s~9232\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9232_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4750_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4238_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~4750_q\,
	datac => \RAM1|ram_s~4238_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9232_combout\);

-- Location: FF_X65_Y33_N27
\RAM1|ram_s~5774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5774_q\);

-- Location: FF_X65_Y33_N25
\RAM1|ram_s~5262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5262_q\);

-- Location: LCCOMB_X65_Y33_N26
\RAM1|ram_s~9233\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9233_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9232_combout\ & (\RAM1|ram_s~5774_q\)) # (!\RAM1|ram_s~9232_combout\ & ((\RAM1|ram_s~5262_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9232_combout\,
	datac => \RAM1|ram_s~5774_q\,
	datad => \RAM1|ram_s~5262_q\,
	combout => \RAM1|ram_s~9233_combout\);

-- Location: FF_X63_Y39_N25
\RAM1|ram_s~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~654_q\);

-- Location: FF_X67_Y39_N25
\RAM1|ram_s~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~142_q\);

-- Location: LCCOMB_X67_Y39_N24
\RAM1|ram_s~9234\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9234_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~654_q\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~142_q\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~654_q\,
	datac => \RAM1|ram_s~142_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9234_combout\);

-- Location: FF_X67_Y37_N25
\RAM1|ram_s~1678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1678_q\);

-- Location: FF_X67_Y37_N7
\RAM1|ram_s~1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1166_q\);

-- Location: LCCOMB_X67_Y37_N24
\RAM1|ram_s~9235\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9235_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9234_combout\ & (\RAM1|ram_s~1678_q\)) # (!\RAM1|ram_s~9234_combout\ & ((\RAM1|ram_s~1166_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9234_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9234_combout\,
	datac => \RAM1|ram_s~1678_q\,
	datad => \RAM1|ram_s~1166_q\,
	combout => \RAM1|ram_s~9235_combout\);

-- Location: LCCOMB_X65_Y33_N28
\RAM1|ram_s~9236\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9236_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9233_combout\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((!\ULA1|Add0~28_combout\ & \RAM1|ram_s~9235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9233_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9235_combout\,
	combout => \RAM1|ram_s~9236_combout\);

-- Location: LCCOMB_X63_Y35_N18
\RAM1|ram_s~2702feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2702feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~2702feeder_combout\);

-- Location: FF_X63_Y35_N19
\RAM1|ram_s~2702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2702feeder_combout\,
	ena => \RAM1|ram_s~10105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2702_q\);

-- Location: FF_X62_Y35_N1
\RAM1|ram_s~3726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3726_q\);

-- Location: FF_X63_Y35_N5
\RAM1|ram_s~2190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2190_q\);

-- Location: FF_X63_Y33_N15
\RAM1|ram_s~3214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3214_q\);

-- Location: LCCOMB_X63_Y35_N4
\RAM1|ram_s~9230\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9230_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3214_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2190_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2190_q\,
	datad => \RAM1|ram_s~3214_q\,
	combout => \RAM1|ram_s~9230_combout\);

-- Location: LCCOMB_X62_Y35_N0
\RAM1|ram_s~9231\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9231_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9230_combout\ & ((\RAM1|ram_s~3726_q\))) # (!\RAM1|ram_s~9230_combout\ & (\RAM1|ram_s~2702_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~2702_q\,
	datac => \RAM1|ram_s~3726_q\,
	datad => \RAM1|ram_s~9230_combout\,
	combout => \RAM1|ram_s~9231_combout\);

-- Location: LCCOMB_X65_Y39_N8
\RAM1|ram_s~9239\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9239_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9236_combout\ & (\RAM1|ram_s~9238_combout\)) # (!\RAM1|ram_s~9236_combout\ & ((\RAM1|ram_s~9231_combout\))))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9238_combout\,
	datac => \RAM1|ram_s~9236_combout\,
	datad => \RAM1|ram_s~9231_combout\,
	combout => \RAM1|ram_s~9239_combout\);

-- Location: LCCOMB_X65_Y39_N18
\RAM1|ram_s~9240\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9240_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9229_combout\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9239_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9229_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~9239_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9240_combout\);

-- Location: FF_X68_Y41_N27
\RAM1|ram_s~1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1550_q\);

-- Location: FF_X68_Y41_N25
\RAM1|ram_s~3598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3598_q\);

-- Location: LCCOMB_X68_Y41_N26
\RAM1|ram_s~9241\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9241_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3598_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1550_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1550_q\,
	datad => \RAM1|ram_s~3598_q\,
	combout => \RAM1|ram_s~9241_combout\);

-- Location: FF_X61_Y40_N15
\RAM1|ram_s~7694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7694_q\);

-- Location: FF_X65_Y37_N29
\RAM1|ram_s~5646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5646_q\);

-- Location: LCCOMB_X61_Y40_N14
\RAM1|ram_s~9242\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9242_combout\ = (\RAM1|ram_s~9241_combout\ & (((\RAM1|ram_s~7694_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~9241_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5646_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9241_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7694_q\,
	datad => \RAM1|ram_s~5646_q\,
	combout => \RAM1|ram_s~9242_combout\);

-- Location: LCCOMB_X61_Y35_N2
\RAM1|ram_s~3086feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3086feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~3086feeder_combout\);

-- Location: FF_X61_Y35_N3
\RAM1|ram_s~3086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3086feeder_combout\,
	ena => \RAM1|ram_s~10108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3086_q\);

-- Location: FF_X61_Y42_N31
\RAM1|ram_s~7182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7182_q\);

-- Location: FF_X60_Y39_N23
\RAM1|ram_s~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1038_q\);

-- Location: FF_X59_Y39_N3
\RAM1|ram_s~5134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5134_q\);

-- Location: LCCOMB_X60_Y39_N22
\RAM1|ram_s~9243\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9243_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5134_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1038_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1038_q\,
	datad => \RAM1|ram_s~5134_q\,
	combout => \RAM1|ram_s~9243_combout\);

-- Location: LCCOMB_X61_Y42_N30
\RAM1|ram_s~9244\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9244_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9243_combout\ & ((\RAM1|ram_s~7182_q\))) # (!\RAM1|ram_s~9243_combout\ & (\RAM1|ram_s~3086_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3086_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7182_q\,
	datad => \RAM1|ram_s~9243_combout\,
	combout => \RAM1|ram_s~9244_combout\);

-- Location: FF_X58_Y40_N13
\RAM1|ram_s~4622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4622_q\);

-- Location: FF_X62_Y38_N3
\RAM1|ram_s~6670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6670_q\);

-- Location: FF_X61_Y37_N1
\RAM1|ram_s~2574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2574_q\);

-- Location: FF_X61_Y37_N3
\RAM1|ram_s~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~526_q\);

-- Location: LCCOMB_X61_Y37_N2
\RAM1|ram_s~9245\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9245_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2574_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~526_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~2574_q\,
	datac => \RAM1|ram_s~526_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9245_combout\);

-- Location: LCCOMB_X62_Y38_N2
\RAM1|ram_s~9246\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9246_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9245_combout\ & ((\RAM1|ram_s~6670_q\))) # (!\RAM1|ram_s~9245_combout\ & (\RAM1|ram_s~4622_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~4622_q\,
	datac => \RAM1|ram_s~6670_q\,
	datad => \RAM1|ram_s~9245_combout\,
	combout => \RAM1|ram_s~9246_combout\);

-- Location: LCCOMB_X61_Y41_N22
\RAM1|ram_s~9247\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9247_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9244_combout\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9246_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9244_combout\,
	datad => \RAM1|ram_s~9246_combout\,
	combout => \RAM1|ram_s~9247_combout\);

-- Location: FF_X66_Y39_N3
\RAM1|ram_s~2062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2062_q\);

-- Location: LCCOMB_X68_Y40_N18
\RAM1|ram_s~6158feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6158feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~6158feeder_combout\);

-- Location: FF_X68_Y40_N19
\RAM1|ram_s~6158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6158feeder_combout\,
	ena => \RAM1|ram_s~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6158_q\);

-- Location: LCCOMB_X66_Y39_N2
\RAM1|ram_s~9248\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9248_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~6158_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2062_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~2062_q\,
	datad => \RAM1|ram_s~6158_q\,
	combout => \RAM1|ram_s~9248_combout\);

-- Location: FF_X65_Y43_N1
\RAM1|ram_s~8206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8206_q\);

-- Location: LCCOMB_X68_Y35_N30
\RAM1|ram_s~4110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4110feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~4110feeder_combout\);

-- Location: FF_X68_Y35_N31
\RAM1|ram_s~4110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4110feeder_combout\,
	ena => \RAM1|ram_s~10111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4110_q\);

-- Location: LCCOMB_X65_Y43_N0
\RAM1|ram_s~9249\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9249_combout\ = (\RAM1|ram_s~9248_combout\ & (((\RAM1|ram_s~8206_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~9248_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~4110_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9248_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8206_q\,
	datad => \RAM1|ram_s~4110_q\,
	combout => \RAM1|ram_s~9249_combout\);

-- Location: LCCOMB_X65_Y43_N2
\RAM1|ram_s~9250\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9250_combout\ = (\RAM1|ram_s~9247_combout\ & (((\RAM1|ram_s~9249_combout\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9247_combout\ & (\RAM1|ram_s~9242_combout\ & (\ULA1|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9242_combout\,
	datab => \RAM1|ram_s~9247_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9249_combout\,
	combout => \RAM1|ram_s~9250_combout\);

-- Location: LCCOMB_X65_Y39_N20
\RAM1|ram_s~9251\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9251_combout\ = (\RAM1|ram_s~9240_combout\ & (((\RAM1|ram_s~9250_combout\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9240_combout\ & (\RAM1|ram_s~9219_combout\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9219_combout\,
	datab => \RAM1|ram_s~9240_combout\,
	datac => \RAM1|ram_s~9250_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9251_combout\);

-- Location: LCCOMB_X62_Y45_N16
\RAM1|ram_s~1358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1358feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~1358feeder_combout\);

-- Location: FF_X62_Y45_N17
\RAM1|ram_s~1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1358feeder_combout\,
	ena => \RAM1|ram_s~10117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1358_q\);

-- Location: FF_X62_Y45_N3
\RAM1|ram_s~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~334_q\);

-- Location: LCCOMB_X62_Y45_N2
\RAM1|ram_s~9087\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9087_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~1358_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~334_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1358_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~334_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9087_combout\);

-- Location: FF_X73_Y46_N23
\RAM1|ram_s~1870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1870_q\);

-- Location: FF_X73_Y46_N29
\RAM1|ram_s~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~846_q\);

-- Location: LCCOMB_X73_Y46_N22
\RAM1|ram_s~9088\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9088_combout\ = (\RAM1|ram_s~9087_combout\ & (((\RAM1|ram_s~1870_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~9087_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~846_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9087_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~1870_q\,
	datad => \RAM1|ram_s~846_q\,
	combout => \RAM1|ram_s~9088_combout\);

-- Location: LCCOMB_X61_Y47_N4
\RAM1|ram_s~3406feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3406feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~3406feeder_combout\);

-- Location: FF_X61_Y47_N5
\RAM1|ram_s~3406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3406feeder_combout\,
	ena => \RAM1|ram_s~10061_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3406_q\);

-- Location: FF_X67_Y49_N27
\RAM1|ram_s~3918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10064_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3918_q\);

-- Location: FF_X67_Y49_N1
\RAM1|ram_s~2382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2382_q\);

-- Location: LCCOMB_X68_Y46_N30
\RAM1|ram_s~2894feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2894feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~2894feeder_combout\);

-- Location: FF_X68_Y46_N31
\RAM1|ram_s~2894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2894feeder_combout\,
	ena => \RAM1|ram_s~10062_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2894_q\);

-- Location: LCCOMB_X67_Y49_N0
\RAM1|ram_s~9085\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9085_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2894_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2382_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2382_q\,
	datad => \RAM1|ram_s~2894_q\,
	combout => \RAM1|ram_s~9085_combout\);

-- Location: LCCOMB_X67_Y49_N26
\RAM1|ram_s~9086\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9086_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9085_combout\ & ((\RAM1|ram_s~3918_q\))) # (!\RAM1|ram_s~9085_combout\ & (\RAM1|ram_s~3406_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9085_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~3406_q\,
	datac => \RAM1|ram_s~3918_q\,
	datad => \RAM1|ram_s~9085_combout\,
	combout => \RAM1|ram_s~9086_combout\);

-- Location: LCCOMB_X69_Y43_N26
\RAM1|ram_s~9089\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9089_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9086_combout\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9088_combout\,
	datac => \RAM1|ram_s~9086_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9089_combout\);

-- Location: FF_X67_Y46_N31
\RAM1|ram_s~7502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7502_q\);

-- Location: FF_X66_Y45_N9
\RAM1|ram_s~6990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6990_q\);

-- Location: FF_X66_Y45_N11
\RAM1|ram_s~6478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6478_q\);

-- Location: LCCOMB_X66_Y45_N10
\RAM1|ram_s~9090\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9090_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~6990_q\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~6478_q\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~6990_q\,
	datac => \RAM1|ram_s~6478_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9090_combout\);

-- Location: FF_X67_Y46_N1
\RAM1|ram_s~8014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8014_q\);

-- Location: LCCOMB_X67_Y46_N0
\RAM1|ram_s~9091\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9091_combout\ = (\RAM1|ram_s~9090_combout\ & (((\RAM1|ram_s~8014_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9090_combout\ & (\RAM1|ram_s~7502_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7502_q\,
	datab => \RAM1|ram_s~9090_combout\,
	datac => \RAM1|ram_s~8014_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9091_combout\);

-- Location: LCCOMB_X67_Y45_N30
\RAM1|ram_s~5454feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5454feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~5454feeder_combout\);

-- Location: FF_X67_Y45_N31
\RAM1|ram_s~5454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5454feeder_combout\,
	ena => \RAM1|ram_s~9603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5454_q\);

-- Location: FF_X70_Y44_N3
\RAM1|ram_s~4430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4430_q\);

-- Location: LCCOMB_X70_Y44_N2
\RAM1|ram_s~9083\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9083_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~5454_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~4430_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~5454_q\,
	datac => \RAM1|ram_s~4430_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9083_combout\);

-- Location: FF_X76_Y41_N23
\RAM1|ram_s~4942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4942_q\);

-- Location: FF_X68_Y44_N31
\RAM1|ram_s~5966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5966_q\);

-- Location: LCCOMB_X68_Y44_N30
\RAM1|ram_s~9084\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9084_combout\ = (\RAM1|ram_s~9083_combout\ & (((\RAM1|ram_s~5966_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9083_combout\ & (\RAM1|ram_s~4942_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9083_combout\,
	datab => \RAM1|ram_s~4942_q\,
	datac => \RAM1|ram_s~5966_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9084_combout\);

-- Location: LCCOMB_X69_Y43_N12
\RAM1|ram_s~9092\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9092_combout\ = (\RAM1|ram_s~9089_combout\ & ((\RAM1|ram_s~9091_combout\) # ((!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9089_combout\ & (((\ULA1|Add0~30_combout\ & \RAM1|ram_s~9084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9089_combout\,
	datab => \RAM1|ram_s~9091_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9084_combout\,
	combout => \RAM1|ram_s~9092_combout\);

-- Location: FF_X65_Y45_N25
\RAM1|ram_s~3022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10071_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3022_q\);

-- Location: FF_X61_Y41_N3
\RAM1|ram_s~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~974_q\);

-- Location: LCCOMB_X61_Y41_N2
\RAM1|ram_s~9114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9114_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3022_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~974_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3022_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~974_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9114_combout\);

-- Location: FF_X62_Y41_N25
\RAM1|ram_s~7118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7118_q\);

-- Location: FF_X62_Y41_N7
\RAM1|ram_s~5070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5070_q\);

-- Location: LCCOMB_X62_Y41_N24
\RAM1|ram_s~9115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9115_combout\ = (\RAM1|ram_s~9114_combout\ & (((\RAM1|ram_s~7118_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~9114_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5070_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9114_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7118_q\,
	datad => \RAM1|ram_s~5070_q\,
	combout => \RAM1|ram_s~9115_combout\);

-- Location: FF_X69_Y40_N23
\RAM1|ram_s~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~462_q\);

-- Location: FF_X69_Y40_N29
\RAM1|ram_s~4558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4558_q\);

-- Location: LCCOMB_X69_Y40_N22
\RAM1|ram_s~9118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9118_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~4558_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~462_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~462_q\,
	datad => \RAM1|ram_s~4558_q\,
	combout => \RAM1|ram_s~9118_combout\);

-- Location: FF_X66_Y44_N17
\RAM1|ram_s~2510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2510_q\);

-- Location: FF_X66_Y44_N27
\RAM1|ram_s~6606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6606_q\);

-- Location: LCCOMB_X66_Y44_N26
\RAM1|ram_s~9119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9119_combout\ = (\RAM1|ram_s~9118_combout\ & (((\RAM1|ram_s~6606_q\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~9118_combout\ & (\RAM1|ram_s~2510_q\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9118_combout\,
	datab => \RAM1|ram_s~2510_q\,
	datac => \RAM1|ram_s~6606_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9119_combout\);

-- Location: FF_X69_Y41_N21
\RAM1|ram_s~1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1486_q\);

-- Location: FF_X65_Y41_N31
\RAM1|ram_s~5582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5582_q\);

-- Location: LCCOMB_X69_Y41_N20
\RAM1|ram_s~9116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9116_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5582_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1486_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1486_q\,
	datad => \RAM1|ram_s~5582_q\,
	combout => \RAM1|ram_s~9116_combout\);

-- Location: FF_X69_Y43_N5
\RAM1|ram_s~7630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7630_q\);

-- Location: FF_X69_Y43_N11
\RAM1|ram_s~3534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3534_q\);

-- Location: LCCOMB_X69_Y43_N4
\RAM1|ram_s~9117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9117_combout\ = (\RAM1|ram_s~9116_combout\ & (((\RAM1|ram_s~7630_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~9116_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3534_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9116_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7630_q\,
	datad => \RAM1|ram_s~3534_q\,
	combout => \RAM1|ram_s~9117_combout\);

-- Location: LCCOMB_X69_Y43_N14
\RAM1|ram_s~9120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9120_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9117_combout\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9119_combout\,
	datac => \RAM1|ram_s~9117_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9120_combout\);

-- Location: FF_X68_Y45_N21
\RAM1|ram_s~6094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6094_q\);

-- Location: FF_X69_Y45_N25
\RAM1|ram_s~8142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8142_q\);

-- Location: FF_X69_Y45_N7
\RAM1|ram_s~1998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1998_q\);

-- Location: FF_X69_Y44_N17
\RAM1|ram_s~4046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4046_q\);

-- Location: LCCOMB_X69_Y45_N6
\RAM1|ram_s~9121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9121_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~4046_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1998_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1998_q\,
	datad => \RAM1|ram_s~4046_q\,
	combout => \RAM1|ram_s~9121_combout\);

-- Location: LCCOMB_X69_Y45_N24
\RAM1|ram_s~9122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9122_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9121_combout\ & ((\RAM1|ram_s~8142_q\))) # (!\RAM1|ram_s~9121_combout\ & (\RAM1|ram_s~6094_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~6094_q\,
	datac => \RAM1|ram_s~8142_q\,
	datad => \RAM1|ram_s~9121_combout\,
	combout => \RAM1|ram_s~9122_combout\);

-- Location: LCCOMB_X69_Y43_N8
\RAM1|ram_s~9123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9123_combout\ = (\RAM1|ram_s~9120_combout\ & (((\RAM1|ram_s~9122_combout\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9120_combout\ & (\RAM1|ram_s~9115_combout\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9115_combout\,
	datab => \RAM1|ram_s~9120_combout\,
	datac => \RAM1|ram_s~9122_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9123_combout\);

-- Location: LCCOMB_X61_Y39_N10
\RAM1|ram_s~4174feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4174feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~4174feeder_combout\);

-- Location: FF_X61_Y39_N11
\RAM1|ram_s~4174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4174feeder_combout\,
	ena => \RAM1|ram_s~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4174_q\);

-- Location: FF_X63_Y44_N5
\RAM1|ram_s~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~78_q\);

-- Location: FF_X63_Y44_N19
\RAM1|ram_s~2126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10068_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2126_q\);

-- Location: LCCOMB_X63_Y44_N4
\RAM1|ram_s~9107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9107_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2126_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~78_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~78_q\,
	datad => \RAM1|ram_s~2126_q\,
	combout => \RAM1|ram_s~9107_combout\);

-- Location: FF_X60_Y44_N23
\RAM1|ram_s~6222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6222_q\);

-- Location: LCCOMB_X60_Y44_N22
\RAM1|ram_s~9108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9108_combout\ = (\RAM1|ram_s~9107_combout\ & (((\RAM1|ram_s~6222_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9107_combout\ & (\RAM1|ram_s~4174_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4174_q\,
	datab => \RAM1|ram_s~9107_combout\,
	datac => \RAM1|ram_s~6222_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9108_combout\);

-- Location: LCCOMB_X61_Y36_N8
\RAM1|ram_s~5198feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5198feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~5198feeder_combout\);

-- Location: FF_X61_Y36_N9
\RAM1|ram_s~5198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5198feeder_combout\,
	ena => \RAM1|ram_s~9647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5198_q\);

-- Location: FF_X58_Y44_N29
\RAM1|ram_s~7246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7246_q\);

-- Location: FF_X59_Y44_N5
\RAM1|ram_s~1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1102_q\);

-- Location: LCCOMB_X62_Y46_N4
\RAM1|ram_s~3150feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3150feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~3150feeder_combout\);

-- Location: FF_X62_Y46_N5
\RAM1|ram_s~3150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3150feeder_combout\,
	ena => \RAM1|ram_s~10065_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3150_q\);

-- Location: LCCOMB_X59_Y44_N4
\RAM1|ram_s~9105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9105_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~3150_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~1102_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1102_q\,
	datad => \RAM1|ram_s~3150_q\,
	combout => \RAM1|ram_s~9105_combout\);

-- Location: LCCOMB_X58_Y44_N28
\RAM1|ram_s~9106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9106_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9105_combout\ & ((\RAM1|ram_s~7246_q\))) # (!\RAM1|ram_s~9105_combout\ & (\RAM1|ram_s~5198_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5198_q\,
	datac => \RAM1|ram_s~7246_q\,
	datad => \RAM1|ram_s~9105_combout\,
	combout => \RAM1|ram_s~9106_combout\);

-- Location: LCCOMB_X60_Y44_N16
\RAM1|ram_s~9109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9109_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9106_combout\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9108_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9106_combout\,
	combout => \RAM1|ram_s~9109_combout\);

-- Location: LCCOMB_X72_Y42_N26
\RAM1|ram_s~4686feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4686feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~4686feeder_combout\);

-- Location: FF_X72_Y42_N27
\RAM1|ram_s~4686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4686feeder_combout\,
	ena => \RAM1|ram_s~9646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4686_q\);

-- Location: FF_X72_Y43_N3
\RAM1|ram_s~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~590_q\);

-- Location: LCCOMB_X72_Y43_N2
\RAM1|ram_s~9103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9103_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~4686_q\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~590_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~4686_q\,
	datac => \RAM1|ram_s~590_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9103_combout\);

-- Location: FF_X61_Y44_N31
\RAM1|ram_s~2638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10067_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2638_q\);

-- Location: FF_X63_Y43_N31
\RAM1|ram_s~6734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6734_q\);

-- Location: LCCOMB_X63_Y43_N30
\RAM1|ram_s~9104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9104_combout\ = (\RAM1|ram_s~9103_combout\ & (((\RAM1|ram_s~6734_q\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~9103_combout\ & (\RAM1|ram_s~2638_q\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9103_combout\,
	datab => \RAM1|ram_s~2638_q\,
	datac => \RAM1|ram_s~6734_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9104_combout\);

-- Location: FF_X65_Y44_N3
\RAM1|ram_s~3662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10069_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3662_q\);

-- Location: FF_X67_Y43_N7
\RAM1|ram_s~7758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7758_q\);

-- Location: FF_X70_Y41_N13
\RAM1|ram_s~5710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5710_q\);

-- Location: FF_X70_Y41_N23
\RAM1|ram_s~1614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1614_q\);

-- Location: LCCOMB_X70_Y41_N22
\RAM1|ram_s~9110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9110_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5710_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~1614_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5710_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1614_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9110_combout\);

-- Location: LCCOMB_X67_Y43_N6
\RAM1|ram_s~9111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9111_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9110_combout\ & ((\RAM1|ram_s~7758_q\))) # (!\RAM1|ram_s~9110_combout\ & (\RAM1|ram_s~3662_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3662_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7758_q\,
	datad => \RAM1|ram_s~9110_combout\,
	combout => \RAM1|ram_s~9111_combout\);

-- Location: LCCOMB_X65_Y43_N30
\RAM1|ram_s~9112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9112_combout\ = (\RAM1|ram_s~9109_combout\ & (((\RAM1|ram_s~9111_combout\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9109_combout\ & (\RAM1|ram_s~9104_combout\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9109_combout\,
	datab => \RAM1|ram_s~9104_combout\,
	datac => \RAM1|ram_s~9111_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9112_combout\);

-- Location: FF_X67_Y38_N5
\RAM1|ram_s~3790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10060_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3790_q\);

-- Location: FF_X67_Y43_N13
\RAM1|ram_s~7886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7886_q\);

-- Location: FF_X67_Y38_N31
\RAM1|ram_s~1742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1742_q\);

-- Location: FF_X65_Y32_N31
\RAM1|ram_s~5838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5838_q\);

-- Location: LCCOMB_X67_Y38_N30
\RAM1|ram_s~9100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9100_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5838_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1742_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1742_q\,
	datad => \RAM1|ram_s~5838_q\,
	combout => \RAM1|ram_s~9100_combout\);

-- Location: LCCOMB_X67_Y43_N12
\RAM1|ram_s~9101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9101_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9100_combout\ & ((\RAM1|ram_s~7886_q\))) # (!\RAM1|ram_s~9100_combout\ & (\RAM1|ram_s~3790_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3790_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7886_q\,
	datad => \RAM1|ram_s~9100_combout\,
	combout => \RAM1|ram_s~9101_combout\);

-- Location: FF_X59_Y41_N19
\RAM1|ram_s~1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1230_q\);

-- Location: FF_X62_Y40_N1
\RAM1|ram_s~3278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10058_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3278_q\);

-- Location: LCCOMB_X59_Y41_N18
\RAM1|ram_s~9093\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9093_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~3278_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~1230_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1230_q\,
	datad => \RAM1|ram_s~3278_q\,
	combout => \RAM1|ram_s~9093_combout\);

-- Location: FF_X58_Y43_N25
\RAM1|ram_s~7374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7374_q\);

-- Location: FF_X59_Y41_N9
\RAM1|ram_s~5326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5326_q\);

-- Location: LCCOMB_X58_Y43_N24
\RAM1|ram_s~9094\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9094_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9093_combout\ & (\RAM1|ram_s~7374_q\)) # (!\RAM1|ram_s~9093_combout\ & ((\RAM1|ram_s~5326_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9093_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9093_combout\,
	datac => \RAM1|ram_s~7374_q\,
	datad => \RAM1|ram_s~5326_q\,
	combout => \RAM1|ram_s~9094_combout\);

-- Location: FF_X63_Y40_N7
\RAM1|ram_s~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~206_q\);

-- Location: FF_X63_Y40_N29
\RAM1|ram_s~2254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10059_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2254_q\);

-- Location: LCCOMB_X63_Y40_N6
\RAM1|ram_s~9097\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9097_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~2254_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~206_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~206_q\,
	datad => \RAM1|ram_s~2254_q\,
	combout => \RAM1|ram_s~9097_combout\);

-- Location: FF_X63_Y42_N5
\RAM1|ram_s~6350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6350_q\);

-- Location: LCCOMB_X58_Y35_N16
\RAM1|ram_s~4302feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4302feeder_combout\ = \BR1|saidaB[5]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[5]~6_combout\,
	combout => \RAM1|ram_s~4302feeder_combout\);

-- Location: FF_X58_Y35_N17
\RAM1|ram_s~4302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4302feeder_combout\,
	ena => \RAM1|ram_s~9637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4302_q\);

-- Location: LCCOMB_X63_Y42_N4
\RAM1|ram_s~9098\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9098_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9097_combout\ & (\RAM1|ram_s~6350_q\)) # (!\RAM1|ram_s~9097_combout\ & ((\RAM1|ram_s~4302_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9097_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9097_combout\,
	datac => \RAM1|ram_s~6350_q\,
	datad => \RAM1|ram_s~4302_q\,
	combout => \RAM1|ram_s~9098_combout\);

-- Location: FF_X63_Y41_N1
\RAM1|ram_s~2766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10057_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2766_q\);

-- Location: FF_X62_Y43_N15
\RAM1|ram_s~6862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6862_q\);

-- Location: FF_X59_Y40_N9
\RAM1|ram_s~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~718_q\);

-- Location: FF_X66_Y36_N7
\RAM1|ram_s~4814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[5]~6_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4814_q\);

-- Location: LCCOMB_X59_Y40_N8
\RAM1|ram_s~9095\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9095_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~4814_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~718_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~718_q\,
	datad => \RAM1|ram_s~4814_q\,
	combout => \RAM1|ram_s~9095_combout\);

-- Location: LCCOMB_X62_Y43_N14
\RAM1|ram_s~9096\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9096_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9095_combout\ & ((\RAM1|ram_s~6862_q\))) # (!\RAM1|ram_s~9095_combout\ & (\RAM1|ram_s~2766_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2766_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~6862_q\,
	datad => \RAM1|ram_s~9095_combout\,
	combout => \RAM1|ram_s~9096_combout\);

-- Location: LCCOMB_X69_Y43_N22
\RAM1|ram_s~9099\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9099_combout\ = (\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9096_combout\) # (\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9098_combout\ & ((!\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9098_combout\,
	datac => \RAM1|ram_s~9096_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9099_combout\);

-- Location: LCCOMB_X68_Y43_N22
\RAM1|ram_s~9102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9102_combout\ = (\RAM1|ram_s~9099_combout\ & ((\RAM1|ram_s~9101_combout\) # ((!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~9099_combout\ & (((\RAM1|ram_s~9094_combout\ & \ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9101_combout\,
	datab => \RAM1|ram_s~9094_combout\,
	datac => \RAM1|ram_s~9099_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9102_combout\);

-- Location: LCCOMB_X69_Y43_N16
\RAM1|ram_s~9113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9113_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~9102_combout\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9112_combout\,
	datad => \RAM1|ram_s~9102_combout\,
	combout => \RAM1|ram_s~9113_combout\);

-- Location: LCCOMB_X69_Y43_N2
\RAM1|ram_s~9124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9124_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9113_combout\ & ((\RAM1|ram_s~9123_combout\))) # (!\RAM1|ram_s~9113_combout\ & (\RAM1|ram_s~9092_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9092_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9123_combout\,
	datad => \RAM1|ram_s~9113_combout\,
	combout => \RAM1|ram_s~9124_combout\);

-- Location: LCCOMB_X69_Y43_N30
\RAM1|ram_s~9252\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9252_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9209_combout\ & (\RAM1|ram_s~9251_combout\)) # (!\RAM1|ram_s~9209_combout\ & ((\RAM1|ram_s~9124_combout\))))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~9209_combout\,
	datac => \RAM1|ram_s~9251_combout\,
	datad => \RAM1|ram_s~9124_combout\,
	combout => \RAM1|ram_s~9252_combout\);

-- Location: LCCOMB_X75_Y43_N16
\MUXULARAM|b[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXULARAM|b[5]~5_combout\ = (\PC|DOUT\(2) & ((\ROM1|memROM~1_combout\ & ((\RAM1|ram_s~9252_combout\))) # (!\ROM1|memROM~1_combout\ & (\ULA1|Add0~19_combout\)))) # (!\PC|DOUT\(2) & (((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~9252_combout\,
	combout => \MUXULARAM|b[5]~5_combout\);

-- Location: FF_X76_Y43_N9
\BR1|registrador~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	asdata => \MUXULARAM|b[5]~5_combout\,
	sload => VCC,
	ena => \BR1|registrador~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~43_q\);

-- Location: LCCOMB_X75_Y43_N6
\BR1|registrador~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1067_combout\ = (\PC|DOUT\(7) & (((\BR1|registrador~43_q\)))) # (!\PC|DOUT\(7) & ((\ROM1|memROM~0_combout\ & ((!\PC|DOUT\(2)))) # (!\ROM1|memROM~0_combout\ & (\BR1|registrador~43_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(7),
	datab => \ROM1|memROM~0_combout\,
	datac => \BR1|registrador~43_q\,
	datad => \PC|DOUT\(2),
	combout => \BR1|registrador~1067_combout\);

-- Location: LCCOMB_X73_Y43_N8
\BR1|registrador~363feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~363feeder_combout\ = \MUXULARAM|b[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXULARAM|b[5]~5_combout\,
	combout => \BR1|registrador~363feeder_combout\);

-- Location: FF_X73_Y43_N9
\BR1|registrador~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~363feeder_combout\,
	ena => \BR1|registrador~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~363_q\);

-- Location: FF_X75_Y43_N17
\BR1|registrador~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \MUXULARAM|b[5]~5_combout\,
	ena => \BR1|registrador~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~395_q\);

-- Location: LCCOMB_X75_Y43_N2
\BR1|saidaB[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|saidaB[5]~6_combout\ = (\ROM1|memROM~1_combout\ & ((\BR1|registrador~1067_combout\ & ((\BR1|registrador~395_q\))) # (!\BR1|registrador~1067_combout\ & (\BR1|registrador~363_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR1|registrador~1067_combout\,
	datab => \BR1|registrador~363_q\,
	datac => \ROM1|memROM~1_combout\,
	datad => \BR1|registrador~395_q\,
	combout => \BR1|saidaB[5]~6_combout\);

-- Location: LCCOMB_X88_Y31_N2
\ULA1|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~1_combout\ = \SW[0]~input_o\ $ (((!\SW[1]~input_o\ & \BR1|saidaB[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \BR1|saidaB[5]~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \ULA1|Add0~1_combout\);

-- Location: FF_X63_Y44_N17
\RAM1|ram_s~2128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10068_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2128_q\);

-- Location: LCCOMB_X63_Y40_N20
\RAM1|ram_s~2256feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2256feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~2256feeder_combout\);

-- Location: FF_X63_Y40_N21
\RAM1|ram_s~2256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2256feeder_combout\,
	ena => \RAM1|ram_s~10059_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2256_q\);

-- Location: LCCOMB_X63_Y44_N16
\RAM1|ram_s~9507\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9507_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2256_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~2128_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2128_q\,
	datad => \RAM1|ram_s~2256_q\,
	combout => \RAM1|ram_s~9507_combout\);

-- Location: FF_X66_Y44_N7
\RAM1|ram_s~2512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2512_q\);

-- Location: FF_X67_Y49_N17
\RAM1|ram_s~2384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2384_q\);

-- Location: LCCOMB_X66_Y44_N6
\RAM1|ram_s~9508\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9508_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9507_combout\ & (\RAM1|ram_s~2512_q\)) # (!\RAM1|ram_s~9507_combout\ & ((\RAM1|ram_s~2384_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9507_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9507_combout\,
	datac => \RAM1|ram_s~2512_q\,
	datad => \RAM1|ram_s~2384_q\,
	combout => \RAM1|ram_s~9508_combout\);

-- Location: LCCOMB_X60_Y34_N18
\RAM1|ram_s~2224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2224feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~2224feeder_combout\);

-- Location: FF_X60_Y34_N19
\RAM1|ram_s~2224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2224feeder_combout\,
	ena => \RAM1|ram_s~10084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2224_q\);

-- Location: LCCOMB_X76_Y45_N28
\RAM1|ram_s~2352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2352feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~2352feeder_combout\);

-- Location: FF_X76_Y45_N29
\RAM1|ram_s~2352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2352feeder_combout\,
	ena => \RAM1|ram_s~10077_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2352_q\);

-- Location: FF_X68_Y38_N31
\RAM1|ram_s~2096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2096_q\);

-- Location: LCCOMB_X68_Y38_N30
\RAM1|ram_s~9511\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9511_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~2352_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~2096_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~2352_q\,
	datac => \RAM1|ram_s~2096_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9511_combout\);

-- Location: FF_X76_Y38_N9
\RAM1|ram_s~2480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2480_q\);

-- Location: LCCOMB_X76_Y38_N8
\RAM1|ram_s~9512\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9512_combout\ = (\RAM1|ram_s~9511_combout\ & (((\RAM1|ram_s~2480_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9511_combout\ & (\RAM1|ram_s~2224_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2224_q\,
	datab => \RAM1|ram_s~9511_combout\,
	datac => \RAM1|ram_s~2480_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9512_combout\);

-- Location: FF_X82_Y38_N25
\RAM1|ram_s~2160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10050_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2160_q\);

-- Location: FF_X81_Y38_N17
\RAM1|ram_s~2416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10038_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2416_q\);

-- Location: LCCOMB_X82_Y38_N24
\RAM1|ram_s~9509\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9509_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~2416_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~2160_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2160_q\,
	datad => \RAM1|ram_s~2416_q\,
	combout => \RAM1|ram_s~9509_combout\);

-- Location: FF_X81_Y38_N19
\RAM1|ram_s~2544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10055_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2544_q\);

-- Location: LCCOMB_X82_Y38_N22
\RAM1|ram_s~2288feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2288feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~2288feeder_combout\);

-- Location: FF_X82_Y38_N23
\RAM1|ram_s~2288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2288feeder_combout\,
	ena => \RAM1|ram_s~10044_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2288_q\);

-- Location: LCCOMB_X81_Y38_N18
\RAM1|ram_s~9510\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9510_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9509_combout\ & (\RAM1|ram_s~2544_q\)) # (!\RAM1|ram_s~9509_combout\ & ((\RAM1|ram_s~2288_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9509_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9509_combout\,
	datac => \RAM1|ram_s~2544_q\,
	datad => \RAM1|ram_s~2288_q\,
	combout => \RAM1|ram_s~9510_combout\);

-- Location: LCCOMB_X72_Y36_N4
\RAM1|ram_s~9513\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9513_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9510_combout\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~9512_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~9510_combout\,
	combout => \RAM1|ram_s~9513_combout\);

-- Location: LCCOMB_X68_Y31_N16
\RAM1|ram_s~2448feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2448feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~2448feeder_combout\);

-- Location: FF_X68_Y31_N17
\RAM1|ram_s~2448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2448feeder_combout\,
	ena => \RAM1|ram_s~10102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2448_q\);

-- Location: FF_X68_Y35_N29
\RAM1|ram_s~2576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2576_q\);

-- Location: FF_X58_Y33_N23
\RAM1|ram_s~2320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2320_q\);

-- Location: FF_X67_Y35_N15
\RAM1|ram_s~2192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2192_q\);

-- Location: LCCOMB_X67_Y35_N14
\RAM1|ram_s~9514\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9514_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2320_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~2192_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2320_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2192_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9514_combout\);

-- Location: LCCOMB_X68_Y35_N28
\RAM1|ram_s~9515\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9515_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9514_combout\ & ((\RAM1|ram_s~2576_q\))) # (!\RAM1|ram_s~9514_combout\ & (\RAM1|ram_s~2448_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~2448_q\,
	datac => \RAM1|ram_s~2576_q\,
	datad => \RAM1|ram_s~9514_combout\,
	combout => \RAM1|ram_s~9515_combout\);

-- Location: LCCOMB_X62_Y36_N10
\RAM1|ram_s~9516\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9516_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9513_combout\ & ((\RAM1|ram_s~9515_combout\))) # (!\RAM1|ram_s~9513_combout\ & (\RAM1|ram_s~9508_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9508_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~9513_combout\,
	datad => \RAM1|ram_s~9515_combout\,
	combout => \RAM1|ram_s~9516_combout\);

-- Location: LCCOMB_X73_Y34_N10
\RAM1|ram_s~6384feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6384feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~6384feeder_combout\);

-- Location: FF_X73_Y34_N11
\RAM1|ram_s~6384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6384feeder_combout\,
	ena => \RAM1|ram_s~10221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6384_q\);

-- Location: LCCOMB_X74_Y33_N0
\RAM1|ram_s~6512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6512feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~6512feeder_combout\);

-- Location: FF_X74_Y33_N1
\RAM1|ram_s~6512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6512feeder_combout\,
	ena => \RAM1|ram_s~10220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6512_q\);

-- Location: FF_X70_Y35_N23
\RAM1|ram_s~6256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6256_q\);

-- Location: LCCOMB_X70_Y35_N22
\RAM1|ram_s~9540\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9540_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6512_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~6256_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6512_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6256_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9540_combout\);

-- Location: FF_X74_Y36_N31
\RAM1|ram_s~6640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6640_q\);

-- Location: LCCOMB_X74_Y36_N30
\RAM1|ram_s~9541\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9541_combout\ = (\RAM1|ram_s~9540_combout\ & (((\RAM1|ram_s~6640_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9540_combout\ & (\RAM1|ram_s~6384_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6384_q\,
	datab => \RAM1|ram_s~9540_combout\,
	datac => \RAM1|ram_s~6640_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9541_combout\);

-- Location: FF_X66_Y41_N9
\RAM1|ram_s~6192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6192_q\);

-- Location: FF_X66_Y41_N7
\RAM1|ram_s~6448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6448_q\);

-- Location: LCCOMB_X66_Y41_N8
\RAM1|ram_s~9542\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9542_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6448_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6192_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6192_q\,
	datad => \RAM1|ram_s~6448_q\,
	combout => \RAM1|ram_s~9542_combout\);

-- Location: FF_X65_Y38_N15
\RAM1|ram_s~6576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6576_q\);

-- Location: FF_X63_Y38_N21
\RAM1|ram_s~6320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6320_q\);

-- Location: LCCOMB_X65_Y38_N14
\RAM1|ram_s~9543\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9543_combout\ = (\RAM1|ram_s~9542_combout\ & (((\RAM1|ram_s~6576_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~9542_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6320_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9542_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6576_q\,
	datad => \RAM1|ram_s~6320_q\,
	combout => \RAM1|ram_s~9543_combout\);

-- Location: LCCOMB_X62_Y36_N6
\RAM1|ram_s~9544\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9544_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9541_combout\)) # (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9543_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9541_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~9543_combout\,
	combout => \RAM1|ram_s~9544_combout\);

-- Location: FF_X59_Y38_N17
\RAM1|ram_s~6544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6544_q\);

-- Location: FF_X62_Y36_N25
\RAM1|ram_s~6672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6672_q\);

-- Location: FF_X59_Y38_N3
\RAM1|ram_s~6288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6288_q\);

-- Location: FF_X60_Y32_N7
\RAM1|ram_s~6416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6416_q\);

-- Location: LCCOMB_X59_Y38_N2
\RAM1|ram_s~9545\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9545_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~6416_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6288_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6288_q\,
	datad => \RAM1|ram_s~6416_q\,
	combout => \RAM1|ram_s~9545_combout\);

-- Location: LCCOMB_X62_Y36_N24
\RAM1|ram_s~9546\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9546_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9545_combout\ & ((\RAM1|ram_s~6672_q\))) # (!\RAM1|ram_s~9545_combout\ & (\RAM1|ram_s~6544_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~6544_q\,
	datac => \RAM1|ram_s~6672_q\,
	datad => \RAM1|ram_s~9545_combout\,
	combout => \RAM1|ram_s~9546_combout\);

-- Location: FF_X60_Y44_N15
\RAM1|ram_s~6224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6224_q\);

-- Location: FF_X60_Y42_N5
\RAM1|ram_s~6352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6352_q\);

-- Location: LCCOMB_X60_Y44_N14
\RAM1|ram_s~9538\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9538_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6352_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6224_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6224_q\,
	datad => \RAM1|ram_s~6352_q\,
	combout => \RAM1|ram_s~9538_combout\);

-- Location: FF_X66_Y44_N25
\RAM1|ram_s~6608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6608_q\);

-- Location: LCCOMB_X67_Y47_N28
\RAM1|ram_s~6480feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6480feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~6480feeder_combout\);

-- Location: FF_X67_Y47_N29
\RAM1|ram_s~6480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6480feeder_combout\,
	ena => \RAM1|ram_s~10217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6480_q\);

-- Location: LCCOMB_X66_Y44_N24
\RAM1|ram_s~9539\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9539_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9538_combout\ & (\RAM1|ram_s~6608_q\)) # (!\RAM1|ram_s~9538_combout\ & ((\RAM1|ram_s~6480_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9538_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9538_combout\,
	datac => \RAM1|ram_s~6608_q\,
	datad => \RAM1|ram_s~6480_q\,
	combout => \RAM1|ram_s~9539_combout\);

-- Location: LCCOMB_X62_Y36_N2
\RAM1|ram_s~9547\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9547_combout\ = (\RAM1|ram_s~9544_combout\ & ((\RAM1|ram_s~9546_combout\) # ((!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9544_combout\ & (((\ULA1|Add0~13_combout\ & \RAM1|ram_s~9539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9544_combout\,
	datab => \RAM1|ram_s~9546_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~9539_combout\,
	combout => \RAM1|ram_s~9547_combout\);

-- Location: LCCOMB_X65_Y42_N24
\RAM1|ram_s~400feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~400feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~400feeder_combout\);

-- Location: FF_X65_Y42_N25
\RAM1|ram_s~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~400feeder_combout\,
	ena => \RAM1|ram_s~10161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~400_q\);

-- Location: FF_X66_Y40_N19
\RAM1|ram_s~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~528_q\);

-- Location: FF_X67_Y39_N1
\RAM1|ram_s~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~144_q\);

-- Location: LCCOMB_X63_Y32_N8
\RAM1|ram_s~272feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~272feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~272feeder_combout\);

-- Location: FF_X63_Y32_N9
\RAM1|ram_s~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~272feeder_combout\,
	ena => \RAM1|ram_s~10160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~272_q\);

-- Location: LCCOMB_X67_Y39_N0
\RAM1|ram_s~9534\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9534_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~272_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~144_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~144_q\,
	datad => \RAM1|ram_s~272_q\,
	combout => \RAM1|ram_s~9534_combout\);

-- Location: LCCOMB_X66_Y40_N18
\RAM1|ram_s~9535\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9535_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9534_combout\ & ((\RAM1|ram_s~528_q\))) # (!\RAM1|ram_s~9534_combout\ & (\RAM1|ram_s~400_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~400_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~528_q\,
	datad => \RAM1|ram_s~9534_combout\,
	combout => \RAM1|ram_s~9535_combout\);

-- Location: LCCOMB_X59_Y34_N30
\RAM1|ram_s~176feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~176feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~176feeder_combout\);

-- Location: FF_X59_Y34_N31
\RAM1|ram_s~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~176feeder_combout\,
	ena => \RAM1|ram_s~10157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~176_q\);

-- Location: FF_X75_Y43_N23
\RAM1|ram_s~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~432_q\);

-- Location: FF_X73_Y44_N17
\RAM1|ram_s~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~304_q\);

-- Location: FF_X67_Y41_N23
\RAM1|ram_s~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~48_q\);

-- Location: LCCOMB_X67_Y41_N22
\RAM1|ram_s~9531\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9531_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~304_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~304_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~48_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9531_combout\);

-- Location: LCCOMB_X75_Y43_N22
\RAM1|ram_s~9532\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9532_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9531_combout\ & ((\RAM1|ram_s~432_q\))) # (!\RAM1|ram_s~9531_combout\ & (\RAM1|ram_s~176_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~176_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~432_q\,
	datad => \RAM1|ram_s~9531_combout\,
	combout => \RAM1|ram_s~9532_combout\);

-- Location: LCCOMB_X63_Y40_N14
\RAM1|ram_s~208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~208feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~208feeder_combout\);

-- Location: FF_X63_Y40_N15
\RAM1|ram_s~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~208feeder_combout\,
	ena => \RAM1|ram_s~10148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~208_q\);

-- Location: FF_X63_Y44_N27
\RAM1|ram_s~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~80_q\);

-- Location: LCCOMB_X63_Y44_N26
\RAM1|ram_s~9529\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9529_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~208_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~80_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~208_q\,
	datac => \RAM1|ram_s~80_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9529_combout\);

-- Location: FF_X68_Y43_N29
\RAM1|ram_s~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~464_q\);

-- Location: LCCOMB_X67_Y47_N10
\RAM1|ram_s~336feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~336feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~336feeder_combout\);

-- Location: FF_X67_Y47_N11
\RAM1|ram_s~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~336feeder_combout\,
	ena => \RAM1|ram_s~10149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~336_q\);

-- Location: LCCOMB_X68_Y43_N28
\RAM1|ram_s~9530\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9530_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9529_combout\ & (\RAM1|ram_s~464_q\)) # (!\RAM1|ram_s~9529_combout\ & ((\RAM1|ram_s~336_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9529_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9529_combout\,
	datac => \RAM1|ram_s~464_q\,
	datad => \RAM1|ram_s~336_q\,
	combout => \RAM1|ram_s~9530_combout\);

-- Location: LCCOMB_X68_Y43_N30
\RAM1|ram_s~9533\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9533_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\) # (\RAM1|ram_s~9530_combout\)))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9532_combout\ & (!\ULA1|Add0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9532_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~9530_combout\,
	combout => \RAM1|ram_s~9533_combout\);

-- Location: LCCOMB_X63_Y32_N14
\RAM1|ram_s~240feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~240feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~240feeder_combout\);

-- Location: FF_X63_Y32_N15
\RAM1|ram_s~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~240feeder_combout\,
	ena => \RAM1|ram_s~10153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~240_q\);

-- Location: FF_X67_Y36_N1
\RAM1|ram_s~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~496_q\);

-- Location: LCCOMB_X75_Y39_N6
\RAM1|ram_s~368feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~368feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~368feeder_combout\);

-- Location: FF_X75_Y39_N7
\RAM1|ram_s~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~368feeder_combout\,
	ena => \RAM1|ram_s~10152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~368_q\);

-- Location: FF_X67_Y39_N7
\RAM1|ram_s~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~112_q\);

-- Location: LCCOMB_X67_Y39_N6
\RAM1|ram_s~9527\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9527_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~368_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~112_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~368_q\,
	datac => \RAM1|ram_s~112_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9527_combout\);

-- Location: LCCOMB_X67_Y36_N0
\RAM1|ram_s~9528\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9528_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9527_combout\ & ((\RAM1|ram_s~496_q\))) # (!\RAM1|ram_s~9527_combout\ & (\RAM1|ram_s~240_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~240_q\,
	datac => \RAM1|ram_s~496_q\,
	datad => \RAM1|ram_s~9527_combout\,
	combout => \RAM1|ram_s~9528_combout\);

-- Location: LCCOMB_X67_Y36_N10
\RAM1|ram_s~9536\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9536_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9533_combout\ & (\RAM1|ram_s~9535_combout\)) # (!\RAM1|ram_s~9533_combout\ & ((\RAM1|ram_s~9528_combout\))))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9535_combout\,
	datac => \RAM1|ram_s~9533_combout\,
	datad => \RAM1|ram_s~9528_combout\,
	combout => \RAM1|ram_s~9536_combout\);

-- Location: FF_X69_Y32_N19
\RAM1|ram_s~4208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4208_q\);

-- Location: FF_X69_Y32_N17
\RAM1|ram_s~4464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4464_q\);

-- Location: LCCOMB_X69_Y32_N18
\RAM1|ram_s~9517\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9517_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~4464_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~4208_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~4208_q\,
	datad => \RAM1|ram_s~4464_q\,
	combout => \RAM1|ram_s~9517_combout\);

-- Location: FF_X68_Y36_N25
\RAM1|ram_s~4592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4592_q\);

-- Location: LCCOMB_X66_Y34_N22
\RAM1|ram_s~4336feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4336feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~4336feeder_combout\);

-- Location: FF_X66_Y34_N23
\RAM1|ram_s~4336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4336feeder_combout\,
	ena => \RAM1|ram_s~9636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4336_q\);

-- Location: LCCOMB_X68_Y36_N24
\RAM1|ram_s~9518\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9518_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9517_combout\ & (\RAM1|ram_s~4592_q\)) # (!\RAM1|ram_s~9517_combout\ & ((\RAM1|ram_s~4336_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9517_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9517_combout\,
	datac => \RAM1|ram_s~4592_q\,
	datad => \RAM1|ram_s~4336_q\,
	combout => \RAM1|ram_s~9518_combout\);

-- Location: LCCOMB_X65_Y31_N22
\RAM1|ram_s~4368feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4368feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~4368feeder_combout\);

-- Location: FF_X65_Y31_N23
\RAM1|ram_s~4368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4368feeder_combout\,
	ena => \RAM1|ram_s~9639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4368_q\);

-- Location: FF_X63_Y36_N31
\RAM1|ram_s~4240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4240_q\);

-- Location: LCCOMB_X63_Y36_N30
\RAM1|ram_s~9524\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9524_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~4368_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~4240_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4368_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~4240_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9524_combout\);

-- Location: FF_X58_Y40_N17
\RAM1|ram_s~4624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4624_q\);

-- Location: FF_X58_Y39_N1
\RAM1|ram_s~4496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4496_q\);

-- Location: LCCOMB_X58_Y40_N16
\RAM1|ram_s~9525\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9525_combout\ = (\RAM1|ram_s~9524_combout\ & (((\RAM1|ram_s~4624_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~9524_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~4496_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9524_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~4624_q\,
	datad => \RAM1|ram_s~4496_q\,
	combout => \RAM1|ram_s~9525_combout\);

-- Location: LCCOMB_X70_Y44_N14
\RAM1|ram_s~4432feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4432feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~4432feeder_combout\);

-- Location: FF_X70_Y44_N15
\RAM1|ram_s~4432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4432feeder_combout\,
	ena => \RAM1|ram_s~9607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4432_q\);

-- Location: FF_X62_Y37_N29
\RAM1|ram_s~4560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4560_q\);

-- Location: FF_X61_Y39_N7
\RAM1|ram_s~4176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4176_q\);

-- Location: LCCOMB_X66_Y36_N28
\RAM1|ram_s~4304feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4304feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~4304feeder_combout\);

-- Location: FF_X66_Y36_N29
\RAM1|ram_s~4304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4304feeder_combout\,
	ena => \RAM1|ram_s~9637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4304_q\);

-- Location: LCCOMB_X61_Y39_N6
\RAM1|ram_s~9519\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9519_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~4304_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~4176_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~4176_q\,
	datad => \RAM1|ram_s~4304_q\,
	combout => \RAM1|ram_s~9519_combout\);

-- Location: LCCOMB_X62_Y37_N28
\RAM1|ram_s~9520\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9520_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9519_combout\ & ((\RAM1|ram_s~4560_q\))) # (!\RAM1|ram_s~9519_combout\ & (\RAM1|ram_s~4432_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4432_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~4560_q\,
	datad => \RAM1|ram_s~9519_combout\,
	combout => \RAM1|ram_s~9520_combout\);

-- Location: LCCOMB_X63_Y31_N28
\RAM1|ram_s~4272feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4272feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~4272feeder_combout\);

-- Location: FF_X63_Y31_N29
\RAM1|ram_s~4272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4272feeder_combout\,
	ena => \RAM1|ram_s~9638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4272_q\);

-- Location: FF_X73_Y40_N3
\RAM1|ram_s~4528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4528_q\);

-- Location: FF_X72_Y44_N15
\RAM1|ram_s~4400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4400_q\);

-- Location: FF_X73_Y39_N9
\RAM1|ram_s~4144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4144_q\);

-- Location: LCCOMB_X73_Y39_N8
\RAM1|ram_s~9521\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9521_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~4400_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~4144_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4400_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~4144_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9521_combout\);

-- Location: LCCOMB_X73_Y40_N2
\RAM1|ram_s~9522\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9522_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9521_combout\ & ((\RAM1|ram_s~4528_q\))) # (!\RAM1|ram_s~9521_combout\ & (\RAM1|ram_s~4272_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4272_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~4528_q\,
	datad => \RAM1|ram_s~9521_combout\,
	combout => \RAM1|ram_s~9522_combout\);

-- Location: LCCOMB_X62_Y36_N12
\RAM1|ram_s~9523\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9523_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9520_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9522_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9520_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~9522_combout\,
	combout => \RAM1|ram_s~9523_combout\);

-- Location: LCCOMB_X67_Y36_N6
\RAM1|ram_s~9526\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9526_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9523_combout\ & ((\RAM1|ram_s~9525_combout\))) # (!\RAM1|ram_s~9523_combout\ & (\RAM1|ram_s~9518_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9518_combout\,
	datac => \RAM1|ram_s~9525_combout\,
	datad => \RAM1|ram_s~9523_combout\,
	combout => \RAM1|ram_s~9526_combout\);

-- Location: LCCOMB_X67_Y36_N4
\RAM1|ram_s~9537\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9537_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9526_combout\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9536_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9526_combout\,
	combout => \RAM1|ram_s~9537_combout\);

-- Location: LCCOMB_X62_Y36_N20
\RAM1|ram_s~9548\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9548_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9537_combout\ & ((\RAM1|ram_s~9547_combout\))) # (!\RAM1|ram_s~9537_combout\ & (\RAM1|ram_s~9516_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9516_combout\,
	datab => \RAM1|ram_s~9547_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9537_combout\,
	combout => \RAM1|ram_s~9548_combout\);

-- Location: LCCOMB_X61_Y32_N16
\RAM1|ram_s~7440feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7440feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~7440feeder_combout\);

-- Location: FF_X61_Y32_N17
\RAM1|ram_s~7440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7440feeder_combout\,
	ena => \RAM1|ram_s~10212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7440_q\);

-- Location: FF_X61_Y40_N13
\RAM1|ram_s~7696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7696_q\);

-- Location: FF_X60_Y40_N15
\RAM1|ram_s~7312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7312_q\);

-- Location: FF_X60_Y40_N29
\RAM1|ram_s~7568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7568_q\);

-- Location: LCCOMB_X60_Y40_N14
\RAM1|ram_s~9503\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9503_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~7568_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~7312_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7312_q\,
	datad => \RAM1|ram_s~7568_q\,
	combout => \RAM1|ram_s~9503_combout\);

-- Location: LCCOMB_X61_Y40_N12
\RAM1|ram_s~9504\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9504_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9503_combout\ & ((\RAM1|ram_s~7696_q\))) # (!\RAM1|ram_s~9503_combout\ & (\RAM1|ram_s~7440_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~7440_q\,
	datac => \RAM1|ram_s~7696_q\,
	datad => \RAM1|ram_s~9503_combout\,
	combout => \RAM1|ram_s~9504_combout\);

-- Location: FF_X58_Y44_N21
\RAM1|ram_s~7248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7248_q\);

-- Location: FF_X58_Y44_N19
\RAM1|ram_s~7504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7504_q\);

-- Location: LCCOMB_X58_Y44_N20
\RAM1|ram_s~9498\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9498_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7504_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~7248_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7248_q\,
	datad => \RAM1|ram_s~7504_q\,
	combout => \RAM1|ram_s~9498_combout\);

-- Location: FF_X58_Y43_N9
\RAM1|ram_s~7632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7632_q\);

-- Location: FF_X58_Y43_N7
\RAM1|ram_s~7376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7376_q\);

-- Location: LCCOMB_X58_Y43_N8
\RAM1|ram_s~9499\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9499_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9498_combout\ & (\RAM1|ram_s~7632_q\)) # (!\RAM1|ram_s~9498_combout\ & ((\RAM1|ram_s~7376_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9498_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9498_combout\,
	datac => \RAM1|ram_s~7632_q\,
	datad => \RAM1|ram_s~7376_q\,
	combout => \RAM1|ram_s~9499_combout\);

-- Location: LCCOMB_X66_Y42_N4
\RAM1|ram_s~7472feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7472feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~7472feeder_combout\);

-- Location: FF_X66_Y42_N5
\RAM1|ram_s~7472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7472feeder_combout\,
	ena => \RAM1|ram_s~10208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7472_q\);

-- Location: FF_X65_Y38_N11
\RAM1|ram_s~7600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7600_q\);

-- Location: FF_X61_Y38_N1
\RAM1|ram_s~7216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7216_q\);

-- Location: LCCOMB_X60_Y38_N20
\RAM1|ram_s~7344feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7344feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~7344feeder_combout\);

-- Location: FF_X60_Y38_N21
\RAM1|ram_s~7344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7344feeder_combout\,
	ena => \RAM1|ram_s~10209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7344_q\);

-- Location: LCCOMB_X61_Y38_N0
\RAM1|ram_s~9500\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9500_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~7344_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~7216_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7216_q\,
	datad => \RAM1|ram_s~7344_q\,
	combout => \RAM1|ram_s~9500_combout\);

-- Location: LCCOMB_X65_Y38_N10
\RAM1|ram_s~9501\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9501_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9500_combout\ & ((\RAM1|ram_s~7600_q\))) # (!\RAM1|ram_s~9500_combout\ & (\RAM1|ram_s~7472_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7472_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7600_q\,
	datad => \RAM1|ram_s~9500_combout\,
	combout => \RAM1|ram_s~9501_combout\);

-- Location: LCCOMB_X65_Y38_N28
\RAM1|ram_s~9502\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9502_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9499_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9501_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9499_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~9501_combout\,
	combout => \RAM1|ram_s~9502_combout\);

-- Location: FF_X65_Y36_N3
\RAM1|ram_s~7280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7280_q\);

-- Location: FF_X65_Y36_N1
\RAM1|ram_s~7408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7408_q\);

-- Location: LCCOMB_X65_Y36_N2
\RAM1|ram_s~9496\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9496_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~7408_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~7280_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7280_q\,
	datad => \RAM1|ram_s~7408_q\,
	combout => \RAM1|ram_s~9496_combout\);

-- Location: FF_X77_Y40_N19
\RAM1|ram_s~7664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7664_q\);

-- Location: FF_X77_Y40_N25
\RAM1|ram_s~7536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7536_q\);

-- Location: LCCOMB_X77_Y40_N18
\RAM1|ram_s~9497\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9497_combout\ = (\RAM1|ram_s~9496_combout\ & (((\RAM1|ram_s~7664_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~9496_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7536_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9496_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7664_q\,
	datad => \RAM1|ram_s~7536_q\,
	combout => \RAM1|ram_s~9497_combout\);

-- Location: LCCOMB_X61_Y40_N22
\RAM1|ram_s~9505\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9505_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9502_combout\ & (\RAM1|ram_s~9504_combout\)) # (!\RAM1|ram_s~9502_combout\ & ((\RAM1|ram_s~9497_combout\))))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9504_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~9502_combout\,
	datad => \RAM1|ram_s~9497_combout\,
	combout => \RAM1|ram_s~9505_combout\);

-- Location: LCCOMB_X65_Y34_N10
\RAM1|ram_s~1264feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1264feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~1264feeder_combout\);

-- Location: FF_X65_Y34_N11
\RAM1|ram_s~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1264feeder_combout\,
	ena => \RAM1|ram_s~10113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1264_q\);

-- Location: FF_X73_Y38_N31
\RAM1|ram_s~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1520_q\);

-- Location: FF_X79_Y39_N31
\RAM1|ram_s~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1136_q\);

-- Location: FF_X79_Y39_N29
\RAM1|ram_s~1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1392_q\);

-- Location: LCCOMB_X79_Y39_N30
\RAM1|ram_s~9485\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9485_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~1392_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~1136_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1136_q\,
	datad => \RAM1|ram_s~1392_q\,
	combout => \RAM1|ram_s~9485_combout\);

-- Location: LCCOMB_X73_Y38_N30
\RAM1|ram_s~9486\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9486_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9485_combout\ & ((\RAM1|ram_s~1520_q\))) # (!\RAM1|ram_s~9485_combout\ & (\RAM1|ram_s~1264_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1264_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1520_q\,
	datad => \RAM1|ram_s~9485_combout\,
	combout => \RAM1|ram_s~9486_combout\);

-- Location: LCCOMB_X60_Y38_N26
\RAM1|ram_s~1200feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1200feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~1200feeder_combout\);

-- Location: FF_X60_Y38_N27
\RAM1|ram_s~1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1200feeder_combout\,
	ena => \RAM1|ram_s~10122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1200_q\);

-- Location: FF_X65_Y40_N13
\RAM1|ram_s~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1328_q\);

-- Location: FF_X65_Y40_N23
\RAM1|ram_s~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1072_q\);

-- Location: LCCOMB_X65_Y40_N22
\RAM1|ram_s~9489\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9489_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~1328_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~1072_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1328_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~1072_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9489_combout\);

-- Location: FF_X72_Y38_N9
\RAM1|ram_s~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1456_q\);

-- Location: LCCOMB_X72_Y38_N8
\RAM1|ram_s~9490\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9490_combout\ = (\RAM1|ram_s~9489_combout\ & (((\RAM1|ram_s~1456_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9489_combout\ & (\RAM1|ram_s~1200_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1200_q\,
	datab => \RAM1|ram_s~9489_combout\,
	datac => \RAM1|ram_s~1456_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9490_combout\);

-- Location: FF_X62_Y45_N7
\RAM1|ram_s~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1360_q\);

-- Location: FF_X69_Y41_N1
\RAM1|ram_s~1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1488_q\);

-- Location: LCCOMB_X59_Y41_N0
\RAM1|ram_s~1232feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1232feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~1232feeder_combout\);

-- Location: FF_X59_Y41_N1
\RAM1|ram_s~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1232feeder_combout\,
	ena => \RAM1|ram_s~10118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1232_q\);

-- Location: FF_X59_Y44_N27
\RAM1|ram_s~1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1104_q\);

-- Location: LCCOMB_X59_Y44_N26
\RAM1|ram_s~9487\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9487_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~1232_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~1104_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1232_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1104_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9487_combout\);

-- Location: LCCOMB_X69_Y41_N0
\RAM1|ram_s~9488\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9488_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9487_combout\ & ((\RAM1|ram_s~1488_q\))) # (!\RAM1|ram_s~9487_combout\ & (\RAM1|ram_s~1360_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1360_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~1488_q\,
	datad => \RAM1|ram_s~9487_combout\,
	combout => \RAM1|ram_s~9488_combout\);

-- Location: LCCOMB_X60_Y42_N24
\RAM1|ram_s~9491\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9491_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\) # (\RAM1|ram_s~9488_combout\)))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9490_combout\ & (!\ULA1|Add0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9490_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~9488_combout\,
	combout => \RAM1|ram_s~9491_combout\);

-- Location: FF_X67_Y37_N15
\RAM1|ram_s~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1168_q\);

-- Location: FF_X58_Y37_N23
\RAM1|ram_s~1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1296_q\);

-- Location: LCCOMB_X67_Y37_N14
\RAM1|ram_s~9492\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9492_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~1296_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~1168_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~1168_q\,
	datad => \RAM1|ram_s~1296_q\,
	combout => \RAM1|ram_s~9492_combout\);

-- Location: FF_X68_Y41_N15
\RAM1|ram_s~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1552_q\);

-- Location: LCCOMB_X67_Y40_N22
\RAM1|ram_s~1424feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1424feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~1424feeder_combout\);

-- Location: FF_X67_Y40_N23
\RAM1|ram_s~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1424feeder_combout\,
	ena => \RAM1|ram_s~10126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1424_q\);

-- Location: LCCOMB_X68_Y41_N14
\RAM1|ram_s~9493\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9493_combout\ = (\RAM1|ram_s~9492_combout\ & (((\RAM1|ram_s~1552_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~9492_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~1424_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9492_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~1552_q\,
	datad => \RAM1|ram_s~1424_q\,
	combout => \RAM1|ram_s~9493_combout\);

-- Location: LCCOMB_X60_Y42_N26
\RAM1|ram_s~9494\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9494_combout\ = (\RAM1|ram_s~9491_combout\ & (((\RAM1|ram_s~9493_combout\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9491_combout\ & (\RAM1|ram_s~9486_combout\ & (\ULA1|Add0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9486_combout\,
	datab => \RAM1|ram_s~9491_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~9493_combout\,
	combout => \RAM1|ram_s~9494_combout\);

-- Location: FF_X80_Y41_N13
\RAM1|ram_s~3120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3120_q\);

-- Location: LCCOMB_X73_Y34_N8
\RAM1|ram_s~3376feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3376feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~3376feeder_combout\);

-- Location: FF_X73_Y34_N9
\RAM1|ram_s~3376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3376feeder_combout\,
	ena => \RAM1|ram_s~10075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3376_q\);

-- Location: LCCOMB_X80_Y41_N12
\RAM1|ram_s~9479\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9479_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~3376_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~3120_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3120_q\,
	datad => \RAM1|ram_s~3376_q\,
	combout => \RAM1|ram_s~9479_combout\);

-- Location: LCCOMB_X60_Y37_N14
\RAM1|ram_s~3248feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3248feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~3248feeder_combout\);

-- Location: FF_X60_Y37_N15
\RAM1|ram_s~3248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3248feeder_combout\,
	ena => \RAM1|ram_s~10083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3248_q\);

-- Location: FF_X70_Y39_N3
\RAM1|ram_s~3504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3504_q\);

-- Location: LCCOMB_X70_Y39_N2
\RAM1|ram_s~9480\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9480_combout\ = (\RAM1|ram_s~9479_combout\ & (((\RAM1|ram_s~3504_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9479_combout\ & (\RAM1|ram_s~3248_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9479_combout\,
	datab => \RAM1|ram_s~3248_q\,
	datac => \RAM1|ram_s~3504_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9480_combout\);

-- Location: LCCOMB_X79_Y38_N28
\RAM1|ram_s~3440feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3440feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~3440feeder_combout\);

-- Location: FF_X79_Y38_N29
\RAM1|ram_s~3440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3440feeder_combout\,
	ena => \RAM1|ram_s~10035_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3440_q\);

-- Location: FF_X79_Y37_N15
\RAM1|ram_s~3184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10047_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3184_q\);

-- Location: LCCOMB_X79_Y37_N14
\RAM1|ram_s~9477\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9477_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~3440_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~3184_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3440_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~3184_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9477_combout\);

-- Location: FF_X75_Y35_N5
\RAM1|ram_s~3568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10054_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3568_q\);

-- Location: FF_X75_Y35_N11
\RAM1|ram_s~3312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10042_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3312_q\);

-- Location: LCCOMB_X75_Y35_N4
\RAM1|ram_s~9478\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9478_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9477_combout\ & (\RAM1|ram_s~3568_q\)) # (!\RAM1|ram_s~9477_combout\ & ((\RAM1|ram_s~3312_q\))))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~9477_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9477_combout\,
	datac => \RAM1|ram_s~3568_q\,
	datad => \RAM1|ram_s~3312_q\,
	combout => \RAM1|ram_s~9478_combout\);

-- Location: LCCOMB_X76_Y36_N20
\RAM1|ram_s~9481\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9481_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~9478_combout\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9480_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~9480_combout\,
	datad => \RAM1|ram_s~9478_combout\,
	combout => \RAM1|ram_s~9481_combout\);

-- Location: FF_X63_Y33_N13
\RAM1|ram_s~3216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3216_q\);

-- Location: LCCOMB_X59_Y33_N28
\RAM1|ram_s~3344feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3344feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~3344feeder_combout\);

-- Location: FF_X59_Y33_N29
\RAM1|ram_s~3344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3344feeder_combout\,
	ena => \RAM1|ram_s~10095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3344_q\);

-- Location: LCCOMB_X63_Y33_N12
\RAM1|ram_s~9482\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9482_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~3344_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~3216_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3216_q\,
	datad => \RAM1|ram_s~3344_q\,
	combout => \RAM1|ram_s~9482_combout\);

-- Location: FF_X61_Y33_N11
\RAM1|ram_s~3600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3600_q\);

-- Location: FF_X61_Y33_N25
\RAM1|ram_s~3472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10099_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3472_q\);

-- Location: LCCOMB_X61_Y33_N10
\RAM1|ram_s~9483\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9483_combout\ = (\RAM1|ram_s~9482_combout\ & (((\RAM1|ram_s~3600_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~9482_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~3472_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9482_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3600_q\,
	datad => \RAM1|ram_s~3472_q\,
	combout => \RAM1|ram_s~9483_combout\);

-- Location: FF_X62_Y46_N1
\RAM1|ram_s~3152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10065_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3152_q\);

-- Location: LCCOMB_X62_Y40_N4
\RAM1|ram_s~3280feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3280feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~3280feeder_combout\);

-- Location: FF_X62_Y40_N5
\RAM1|ram_s~3280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3280feeder_combout\,
	ena => \RAM1|ram_s~10058_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3280_q\);

-- Location: LCCOMB_X62_Y46_N0
\RAM1|ram_s~9475\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9475_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~3280_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~3152_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~3152_q\,
	datad => \RAM1|ram_s~3280_q\,
	combout => \RAM1|ram_s~9475_combout\);

-- Location: FF_X61_Y47_N27
\RAM1|ram_s~3536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3536_q\);

-- Location: FF_X61_Y47_N1
\RAM1|ram_s~3408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10061_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3408_q\);

-- Location: LCCOMB_X61_Y47_N26
\RAM1|ram_s~9476\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9476_combout\ = (\RAM1|ram_s~9475_combout\ & (((\RAM1|ram_s~3536_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~9475_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~3408_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9475_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3536_q\,
	datad => \RAM1|ram_s~3408_q\,
	combout => \RAM1|ram_s~9476_combout\);

-- Location: LCCOMB_X67_Y33_N12
\RAM1|ram_s~9484\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9484_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9481_combout\ & (\RAM1|ram_s~9483_combout\)) # (!\RAM1|ram_s~9481_combout\ & ((\RAM1|ram_s~9476_combout\))))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9481_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~9481_combout\,
	datac => \RAM1|ram_s~9483_combout\,
	datad => \RAM1|ram_s~9476_combout\,
	combout => \RAM1|ram_s~9484_combout\);

-- Location: LCCOMB_X59_Y37_N14
\RAM1|ram_s~9495\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9495_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\) # (\RAM1|ram_s~9484_combout\)))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9494_combout\ & (!\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9494_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9484_combout\,
	combout => \RAM1|ram_s~9495_combout\);

-- Location: FF_X77_Y37_N23
\RAM1|ram_s~5552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5552_q\);

-- Location: FF_X77_Y37_N21
\RAM1|ram_s~5616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5616_q\);

-- Location: LCCOMB_X77_Y37_N22
\RAM1|ram_s~9472\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9472_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5616_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5552_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5552_q\,
	datad => \RAM1|ram_s~5616_q\,
	combout => \RAM1|ram_s~9472_combout\);

-- Location: FF_X65_Y37_N25
\RAM1|ram_s~5648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5648_q\);

-- Location: FF_X65_Y41_N27
\RAM1|ram_s~5584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5584_q\);

-- Location: LCCOMB_X65_Y37_N24
\RAM1|ram_s~9473\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9473_combout\ = (\RAM1|ram_s~9472_combout\ & (((\RAM1|ram_s~5648_q\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~9472_combout\ & (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~5584_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9472_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5648_q\,
	datad => \RAM1|ram_s~5584_q\,
	combout => \RAM1|ram_s~9473_combout\);

-- Location: LCCOMB_X59_Y41_N30
\RAM1|ram_s~5328feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5328feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~5328feeder_combout\);

-- Location: FF_X59_Y41_N31
\RAM1|ram_s~5328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5328feeder_combout\,
	ena => \RAM1|ram_s~9625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5328_q\);

-- Location: FF_X59_Y35_N29
\RAM1|ram_s~5392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5392_q\);

-- Location: FF_X59_Y35_N11
\RAM1|ram_s~5296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5296_q\);

-- Location: LCCOMB_X66_Y34_N4
\RAM1|ram_s~5360feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5360feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~5360feeder_combout\);

-- Location: FF_X66_Y34_N5
\RAM1|ram_s~5360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5360feeder_combout\,
	ena => \RAM1|ram_s~9622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5360_q\);

-- Location: LCCOMB_X59_Y35_N10
\RAM1|ram_s~9465\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9465_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5360_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5296_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5296_q\,
	datad => \RAM1|ram_s~5360_q\,
	combout => \RAM1|ram_s~9465_combout\);

-- Location: LCCOMB_X59_Y35_N28
\RAM1|ram_s~9466\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9466_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9465_combout\ & ((\RAM1|ram_s~5392_q\))) # (!\RAM1|ram_s~9465_combout\ & (\RAM1|ram_s~5328_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~5328_q\,
	datac => \RAM1|ram_s~5392_q\,
	datad => \RAM1|ram_s~9465_combout\,
	combout => \RAM1|ram_s~9466_combout\);

-- Location: LCCOMB_X61_Y36_N12
\RAM1|ram_s~5200feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5200feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~5200feeder_combout\);

-- Location: FF_X61_Y36_N13
\RAM1|ram_s~5200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5200feeder_combout\,
	ena => \RAM1|ram_s~9647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5200_q\);

-- Location: FF_X66_Y32_N19
\RAM1|ram_s~5168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5168_q\);

-- Location: LCCOMB_X66_Y32_N18
\RAM1|ram_s~9469\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9469_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~5200_q\) # ((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~5168_q\ & !\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~5200_q\,
	datac => \RAM1|ram_s~5168_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9469_combout\);

-- Location: FF_X65_Y33_N3
\RAM1|ram_s~5264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5264_q\);

-- Location: LCCOMB_X67_Y32_N10
\RAM1|ram_s~5232feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5232feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~5232feeder_combout\);

-- Location: FF_X67_Y32_N11
\RAM1|ram_s~5232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5232feeder_combout\,
	ena => \RAM1|ram_s~9651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5232_q\);

-- Location: LCCOMB_X65_Y33_N2
\RAM1|ram_s~9470\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9470_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9469_combout\ & (\RAM1|ram_s~5264_q\)) # (!\RAM1|ram_s~9469_combout\ & ((\RAM1|ram_s~5232_q\))))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9469_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9469_combout\,
	datac => \RAM1|ram_s~5264_q\,
	datad => \RAM1|ram_s~5232_q\,
	combout => \RAM1|ram_s~9470_combout\);

-- Location: LCCOMB_X74_Y38_N24
\RAM1|ram_s~5488feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5488feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~5488feeder_combout\);

-- Location: FF_X74_Y38_N25
\RAM1|ram_s~5488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5488feeder_combout\,
	ena => \RAM1|ram_s~9597_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5488_q\);

-- Location: FF_X59_Y37_N1
\RAM1|ram_s~5520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5520_q\);

-- Location: LCCOMB_X67_Y45_N26
\RAM1|ram_s~5456feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5456feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~5456feeder_combout\);

-- Location: FF_X67_Y45_N27
\RAM1|ram_s~5456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5456feeder_combout\,
	ena => \RAM1|ram_s~9603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5456_q\);

-- Location: FF_X66_Y32_N1
\RAM1|ram_s~5424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5424_q\);

-- Location: LCCOMB_X66_Y32_N0
\RAM1|ram_s~9467\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9467_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~5456_q\) # ((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~5424_q\ & !\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5456_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5424_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9467_combout\);

-- Location: LCCOMB_X59_Y37_N0
\RAM1|ram_s~9468\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9468_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9467_combout\ & ((\RAM1|ram_s~5520_q\))) # (!\RAM1|ram_s~9467_combout\ & (\RAM1|ram_s~5488_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~5488_q\,
	datac => \RAM1|ram_s~5520_q\,
	datad => \RAM1|ram_s~9467_combout\,
	combout => \RAM1|ram_s~9468_combout\);

-- Location: LCCOMB_X59_Y37_N18
\RAM1|ram_s~9471\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9471_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\) # (\RAM1|ram_s~9468_combout\)))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9470_combout\ & (!\ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9470_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~9468_combout\,
	combout => \RAM1|ram_s~9471_combout\);

-- Location: LCCOMB_X59_Y37_N28
\RAM1|ram_s~9474\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9474_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9471_combout\ & (\RAM1|ram_s~9473_combout\)) # (!\RAM1|ram_s~9471_combout\ & ((\RAM1|ram_s~9466_combout\))))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9473_combout\,
	datab => \RAM1|ram_s~9466_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~9471_combout\,
	combout => \RAM1|ram_s~9474_combout\);

-- Location: LCCOMB_X62_Y36_N0
\RAM1|ram_s~9506\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9506_combout\ = (\RAM1|ram_s~9495_combout\ & ((\RAM1|ram_s~9505_combout\) # ((!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9495_combout\ & (((\ULA1|Add0~30_combout\ & \RAM1|ram_s~9474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9505_combout\,
	datab => \RAM1|ram_s~9495_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9474_combout\,
	combout => \RAM1|ram_s~9506_combout\);

-- Location: LCCOMB_X62_Y36_N22
\RAM1|ram_s~9549\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9549_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9506_combout\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9548_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9506_combout\,
	combout => \RAM1|ram_s~9549_combout\);

-- Location: FF_X77_Y36_N1
\RAM1|ram_s~4976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9595_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4976_q\);

-- Location: FF_X70_Y32_N21
\RAM1|ram_s~4720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4720_q\);

-- Location: LCCOMB_X70_Y32_N20
\RAM1|ram_s~9433\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9433_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~4976_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~4720_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~4976_q\,
	datac => \RAM1|ram_s~4720_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9433_combout\);

-- Location: LCCOMB_X68_Y33_N20
\RAM1|ram_s~4848feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4848feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~4848feeder_combout\);

-- Location: FF_X68_Y33_N21
\RAM1|ram_s~4848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4848feeder_combout\,
	ena => \RAM1|ram_s~9633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4848_q\);

-- Location: FF_X70_Y33_N7
\RAM1|ram_s~5104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5104_q\);

-- Location: LCCOMB_X70_Y33_N6
\RAM1|ram_s~9434\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9434_combout\ = (\RAM1|ram_s~9433_combout\ & (((\RAM1|ram_s~5104_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9433_combout\ & (\RAM1|ram_s~4848_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9433_combout\,
	datab => \RAM1|ram_s~4848_q\,
	datac => \RAM1|ram_s~5104_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9434_combout\);

-- Location: LCCOMB_X73_Y36_N8
\RAM1|ram_s~2928feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2928feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~2928feeder_combout\);

-- Location: FF_X73_Y36_N9
\RAM1|ram_s~2928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2928feeder_combout\,
	ena => \RAM1|ram_s~10037_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2928_q\);

-- Location: FF_X74_Y35_N13
\RAM1|ram_s~3056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10052_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3056_q\);

-- Location: FF_X67_Y34_N31
\RAM1|ram_s~2800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10041_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2800_q\);

-- Location: FF_X74_Y35_N19
\RAM1|ram_s~2672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10048_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2672_q\);

-- Location: LCCOMB_X74_Y35_N18
\RAM1|ram_s~9435\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9435_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~2800_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2672_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2800_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2672_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9435_combout\);

-- Location: LCCOMB_X74_Y35_N12
\RAM1|ram_s~9436\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9436_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9435_combout\ & ((\RAM1|ram_s~3056_q\))) # (!\RAM1|ram_s~9435_combout\ & (\RAM1|ram_s~2928_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2928_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~3056_q\,
	datad => \RAM1|ram_s~9435_combout\,
	combout => \RAM1|ram_s~9436_combout\);

-- Location: FF_X76_Y35_N21
\RAM1|ram_s~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~624_q\);

-- Location: LCCOMB_X76_Y35_N2
\RAM1|ram_s~880feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~880feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~880feeder_combout\);

-- Location: FF_X76_Y35_N3
\RAM1|ram_s~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~880feeder_combout\,
	ena => \RAM1|ram_s~10130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~880_q\);

-- Location: LCCOMB_X76_Y35_N20
\RAM1|ram_s~9437\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9437_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~880_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~624_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~624_q\,
	datad => \RAM1|ram_s~880_q\,
	combout => \RAM1|ram_s~9437_combout\);

-- Location: FF_X73_Y33_N3
\RAM1|ram_s~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1008_q\);

-- Location: LCCOMB_X72_Y33_N22
\RAM1|ram_s~752feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~752feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~752feeder_combout\);

-- Location: FF_X72_Y33_N23
\RAM1|ram_s~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~752feeder_combout\,
	ena => \RAM1|ram_s~10135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~752_q\);

-- Location: LCCOMB_X73_Y33_N2
\RAM1|ram_s~9438\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9438_combout\ = (\RAM1|ram_s~9437_combout\ & (((\RAM1|ram_s~1008_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~9437_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~752_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9437_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1008_q\,
	datad => \RAM1|ram_s~752_q\,
	combout => \RAM1|ram_s~9438_combout\);

-- Location: LCCOMB_X70_Y33_N8
\RAM1|ram_s~9439\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9439_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9436_combout\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9438_combout\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9436_combout\,
	datab => \RAM1|ram_s~9438_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9439_combout\);

-- Location: FF_X74_Y34_N17
\RAM1|ram_s~6768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6768_q\);

-- Location: FF_X74_Y34_N7
\RAM1|ram_s~6896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6896_q\);

-- Location: LCCOMB_X74_Y34_N16
\RAM1|ram_s~9440\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9440_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~6896_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6768_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6768_q\,
	datad => \RAM1|ram_s~6896_q\,
	combout => \RAM1|ram_s~9440_combout\);

-- Location: FF_X74_Y41_N11
\RAM1|ram_s~7152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7152_q\);

-- Location: LCCOMB_X74_Y45_N22
\RAM1|ram_s~7024feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7024feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~7024feeder_combout\);

-- Location: FF_X74_Y45_N23
\RAM1|ram_s~7024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7024feeder_combout\,
	ena => \RAM1|ram_s~10181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7024_q\);

-- Location: LCCOMB_X74_Y41_N10
\RAM1|ram_s~9441\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9441_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9440_combout\ & (\RAM1|ram_s~7152_q\)) # (!\RAM1|ram_s~9440_combout\ & ((\RAM1|ram_s~7024_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9440_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9440_combout\,
	datac => \RAM1|ram_s~7152_q\,
	datad => \RAM1|ram_s~7024_q\,
	combout => \RAM1|ram_s~9441_combout\);

-- Location: LCCOMB_X70_Y33_N18
\RAM1|ram_s~9442\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9442_combout\ = (\RAM1|ram_s~9439_combout\ & (((\RAM1|ram_s~9441_combout\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9439_combout\ & (\RAM1|ram_s~9434_combout\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9434_combout\,
	datab => \RAM1|ram_s~9439_combout\,
	datac => \RAM1|ram_s~9441_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9442_combout\);

-- Location: FF_X72_Y40_N17
\RAM1|ram_s~4656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4656_q\);

-- Location: LCCOMB_X75_Y40_N24
\RAM1|ram_s~4912feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4912feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~4912feeder_combout\);

-- Location: FF_X75_Y40_N25
\RAM1|ram_s~4912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4912feeder_combout\,
	ena => \RAM1|ram_s~9610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4912_q\);

-- Location: LCCOMB_X72_Y40_N16
\RAM1|ram_s~9443\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9443_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~4912_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~4656_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~4656_q\,
	datad => \RAM1|ram_s~4912_q\,
	combout => \RAM1|ram_s~9443_combout\);

-- Location: FF_X68_Y34_N5
\RAM1|ram_s~4784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4784_q\);

-- Location: FF_X70_Y34_N19
\RAM1|ram_s~5040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5040_q\);

-- Location: LCCOMB_X70_Y34_N18
\RAM1|ram_s~9444\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9444_combout\ = (\RAM1|ram_s~9443_combout\ & (((\RAM1|ram_s~5040_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9443_combout\ & (\RAM1|ram_s~4784_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9443_combout\,
	datab => \RAM1|ram_s~4784_q\,
	datac => \RAM1|ram_s~5040_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9444_combout\);

-- Location: FF_X73_Y42_N13
\RAM1|ram_s~6960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6960_q\);

-- Location: FF_X63_Y38_N19
\RAM1|ram_s~6832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6832_q\);

-- Location: FF_X70_Y45_N21
\RAM1|ram_s~6704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6704_q\);

-- Location: LCCOMB_X70_Y45_N20
\RAM1|ram_s~9450\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9450_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6832_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6704_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~6832_q\,
	datac => \RAM1|ram_s~6704_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9450_combout\);

-- Location: FF_X73_Y42_N15
\RAM1|ram_s~7088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7088_q\);

-- Location: LCCOMB_X73_Y42_N14
\RAM1|ram_s~9451\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9451_combout\ = (\RAM1|ram_s~9450_combout\ & (((\RAM1|ram_s~7088_q\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~9450_combout\ & (\RAM1|ram_s~6960_q\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6960_q\,
	datab => \RAM1|ram_s~9450_combout\,
	datac => \RAM1|ram_s~7088_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9451_combout\);

-- Location: FF_X75_Y42_N25
\RAM1|ram_s~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~560_q\);

-- Location: FF_X74_Y44_N19
\RAM1|ram_s~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~816_q\);

-- Location: LCCOMB_X75_Y42_N24
\RAM1|ram_s~9447\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9447_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~816_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~560_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~560_q\,
	datad => \RAM1|ram_s~816_q\,
	combout => \RAM1|ram_s~9447_combout\);

-- Location: FF_X75_Y38_N31
\RAM1|ram_s~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~944_q\);

-- Location: FF_X68_Y34_N7
\RAM1|ram_s~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~688_q\);

-- Location: LCCOMB_X75_Y38_N30
\RAM1|ram_s~9448\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9448_combout\ = (\RAM1|ram_s~9447_combout\ & (((\RAM1|ram_s~944_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~9447_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~688_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9447_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~944_q\,
	datad => \RAM1|ram_s~688_q\,
	combout => \RAM1|ram_s~9448_combout\);

-- Location: FF_X72_Y42_N11
\RAM1|ram_s~2864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10076_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2864_q\);

-- Location: FF_X76_Y39_N19
\RAM1|ram_s~2992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2992_q\);

-- Location: FF_X67_Y34_N17
\RAM1|ram_s~2736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10081_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2736_q\);

-- Location: FF_X80_Y39_N13
\RAM1|ram_s~2608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2608_q\);

-- Location: LCCOMB_X80_Y39_N12
\RAM1|ram_s~9445\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9445_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2736_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~2608_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~2736_q\,
	datac => \RAM1|ram_s~2608_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9445_combout\);

-- Location: LCCOMB_X76_Y39_N18
\RAM1|ram_s~9446\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9446_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9445_combout\ & ((\RAM1|ram_s~2992_q\))) # (!\RAM1|ram_s~9445_combout\ & (\RAM1|ram_s~2864_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2864_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2992_q\,
	datad => \RAM1|ram_s~9445_combout\,
	combout => \RAM1|ram_s~9446_combout\);

-- Location: LCCOMB_X75_Y36_N12
\RAM1|ram_s~9449\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9449_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\) # (\RAM1|ram_s~9446_combout\)))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9448_combout\ & (!\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9448_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9446_combout\,
	combout => \RAM1|ram_s~9449_combout\);

-- Location: LCCOMB_X75_Y36_N22
\RAM1|ram_s~9452\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9452_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9449_combout\ & ((\RAM1|ram_s~9451_combout\))) # (!\RAM1|ram_s~9449_combout\ & (\RAM1|ram_s~9444_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9444_combout\,
	datab => \RAM1|ram_s~9451_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9449_combout\,
	combout => \RAM1|ram_s~9452_combout\);

-- Location: LCCOMB_X70_Y33_N20
\RAM1|ram_s~9453\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9453_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9442_combout\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9452_combout\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9442_combout\,
	datac => \RAM1|ram_s~9452_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9453_combout\);

-- Location: FF_X58_Y39_N31
\RAM1|ram_s~5008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5008_q\);

-- Location: FF_X63_Y36_N13
\RAM1|ram_s~4752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4752_q\);

-- Location: LCCOMB_X63_Y36_N12
\RAM1|ram_s~9456\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9456_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~5008_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~4752_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5008_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~4752_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9456_combout\);

-- Location: FF_X59_Y36_N11
\RAM1|ram_s~5136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5136_q\);

-- Location: LCCOMB_X59_Y36_N24
\RAM1|ram_s~4880feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4880feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~4880feeder_combout\);

-- Location: FF_X59_Y36_N25
\RAM1|ram_s~4880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4880feeder_combout\,
	ena => \RAM1|ram_s~9635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4880_q\);

-- Location: LCCOMB_X59_Y36_N10
\RAM1|ram_s~9457\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9457_combout\ = (\RAM1|ram_s~9456_combout\ & (((\RAM1|ram_s~5136_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~9456_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~4880_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9456_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~5136_q\,
	datad => \RAM1|ram_s~4880_q\,
	combout => \RAM1|ram_s~9457_combout\);

-- Location: LCCOMB_X60_Y36_N26
\RAM1|ram_s~784feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~784feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~784feeder_combout\);

-- Location: FF_X60_Y36_N27
\RAM1|ram_s~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~784feeder_combout\,
	ena => \RAM1|ram_s~10138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~784_q\);

-- Location: LCCOMB_X60_Y47_N26
\RAM1|ram_s~912feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~912feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~912feeder_combout\);

-- Location: FF_X60_Y47_N27
\RAM1|ram_s~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~912feeder_combout\,
	ena => \RAM1|ram_s~10133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~912_q\);

-- Location: FF_X63_Y39_N13
\RAM1|ram_s~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~656_q\);

-- Location: LCCOMB_X63_Y39_N12
\RAM1|ram_s~9458\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9458_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~912_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~656_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~912_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~656_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9458_combout\);

-- Location: FF_X60_Y39_N27
\RAM1|ram_s~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1040_q\);

-- Location: LCCOMB_X60_Y39_N26
\RAM1|ram_s~9459\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9459_combout\ = (\RAM1|ram_s~9458_combout\ & (((\RAM1|ram_s~1040_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9458_combout\ & (\RAM1|ram_s~784_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~784_q\,
	datab => \RAM1|ram_s~9458_combout\,
	datac => \RAM1|ram_s~1040_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9459_combout\);

-- Location: LCCOMB_X59_Y39_N22
\RAM1|ram_s~9460\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9460_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9457_combout\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9459_combout\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9457_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9459_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9460_combout\);

-- Location: LCCOMB_X73_Y36_N10
\RAM1|ram_s~2960feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2960feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~2960feeder_combout\);

-- Location: FF_X73_Y36_N11
\RAM1|ram_s~2960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2960feeder_combout\,
	ena => \RAM1|ram_s~10101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2960_q\);

-- Location: FF_X61_Y35_N23
\RAM1|ram_s~3088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3088_q\);

-- Location: FF_X60_Y44_N29
\RAM1|ram_s~2704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2704_q\);

-- Location: FF_X60_Y35_N11
\RAM1|ram_s~2832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10094_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2832_q\);

-- Location: LCCOMB_X60_Y44_N28
\RAM1|ram_s~9454\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9454_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~2832_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~2704_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~2704_q\,
	datad => \RAM1|ram_s~2832_q\,
	combout => \RAM1|ram_s~9454_combout\);

-- Location: LCCOMB_X61_Y35_N22
\RAM1|ram_s~9455\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9455_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9454_combout\ & ((\RAM1|ram_s~3088_q\))) # (!\RAM1|ram_s~9454_combout\ & (\RAM1|ram_s~2960_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~2960_q\,
	datac => \RAM1|ram_s~3088_q\,
	datad => \RAM1|ram_s~9454_combout\,
	combout => \RAM1|ram_s~9455_combout\);

-- Location: LCCOMB_X63_Y45_N16
\RAM1|ram_s~7056feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7056feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~7056feeder_combout\);

-- Location: FF_X63_Y45_N17
\RAM1|ram_s~7056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7056feeder_combout\,
	ena => \RAM1|ram_s~10196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7056_q\);

-- Location: FF_X63_Y45_N19
\RAM1|ram_s~6800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6800_q\);

-- Location: FF_X62_Y43_N23
\RAM1|ram_s~6928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6928_q\);

-- Location: LCCOMB_X63_Y45_N18
\RAM1|ram_s~9461\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9461_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~6928_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6800_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6800_q\,
	datad => \RAM1|ram_s~6928_q\,
	combout => \RAM1|ram_s~9461_combout\);

-- Location: FF_X62_Y44_N31
\RAM1|ram_s~7184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7184_q\);

-- Location: LCCOMB_X62_Y44_N30
\RAM1|ram_s~9462\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9462_combout\ = (\RAM1|ram_s~9461_combout\ & (((\RAM1|ram_s~7184_q\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~9461_combout\ & (\RAM1|ram_s~7056_q\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7056_q\,
	datab => \RAM1|ram_s~9461_combout\,
	datac => \RAM1|ram_s~7184_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9462_combout\);

-- Location: LCCOMB_X61_Y43_N10
\RAM1|ram_s~9463\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9463_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9460_combout\ & ((\RAM1|ram_s~9462_combout\))) # (!\RAM1|ram_s~9460_combout\ & (\RAM1|ram_s~9455_combout\)))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9460_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9460_combout\,
	datac => \RAM1|ram_s~9455_combout\,
	datad => \RAM1|ram_s~9462_combout\,
	combout => \RAM1|ram_s~9463_combout\);

-- Location: FF_X61_Y44_N19
\RAM1|ram_s~2640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10067_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2640_q\);

-- Location: LCCOMB_X59_Y40_N22
\RAM1|ram_s~2768feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2768feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~2768feeder_combout\);

-- Location: FF_X59_Y40_N23
\RAM1|ram_s~2768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2768feeder_combout\,
	ena => \RAM1|ram_s~10057_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2768_q\);

-- Location: LCCOMB_X61_Y44_N18
\RAM1|ram_s~9423\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9423_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~2768_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~2640_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~2640_q\,
	datad => \RAM1|ram_s~2768_q\,
	combout => \RAM1|ram_s~9423_combout\);

-- Location: FF_X65_Y45_N23
\RAM1|ram_s~3024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10071_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3024_q\);

-- Location: LCCOMB_X68_Y46_N10
\RAM1|ram_s~2896feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2896feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~2896feeder_combout\);

-- Location: FF_X68_Y46_N11
\RAM1|ram_s~2896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2896feeder_combout\,
	ena => \RAM1|ram_s~10062_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2896_q\);

-- Location: LCCOMB_X65_Y45_N22
\RAM1|ram_s~9424\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9424_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9423_combout\ & (\RAM1|ram_s~3024_q\)) # (!\RAM1|ram_s~9423_combout\ & ((\RAM1|ram_s~2896_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9423_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9423_combout\,
	datac => \RAM1|ram_s~3024_q\,
	datad => \RAM1|ram_s~2896_q\,
	combout => \RAM1|ram_s~9424_combout\);

-- Location: FF_X63_Y43_N15
\RAM1|ram_s~6736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6736_q\);

-- Location: FF_X62_Y43_N21
\RAM1|ram_s~6864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6864_q\);

-- Location: LCCOMB_X63_Y43_N14
\RAM1|ram_s~9430\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9430_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6864_q\))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6736_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6736_q\,
	datad => \RAM1|ram_s~6864_q\,
	combout => \RAM1|ram_s~9430_combout\);

-- Location: FF_X63_Y43_N1
\RAM1|ram_s~7120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7120_q\);

-- Location: FF_X66_Y45_N7
\RAM1|ram_s~6992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6992_q\);

-- Location: LCCOMB_X63_Y43_N0
\RAM1|ram_s~9431\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9431_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9430_combout\ & (\RAM1|ram_s~7120_q\)) # (!\RAM1|ram_s~9430_combout\ & ((\RAM1|ram_s~6992_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9430_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~9430_combout\,
	datac => \RAM1|ram_s~7120_q\,
	datad => \RAM1|ram_s~6992_q\,
	combout => \RAM1|ram_s~9431_combout\);

-- Location: LCCOMB_X66_Y36_N18
\RAM1|ram_s~4816feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4816feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~4816feeder_combout\);

-- Location: FF_X66_Y36_N19
\RAM1|ram_s~4816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4816feeder_combout\,
	ena => \RAM1|ram_s~9631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4816_q\);

-- Location: FF_X62_Y41_N21
\RAM1|ram_s~5072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5072_q\);

-- Location: LCCOMB_X76_Y41_N20
\RAM1|ram_s~4944feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4944feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~4944feeder_combout\);

-- Location: FF_X76_Y41_N21
\RAM1|ram_s~4944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4944feeder_combout\,
	ena => \RAM1|ram_s~9605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4944_q\);

-- Location: FF_X72_Y42_N1
\RAM1|ram_s~4688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4688_q\);

-- Location: LCCOMB_X72_Y42_N0
\RAM1|ram_s~9425\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9425_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~4944_q\) # ((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~4688_q\ & !\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4944_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~4688_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9425_combout\);

-- Location: LCCOMB_X62_Y41_N20
\RAM1|ram_s~9426\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9426_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9425_combout\ & ((\RAM1|ram_s~5072_q\))) # (!\RAM1|ram_s~9425_combout\ & (\RAM1|ram_s~4816_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~4816_q\,
	datac => \RAM1|ram_s~5072_q\,
	datad => \RAM1|ram_s~9425_combout\,
	combout => \RAM1|ram_s~9426_combout\);

-- Location: LCCOMB_X59_Y40_N24
\RAM1|ram_s~720feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~720feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~720feeder_combout\);

-- Location: FF_X59_Y40_N25
\RAM1|ram_s~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~720feeder_combout\,
	ena => \RAM1|ram_s~10134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~720_q\);

-- Location: FF_X68_Y43_N21
\RAM1|ram_s~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~976_q\);

-- Location: FF_X72_Y43_N9
\RAM1|ram_s~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~592_q\);

-- Location: LCCOMB_X73_Y46_N20
\RAM1|ram_s~848feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~848feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~848feeder_combout\);

-- Location: FF_X73_Y46_N21
\RAM1|ram_s~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~848feeder_combout\,
	ena => \RAM1|ram_s~10131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~848_q\);

-- Location: LCCOMB_X72_Y43_N8
\RAM1|ram_s~9427\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9427_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~848_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~592_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~592_q\,
	datad => \RAM1|ram_s~848_q\,
	combout => \RAM1|ram_s~9427_combout\);

-- Location: LCCOMB_X68_Y43_N20
\RAM1|ram_s~9428\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9428_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9427_combout\ & ((\RAM1|ram_s~976_q\))) # (!\RAM1|ram_s~9427_combout\ & (\RAM1|ram_s~720_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~720_q\,
	datac => \RAM1|ram_s~976_q\,
	datad => \RAM1|ram_s~9427_combout\,
	combout => \RAM1|ram_s~9428_combout\);

-- Location: LCCOMB_X68_Y43_N6
\RAM1|ram_s~9429\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9429_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~9426_combout\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9426_combout\,
	datad => \RAM1|ram_s~9428_combout\,
	combout => \RAM1|ram_s~9429_combout\);

-- Location: LCCOMB_X68_Y43_N24
\RAM1|ram_s~9432\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9432_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9429_combout\ & ((\RAM1|ram_s~9431_combout\))) # (!\RAM1|ram_s~9429_combout\ & (\RAM1|ram_s~9424_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9424_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9431_combout\,
	datad => \RAM1|ram_s~9429_combout\,
	combout => \RAM1|ram_s~9432_combout\);

-- Location: LCCOMB_X68_Y43_N18
\RAM1|ram_s~9464\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9464_combout\ = (\RAM1|ram_s~9453_combout\ & (((\RAM1|ram_s~9463_combout\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~9453_combout\ & (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9453_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~9463_combout\,
	datad => \RAM1|ram_s~9432_combout\,
	combout => \RAM1|ram_s~9464_combout\);

-- Location: LCCOMB_X68_Y46_N28
\RAM1|ram_s~3920feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3920feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~3920feeder_combout\);

-- Location: FF_X68_Y46_N29
\RAM1|ram_s~3920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3920feeder_combout\,
	ena => \RAM1|ram_s~10064_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3920_q\);

-- Location: FF_X63_Y46_N11
\RAM1|ram_s~1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1872_q\);

-- Location: LCCOMB_X63_Y46_N10
\RAM1|ram_s~9562\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9562_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3920_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~1872_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3920_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1872_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9562_combout\);

-- Location: FF_X67_Y46_N5
\RAM1|ram_s~8016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8016_q\);

-- Location: LCCOMB_X68_Y44_N26
\RAM1|ram_s~5968feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5968feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~5968feeder_combout\);

-- Location: FF_X68_Y44_N27
\RAM1|ram_s~5968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5968feeder_combout\,
	ena => \RAM1|ram_s~9608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5968_q\);

-- Location: LCCOMB_X67_Y46_N4
\RAM1|ram_s~9563\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9563_combout\ = (\RAM1|ram_s~9562_combout\ & (((\RAM1|ram_s~8016_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~9562_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5968_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9562_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~8016_q\,
	datad => \RAM1|ram_s~5968_q\,
	combout => \RAM1|ram_s~9563_combout\);

-- Location: FF_X70_Y41_N19
\RAM1|ram_s~5712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5712_q\);

-- Location: FF_X65_Y44_N15
\RAM1|ram_s~3664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10069_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3664_q\);

-- Location: FF_X70_Y41_N5
\RAM1|ram_s~1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1616_q\);

-- Location: LCCOMB_X70_Y41_N4
\RAM1|ram_s~9564\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9564_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~3664_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~1616_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3664_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1616_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9564_combout\);

-- Location: FF_X67_Y43_N5
\RAM1|ram_s~7760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7760_q\);

-- Location: LCCOMB_X67_Y43_N4
\RAM1|ram_s~9565\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9565_combout\ = (\RAM1|ram_s~9564_combout\ & (((\RAM1|ram_s~7760_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9564_combout\ & (\RAM1|ram_s~5712_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5712_q\,
	datab => \RAM1|ram_s~9564_combout\,
	datac => \RAM1|ram_s~7760_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9565_combout\);

-- Location: LCCOMB_X67_Y46_N6
\RAM1|ram_s~9566\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9566_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9563_combout\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9565_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9563_combout\,
	datac => \RAM1|ram_s~9565_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9566_combout\);

-- Location: FF_X68_Y45_N25
\RAM1|ram_s~6096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6096_q\);

-- Location: FF_X69_Y45_N13
\RAM1|ram_s~2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2000_q\);

-- Location: LCCOMB_X69_Y45_N12
\RAM1|ram_s~9567\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9567_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~6096_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~2000_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~6096_q\,
	datac => \RAM1|ram_s~2000_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9567_combout\);

-- Location: FF_X69_Y45_N31
\RAM1|ram_s~8144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8144_q\);

-- Location: FF_X69_Y44_N7
\RAM1|ram_s~4048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4048_q\);

-- Location: LCCOMB_X69_Y45_N30
\RAM1|ram_s~9568\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9568_combout\ = (\RAM1|ram_s~9567_combout\ & (((\RAM1|ram_s~8144_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~9567_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~4048_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9567_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8144_q\,
	datad => \RAM1|ram_s~4048_q\,
	combout => \RAM1|ram_s~9568_combout\);

-- Location: FF_X67_Y38_N21
\RAM1|ram_s~3792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10060_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3792_q\);

-- Location: FF_X67_Y43_N3
\RAM1|ram_s~7888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7888_q\);

-- Location: FF_X67_Y38_N23
\RAM1|ram_s~1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1744_q\);

-- Location: LCCOMB_X65_Y32_N28
\RAM1|ram_s~5840feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5840feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~5840feeder_combout\);

-- Location: FF_X65_Y32_N29
\RAM1|ram_s~5840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5840feeder_combout\,
	ena => \RAM1|ram_s~9641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5840_q\);

-- Location: LCCOMB_X67_Y38_N22
\RAM1|ram_s~9560\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9560_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5840_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1744_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1744_q\,
	datad => \RAM1|ram_s~5840_q\,
	combout => \RAM1|ram_s~9560_combout\);

-- Location: LCCOMB_X67_Y43_N2
\RAM1|ram_s~9561\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9561_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9560_combout\ & ((\RAM1|ram_s~7888_q\))) # (!\RAM1|ram_s~9560_combout\ & (\RAM1|ram_s~3792_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3792_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7888_q\,
	datad => \RAM1|ram_s~9560_combout\,
	combout => \RAM1|ram_s~9561_combout\);

-- Location: LCCOMB_X67_Y46_N24
\RAM1|ram_s~9569\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9569_combout\ = (\RAM1|ram_s~9566_combout\ & ((\RAM1|ram_s~9568_combout\) # ((!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9566_combout\ & (((\RAM1|ram_s~9561_combout\ & \ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9566_combout\,
	datab => \RAM1|ram_s~9568_combout\,
	datac => \RAM1|ram_s~9561_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9569_combout\);

-- Location: FF_X66_Y33_N29
\RAM1|ram_s~1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1712_q\);

-- Location: FF_X66_Y33_N11
\RAM1|ram_s~5808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5808_q\);

-- Location: LCCOMB_X66_Y33_N28
\RAM1|ram_s~9572\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9572_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5808_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1712_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1712_q\,
	datad => \RAM1|ram_s~5808_q\,
	combout => \RAM1|ram_s~9572_combout\);

-- Location: FF_X67_Y33_N9
\RAM1|ram_s~7856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7856_q\);

-- Location: FF_X67_Y33_N7
\RAM1|ram_s~3760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3760_q\);

-- Location: LCCOMB_X67_Y33_N8
\RAM1|ram_s~9573\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9573_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9572_combout\ & (\RAM1|ram_s~7856_q\)) # (!\RAM1|ram_s~9572_combout\ & ((\RAM1|ram_s~3760_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9572_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9572_combout\,
	datac => \RAM1|ram_s~7856_q\,
	datad => \RAM1|ram_s~3760_q\,
	combout => \RAM1|ram_s~9573_combout\);

-- Location: LCCOMB_X73_Y40_N12
\RAM1|ram_s~5680feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5680feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~5680feeder_combout\);

-- Location: FF_X73_Y40_N13
\RAM1|ram_s~5680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5680feeder_combout\,
	ena => \RAM1|ram_s~9661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5680_q\);

-- Location: FF_X72_Y39_N17
\RAM1|ram_s~1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1584_q\);

-- Location: FF_X76_Y40_N11
\RAM1|ram_s~3632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3632_q\);

-- Location: LCCOMB_X72_Y39_N16
\RAM1|ram_s~9574\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9574_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3632_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1584_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1584_q\,
	datad => \RAM1|ram_s~3632_q\,
	combout => \RAM1|ram_s~9574_combout\);

-- Location: FF_X76_Y40_N5
\RAM1|ram_s~7728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7728_q\);

-- Location: LCCOMB_X76_Y40_N4
\RAM1|ram_s~9575\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9575_combout\ = (\RAM1|ram_s~9574_combout\ & (((\RAM1|ram_s~7728_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9574_combout\ & (\RAM1|ram_s~5680_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5680_q\,
	datab => \RAM1|ram_s~9574_combout\,
	datac => \RAM1|ram_s~7728_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9575_combout\);

-- Location: LCCOMB_X76_Y35_N30
\RAM1|ram_s~9576\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9576_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9573_combout\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((!\ULA1|Add0~19_combout\ & \RAM1|ram_s~9575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9573_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~9575_combout\,
	combout => \RAM1|ram_s~9576_combout\);

-- Location: FF_X77_Y38_N27
\RAM1|ram_s~6064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6064_q\);

-- Location: FF_X77_Y38_N13
\RAM1|ram_s~1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1968_q\);

-- Location: LCCOMB_X77_Y38_N12
\RAM1|ram_s~9577\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9577_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~6064_q\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~1968_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6064_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1968_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9577_combout\);

-- Location: FF_X73_Y35_N21
\RAM1|ram_s~8112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8112_q\);

-- Location: FF_X73_Y35_N11
\RAM1|ram_s~4016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4016_q\);

-- Location: LCCOMB_X73_Y35_N20
\RAM1|ram_s~9578\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9578_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9577_combout\ & (\RAM1|ram_s~8112_q\)) # (!\RAM1|ram_s~9577_combout\ & ((\RAM1|ram_s~4016_q\))))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9577_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9577_combout\,
	datac => \RAM1|ram_s~8112_q\,
	datad => \RAM1|ram_s~4016_q\,
	combout => \RAM1|ram_s~9578_combout\);

-- Location: LCCOMB_X75_Y44_N2
\RAM1|ram_s~5936feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5936feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~5936feeder_combout\);

-- Location: FF_X75_Y44_N3
\RAM1|ram_s~5936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5936feeder_combout\,
	ena => \RAM1|ram_s~9614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5936_q\);

-- Location: FF_X76_Y44_N9
\RAM1|ram_s~3888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10079_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3888_q\);

-- Location: FF_X74_Y44_N29
\RAM1|ram_s~1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1840_q\);

-- Location: LCCOMB_X74_Y44_N28
\RAM1|ram_s~9570\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9570_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~3888_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~1840_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3888_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1840_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9570_combout\);

-- Location: FF_X76_Y42_N9
\RAM1|ram_s~7984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7984_q\);

-- Location: LCCOMB_X76_Y42_N8
\RAM1|ram_s~9571\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9571_combout\ = (\RAM1|ram_s~9570_combout\ & (((\RAM1|ram_s~7984_q\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9570_combout\ & (\RAM1|ram_s~5936_q\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5936_q\,
	datab => \RAM1|ram_s~9570_combout\,
	datac => \RAM1|ram_s~7984_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9571_combout\);

-- Location: LCCOMB_X76_Y35_N24
\RAM1|ram_s~9579\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9579_combout\ = (\RAM1|ram_s~9576_combout\ & ((\RAM1|ram_s~9578_combout\) # ((!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~9576_combout\ & (((\ULA1|Add0~19_combout\ & \RAM1|ram_s~9571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9576_combout\,
	datab => \RAM1|ram_s~9578_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~9571_combout\,
	combout => \RAM1|ram_s~9579_combout\);

-- Location: LCCOMB_X69_Y39_N4
\RAM1|ram_s~9580\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9580_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9569_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9579_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9569_combout\,
	datac => \RAM1|ram_s~9579_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9580_combout\);

-- Location: LCCOMB_X80_Y40_N6
\RAM1|ram_s~3952feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3952feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~3952feeder_combout\);

-- Location: FF_X80_Y40_N7
\RAM1|ram_s~3952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3952feeder_combout\,
	ena => \RAM1|ram_s~10039_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3952_q\);

-- Location: FF_X74_Y40_N23
\RAM1|ram_s~1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1904_q\);

-- Location: LCCOMB_X74_Y40_N22
\RAM1|ram_s~9550\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9550_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~3952_q\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~1904_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~3952_q\,
	datac => \RAM1|ram_s~1904_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9550_combout\);

-- Location: FF_X74_Y37_N25
\RAM1|ram_s~8048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8048_q\);

-- Location: FF_X74_Y40_N29
\RAM1|ram_s~6000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6000_q\);

-- Location: LCCOMB_X74_Y37_N24
\RAM1|ram_s~9551\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9551_combout\ = (\RAM1|ram_s~9550_combout\ & (((\RAM1|ram_s~8048_q\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~9550_combout\ & (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~6000_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9550_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~8048_q\,
	datad => \RAM1|ram_s~6000_q\,
	combout => \RAM1|ram_s~9551_combout\);

-- Location: LCCOMB_X76_Y37_N18
\RAM1|ram_s~4080feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4080feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~4080feeder_combout\);

-- Location: FF_X76_Y37_N19
\RAM1|ram_s~4080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4080feeder_combout\,
	ena => \RAM1|ram_s~10056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4080_q\);

-- Location: FF_X74_Y37_N21
\RAM1|ram_s~8176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8176_q\);

-- Location: FF_X75_Y33_N3
\RAM1|ram_s~2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2032_q\);

-- Location: FF_X75_Y33_N25
\RAM1|ram_s~6128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6128_q\);

-- Location: LCCOMB_X75_Y33_N2
\RAM1|ram_s~9557\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9557_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~6128_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2032_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~2032_q\,
	datad => \RAM1|ram_s~6128_q\,
	combout => \RAM1|ram_s~9557_combout\);

-- Location: LCCOMB_X74_Y37_N20
\RAM1|ram_s~9558\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9558_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9557_combout\ & ((\RAM1|ram_s~8176_q\))) # (!\RAM1|ram_s~9557_combout\ & (\RAM1|ram_s~4080_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4080_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8176_q\,
	datad => \RAM1|ram_s~9557_combout\,
	combout => \RAM1|ram_s~9558_combout\);

-- Location: FF_X68_Y30_N9
\RAM1|ram_s~5872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5872_q\);

-- Location: FF_X67_Y31_N27
\RAM1|ram_s~1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1776_q\);

-- Location: LCCOMB_X67_Y31_N26
\RAM1|ram_s~9552\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9552_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5872_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~1776_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5872_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1776_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9552_combout\);

-- Location: FF_X74_Y32_N15
\RAM1|ram_s~7920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7920_q\);

-- Location: LCCOMB_X68_Y37_N16
\RAM1|ram_s~3824feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3824feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~3824feeder_combout\);

-- Location: FF_X68_Y37_N17
\RAM1|ram_s~3824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3824feeder_combout\,
	ena => \RAM1|ram_s~10045_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3824_q\);

-- Location: LCCOMB_X74_Y32_N14
\RAM1|ram_s~9553\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9553_combout\ = (\RAM1|ram_s~9552_combout\ & (((\RAM1|ram_s~7920_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~9552_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3824_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9552_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7920_q\,
	datad => \RAM1|ram_s~3824_q\,
	combout => \RAM1|ram_s~9553_combout\);

-- Location: LCCOMB_X70_Y36_N22
\RAM1|ram_s~5744feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5744feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~5744feeder_combout\);

-- Location: FF_X70_Y36_N23
\RAM1|ram_s~5744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5744feeder_combout\,
	ena => \RAM1|ram_s~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5744_q\);

-- Location: FF_X74_Y39_N17
\RAM1|ram_s~7792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7792_q\);

-- Location: FF_X77_Y39_N21
\RAM1|ram_s~1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1648_q\);

-- Location: FF_X80_Y39_N7
\RAM1|ram_s~3696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10051_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3696_q\);

-- Location: LCCOMB_X77_Y39_N20
\RAM1|ram_s~9554\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9554_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3696_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1648_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1648_q\,
	datad => \RAM1|ram_s~3696_q\,
	combout => \RAM1|ram_s~9554_combout\);

-- Location: LCCOMB_X74_Y39_N16
\RAM1|ram_s~9555\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9555_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9554_combout\ & ((\RAM1|ram_s~7792_q\))) # (!\RAM1|ram_s~9554_combout\ & (\RAM1|ram_s~5744_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5744_q\,
	datac => \RAM1|ram_s~7792_q\,
	datad => \RAM1|ram_s~9554_combout\,
	combout => \RAM1|ram_s~9555_combout\);

-- Location: LCCOMB_X74_Y37_N26
\RAM1|ram_s~9556\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9556_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9553_combout\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9555_combout\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~9553_combout\,
	datac => \RAM1|ram_s~9555_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9556_combout\);

-- Location: LCCOMB_X74_Y37_N6
\RAM1|ram_s~9559\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9559_combout\ = (\RAM1|ram_s~9556_combout\ & (((\RAM1|ram_s~9558_combout\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~9556_combout\ & (\RAM1|ram_s~9551_combout\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9551_combout\,
	datab => \RAM1|ram_s~9558_combout\,
	datac => \RAM1|ram_s~9556_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~9559_combout\);

-- Location: FF_X70_Y35_N25
\RAM1|ram_s~5776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5776_q\);

-- Location: FF_X70_Y43_N1
\RAM1|ram_s~7824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7824_q\);

-- Location: LCCOMB_X62_Y35_N14
\RAM1|ram_s~3728feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3728feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~3728feeder_combout\);

-- Location: FF_X62_Y35_N15
\RAM1|ram_s~3728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3728feeder_combout\,
	ena => \RAM1|ram_s~10107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3728_q\);

-- Location: FF_X63_Y39_N15
\RAM1|ram_s~1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1680_q\);

-- Location: LCCOMB_X63_Y39_N14
\RAM1|ram_s~9585\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9585_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3728_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~1680_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~3728_q\,
	datac => \RAM1|ram_s~1680_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9585_combout\);

-- Location: LCCOMB_X70_Y43_N0
\RAM1|ram_s~9586\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9586_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9585_combout\ & ((\RAM1|ram_s~7824_q\))) # (!\RAM1|ram_s~9585_combout\ & (\RAM1|ram_s~5776_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5776_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~7824_q\,
	datad => \RAM1|ram_s~9585_combout\,
	combout => \RAM1|ram_s~9586_combout\);

-- Location: FF_X66_Y46_N7
\RAM1|ram_s~1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1936_q\);

-- Location: LCCOMB_X62_Y35_N12
\RAM1|ram_s~3984feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3984feeder_combout\ = \BR1|saidaB[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[7]~8_combout\,
	combout => \RAM1|ram_s~3984feeder_combout\);

-- Location: FF_X62_Y35_N13
\RAM1|ram_s~3984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3984feeder_combout\,
	ena => \RAM1|ram_s~10103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3984_q\);

-- Location: LCCOMB_X66_Y46_N6
\RAM1|ram_s~9583\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9583_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~3984_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~1936_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~1936_q\,
	datad => \RAM1|ram_s~3984_q\,
	combout => \RAM1|ram_s~9583_combout\);

-- Location: FF_X69_Y46_N31
\RAM1|ram_s~8080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8080_q\);

-- Location: FF_X69_Y39_N15
\RAM1|ram_s~6032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6032_q\);

-- Location: LCCOMB_X69_Y46_N30
\RAM1|ram_s~9584\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9584_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9583_combout\ & (\RAM1|ram_s~8080_q\)) # (!\RAM1|ram_s~9583_combout\ & ((\RAM1|ram_s~6032_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9583_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9583_combout\,
	datac => \RAM1|ram_s~8080_q\,
	datad => \RAM1|ram_s~6032_q\,
	combout => \RAM1|ram_s~9584_combout\);

-- Location: LCCOMB_X69_Y46_N0
\RAM1|ram_s~9587\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9587_combout\ = (\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~9584_combout\) # (\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9586_combout\ & ((!\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9586_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9584_combout\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~9587_combout\);

-- Location: FF_X67_Y30_N7
\RAM1|ram_s~5904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5904_q\);

-- Location: FF_X66_Y37_N7
\RAM1|ram_s~1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1808_q\);

-- Location: LCCOMB_X66_Y37_N6
\RAM1|ram_s~9581\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9581_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~5904_q\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~1808_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5904_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1808_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9581_combout\);

-- Location: FF_X66_Y35_N27
\RAM1|ram_s~7952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7952_q\);

-- Location: FF_X62_Y34_N31
\RAM1|ram_s~3856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3856_q\);

-- Location: LCCOMB_X66_Y35_N26
\RAM1|ram_s~9582\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9582_combout\ = (\RAM1|ram_s~9581_combout\ & (((\RAM1|ram_s~7952_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~9581_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3856_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9581_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7952_q\,
	datad => \RAM1|ram_s~3856_q\,
	combout => \RAM1|ram_s~9582_combout\);

-- Location: FF_X68_Y35_N15
\RAM1|ram_s~4112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4112_q\);

-- Location: FF_X65_Y43_N25
\RAM1|ram_s~8208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8208_q\);

-- Location: FF_X66_Y40_N21
\RAM1|ram_s~2064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2064_q\);

-- Location: FF_X68_Y40_N23
\RAM1|ram_s~6160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[7]~8_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6160_q\);

-- Location: LCCOMB_X66_Y40_N20
\RAM1|ram_s~9588\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9588_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~6160_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~2064_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~2064_q\,
	datad => \RAM1|ram_s~6160_q\,
	combout => \RAM1|ram_s~9588_combout\);

-- Location: LCCOMB_X65_Y43_N24
\RAM1|ram_s~9589\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9589_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9588_combout\ & ((\RAM1|ram_s~8208_q\))) # (!\RAM1|ram_s~9588_combout\ & (\RAM1|ram_s~4112_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4112_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~8208_q\,
	datad => \RAM1|ram_s~9588_combout\,
	combout => \RAM1|ram_s~9589_combout\);

-- Location: LCCOMB_X65_Y43_N10
\RAM1|ram_s~9590\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9590_combout\ = (\RAM1|ram_s~9587_combout\ & (((\RAM1|ram_s~9589_combout\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~9587_combout\ & (\RAM1|ram_s~9582_combout\ & (\ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9587_combout\,
	datab => \RAM1|ram_s~9582_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~9589_combout\,
	combout => \RAM1|ram_s~9590_combout\);

-- Location: LCCOMB_X69_Y39_N0
\RAM1|ram_s~9591\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9591_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9580_combout\ & ((\RAM1|ram_s~9590_combout\))) # (!\RAM1|ram_s~9580_combout\ & (\RAM1|ram_s~9559_combout\)))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9580_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9580_combout\,
	datac => \RAM1|ram_s~9559_combout\,
	datad => \RAM1|ram_s~9590_combout\,
	combout => \RAM1|ram_s~9591_combout\);

-- Location: LCCOMB_X69_Y39_N10
\RAM1|ram_s~9592\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9592_combout\ = (\RAM1|ram_s~9549_combout\ & (((\RAM1|ram_s~9591_combout\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9549_combout\ & (\RAM1|ram_s~9464_combout\ & (\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9549_combout\,
	datab => \RAM1|ram_s~9464_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9591_combout\,
	combout => \RAM1|ram_s~9592_combout\);

-- Location: LCCOMB_X73_Y43_N28
\MUXULARAM|b[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXULARAM|b[7]~7_combout\ = (\PC|DOUT\(2) & ((\ROM1|memROM~1_combout\ & (\RAM1|ram_s~9592_combout\)) # (!\ROM1|memROM~1_combout\ & ((\ULA1|Add0~24_combout\))))) # (!\PC|DOUT\(2) & (((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~9592_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \MUXULARAM|b[7]~7_combout\);

-- Location: LCCOMB_X76_Y43_N0
\BR1|registrador~45feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~45feeder_combout\ = \MUXULARAM|b[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXULARAM|b[7]~7_combout\,
	combout => \BR1|registrador~45feeder_combout\);

-- Location: FF_X76_Y43_N1
\BR1|registrador~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~45feeder_combout\,
	ena => \BR1|registrador~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~45_q\);

-- Location: LCCOMB_X76_Y43_N26
\BR1|registrador~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1069_combout\ = (\ROM1|memROM~0_combout\ & ((\PC|DOUT\(7) & ((\BR1|registrador~45_q\))) # (!\PC|DOUT\(7) & (!\PC|DOUT\(2))))) # (!\ROM1|memROM~0_combout\ & (((\BR1|registrador~45_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \BR1|registrador~45_q\,
	datac => \ROM1|memROM~0_combout\,
	datad => \PC|DOUT\(7),
	combout => \BR1|registrador~1069_combout\);

-- Location: LCCOMB_X73_Y43_N2
\BR1|registrador~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~365feeder_combout\ = \MUXULARAM|b[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXULARAM|b[7]~7_combout\,
	combout => \BR1|registrador~365feeder_combout\);

-- Location: FF_X73_Y43_N3
\BR1|registrador~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~365feeder_combout\,
	ena => \BR1|registrador~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~365_q\);

-- Location: LCCOMB_X73_Y43_N12
\BR1|registrador~397feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~397feeder_combout\ = \MUXULARAM|b[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXULARAM|b[7]~7_combout\,
	combout => \BR1|registrador~397feeder_combout\);

-- Location: FF_X73_Y43_N13
\BR1|registrador~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~397feeder_combout\,
	ena => \BR1|registrador~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~397_q\);

-- Location: LCCOMB_X73_Y43_N22
\BR1|saidaB[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|saidaB[7]~8_combout\ = (\ROM1|memROM~1_combout\ & ((\BR1|registrador~1069_combout\ & ((\BR1|registrador~397_q\))) # (!\BR1|registrador~1069_combout\ & (\BR1|registrador~365_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR1|registrador~1069_combout\,
	datab => \BR1|registrador~365_q\,
	datac => \ROM1|memROM~1_combout\,
	datad => \BR1|registrador~397_q\,
	combout => \BR1|saidaB[7]~8_combout\);

-- Location: LCCOMB_X88_Y31_N20
\ULA1|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~23_combout\ = \SW[0]~input_o\ $ (((!\SW[1]~input_o\ & \BR1|saidaB[7]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \BR1|saidaB[7]~8_combout\,
	datad => \SW[0]~input_o\,
	combout => \ULA1|Add0~23_combout\);

-- Location: LCCOMB_X74_Y34_N28
\RAM1|ram_s~6895feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6895feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~6895feeder_combout\);

-- Location: FF_X74_Y34_N29
\RAM1|ram_s~6895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6895feeder_combout\,
	ena => \RAM1|ram_s~10182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6895_q\);

-- Location: FF_X63_Y38_N17
\RAM1|ram_s~6831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6831_q\);

-- Location: LCCOMB_X63_Y38_N16
\RAM1|ram_s~9286\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9286_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~6895_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~6831_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6895_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~6831_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9286_combout\);

-- Location: FF_X62_Y43_N19
\RAM1|ram_s~6927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6927_q\);

-- Location: FF_X62_Y43_N1
\RAM1|ram_s~6863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6863_q\);

-- Location: LCCOMB_X62_Y43_N18
\RAM1|ram_s~9287\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9287_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9286_combout\ & (\RAM1|ram_s~6927_q\)) # (!\RAM1|ram_s~9286_combout\ & ((\RAM1|ram_s~6863_q\))))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9286_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~9286_combout\,
	datac => \RAM1|ram_s~6927_q\,
	datad => \RAM1|ram_s~6863_q\,
	combout => \RAM1|ram_s~9287_combout\);

-- Location: FF_X63_Y42_N17
\RAM1|ram_s~6319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6319_q\);

-- Location: FF_X63_Y42_N7
\RAM1|ram_s~6351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6351_q\);

-- Location: LCCOMB_X63_Y42_N16
\RAM1|ram_s~9288\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9288_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~6351_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~6319_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~6319_q\,
	datad => \RAM1|ram_s~6351_q\,
	combout => \RAM1|ram_s~9288_combout\);

-- Location: LCCOMB_X73_Y34_N28
\RAM1|ram_s~6383feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6383feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~6383feeder_combout\);

-- Location: FF_X73_Y34_N29
\RAM1|ram_s~6383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6383feeder_combout\,
	ena => \RAM1|ram_s~10221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6383_q\);

-- Location: FF_X60_Y32_N29
\RAM1|ram_s~6415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6415_q\);

-- Location: LCCOMB_X60_Y32_N28
\RAM1|ram_s~9289\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9289_combout\ = (\RAM1|ram_s~9288_combout\ & (((\RAM1|ram_s~6415_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9288_combout\ & (\RAM1|ram_s~6383_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9288_combout\,
	datab => \RAM1|ram_s~6383_q\,
	datac => \RAM1|ram_s~6415_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9289_combout\);

-- Location: LCCOMB_X61_Y31_N10
\RAM1|ram_s~9290\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9290_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~9287_combout\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9287_combout\,
	datad => \RAM1|ram_s~9289_combout\,
	combout => \RAM1|ram_s~9290_combout\);

-- Location: FF_X60_Y38_N17
\RAM1|ram_s~7343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7343_q\);

-- Location: LCCOMB_X58_Y43_N26
\RAM1|ram_s~7375feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7375feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~7375feeder_combout\);

-- Location: FF_X58_Y43_N27
\RAM1|ram_s~7375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7375feeder_combout\,
	ena => \RAM1|ram_s~10199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7375_q\);

-- Location: LCCOMB_X60_Y38_N16
\RAM1|ram_s~9284\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9284_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~7375_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~7343_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~7343_q\,
	datad => \RAM1|ram_s~7375_q\,
	combout => \RAM1|ram_s~9284_combout\);

-- Location: FF_X61_Y32_N31
\RAM1|ram_s~7439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7439_q\);

-- Location: FF_X65_Y36_N5
\RAM1|ram_s~7407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7407_q\);

-- Location: LCCOMB_X61_Y32_N30
\RAM1|ram_s~9285\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9285_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9284_combout\ & (\RAM1|ram_s~7439_q\)) # (!\RAM1|ram_s~9284_combout\ & ((\RAM1|ram_s~7407_q\))))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9284_combout\,
	datac => \RAM1|ram_s~7439_q\,
	datad => \RAM1|ram_s~7407_q\,
	combout => \RAM1|ram_s~9285_combout\);

-- Location: FF_X66_Y35_N31
\RAM1|ram_s~7887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7887_q\);

-- Location: FF_X66_Y35_N25
\RAM1|ram_s~7951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7951_q\);

-- Location: LCCOMB_X74_Y32_N20
\RAM1|ram_s~7919feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7919feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~7919feeder_combout\);

-- Location: FF_X74_Y32_N21
\RAM1|ram_s~7919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7919feeder_combout\,
	ena => \RAM1|ram_s~10239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7919_q\);

-- Location: FF_X67_Y33_N27
\RAM1|ram_s~7855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7855_q\);

-- Location: LCCOMB_X67_Y33_N26
\RAM1|ram_s~9291\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9291_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~7919_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~7855_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7919_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~7855_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9291_combout\);

-- Location: LCCOMB_X66_Y35_N24
\RAM1|ram_s~9292\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9292_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9291_combout\ & ((\RAM1|ram_s~7951_q\))) # (!\RAM1|ram_s~9291_combout\ & (\RAM1|ram_s~7887_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7887_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~7951_q\,
	datad => \RAM1|ram_s~9291_combout\,
	combout => \RAM1|ram_s~9292_combout\);

-- Location: LCCOMB_X61_Y31_N12
\RAM1|ram_s~9293\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9293_combout\ = (\RAM1|ram_s~9290_combout\ & (((\RAM1|ram_s~9292_combout\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~9290_combout\ & (\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9285_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9290_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9285_combout\,
	datad => \RAM1|ram_s~9292_combout\,
	combout => \RAM1|ram_s~9293_combout\);

-- Location: LCCOMB_X75_Y35_N22
\RAM1|ram_s~3311feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3311feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~3311feeder_combout\);

-- Location: FF_X75_Y35_N23
\RAM1|ram_s~3311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3311feeder_combout\,
	ena => \RAM1|ram_s~10042_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3311_q\);

-- Location: FF_X59_Y33_N27
\RAM1|ram_s~3343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3343_q\);

-- Location: FF_X60_Y37_N5
\RAM1|ram_s~3247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3247_q\);

-- Location: FF_X62_Y40_N27
\RAM1|ram_s~3279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10058_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3279_q\);

-- Location: LCCOMB_X60_Y37_N4
\RAM1|ram_s~9253\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9253_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~3279_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~3247_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~3247_q\,
	datad => \RAM1|ram_s~3279_q\,
	combout => \RAM1|ram_s~9253_combout\);

-- Location: LCCOMB_X59_Y33_N26
\RAM1|ram_s~9254\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9254_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9253_combout\ & ((\RAM1|ram_s~3343_q\))) # (!\RAM1|ram_s~9253_combout\ & (\RAM1|ram_s~3311_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3311_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~3343_q\,
	datad => \RAM1|ram_s~9253_combout\,
	combout => \RAM1|ram_s~9254_combout\);

-- Location: LCCOMB_X59_Y40_N2
\RAM1|ram_s~2767feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2767feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~2767feeder_combout\);

-- Location: FF_X59_Y40_N3
\RAM1|ram_s~2767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2767feeder_combout\,
	ena => \RAM1|ram_s~10057_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2767_q\);

-- Location: FF_X61_Y34_N3
\RAM1|ram_s~2831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10094_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2831_q\);

-- Location: FF_X67_Y34_N29
\RAM1|ram_s~2735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10081_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2735_q\);

-- Location: LCCOMB_X67_Y34_N10
\RAM1|ram_s~2799feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2799feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~2799feeder_combout\);

-- Location: FF_X67_Y34_N11
\RAM1|ram_s~2799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2799feeder_combout\,
	ena => \RAM1|ram_s~10041_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2799_q\);

-- Location: LCCOMB_X67_Y34_N28
\RAM1|ram_s~9255\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9255_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~2799_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~2735_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~2735_q\,
	datad => \RAM1|ram_s~2799_q\,
	combout => \RAM1|ram_s~9255_combout\);

-- Location: LCCOMB_X61_Y34_N2
\RAM1|ram_s~9256\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9256_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9255_combout\ & ((\RAM1|ram_s~2831_q\))) # (!\RAM1|ram_s~9255_combout\ & (\RAM1|ram_s~2767_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~2767_q\,
	datac => \RAM1|ram_s~2831_q\,
	datad => \RAM1|ram_s~9255_combout\,
	combout => \RAM1|ram_s~9256_combout\);

-- Location: LCCOMB_X84_Y31_N0
\RAM1|ram_s~2287feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2287feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~2287feeder_combout\);

-- Location: FF_X84_Y31_N1
\RAM1|ram_s~2287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2287feeder_combout\,
	ena => \RAM1|ram_s~10044_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2287_q\);

-- Location: FF_X61_Y31_N1
\RAM1|ram_s~2319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2319_q\);

-- Location: FF_X60_Y34_N1
\RAM1|ram_s~2223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2223_q\);

-- Location: FF_X63_Y40_N17
\RAM1|ram_s~2255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10059_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2255_q\);

-- Location: LCCOMB_X60_Y34_N0
\RAM1|ram_s~9257\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9257_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~2255_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~2223_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~2223_q\,
	datad => \RAM1|ram_s~2255_q\,
	combout => \RAM1|ram_s~9257_combout\);

-- Location: LCCOMB_X61_Y31_N0
\RAM1|ram_s~9258\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9258_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9257_combout\ & ((\RAM1|ram_s~2319_q\))) # (!\RAM1|ram_s~9257_combout\ & (\RAM1|ram_s~2287_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~2287_q\,
	datac => \RAM1|ram_s~2319_q\,
	datad => \RAM1|ram_s~9257_combout\,
	combout => \RAM1|ram_s~9258_combout\);

-- Location: LCCOMB_X61_Y31_N26
\RAM1|ram_s~9259\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9259_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~9256_combout\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9256_combout\,
	datad => \RAM1|ram_s~9258_combout\,
	combout => \RAM1|ram_s~9259_combout\);

-- Location: FF_X67_Y33_N1
\RAM1|ram_s~3759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3759_q\);

-- Location: LCCOMB_X68_Y37_N20
\RAM1|ram_s~3823feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3823feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~3823feeder_combout\);

-- Location: FF_X68_Y37_N21
\RAM1|ram_s~3823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3823feeder_combout\,
	ena => \RAM1|ram_s~10045_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3823_q\);

-- Location: LCCOMB_X67_Y33_N0
\RAM1|ram_s~9260\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9260_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~3823_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~3759_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~3759_q\,
	datad => \RAM1|ram_s~3823_q\,
	combout => \RAM1|ram_s~9260_combout\);

-- Location: LCCOMB_X67_Y38_N8
\RAM1|ram_s~3791feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3791feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~3791feeder_combout\);

-- Location: FF_X67_Y38_N9
\RAM1|ram_s~3791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3791feeder_combout\,
	ena => \RAM1|ram_s~10060_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3791_q\);

-- Location: FF_X62_Y34_N29
\RAM1|ram_s~3855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3855_q\);

-- Location: LCCOMB_X62_Y34_N28
\RAM1|ram_s~9261\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9261_combout\ = (\RAM1|ram_s~9260_combout\ & (((\RAM1|ram_s~3855_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9260_combout\ & (\RAM1|ram_s~3791_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9260_combout\,
	datab => \RAM1|ram_s~3791_q\,
	datac => \RAM1|ram_s~3855_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9261_combout\);

-- Location: LCCOMB_X61_Y31_N20
\RAM1|ram_s~9262\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9262_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9259_combout\ & ((\RAM1|ram_s~9261_combout\))) # (!\RAM1|ram_s~9259_combout\ & (\RAM1|ram_s~9254_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9254_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~9259_combout\,
	datad => \RAM1|ram_s~9261_combout\,
	combout => \RAM1|ram_s~9262_combout\);

-- Location: FF_X60_Y38_N31
\RAM1|ram_s~1199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1199_q\);

-- Location: LCCOMB_X68_Y37_N14
\RAM1|ram_s~1231feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1231feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~1231feeder_combout\);

-- Location: FF_X68_Y37_N15
\RAM1|ram_s~1231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1231feeder_combout\,
	ena => \RAM1|ram_s~10118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1231_q\);

-- Location: LCCOMB_X60_Y38_N30
\RAM1|ram_s~9275\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9275_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~1231_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~1199_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~1199_q\,
	datad => \RAM1|ram_s~1231_q\,
	combout => \RAM1|ram_s~9275_combout\);

-- Location: FF_X58_Y37_N13
\RAM1|ram_s~1295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1295_q\);

-- Location: LCCOMB_X65_Y34_N0
\RAM1|ram_s~1263feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1263feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~1263feeder_combout\);

-- Location: FF_X65_Y34_N1
\RAM1|ram_s~1263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1263feeder_combout\,
	ena => \RAM1|ram_s~10113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1263_q\);

-- Location: LCCOMB_X58_Y37_N12
\RAM1|ram_s~9276\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9276_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9275_combout\ & (\RAM1|ram_s~1295_q\)) # (!\RAM1|ram_s~9275_combout\ & ((\RAM1|ram_s~1263_q\))))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9275_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9275_combout\,
	datac => \RAM1|ram_s~1295_q\,
	datad => \RAM1|ram_s~1263_q\,
	combout => \RAM1|ram_s~9276_combout\);

-- Location: FF_X63_Y40_N19
\RAM1|ram_s~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~207_q\);

-- Location: FF_X59_Y34_N21
\RAM1|ram_s~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~175_q\);

-- Location: LCCOMB_X59_Y34_N20
\RAM1|ram_s~9277\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9277_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~207_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~175_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~207_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~175_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9277_combout\);

-- Location: FF_X63_Y32_N5
\RAM1|ram_s~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~271_q\);

-- Location: FF_X63_Y32_N3
\RAM1|ram_s~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~239_q\);

-- Location: LCCOMB_X63_Y32_N4
\RAM1|ram_s~9278\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9278_combout\ = (\RAM1|ram_s~9277_combout\ & (((\RAM1|ram_s~271_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~9277_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~239_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9277_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~271_q\,
	datad => \RAM1|ram_s~239_q\,
	combout => \RAM1|ram_s~9278_combout\);

-- Location: LCCOMB_X62_Y37_N6
\RAM1|ram_s~9279\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9279_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9276_combout\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9278_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9276_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9278_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9279_combout\);

-- Location: LCCOMB_X59_Y40_N4
\RAM1|ram_s~719feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~719feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~719feeder_combout\);

-- Location: FF_X59_Y40_N5
\RAM1|ram_s~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~719feeder_combout\,
	ena => \RAM1|ram_s~10134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~719_q\);

-- Location: FF_X60_Y36_N9
\RAM1|ram_s~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~783_q\);

-- Location: LCCOMB_X72_Y33_N28
\RAM1|ram_s~751feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~751feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~751feeder_combout\);

-- Location: FF_X72_Y33_N29
\RAM1|ram_s~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~751feeder_combout\,
	ena => \RAM1|ram_s~10135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~751_q\);

-- Location: FF_X68_Y34_N27
\RAM1|ram_s~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~687_q\);

-- Location: LCCOMB_X68_Y34_N26
\RAM1|ram_s~9273\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9273_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~751_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~687_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~751_q\,
	datac => \RAM1|ram_s~687_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9273_combout\);

-- Location: LCCOMB_X60_Y36_N8
\RAM1|ram_s~9274\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9274_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9273_combout\ & ((\RAM1|ram_s~783_q\))) # (!\RAM1|ram_s~9273_combout\ & (\RAM1|ram_s~719_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~719_q\,
	datac => \RAM1|ram_s~783_q\,
	datad => \RAM1|ram_s~9273_combout\,
	combout => \RAM1|ram_s~9274_combout\);

-- Location: LCCOMB_X67_Y38_N18
\RAM1|ram_s~1743feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1743feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~1743feeder_combout\);

-- Location: FF_X67_Y38_N19
\RAM1|ram_s~1743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1743feeder_combout\,
	ena => \RAM1|ram_s~10166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1743_q\);

-- Location: FF_X66_Y37_N21
\RAM1|ram_s~1807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1807_q\);

-- Location: FF_X66_Y33_N23
\RAM1|ram_s~1711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1711_q\);

-- Location: FF_X66_Y37_N19
\RAM1|ram_s~1775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1775_q\);

-- Location: LCCOMB_X66_Y33_N22
\RAM1|ram_s~9280\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9280_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~1775_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~1711_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~1711_q\,
	datad => \RAM1|ram_s~1775_q\,
	combout => \RAM1|ram_s~9280_combout\);

-- Location: LCCOMB_X66_Y37_N20
\RAM1|ram_s~9281\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9281_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9280_combout\ & ((\RAM1|ram_s~1807_q\))) # (!\RAM1|ram_s~9280_combout\ & (\RAM1|ram_s~1743_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1743_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~1807_q\,
	datad => \RAM1|ram_s~9280_combout\,
	combout => \RAM1|ram_s~9281_combout\);

-- Location: LCCOMB_X62_Y37_N24
\RAM1|ram_s~9282\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9282_combout\ = (\RAM1|ram_s~9279_combout\ & (((\RAM1|ram_s~9281_combout\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~9279_combout\ & (\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9274_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9279_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9274_combout\,
	datad => \RAM1|ram_s~9281_combout\,
	combout => \RAM1|ram_s~9282_combout\);

-- Location: FF_X63_Y31_N11
\RAM1|ram_s~4271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4271_q\);

-- Location: FF_X63_Y31_N25
\RAM1|ram_s~4303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4303_q\);

-- Location: LCCOMB_X63_Y31_N10
\RAM1|ram_s~9267\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9267_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~4303_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~4271_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~4271_q\,
	datad => \RAM1|ram_s~4303_q\,
	combout => \RAM1|ram_s~9267_combout\);

-- Location: FF_X65_Y31_N11
\RAM1|ram_s~4367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4367_q\);

-- Location: LCCOMB_X66_Y34_N18
\RAM1|ram_s~4335feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4335feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~4335feeder_combout\);

-- Location: FF_X66_Y34_N19
\RAM1|ram_s~4335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4335feeder_combout\,
	ena => \RAM1|ram_s~9636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4335_q\);

-- Location: LCCOMB_X65_Y31_N10
\RAM1|ram_s~9268\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9268_combout\ = (\RAM1|ram_s~9267_combout\ & (((\RAM1|ram_s~4367_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~9267_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~4335_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9267_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4367_q\,
	datad => \RAM1|ram_s~4335_q\,
	combout => \RAM1|ram_s~9268_combout\);

-- Location: FF_X59_Y35_N31
\RAM1|ram_s~5295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5295_q\);

-- Location: LCCOMB_X59_Y41_N20
\RAM1|ram_s~5327feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5327feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~5327feeder_combout\);

-- Location: FF_X59_Y41_N21
\RAM1|ram_s~5327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5327feeder_combout\,
	ena => \RAM1|ram_s~9625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5327_q\);

-- Location: LCCOMB_X59_Y35_N30
\RAM1|ram_s~9265\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9265_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~5327_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5295_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5295_q\,
	datad => \RAM1|ram_s~5327_q\,
	combout => \RAM1|ram_s~9265_combout\);

-- Location: FF_X59_Y35_N25
\RAM1|ram_s~5391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5391_q\);

-- Location: LCCOMB_X66_Y34_N0
\RAM1|ram_s~5359feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5359feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~5359feeder_combout\);

-- Location: FF_X66_Y34_N1
\RAM1|ram_s~5359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5359feeder_combout\,
	ena => \RAM1|ram_s~9622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5359_q\);

-- Location: LCCOMB_X59_Y35_N24
\RAM1|ram_s~9266\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9266_combout\ = (\RAM1|ram_s~9265_combout\ & (((\RAM1|ram_s~5391_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~9265_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5359_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9265_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5391_q\,
	datad => \RAM1|ram_s~5359_q\,
	combout => \RAM1|ram_s~9266_combout\);

-- Location: LCCOMB_X65_Y31_N4
\RAM1|ram_s~9269\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9269_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\) # (\RAM1|ram_s~9266_combout\)))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9268_combout\ & (!\ULA1|Add0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9268_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9266_combout\,
	combout => \RAM1|ram_s~9269_combout\);

-- Location: FF_X65_Y32_N27
\RAM1|ram_s~5839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5839_q\);

-- Location: FF_X68_Y30_N23
\RAM1|ram_s~5871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5871_q\);

-- Location: FF_X67_Y30_N3
\RAM1|ram_s~5807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5807_q\);

-- Location: LCCOMB_X67_Y30_N2
\RAM1|ram_s~9270\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9270_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5871_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~5807_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~5871_q\,
	datac => \RAM1|ram_s~5807_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9270_combout\);

-- Location: FF_X67_Y30_N21
\RAM1|ram_s~5903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5903_q\);

-- Location: LCCOMB_X67_Y30_N20
\RAM1|ram_s~9271\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9271_combout\ = (\RAM1|ram_s~9270_combout\ & (((\RAM1|ram_s~5903_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9270_combout\ & (\RAM1|ram_s~5839_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5839_q\,
	datab => \RAM1|ram_s~9270_combout\,
	datac => \RAM1|ram_s~5903_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9271_combout\);

-- Location: FF_X66_Y36_N25
\RAM1|ram_s~4815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4815_q\);

-- Location: FF_X65_Y31_N17
\RAM1|ram_s~4879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4879_q\);

-- Location: FF_X68_Y34_N9
\RAM1|ram_s~4783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4783_q\);

-- Location: LCCOMB_X68_Y33_N0
\RAM1|ram_s~4847feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4847feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~4847feeder_combout\);

-- Location: FF_X68_Y33_N1
\RAM1|ram_s~4847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4847feeder_combout\,
	ena => \RAM1|ram_s~9633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4847_q\);

-- Location: LCCOMB_X68_Y34_N8
\RAM1|ram_s~9263\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9263_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~4847_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~4783_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~4783_q\,
	datad => \RAM1|ram_s~4847_q\,
	combout => \RAM1|ram_s~9263_combout\);

-- Location: LCCOMB_X65_Y31_N16
\RAM1|ram_s~9264\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9264_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9263_combout\ & ((\RAM1|ram_s~4879_q\))) # (!\RAM1|ram_s~9263_combout\ & (\RAM1|ram_s~4815_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~4815_q\,
	datac => \RAM1|ram_s~4879_q\,
	datad => \RAM1|ram_s~9263_combout\,
	combout => \RAM1|ram_s~9264_combout\);

-- Location: LCCOMB_X61_Y31_N6
\RAM1|ram_s~9272\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9272_combout\ = (\RAM1|ram_s~9269_combout\ & ((\RAM1|ram_s~9271_combout\) # ((!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9269_combout\ & (((\ULA1|Add0~21_combout\ & \RAM1|ram_s~9264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9269_combout\,
	datab => \RAM1|ram_s~9271_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9264_combout\,
	combout => \RAM1|ram_s~9272_combout\);

-- Location: LCCOMB_X61_Y31_N24
\RAM1|ram_s~9283\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9283_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9272_combout\))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9282_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9272_combout\,
	combout => \RAM1|ram_s~9283_combout\);

-- Location: LCCOMB_X61_Y31_N14
\RAM1|ram_s~9294\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9294_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9283_combout\ & (\RAM1|ram_s~9293_combout\)) # (!\RAM1|ram_s~9283_combout\ & ((\RAM1|ram_s~9262_combout\))))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9293_combout\,
	datab => \RAM1|ram_s~9262_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9283_combout\,
	combout => \RAM1|ram_s~9294_combout\);

-- Location: FF_X80_Y41_N27
\RAM1|ram_s~3119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3119_q\);

-- Location: FF_X79_Y37_N21
\RAM1|ram_s~3183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10047_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3183_q\);

-- Location: LCCOMB_X80_Y41_N26
\RAM1|ram_s~9339\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9339_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~3183_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~3119_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~3119_q\,
	datad => \RAM1|ram_s~3183_q\,
	combout => \RAM1|ram_s~9339_combout\);

-- Location: FF_X63_Y33_N17
\RAM1|ram_s~3215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3215_q\);

-- Location: FF_X62_Y46_N7
\RAM1|ram_s~3151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10065_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3151_q\);

-- Location: LCCOMB_X63_Y33_N16
\RAM1|ram_s~9340\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9340_combout\ = (\RAM1|ram_s~9339_combout\ & (((\RAM1|ram_s~3215_q\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~9339_combout\ & (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~3151_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9339_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~3215_q\,
	datad => \RAM1|ram_s~3151_q\,
	combout => \RAM1|ram_s~9340_combout\);

-- Location: LCCOMB_X79_Y39_N10
\RAM1|ram_s~1135feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1135feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~1135feeder_combout\);

-- Location: FF_X79_Y39_N11
\RAM1|ram_s~1135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1135feeder_combout\,
	ena => \RAM1|ram_s~10115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1135_q\);

-- Location: FF_X67_Y37_N3
\RAM1|ram_s~1167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1167_q\);

-- Location: FF_X67_Y41_N27
\RAM1|ram_s~1071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1071_q\);

-- Location: LCCOMB_X59_Y44_N14
\RAM1|ram_s~1103feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1103feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~1103feeder_combout\);

-- Location: FF_X59_Y44_N15
\RAM1|ram_s~1103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1103feeder_combout\,
	ena => \RAM1|ram_s~10120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1103_q\);

-- Location: LCCOMB_X67_Y41_N26
\RAM1|ram_s~9341\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9341_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~1103_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~1071_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~1071_q\,
	datad => \RAM1|ram_s~1103_q\,
	combout => \RAM1|ram_s~9341_combout\);

-- Location: LCCOMB_X67_Y37_N2
\RAM1|ram_s~9342\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9342_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9341_combout\ & ((\RAM1|ram_s~1167_q\))) # (!\RAM1|ram_s~9341_combout\ & (\RAM1|ram_s~1135_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1135_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~1167_q\,
	datad => \RAM1|ram_s~9341_combout\,
	combout => \RAM1|ram_s~9342_combout\);

-- Location: LCCOMB_X63_Y33_N2
\RAM1|ram_s~9343\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9343_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9340_combout\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9342_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9340_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9342_combout\,
	combout => \RAM1|ram_s~9343_combout\);

-- Location: FF_X67_Y32_N9
\RAM1|ram_s~5231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5231_q\);

-- Location: FF_X66_Y32_N7
\RAM1|ram_s~5167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5167_q\);

-- Location: FF_X61_Y36_N11
\RAM1|ram_s~5199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5199_q\);

-- Location: LCCOMB_X66_Y32_N6
\RAM1|ram_s~9337\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9337_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~5199_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5167_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5167_q\,
	datad => \RAM1|ram_s~5199_q\,
	combout => \RAM1|ram_s~9337_combout\);

-- Location: FF_X65_Y33_N23
\RAM1|ram_s~5263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5263_q\);

-- Location: LCCOMB_X65_Y33_N22
\RAM1|ram_s~9338\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9338_combout\ = (\RAM1|ram_s~9337_combout\ & (((\RAM1|ram_s~5263_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9337_combout\ & (\RAM1|ram_s~5231_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5231_q\,
	datab => \RAM1|ram_s~9337_combout\,
	datac => \RAM1|ram_s~5263_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9338_combout\);

-- Location: FF_X58_Y44_N25
\RAM1|ram_s~7247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7247_q\);

-- Location: FF_X60_Y35_N25
\RAM1|ram_s~7311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7311_q\);

-- Location: FF_X61_Y38_N23
\RAM1|ram_s~7215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7215_q\);

-- Location: FF_X65_Y36_N23
\RAM1|ram_s~7279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7279_q\);

-- Location: LCCOMB_X61_Y38_N22
\RAM1|ram_s~9344\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9344_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~7279_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~7215_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~7215_q\,
	datad => \RAM1|ram_s~7279_q\,
	combout => \RAM1|ram_s~9344_combout\);

-- Location: LCCOMB_X60_Y35_N24
\RAM1|ram_s~9345\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9345_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9344_combout\ & ((\RAM1|ram_s~7311_q\))) # (!\RAM1|ram_s~9344_combout\ & (\RAM1|ram_s~7247_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~7247_q\,
	datac => \RAM1|ram_s~7311_q\,
	datad => \RAM1|ram_s~9344_combout\,
	combout => \RAM1|ram_s~9345_combout\);

-- Location: LCCOMB_X65_Y33_N0
\RAM1|ram_s~9346\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9346_combout\ = (\RAM1|ram_s~9343_combout\ & (((\RAM1|ram_s~9345_combout\)) # (!\ULA1|Add0~30_combout\))) # (!\RAM1|ram_s~9343_combout\ & (\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9338_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9343_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9338_combout\,
	datad => \RAM1|ram_s~9345_combout\,
	combout => \RAM1|ram_s~9346_combout\);

-- Location: FF_X61_Y39_N21
\RAM1|ram_s~4175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4175_q\);

-- Location: FF_X73_Y39_N31
\RAM1|ram_s~4143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4143_q\);

-- Location: LCCOMB_X73_Y39_N30
\RAM1|ram_s~9357\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9357_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~4175_q\) # ((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~4143_q\ & !\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4175_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~4143_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9357_combout\);

-- Location: FF_X63_Y36_N7
\RAM1|ram_s~4239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4239_q\);

-- Location: LCCOMB_X69_Y32_N22
\RAM1|ram_s~4207feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4207feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~4207feeder_combout\);

-- Location: FF_X69_Y32_N23
\RAM1|ram_s~4207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4207feeder_combout\,
	ena => \RAM1|ram_s~9654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4207_q\);

-- Location: LCCOMB_X63_Y36_N6
\RAM1|ram_s~9358\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9358_combout\ = (\RAM1|ram_s~9357_combout\ & (((\RAM1|ram_s~4239_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~9357_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~4207_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9357_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4239_q\,
	datad => \RAM1|ram_s~4207_q\,
	combout => \RAM1|ram_s~9358_combout\);

-- Location: LCCOMB_X60_Y44_N26
\RAM1|ram_s~6223feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6223feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~6223feeder_combout\);

-- Location: FF_X60_Y44_N27
\RAM1|ram_s~6223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6223feeder_combout\,
	ena => \RAM1|ram_s~10218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6223_q\);

-- Location: LCCOMB_X70_Y35_N20
\RAM1|ram_s~6255feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6255feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~6255feeder_combout\);

-- Location: FF_X70_Y35_N21
\RAM1|ram_s~6255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6255feeder_combout\,
	ena => \RAM1|ram_s~10222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6255_q\);

-- Location: FF_X66_Y41_N29
\RAM1|ram_s~6191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6191_q\);

-- Location: LCCOMB_X66_Y41_N28
\RAM1|ram_s~9364\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9364_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~6255_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~6191_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~6255_q\,
	datac => \RAM1|ram_s~6191_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9364_combout\);

-- Location: FF_X59_Y38_N7
\RAM1|ram_s~6287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6287_q\);

-- Location: LCCOMB_X59_Y38_N6
\RAM1|ram_s~9365\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9365_combout\ = (\RAM1|ram_s~9364_combout\ & (((\RAM1|ram_s~6287_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9364_combout\ & (\RAM1|ram_s~6223_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6223_q\,
	datab => \RAM1|ram_s~9364_combout\,
	datac => \RAM1|ram_s~6287_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9365_combout\);

-- Location: FF_X67_Y39_N11
\RAM1|ram_s~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~111_q\);

-- Location: FF_X67_Y41_N13
\RAM1|ram_s~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~47_q\);

-- Location: LCCOMB_X59_Y44_N0
\RAM1|ram_s~79feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~79feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~79feeder_combout\);

-- Location: FF_X59_Y44_N1
\RAM1|ram_s~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~79feeder_combout\,
	ena => \RAM1|ram_s~10150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~79_q\);

-- Location: LCCOMB_X67_Y41_N12
\RAM1|ram_s~9361\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9361_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~79_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~47_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~47_q\,
	datad => \RAM1|ram_s~79_q\,
	combout => \RAM1|ram_s~9361_combout\);

-- Location: FF_X67_Y39_N21
\RAM1|ram_s~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~143_q\);

-- Location: LCCOMB_X67_Y39_N20
\RAM1|ram_s~9362\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9362_combout\ = (\RAM1|ram_s~9361_combout\ & (((\RAM1|ram_s~143_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9361_combout\ & (\RAM1|ram_s~111_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~111_q\,
	datab => \RAM1|ram_s~9361_combout\,
	datac => \RAM1|ram_s~143_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9362_combout\);

-- Location: LCCOMB_X63_Y44_N22
\RAM1|ram_s~2127feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2127feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~2127feeder_combout\);

-- Location: FF_X63_Y44_N23
\RAM1|ram_s~2127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2127feeder_combout\,
	ena => \RAM1|ram_s~10068_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2127_q\);

-- Location: FF_X63_Y35_N1
\RAM1|ram_s~2191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2191_q\);

-- Location: FF_X68_Y38_N5
\RAM1|ram_s~2095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2095_q\);

-- Location: LCCOMB_X68_Y38_N10
\RAM1|ram_s~2159feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2159feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~2159feeder_combout\);

-- Location: FF_X68_Y38_N11
\RAM1|ram_s~2159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2159feeder_combout\,
	ena => \RAM1|ram_s~10050_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2159_q\);

-- Location: LCCOMB_X68_Y38_N4
\RAM1|ram_s~9359\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9359_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~2159_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~2095_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~2095_q\,
	datad => \RAM1|ram_s~2159_q\,
	combout => \RAM1|ram_s~9359_combout\);

-- Location: LCCOMB_X63_Y35_N0
\RAM1|ram_s~9360\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9360_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9359_combout\ & ((\RAM1|ram_s~2191_q\))) # (!\RAM1|ram_s~9359_combout\ & (\RAM1|ram_s~2127_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2127_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~2191_q\,
	datad => \RAM1|ram_s~9359_combout\,
	combout => \RAM1|ram_s~9360_combout\);

-- Location: LCCOMB_X63_Y36_N24
\RAM1|ram_s~9363\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9363_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\) # (\RAM1|ram_s~9360_combout\)))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9362_combout\ & (!\ULA1|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9362_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~9360_combout\,
	combout => \RAM1|ram_s~9363_combout\);

-- Location: LCCOMB_X63_Y36_N2
\RAM1|ram_s~9366\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9366_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9363_combout\ & ((\RAM1|ram_s~9365_combout\))) # (!\RAM1|ram_s~9363_combout\ & (\RAM1|ram_s~9358_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9358_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9365_combout\,
	datad => \RAM1|ram_s~9363_combout\,
	combout => \RAM1|ram_s~9366_combout\);

-- Location: FF_X70_Y45_N25
\RAM1|ram_s~6767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6767_q\);

-- Location: FF_X70_Y45_N19
\RAM1|ram_s~6703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6703_q\);

-- Location: LCCOMB_X70_Y45_N18
\RAM1|ram_s~9354\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9354_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~6767_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~6703_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~6767_q\,
	datac => \RAM1|ram_s~6703_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9354_combout\);

-- Location: LCCOMB_X63_Y43_N10
\RAM1|ram_s~6735feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6735feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~6735feeder_combout\);

-- Location: FF_X63_Y43_N11
\RAM1|ram_s~6735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6735feeder_combout\,
	ena => \RAM1|ram_s~10189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6735_q\);

-- Location: FF_X63_Y45_N15
\RAM1|ram_s~6799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6799_q\);

-- Location: LCCOMB_X63_Y45_N14
\RAM1|ram_s~9355\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9355_combout\ = (\RAM1|ram_s~9354_combout\ & (((\RAM1|ram_s~6799_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9354_combout\ & (\RAM1|ram_s~6735_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9354_combout\,
	datab => \RAM1|ram_s~6735_q\,
	datac => \RAM1|ram_s~6799_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9355_combout\);

-- Location: FF_X61_Y44_N9
\RAM1|ram_s~2639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10067_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2639_q\);

-- Location: FF_X63_Y35_N15
\RAM1|ram_s~2703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2703_q\);

-- Location: FF_X80_Y39_N9
\RAM1|ram_s~2607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2607_q\);

-- Location: LCCOMB_X79_Y35_N2
\RAM1|ram_s~2671feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2671feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~2671feeder_combout\);

-- Location: FF_X79_Y35_N3
\RAM1|ram_s~2671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2671feeder_combout\,
	ena => \RAM1|ram_s~10048_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2671_q\);

-- Location: LCCOMB_X80_Y39_N8
\RAM1|ram_s~9347\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9347_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~2671_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~2607_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~2607_q\,
	datad => \RAM1|ram_s~2671_q\,
	combout => \RAM1|ram_s~9347_combout\);

-- Location: LCCOMB_X63_Y35_N14
\RAM1|ram_s~9348\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9348_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9347_combout\ & ((\RAM1|ram_s~2703_q\))) # (!\RAM1|ram_s~9347_combout\ & (\RAM1|ram_s~2639_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2639_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~2703_q\,
	datad => \RAM1|ram_s~9347_combout\,
	combout => \RAM1|ram_s~9348_combout\);

-- Location: FF_X70_Y32_N3
\RAM1|ram_s~4719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4719_q\);

-- Location: FF_X63_Y36_N29
\RAM1|ram_s~4751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4751_q\);

-- Location: FF_X72_Y40_N21
\RAM1|ram_s~4655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4655_q\);

-- Location: LCCOMB_X72_Y42_N6
\RAM1|ram_s~4687feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4687feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~4687feeder_combout\);

-- Location: FF_X72_Y42_N7
\RAM1|ram_s~4687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4687feeder_combout\,
	ena => \RAM1|ram_s~9646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4687_q\);

-- Location: LCCOMB_X72_Y40_N20
\RAM1|ram_s~9349\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9349_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~4687_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~4655_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4655_q\,
	datad => \RAM1|ram_s~4687_q\,
	combout => \RAM1|ram_s~9349_combout\);

-- Location: LCCOMB_X63_Y36_N28
\RAM1|ram_s~9350\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9350_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9349_combout\ & ((\RAM1|ram_s~4751_q\))) # (!\RAM1|ram_s~9349_combout\ & (\RAM1|ram_s~4719_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~4719_q\,
	datac => \RAM1|ram_s~4751_q\,
	datad => \RAM1|ram_s~9349_combout\,
	combout => \RAM1|ram_s~9350_combout\);

-- Location: LCCOMB_X76_Y35_N8
\RAM1|ram_s~623feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~623feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~623feeder_combout\);

-- Location: FF_X76_Y35_N9
\RAM1|ram_s~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~623feeder_combout\,
	ena => \RAM1|ram_s~10139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~623_q\);

-- Location: LCCOMB_X72_Y43_N20
\RAM1|ram_s~591feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~591feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~591feeder_combout\);

-- Location: FF_X72_Y43_N21
\RAM1|ram_s~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~591feeder_combout\,
	ena => \RAM1|ram_s~10140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~591_q\);

-- Location: FF_X72_Y39_N21
\RAM1|ram_s~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~559_q\);

-- Location: LCCOMB_X72_Y39_N20
\RAM1|ram_s~9351\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9351_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~591_q\) # ((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~559_q\ & !\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~591_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~559_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9351_combout\);

-- Location: FF_X63_Y39_N11
\RAM1|ram_s~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~655_q\);

-- Location: LCCOMB_X63_Y39_N10
\RAM1|ram_s~9352\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9352_combout\ = (\RAM1|ram_s~9351_combout\ & (((\RAM1|ram_s~655_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9351_combout\ & (\RAM1|ram_s~623_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~623_q\,
	datab => \RAM1|ram_s~9351_combout\,
	datac => \RAM1|ram_s~655_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9352_combout\);

-- Location: LCCOMB_X67_Y35_N20
\RAM1|ram_s~9353\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9353_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9350_combout\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9352_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9350_combout\,
	datab => \RAM1|ram_s~9352_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9353_combout\);

-- Location: LCCOMB_X68_Y33_N26
\RAM1|ram_s~9356\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9356_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9353_combout\ & (\RAM1|ram_s~9355_combout\)) # (!\RAM1|ram_s~9353_combout\ & ((\RAM1|ram_s~9348_combout\))))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9355_combout\,
	datab => \RAM1|ram_s~9348_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9353_combout\,
	combout => \RAM1|ram_s~9356_combout\);

-- Location: LCCOMB_X66_Y33_N0
\RAM1|ram_s~9367\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9367_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9356_combout\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~9366_combout\,
	datad => \RAM1|ram_s~9356_combout\,
	combout => \RAM1|ram_s~9367_combout\);

-- Location: FF_X76_Y40_N17
\RAM1|ram_s~3631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3631_q\);

-- Location: FF_X80_Y39_N19
\RAM1|ram_s~3695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10051_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3695_q\);

-- Location: LCCOMB_X76_Y40_N16
\RAM1|ram_s~9368\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9368_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~3695_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~3631_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~3631_q\,
	datad => \RAM1|ram_s~3695_q\,
	combout => \RAM1|ram_s~9368_combout\);

-- Location: LCCOMB_X65_Y44_N4
\RAM1|ram_s~3663feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3663feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~3663feeder_combout\);

-- Location: FF_X65_Y44_N5
\RAM1|ram_s~3663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3663feeder_combout\,
	ena => \RAM1|ram_s~10069_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3663_q\);

-- Location: FF_X62_Y35_N19
\RAM1|ram_s~3727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3727_q\);

-- Location: LCCOMB_X62_Y35_N18
\RAM1|ram_s~9369\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9369_combout\ = (\RAM1|ram_s~9368_combout\ & (((\RAM1|ram_s~3727_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9368_combout\ & (\RAM1|ram_s~3663_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9368_combout\,
	datab => \RAM1|ram_s~3663_q\,
	datac => \RAM1|ram_s~3727_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9369_combout\);

-- Location: FF_X70_Y36_N19
\RAM1|ram_s~5743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5743_q\);

-- Location: FF_X70_Y36_N13
\RAM1|ram_s~5775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5775_q\);

-- Location: FF_X72_Y40_N15
\RAM1|ram_s~5679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5679_q\);

-- Location: FF_X70_Y41_N17
\RAM1|ram_s~5711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5711_q\);

-- Location: LCCOMB_X72_Y40_N14
\RAM1|ram_s~9370\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9370_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~5711_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5679_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5679_q\,
	datad => \RAM1|ram_s~5711_q\,
	combout => \RAM1|ram_s~9370_combout\);

-- Location: LCCOMB_X70_Y36_N12
\RAM1|ram_s~9371\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9371_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9370_combout\ & ((\RAM1|ram_s~5775_q\))) # (!\RAM1|ram_s~9370_combout\ & (\RAM1|ram_s~5743_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~5743_q\,
	datac => \RAM1|ram_s~5775_q\,
	datad => \RAM1|ram_s~9370_combout\,
	combout => \RAM1|ram_s~9371_combout\);

-- Location: FF_X77_Y39_N19
\RAM1|ram_s~1647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1647_q\);

-- Location: FF_X72_Y39_N23
\RAM1|ram_s~1583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1583_q\);

-- Location: LCCOMB_X72_Y43_N6
\RAM1|ram_s~1615feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1615feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~1615feeder_combout\);

-- Location: FF_X72_Y43_N7
\RAM1|ram_s~1615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1615feeder_combout\,
	ena => \RAM1|ram_s~10173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1615_q\);

-- Location: LCCOMB_X72_Y39_N22
\RAM1|ram_s~9372\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9372_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~1615_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~1583_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~1583_q\,
	datad => \RAM1|ram_s~1615_q\,
	combout => \RAM1|ram_s~9372_combout\);

-- Location: FF_X67_Y37_N21
\RAM1|ram_s~1679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1679_q\);

-- Location: LCCOMB_X67_Y37_N20
\RAM1|ram_s~9373\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9373_combout\ = (\RAM1|ram_s~9372_combout\ & (((\RAM1|ram_s~1679_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9372_combout\ & (\RAM1|ram_s~1647_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1647_q\,
	datab => \RAM1|ram_s~9372_combout\,
	datac => \RAM1|ram_s~1679_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9373_combout\);

-- Location: LCCOMB_X66_Y38_N26
\RAM1|ram_s~9374\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9374_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~9371_combout\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~9371_combout\,
	datad => \RAM1|ram_s~9373_combout\,
	combout => \RAM1|ram_s~9374_combout\);

-- Location: FF_X67_Y43_N17
\RAM1|ram_s~7759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7759_q\);

-- Location: FF_X74_Y39_N5
\RAM1|ram_s~7791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7791_q\);

-- Location: FF_X74_Y39_N23
\RAM1|ram_s~7727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7727_q\);

-- Location: LCCOMB_X74_Y39_N22
\RAM1|ram_s~9375\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9375_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & (\RAM1|ram_s~7791_q\)) # (!\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~7727_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~7791_q\,
	datac => \RAM1|ram_s~7727_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9375_combout\);

-- Location: FF_X70_Y43_N31
\RAM1|ram_s~7823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7823_q\);

-- Location: LCCOMB_X70_Y43_N30
\RAM1|ram_s~9376\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9376_combout\ = (\RAM1|ram_s~9375_combout\ & (((\RAM1|ram_s~7823_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9375_combout\ & (\RAM1|ram_s~7759_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7759_q\,
	datab => \RAM1|ram_s~9375_combout\,
	datac => \RAM1|ram_s~7823_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9376_combout\);

-- Location: LCCOMB_X66_Y38_N12
\RAM1|ram_s~9377\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9377_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9374_combout\ & ((\RAM1|ram_s~9376_combout\))) # (!\RAM1|ram_s~9374_combout\ & (\RAM1|ram_s~9369_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9369_combout\,
	datac => \RAM1|ram_s~9374_combout\,
	datad => \RAM1|ram_s~9376_combout\,
	combout => \RAM1|ram_s~9377_combout\);

-- Location: LCCOMB_X66_Y38_N22
\RAM1|ram_s~9378\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9378_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9367_combout\ & ((\RAM1|ram_s~9377_combout\))) # (!\RAM1|ram_s~9367_combout\ & (\RAM1|ram_s~9346_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9346_combout\,
	datac => \RAM1|ram_s~9367_combout\,
	datad => \RAM1|ram_s~9377_combout\,
	combout => \RAM1|ram_s~9378_combout\);

-- Location: LCCOMB_X68_Y44_N0
\RAM1|ram_s~5967feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5967feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~5967feeder_combout\);

-- Location: FF_X68_Y44_N1
\RAM1|ram_s~5967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5967feeder_combout\,
	ena => \RAM1|ram_s~9608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5967_q\);

-- Location: FF_X75_Y44_N17
\RAM1|ram_s~5935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5935_q\);

-- Location: LCCOMB_X75_Y44_N16
\RAM1|ram_s~9328\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9328_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~5967_q\) # ((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~5935_q\ & !\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~5967_q\,
	datac => \RAM1|ram_s~5935_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9328_combout\);

-- Location: FF_X69_Y39_N9
\RAM1|ram_s~6031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6031_q\);

-- Location: FF_X74_Y40_N25
\RAM1|ram_s~5999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5999_q\);

-- Location: LCCOMB_X69_Y39_N8
\RAM1|ram_s~9329\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9329_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9328_combout\ & (\RAM1|ram_s~6031_q\)) # (!\RAM1|ram_s~9328_combout\ & ((\RAM1|ram_s~5999_q\))))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9328_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~9328_combout\,
	datac => \RAM1|ram_s~6031_q\,
	datad => \RAM1|ram_s~5999_q\,
	combout => \RAM1|ram_s~9329_combout\);

-- Location: FF_X74_Y40_N11
\RAM1|ram_s~1903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1903_q\);

-- Location: FF_X66_Y43_N27
\RAM1|ram_s~1935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1935_q\);

-- Location: FF_X67_Y44_N1
\RAM1|ram_s~1839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1839_q\);

-- Location: LCCOMB_X73_Y46_N26
\RAM1|ram_s~1871feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1871feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~1871feeder_combout\);

-- Location: FF_X73_Y46_N27
\RAM1|ram_s~1871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1871feeder_combout\,
	ena => \RAM1|ram_s~10169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1871_q\);

-- Location: LCCOMB_X67_Y44_N0
\RAM1|ram_s~9330\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9330_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~1871_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~1839_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~1839_q\,
	datad => \RAM1|ram_s~1871_q\,
	combout => \RAM1|ram_s~9330_combout\);

-- Location: LCCOMB_X66_Y43_N26
\RAM1|ram_s~9331\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9331_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9330_combout\ & ((\RAM1|ram_s~1935_q\))) # (!\RAM1|ram_s~9330_combout\ & (\RAM1|ram_s~1903_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~1903_q\,
	datac => \RAM1|ram_s~1935_q\,
	datad => \RAM1|ram_s~9330_combout\,
	combout => \RAM1|ram_s~9331_combout\);

-- Location: LCCOMB_X69_Y39_N2
\RAM1|ram_s~9332\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9332_combout\ = (\ULA1|Add0~28_combout\ & (\ULA1|Add0~30_combout\)) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9329_combout\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9331_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~9329_combout\,
	datad => \RAM1|ram_s~9331_combout\,
	combout => \RAM1|ram_s~9332_combout\);

-- Location: LCCOMB_X67_Y49_N14
\RAM1|ram_s~3919feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3919feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~3919feeder_combout\);

-- Location: FF_X67_Y49_N15
\RAM1|ram_s~3919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3919feeder_combout\,
	ena => \RAM1|ram_s~10064_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3919_q\);

-- Location: FF_X74_Y38_N23
\RAM1|ram_s~3983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3983_q\);

-- Location: FF_X76_Y44_N7
\RAM1|ram_s~3887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10079_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3887_q\);

-- Location: LCCOMB_X80_Y40_N2
\RAM1|ram_s~3951feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3951feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~3951feeder_combout\);

-- Location: FF_X80_Y40_N3
\RAM1|ram_s~3951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3951feeder_combout\,
	ena => \RAM1|ram_s~10039_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3951_q\);

-- Location: LCCOMB_X76_Y44_N6
\RAM1|ram_s~9326\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9326_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~3951_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~3887_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~3887_q\,
	datad => \RAM1|ram_s~3951_q\,
	combout => \RAM1|ram_s~9326_combout\);

-- Location: LCCOMB_X74_Y38_N22
\RAM1|ram_s~9327\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9327_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9326_combout\ & ((\RAM1|ram_s~3983_q\))) # (!\RAM1|ram_s~9326_combout\ & (\RAM1|ram_s~3919_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3919_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~3983_q\,
	datad => \RAM1|ram_s~9326_combout\,
	combout => \RAM1|ram_s~9327_combout\);

-- Location: FF_X67_Y46_N3
\RAM1|ram_s~8015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8015_q\);

-- Location: FF_X76_Y42_N23
\RAM1|ram_s~7983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7983_q\);

-- Location: LCCOMB_X80_Y40_N12
\RAM1|ram_s~8047feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8047feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~8047feeder_combout\);

-- Location: FF_X80_Y40_N13
\RAM1|ram_s~8047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~8047feeder_combout\,
	ena => \RAM1|ram_s~10233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8047_q\);

-- Location: LCCOMB_X76_Y42_N22
\RAM1|ram_s~9333\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9333_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~8047_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~7983_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~7983_q\,
	datad => \RAM1|ram_s~8047_q\,
	combout => \RAM1|ram_s~9333_combout\);

-- Location: FF_X69_Y46_N13
\RAM1|ram_s~8079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8079_q\);

-- Location: LCCOMB_X69_Y46_N12
\RAM1|ram_s~9334\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9334_combout\ = (\RAM1|ram_s~9333_combout\ & (((\RAM1|ram_s~8079_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9333_combout\ & (\RAM1|ram_s~8015_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8015_q\,
	datab => \RAM1|ram_s~9333_combout\,
	datac => \RAM1|ram_s~8079_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9334_combout\);

-- Location: LCCOMB_X66_Y38_N30
\RAM1|ram_s~9335\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9335_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9332_combout\ & ((\RAM1|ram_s~9334_combout\))) # (!\RAM1|ram_s~9332_combout\ & (\RAM1|ram_s~9327_combout\)))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9332_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~9332_combout\,
	datac => \RAM1|ram_s~9327_combout\,
	datad => \RAM1|ram_s~9334_combout\,
	combout => \RAM1|ram_s~9335_combout\);

-- Location: FF_X75_Y39_N5
\RAM1|ram_s~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~367_q\);

-- Location: FF_X81_Y38_N23
\RAM1|ram_s~2415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10038_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2415_q\);

-- Location: LCCOMB_X75_Y39_N4
\RAM1|ram_s~9315\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9315_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~2415_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~367_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~367_q\,
	datad => \RAM1|ram_s~2415_q\,
	combout => \RAM1|ram_s~9315_combout\);

-- Location: FF_X68_Y39_N21
\RAM1|ram_s~6511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6511_q\);

-- Location: LCCOMB_X69_Y36_N22
\RAM1|ram_s~4463feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4463feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~4463feeder_combout\);

-- Location: FF_X69_Y36_N23
\RAM1|ram_s~4463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4463feeder_combout\,
	ena => \RAM1|ram_s~9598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4463_q\);

-- Location: LCCOMB_X68_Y39_N20
\RAM1|ram_s~9316\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9316_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9315_combout\ & (\RAM1|ram_s~6511_q\)) # (!\RAM1|ram_s~9315_combout\ & ((\RAM1|ram_s~4463_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9315_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9315_combout\,
	datac => \RAM1|ram_s~6511_q\,
	datad => \RAM1|ram_s~4463_q\,
	combout => \RAM1|ram_s~9316_combout\);

-- Location: LCCOMB_X68_Y31_N14
\RAM1|ram_s~2447feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2447feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~2447feeder_combout\);

-- Location: FF_X68_Y31_N15
\RAM1|ram_s~2447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2447feeder_combout\,
	ena => \RAM1|ram_s~10102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2447_q\);

-- Location: FF_X62_Y42_N29
\RAM1|ram_s~6543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6543_q\);

-- Location: FF_X65_Y42_N29
\RAM1|ram_s~4495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4495_q\);

-- Location: FF_X65_Y42_N31
\RAM1|ram_s~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~399_q\);

-- Location: LCCOMB_X65_Y42_N30
\RAM1|ram_s~9322\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9322_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~4495_q\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~399_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~4495_q\,
	datac => \RAM1|ram_s~399_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9322_combout\);

-- Location: LCCOMB_X62_Y42_N28
\RAM1|ram_s~9323\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9323_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9322_combout\ & ((\RAM1|ram_s~6543_q\))) # (!\RAM1|ram_s~9322_combout\ & (\RAM1|ram_s~2447_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2447_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~6543_q\,
	datad => \RAM1|ram_s~9322_combout\,
	combout => \RAM1|ram_s~9323_combout\);

-- Location: FF_X72_Y44_N11
\RAM1|ram_s~4399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4399_q\);

-- Location: FF_X72_Y44_N21
\RAM1|ram_s~6447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6447_q\);

-- Location: FF_X73_Y44_N23
\RAM1|ram_s~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~303_q\);

-- Location: LCCOMB_X76_Y45_N2
\RAM1|ram_s~2351feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2351feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~2351feeder_combout\);

-- Location: FF_X76_Y45_N3
\RAM1|ram_s~2351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2351feeder_combout\,
	ena => \RAM1|ram_s~10077_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2351_q\);

-- Location: LCCOMB_X73_Y44_N22
\RAM1|ram_s~9319\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9319_combout\ = (\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\) # ((\RAM1|ram_s~2351_q\)))) # (!\ULA1|Add0~28_combout\ & (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~303_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~303_q\,
	datad => \RAM1|ram_s~2351_q\,
	combout => \RAM1|ram_s~9319_combout\);

-- Location: LCCOMB_X72_Y44_N20
\RAM1|ram_s~9320\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9320_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9319_combout\ & ((\RAM1|ram_s~6447_q\))) # (!\RAM1|ram_s~9319_combout\ & (\RAM1|ram_s~4399_q\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4399_q\,
	datab => \ULA1|Add0~30_combout\,
	datac => \RAM1|ram_s~6447_q\,
	datad => \RAM1|ram_s~9319_combout\,
	combout => \RAM1|ram_s~9320_combout\);

-- Location: LCCOMB_X70_Y44_N20
\RAM1|ram_s~4431feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4431feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~4431feeder_combout\);

-- Location: FF_X70_Y44_N21
\RAM1|ram_s~4431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4431feeder_combout\,
	ena => \RAM1|ram_s~9607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4431_q\);

-- Location: FF_X67_Y47_N23
\RAM1|ram_s~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~335_q\);

-- Location: LCCOMB_X67_Y47_N22
\RAM1|ram_s~9317\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9317_combout\ = (\ULA1|Add0~28_combout\ & (((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & ((\ULA1|Add0~30_combout\ & (\RAM1|ram_s~4431_q\)) # (!\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~335_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4431_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~335_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9317_combout\);

-- Location: FF_X67_Y47_N9
\RAM1|ram_s~6479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6479_q\);

-- Location: LCCOMB_X67_Y49_N12
\RAM1|ram_s~2383feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2383feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~2383feeder_combout\);

-- Location: FF_X67_Y49_N13
\RAM1|ram_s~2383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2383feeder_combout\,
	ena => \RAM1|ram_s~10063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2383_q\);

-- Location: LCCOMB_X67_Y47_N8
\RAM1|ram_s~9318\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9318_combout\ = (\RAM1|ram_s~9317_combout\ & (((\RAM1|ram_s~6479_q\)) # (!\ULA1|Add0~28_combout\))) # (!\RAM1|ram_s~9317_combout\ & (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~2383_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9317_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~6479_q\,
	datad => \RAM1|ram_s~2383_q\,
	combout => \RAM1|ram_s~9318_combout\);

-- Location: LCCOMB_X63_Y43_N8
\RAM1|ram_s~9321\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9321_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~9318_combout\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9320_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~9320_combout\,
	datad => \RAM1|ram_s~9318_combout\,
	combout => \RAM1|ram_s~9321_combout\);

-- Location: LCCOMB_X62_Y42_N14
\RAM1|ram_s~9324\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9324_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9321_combout\ & ((\RAM1|ram_s~9323_combout\))) # (!\RAM1|ram_s~9321_combout\ & (\RAM1|ram_s~9316_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9316_combout\,
	datab => \RAM1|ram_s~9323_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~9321_combout\,
	combout => \RAM1|ram_s~9324_combout\);

-- Location: FF_X62_Y45_N21
\RAM1|ram_s~1359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1359_q\);

-- Location: FF_X61_Y47_N7
\RAM1|ram_s~3407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10061_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3407_q\);

-- Location: LCCOMB_X62_Y45_N20
\RAM1|ram_s~9305\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9305_combout\ = (\ULA1|Add0~30_combout\ & (\ULA1|Add0~28_combout\)) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3407_q\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1359_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1359_q\,
	datad => \RAM1|ram_s~3407_q\,
	combout => \RAM1|ram_s~9305_combout\);

-- Location: FF_X58_Y44_N15
\RAM1|ram_s~7503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7503_q\);

-- Location: FF_X67_Y45_N1
\RAM1|ram_s~5455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5455_q\);

-- Location: LCCOMB_X58_Y44_N14
\RAM1|ram_s~9306\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9306_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9305_combout\ & (\RAM1|ram_s~7503_q\)) # (!\RAM1|ram_s~9305_combout\ & ((\RAM1|ram_s~5455_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9305_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9305_combout\,
	datac => \RAM1|ram_s~7503_q\,
	datad => \RAM1|ram_s~5455_q\,
	combout => \RAM1|ram_s~9306_combout\);

-- Location: FF_X79_Y38_N27
\RAM1|ram_s~3439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10035_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3439_q\);

-- Location: FF_X74_Y38_N21
\RAM1|ram_s~5487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9597_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5487_q\);

-- Location: FF_X66_Y38_N21
\RAM1|ram_s~1391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1391_q\);

-- Location: LCCOMB_X66_Y38_N20
\RAM1|ram_s~9307\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9307_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~5487_q\) # ((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~1391_q\ & !\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~5487_q\,
	datac => \RAM1|ram_s~1391_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9307_combout\);

-- Location: FF_X66_Y38_N7
\RAM1|ram_s~7535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7535_q\);

-- Location: LCCOMB_X66_Y38_N6
\RAM1|ram_s~9308\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9308_combout\ = (\RAM1|ram_s~9307_combout\ & (((\RAM1|ram_s~7535_q\) # (!\ULA1|Add0~28_combout\)))) # (!\RAM1|ram_s~9307_combout\ & (\RAM1|ram_s~3439_q\ & ((\ULA1|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3439_q\,
	datab => \RAM1|ram_s~9307_combout\,
	datac => \RAM1|ram_s~7535_q\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9308_combout\);

-- Location: LCCOMB_X73_Y34_N22
\RAM1|ram_s~3375feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3375feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~3375feeder_combout\);

-- Location: FF_X73_Y34_N23
\RAM1|ram_s~3375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3375feeder_combout\,
	ena => \RAM1|ram_s~10075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3375_q\);

-- Location: FF_X66_Y42_N27
\RAM1|ram_s~7471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7471_q\);

-- Location: FF_X66_Y42_N25
\RAM1|ram_s~1327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1327_q\);

-- Location: LCCOMB_X66_Y32_N12
\RAM1|ram_s~5423feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5423feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~5423feeder_combout\);

-- Location: FF_X66_Y32_N13
\RAM1|ram_s~5423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5423feeder_combout\,
	ena => \RAM1|ram_s~9611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5423_q\);

-- Location: LCCOMB_X66_Y42_N24
\RAM1|ram_s~9309\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9309_combout\ = (\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\) # ((\RAM1|ram_s~5423_q\)))) # (!\ULA1|Add0~30_combout\ & (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~1327_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1327_q\,
	datad => \RAM1|ram_s~5423_q\,
	combout => \RAM1|ram_s~9309_combout\);

-- Location: LCCOMB_X66_Y42_N26
\RAM1|ram_s~9310\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9310_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9309_combout\ & ((\RAM1|ram_s~7471_q\))) # (!\RAM1|ram_s~9309_combout\ & (\RAM1|ram_s~3375_q\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~9309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3375_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~7471_q\,
	datad => \RAM1|ram_s~9309_combout\,
	combout => \RAM1|ram_s~9310_combout\);

-- Location: LCCOMB_X66_Y38_N8
\RAM1|ram_s~9311\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9311_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9308_combout\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((!\ULA1|Add0~13_combout\ & \RAM1|ram_s~9310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9308_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~9310_combout\,
	combout => \RAM1|ram_s~9311_combout\);

-- Location: FF_X61_Y33_N29
\RAM1|ram_s~3471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10099_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3471_q\);

-- Location: FF_X67_Y40_N5
\RAM1|ram_s~1423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1423_q\);

-- Location: LCCOMB_X67_Y40_N4
\RAM1|ram_s~9312\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9312_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~3471_q\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((\RAM1|ram_s~1423_q\ & !\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3471_q\,
	datab => \ULA1|Add0~28_combout\,
	datac => \RAM1|ram_s~1423_q\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9312_combout\);

-- Location: FF_X59_Y37_N31
\RAM1|ram_s~7567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7567_q\);

-- Location: LCCOMB_X59_Y37_N12
\RAM1|ram_s~5519feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5519feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~5519feeder_combout\);

-- Location: FF_X59_Y37_N13
\RAM1|ram_s~5519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5519feeder_combout\,
	ena => \RAM1|ram_s~9617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5519_q\);

-- Location: LCCOMB_X59_Y37_N30
\RAM1|ram_s~9313\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9313_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9312_combout\ & (\RAM1|ram_s~7567_q\)) # (!\RAM1|ram_s~9312_combout\ & ((\RAM1|ram_s~5519_q\))))) # (!\ULA1|Add0~30_combout\ & (\RAM1|ram_s~9312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9312_combout\,
	datac => \RAM1|ram_s~7567_q\,
	datad => \RAM1|ram_s~5519_q\,
	combout => \RAM1|ram_s~9313_combout\);

-- Location: LCCOMB_X66_Y38_N2
\RAM1|ram_s~9314\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9314_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9311_combout\ & ((\RAM1|ram_s~9313_combout\))) # (!\RAM1|ram_s~9311_combout\ & (\RAM1|ram_s~9306_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~9306_combout\,
	datac => \RAM1|ram_s~9311_combout\,
	datad => \RAM1|ram_s~9313_combout\,
	combout => \RAM1|ram_s~9314_combout\);

-- Location: LCCOMB_X66_Y38_N28
\RAM1|ram_s~9325\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9325_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9314_combout\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9324_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~9314_combout\,
	combout => \RAM1|ram_s~9325_combout\);

-- Location: FF_X75_Y40_N31
\RAM1|ram_s~4911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4911_q\);

-- Location: FF_X77_Y36_N23
\RAM1|ram_s~4975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9595_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4975_q\);

-- Location: LCCOMB_X75_Y40_N30
\RAM1|ram_s~9295\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9295_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~4975_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~4911_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4911_q\,
	datad => \RAM1|ram_s~4975_q\,
	combout => \RAM1|ram_s~9295_combout\);

-- Location: LCCOMB_X76_Y41_N8
\RAM1|ram_s~4943feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4943feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~4943feeder_combout\);

-- Location: FF_X76_Y41_N9
\RAM1|ram_s~4943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4943feeder_combout\,
	ena => \RAM1|ram_s~9605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4943_q\);

-- Location: FF_X68_Y39_N11
\RAM1|ram_s~5007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5007_q\);

-- Location: LCCOMB_X68_Y39_N10
\RAM1|ram_s~9296\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9296_combout\ = (\RAM1|ram_s~9295_combout\ & (((\RAM1|ram_s~5007_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~9295_combout\ & (\RAM1|ram_s~4943_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9295_combout\,
	datab => \RAM1|ram_s~4943_q\,
	datac => \RAM1|ram_s~5007_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9296_combout\);

-- Location: LCCOMB_X66_Y45_N20
\RAM1|ram_s~6991feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6991feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~6991feeder_combout\);

-- Location: FF_X66_Y45_N21
\RAM1|ram_s~6991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6991feeder_combout\,
	ena => \RAM1|ram_s~10188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6991_q\);

-- Location: FF_X74_Y45_N29
\RAM1|ram_s~6959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6959_q\);

-- Location: LCCOMB_X74_Y45_N28
\RAM1|ram_s~9302\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9302_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~6991_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~6959_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6991_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~6959_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~9302_combout\);

-- Location: FF_X74_Y45_N27
\RAM1|ram_s~7023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7023_q\);

-- Location: FF_X63_Y45_N5
\RAM1|ram_s~7055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7055_q\);

-- Location: LCCOMB_X63_Y45_N4
\RAM1|ram_s~9303\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9303_combout\ = (\RAM1|ram_s~9302_combout\ & (((\RAM1|ram_s~7055_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9302_combout\ & (\RAM1|ram_s~7023_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9302_combout\,
	datab => \RAM1|ram_s~7023_q\,
	datac => \RAM1|ram_s~7055_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9303_combout\);

-- Location: LCCOMB_X73_Y46_N24
\RAM1|ram_s~847feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~847feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~847feeder_combout\);

-- Location: FF_X73_Y46_N25
\RAM1|ram_s~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~847feeder_combout\,
	ena => \RAM1|ram_s~10131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~847_q\);

-- Location: FF_X60_Y47_N25
\RAM1|ram_s~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~911_q\);

-- Location: FF_X67_Y44_N23
\RAM1|ram_s~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~815_q\);

-- Location: FF_X75_Y39_N27
\RAM1|ram_s~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~879_q\);

-- Location: LCCOMB_X67_Y44_N22
\RAM1|ram_s~9299\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9299_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~879_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~815_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~815_q\,
	datad => \RAM1|ram_s~879_q\,
	combout => \RAM1|ram_s~9299_combout\);

-- Location: LCCOMB_X60_Y47_N24
\RAM1|ram_s~9300\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9300_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9299_combout\ & ((\RAM1|ram_s~911_q\))) # (!\RAM1|ram_s~9299_combout\ & (\RAM1|ram_s~847_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~847_q\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~911_q\,
	datad => \RAM1|ram_s~9299_combout\,
	combout => \RAM1|ram_s~9300_combout\);

-- Location: LCCOMB_X68_Y46_N8
\RAM1|ram_s~2895feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2895feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~2895feeder_combout\);

-- Location: FF_X68_Y46_N9
\RAM1|ram_s~2895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2895feeder_combout\,
	ena => \RAM1|ram_s~10062_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2895_q\);

-- Location: FF_X76_Y45_N1
\RAM1|ram_s~2863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10076_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2863_q\);

-- Location: LCCOMB_X76_Y45_N0
\RAM1|ram_s~9297\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9297_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~2895_q\) # ((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~2863_q\ & !\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~2895_q\,
	datac => \RAM1|ram_s~2863_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9297_combout\);

-- Location: FF_X73_Y36_N15
\RAM1|ram_s~2959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2959_q\);

-- Location: LCCOMB_X73_Y36_N20
\RAM1|ram_s~2927feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2927feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~2927feeder_combout\);

-- Location: FF_X73_Y36_N21
\RAM1|ram_s~2927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2927feeder_combout\,
	ena => \RAM1|ram_s~10037_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2927_q\);

-- Location: LCCOMB_X73_Y36_N14
\RAM1|ram_s~9298\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9298_combout\ = (\RAM1|ram_s~9297_combout\ & (((\RAM1|ram_s~2959_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~9297_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~2927_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9297_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~2959_q\,
	datad => \RAM1|ram_s~2927_q\,
	combout => \RAM1|ram_s~9298_combout\);

-- Location: LCCOMB_X66_Y38_N0
\RAM1|ram_s~9301\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9301_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9298_combout\))) # (!\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9300_combout\,
	datac => \RAM1|ram_s~9298_combout\,
	datad => \ULA1|Add0~28_combout\,
	combout => \RAM1|ram_s~9301_combout\);

-- Location: LCCOMB_X66_Y38_N10
\RAM1|ram_s~9304\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9304_combout\ = (\ULA1|Add0~30_combout\ & ((\RAM1|ram_s~9301_combout\ & ((\RAM1|ram_s~9303_combout\))) # (!\RAM1|ram_s~9301_combout\ & (\RAM1|ram_s~9296_combout\)))) # (!\ULA1|Add0~30_combout\ & (((\RAM1|ram_s~9301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9296_combout\,
	datac => \RAM1|ram_s~9303_combout\,
	datad => \RAM1|ram_s~9301_combout\,
	combout => \RAM1|ram_s~9304_combout\);

-- Location: LCCOMB_X66_Y38_N24
\RAM1|ram_s~9336\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9336_combout\ = (\RAM1|ram_s~9325_combout\ & ((\RAM1|ram_s~9335_combout\) # ((!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~9325_combout\ & (((\ULA1|Add0~21_combout\ & \RAM1|ram_s~9304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9335_combout\,
	datab => \RAM1|ram_s~9325_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~9304_combout\,
	combout => \RAM1|ram_s~9336_combout\);

-- Location: LCCOMB_X66_Y38_N16
\RAM1|ram_s~9379\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9379_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~9336_combout\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~9378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~9378_combout\,
	datad => \RAM1|ram_s~9336_combout\,
	combout => \RAM1|ram_s~9379_combout\);

-- Location: LCCOMB_X70_Y33_N12
\RAM1|ram_s~5103feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5103feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~5103feeder_combout\);

-- Location: FF_X70_Y33_N13
\RAM1|ram_s~5103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5103feeder_combout\,
	ena => \RAM1|ram_s~9671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5103_q\);

-- Location: FF_X75_Y33_N5
\RAM1|ram_s~6127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6127_q\);

-- Location: FF_X75_Y34_N19
\RAM1|ram_s~4591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4591_q\);

-- Location: LCCOMB_X76_Y36_N10
\RAM1|ram_s~5615feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5615feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~5615feeder_combout\);

-- Location: FF_X76_Y36_N11
\RAM1|ram_s~5615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5615feeder_combout\,
	ena => \RAM1|ram_s~9681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5615_q\);

-- Location: LCCOMB_X75_Y34_N18
\RAM1|ram_s~9380\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9380_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~5615_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~4591_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4591_q\,
	datad => \RAM1|ram_s~5615_q\,
	combout => \RAM1|ram_s~9380_combout\);

-- Location: LCCOMB_X75_Y33_N4
\RAM1|ram_s~9381\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9381_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9380_combout\ & ((\RAM1|ram_s~6127_q\))) # (!\RAM1|ram_s~9380_combout\ & (\RAM1|ram_s~5103_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5103_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~6127_q\,
	datad => \RAM1|ram_s~9380_combout\,
	combout => \RAM1|ram_s~9381_combout\);

-- Location: LCCOMB_X65_Y37_N30
\RAM1|ram_s~5647feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5647feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~5647feeder_combout\);

-- Location: FF_X65_Y37_N31
\RAM1|ram_s~5647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5647feeder_combout\,
	ena => \RAM1|ram_s~9684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5647_q\);

-- Location: FF_X68_Y40_N29
\RAM1|ram_s~6159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6159_q\);

-- Location: FF_X59_Y39_N13
\RAM1|ram_s~5135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5135_q\);

-- Location: FF_X58_Y40_N7
\RAM1|ram_s~4623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4623_q\);

-- Location: LCCOMB_X58_Y40_N6
\RAM1|ram_s~9387\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9387_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~5135_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4623_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5135_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4623_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9387_combout\);

-- Location: LCCOMB_X68_Y40_N28
\RAM1|ram_s~9388\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9388_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9387_combout\ & ((\RAM1|ram_s~6159_q\))) # (!\RAM1|ram_s~9387_combout\ & (\RAM1|ram_s~5647_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~9387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~5647_q\,
	datac => \RAM1|ram_s~6159_q\,
	datad => \RAM1|ram_s~9387_combout\,
	combout => \RAM1|ram_s~9388_combout\);

-- Location: LCCOMB_X62_Y41_N18
\RAM1|ram_s~5071feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5071feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~5071feeder_combout\);

-- Location: FF_X62_Y41_N19
\RAM1|ram_s~5071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5071feeder_combout\,
	ena => \RAM1|ram_s~9673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5071_q\);

-- Location: FF_X62_Y37_N27
\RAM1|ram_s~4559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4559_q\);

-- Location: LCCOMB_X62_Y37_N26
\RAM1|ram_s~9382\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9382_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~5071_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4559_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5071_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4559_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9382_combout\);

-- Location: FF_X68_Y45_N7
\RAM1|ram_s~6095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6095_q\);

-- Location: FF_X65_Y41_N17
\RAM1|ram_s~5583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5583_q\);

-- Location: LCCOMB_X68_Y45_N6
\RAM1|ram_s~9383\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9383_combout\ = (\RAM1|ram_s~9382_combout\ & (((\RAM1|ram_s~6095_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~9382_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~5583_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9382_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6095_q\,
	datad => \RAM1|ram_s~5583_q\,
	combout => \RAM1|ram_s~9383_combout\);

-- Location: LCCOMB_X70_Y34_N24
\RAM1|ram_s~5039feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5039feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~5039feeder_combout\);

-- Location: FF_X70_Y34_N25
\RAM1|ram_s~5039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5039feeder_combout\,
	ena => \RAM1|ram_s~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5039_q\);

-- Location: FF_X77_Y38_N23
\RAM1|ram_s~6063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6063_q\);

-- Location: FF_X73_Y40_N17
\RAM1|ram_s~4527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4527_q\);

-- Location: FF_X76_Y38_N5
\RAM1|ram_s~5551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5551_q\);

-- Location: LCCOMB_X73_Y40_N16
\RAM1|ram_s~9384\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9384_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~5551_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4527_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4527_q\,
	datad => \RAM1|ram_s~5551_q\,
	combout => \RAM1|ram_s~9384_combout\);

-- Location: LCCOMB_X77_Y38_N22
\RAM1|ram_s~9385\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9385_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9384_combout\ & ((\RAM1|ram_s~6063_q\))) # (!\RAM1|ram_s~9384_combout\ & (\RAM1|ram_s~5039_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5039_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~6063_q\,
	datad => \RAM1|ram_s~9384_combout\,
	combout => \RAM1|ram_s~9385_combout\);

-- Location: LCCOMB_X74_Y42_N24
\RAM1|ram_s~9386\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9386_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9383_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9385_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9383_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~9385_combout\,
	combout => \RAM1|ram_s~9386_combout\);

-- Location: LCCOMB_X74_Y42_N10
\RAM1|ram_s~9389\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9389_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9386_combout\ & ((\RAM1|ram_s~9388_combout\))) # (!\RAM1|ram_s~9386_combout\ & (\RAM1|ram_s~9381_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~9386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9381_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~9388_combout\,
	datad => \RAM1|ram_s~9386_combout\,
	combout => \RAM1|ram_s~9389_combout\);

-- Location: FF_X65_Y45_N29
\RAM1|ram_s~2511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2511_q\);

-- Location: FF_X65_Y45_N11
\RAM1|ram_s~3023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10071_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3023_q\);

-- Location: LCCOMB_X65_Y45_N28
\RAM1|ram_s~9390\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9390_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~3023_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2511_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2511_q\,
	datad => \RAM1|ram_s~3023_q\,
	combout => \RAM1|ram_s~9390_combout\);

-- Location: FF_X69_Y44_N21
\RAM1|ram_s~4047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4047_q\);

-- Location: FF_X69_Y44_N19
\RAM1|ram_s~3535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3535_q\);

-- Location: LCCOMB_X69_Y44_N20
\RAM1|ram_s~9391\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9391_combout\ = (\RAM1|ram_s~9390_combout\ & (((\RAM1|ram_s~4047_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~9390_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3535_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9390_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4047_q\,
	datad => \RAM1|ram_s~3535_q\,
	combout => \RAM1|ram_s~9391_combout\);

-- Location: FF_X68_Y35_N9
\RAM1|ram_s~2575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2575_q\);

-- Location: FF_X61_Y35_N21
\RAM1|ram_s~3087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3087_q\);

-- Location: LCCOMB_X68_Y35_N8
\RAM1|ram_s~9397\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9397_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~3087_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2575_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2575_q\,
	datad => \RAM1|ram_s~3087_q\,
	combout => \RAM1|ram_s~9397_combout\);

-- Location: FF_X68_Y35_N27
\RAM1|ram_s~4111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4111_q\);

-- Location: FF_X61_Y33_N31
\RAM1|ram_s~3599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3599_q\);

-- Location: LCCOMB_X68_Y35_N26
\RAM1|ram_s~9398\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9398_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9397_combout\ & (\RAM1|ram_s~4111_q\)) # (!\RAM1|ram_s~9397_combout\ & ((\RAM1|ram_s~3599_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9397_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9397_combout\,
	datac => \RAM1|ram_s~4111_q\,
	datad => \RAM1|ram_s~3599_q\,
	combout => \RAM1|ram_s~9398_combout\);

-- Location: FF_X76_Y38_N15
\RAM1|ram_s~2479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2479_q\);

-- Location: LCCOMB_X70_Y39_N0
\RAM1|ram_s~3503feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3503feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~3503feeder_combout\);

-- Location: FF_X70_Y39_N1
\RAM1|ram_s~3503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3503feeder_combout\,
	ena => \RAM1|ram_s~10091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3503_q\);

-- Location: LCCOMB_X76_Y38_N14
\RAM1|ram_s~9394\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9394_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3503_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2479_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2479_q\,
	datad => \RAM1|ram_s~3503_q\,
	combout => \RAM1|ram_s~9394_combout\);

-- Location: FF_X76_Y39_N25
\RAM1|ram_s~4015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4015_q\);

-- Location: FF_X76_Y39_N7
\RAM1|ram_s~2991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2991_q\);

-- Location: LCCOMB_X76_Y39_N24
\RAM1|ram_s~9395\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9395_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9394_combout\ & (\RAM1|ram_s~4015_q\)) # (!\RAM1|ram_s~9394_combout\ & ((\RAM1|ram_s~2991_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9394_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9394_combout\,
	datac => \RAM1|ram_s~4015_q\,
	datad => \RAM1|ram_s~2991_q\,
	combout => \RAM1|ram_s~9395_combout\);

-- Location: LCCOMB_X76_Y41_N18
\RAM1|ram_s~3055feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3055feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~3055feeder_combout\);

-- Location: FF_X76_Y41_N19
\RAM1|ram_s~3055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3055feeder_combout\,
	ena => \RAM1|ram_s~10052_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3055_q\);

-- Location: FF_X76_Y37_N7
\RAM1|ram_s~4079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4079_q\);

-- Location: FF_X77_Y35_N11
\RAM1|ram_s~2543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10055_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2543_q\);

-- Location: LCCOMB_X75_Y35_N0
\RAM1|ram_s~3567feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3567feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~3567feeder_combout\);

-- Location: FF_X75_Y35_N1
\RAM1|ram_s~3567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3567feeder_combout\,
	ena => \RAM1|ram_s~10054_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3567_q\);

-- Location: LCCOMB_X77_Y35_N10
\RAM1|ram_s~9392\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9392_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3567_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2543_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2543_q\,
	datad => \RAM1|ram_s~3567_q\,
	combout => \RAM1|ram_s~9392_combout\);

-- Location: LCCOMB_X76_Y37_N6
\RAM1|ram_s~9393\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9393_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9392_combout\ & ((\RAM1|ram_s~4079_q\))) # (!\RAM1|ram_s~9392_combout\ & (\RAM1|ram_s~3055_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~3055_q\,
	datac => \RAM1|ram_s~4079_q\,
	datad => \RAM1|ram_s~9392_combout\,
	combout => \RAM1|ram_s~9393_combout\);

-- Location: LCCOMB_X76_Y37_N0
\RAM1|ram_s~9396\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9396_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9393_combout\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~9395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~9395_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~9393_combout\,
	combout => \RAM1|ram_s~9396_combout\);

-- Location: LCCOMB_X74_Y42_N20
\RAM1|ram_s~9399\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9399_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9396_combout\ & ((\RAM1|ram_s~9398_combout\))) # (!\RAM1|ram_s~9396_combout\ & (\RAM1|ram_s~9391_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9391_combout\,
	datab => \RAM1|ram_s~9398_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~9396_combout\,
	combout => \RAM1|ram_s~9399_combout\);

-- Location: FF_X62_Y39_N25
\RAM1|ram_s~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~527_q\);

-- Location: FF_X60_Y39_N25
\RAM1|ram_s~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1039_q\);

-- Location: LCCOMB_X62_Y39_N24
\RAM1|ram_s~9407\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9407_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~1039_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~527_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~527_q\,
	datad => \RAM1|ram_s~1039_q\,
	combout => \RAM1|ram_s~9407_combout\);

-- Location: FF_X66_Y39_N29
\RAM1|ram_s~2063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2063_q\);

-- Location: FF_X68_Y41_N5
\RAM1|ram_s~1551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1551_q\);

-- Location: LCCOMB_X66_Y39_N28
\RAM1|ram_s~9408\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9408_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9407_combout\ & (\RAM1|ram_s~2063_q\)) # (!\RAM1|ram_s~9407_combout\ & ((\RAM1|ram_s~1551_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9407_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9407_combout\,
	datac => \RAM1|ram_s~2063_q\,
	datad => \RAM1|ram_s~1551_q\,
	combout => \RAM1|ram_s~9408_combout\);

-- Location: FF_X75_Y38_N3
\RAM1|ram_s~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~943_q\);

-- Location: FF_X77_Y38_N9
\RAM1|ram_s~1967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1967_q\);

-- Location: FF_X75_Y38_N13
\RAM1|ram_s~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~431_q\);

-- Location: FF_X72_Y38_N23
\RAM1|ram_s~1455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1455_q\);

-- Location: LCCOMB_X75_Y38_N12
\RAM1|ram_s~9404\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9404_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~1455_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~431_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~431_q\,
	datad => \RAM1|ram_s~1455_q\,
	combout => \RAM1|ram_s~9404_combout\);

-- Location: LCCOMB_X77_Y38_N8
\RAM1|ram_s~9405\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9405_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9404_combout\ & ((\RAM1|ram_s~1967_q\))) # (!\RAM1|ram_s~9404_combout\ & (\RAM1|ram_s~943_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~943_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~1967_q\,
	datad => \RAM1|ram_s~9404_combout\,
	combout => \RAM1|ram_s~9405_combout\);

-- Location: FF_X68_Y43_N9
\RAM1|ram_s~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~975_q\);

-- Location: FF_X68_Y43_N3
\RAM1|ram_s~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~463_q\);

-- Location: LCCOMB_X68_Y43_N2
\RAM1|ram_s~9402\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9402_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~975_q\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~463_q\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~975_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~463_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9402_combout\);

-- Location: FF_X69_Y45_N19
\RAM1|ram_s~1999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1999_q\);

-- Location: FF_X69_Y41_N23
\RAM1|ram_s~1487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1487_q\);

-- Location: LCCOMB_X69_Y45_N18
\RAM1|ram_s~9403\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9403_combout\ = (\RAM1|ram_s~9402_combout\ & (((\RAM1|ram_s~1999_q\)) # (!\ULA1|Add0~24_combout\))) # (!\RAM1|ram_s~9402_combout\ & (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1487_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9402_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~1999_q\,
	datad => \RAM1|ram_s~1487_q\,
	combout => \RAM1|ram_s~9403_combout\);

-- Location: LCCOMB_X74_Y42_N14
\RAM1|ram_s~9406\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9406_combout\ = (\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9403_combout\) # (\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~9405_combout\ & ((!\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9405_combout\,
	datab => \RAM1|ram_s~9403_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9406_combout\);

-- Location: FF_X73_Y33_N23
\RAM1|ram_s~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1007_q\);

-- Location: FF_X75_Y33_N7
\RAM1|ram_s~2031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2031_q\);

-- Location: FF_X73_Y33_N9
\RAM1|ram_s~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~495_q\);

-- Location: LCCOMB_X73_Y37_N26
\RAM1|ram_s~1519feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1519feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~1519feeder_combout\);

-- Location: FF_X73_Y37_N27
\RAM1|ram_s~1519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1519feeder_combout\,
	ena => \RAM1|ram_s~10116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1519_q\);

-- Location: LCCOMB_X73_Y33_N8
\RAM1|ram_s~9400\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9400_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~1519_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~495_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~495_q\,
	datad => \RAM1|ram_s~1519_q\,
	combout => \RAM1|ram_s~9400_combout\);

-- Location: LCCOMB_X75_Y33_N6
\RAM1|ram_s~9401\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9401_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9400_combout\ & ((\RAM1|ram_s~2031_q\))) # (!\RAM1|ram_s~9400_combout\ & (\RAM1|ram_s~1007_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~9400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1007_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2031_q\,
	datad => \RAM1|ram_s~9400_combout\,
	combout => \RAM1|ram_s~9401_combout\);

-- Location: LCCOMB_X74_Y42_N16
\RAM1|ram_s~9409\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9409_combout\ = (\RAM1|ram_s~9406_combout\ & ((\RAM1|ram_s~9408_combout\) # ((!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~9406_combout\ & (((\RAM1|ram_s~9401_combout\ & \ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9408_combout\,
	datab => \RAM1|ram_s~9406_combout\,
	datac => \RAM1|ram_s~9401_combout\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~9409_combout\);

-- Location: LCCOMB_X74_Y42_N18
\RAM1|ram_s~9410\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9410_combout\ = (\ULA1|Add0~30_combout\ & (((\ULA1|Add0~28_combout\)))) # (!\ULA1|Add0~30_combout\ & ((\ULA1|Add0~28_combout\ & (\RAM1|ram_s~9399_combout\)) # (!\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~9409_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~30_combout\,
	datab => \RAM1|ram_s~9399_combout\,
	datac => \ULA1|Add0~28_combout\,
	datad => \RAM1|ram_s~9409_combout\,
	combout => \RAM1|ram_s~9410_combout\);

-- Location: FF_X66_Y44_N21
\RAM1|ram_s~6607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6607_q\);

-- Location: LCCOMB_X63_Y43_N4
\RAM1|ram_s~7119feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7119feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~7119feeder_combout\);

-- Location: FF_X63_Y43_N5
\RAM1|ram_s~7119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7119feeder_combout\,
	ena => \RAM1|ram_s~10190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7119_q\);

-- Location: LCCOMB_X66_Y44_N20
\RAM1|ram_s~9411\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9411_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~7119_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~6607_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~6607_q\,
	datad => \RAM1|ram_s~7119_q\,
	combout => \RAM1|ram_s~9411_combout\);

-- Location: FF_X65_Y43_N13
\RAM1|ram_s~8143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8143_q\);

-- Location: LCCOMB_X58_Y43_N4
\RAM1|ram_s~7631feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7631feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~7631feeder_combout\);

-- Location: FF_X58_Y43_N5
\RAM1|ram_s~7631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7631feeder_combout\,
	ena => \RAM1|ram_s~10203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7631_q\);

-- Location: LCCOMB_X65_Y43_N12
\RAM1|ram_s~9412\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9412_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9411_combout\ & (\RAM1|ram_s~8143_q\)) # (!\RAM1|ram_s~9411_combout\ & ((\RAM1|ram_s~7631_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9411_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9411_combout\,
	datac => \RAM1|ram_s~8143_q\,
	datad => \RAM1|ram_s~7631_q\,
	combout => \RAM1|ram_s~9412_combout\);

-- Location: LCCOMB_X61_Y40_N24
\RAM1|ram_s~7663feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7663feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~7663feeder_combout\);

-- Location: FF_X61_Y40_N25
\RAM1|ram_s~7663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7663feeder_combout\,
	ena => \RAM1|ram_s~10207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7663_q\);

-- Location: FF_X74_Y36_N13
\RAM1|ram_s~6639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6639_q\);

-- Location: LCCOMB_X74_Y36_N12
\RAM1|ram_s~9413\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9413_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~7663_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~6639_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~7663_q\,
	datac => \RAM1|ram_s~6639_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9413_combout\);

-- Location: FF_X74_Y41_N25
\RAM1|ram_s~8175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8175_q\);

-- Location: FF_X74_Y41_N7
\RAM1|ram_s~7151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7151_q\);

-- Location: LCCOMB_X74_Y41_N24
\RAM1|ram_s~9414\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9414_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~9413_combout\ & (\RAM1|ram_s~8175_q\)) # (!\RAM1|ram_s~9413_combout\ & ((\RAM1|ram_s~7151_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~9413_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~9413_combout\,
	datac => \RAM1|ram_s~8175_q\,
	datad => \RAM1|ram_s~7151_q\,
	combout => \RAM1|ram_s~9414_combout\);

-- Location: FF_X72_Y41_N7
\RAM1|ram_s~7599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7599_q\);

-- Location: FF_X72_Y41_N25
\RAM1|ram_s~6575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6575_q\);

-- Location: LCCOMB_X72_Y41_N24
\RAM1|ram_s~9415\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9415_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & (\RAM1|ram_s~7599_q\)) # (!\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~6575_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7599_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~6575_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~9415_combout\);

-- Location: FF_X74_Y42_N29
\RAM1|ram_s~8111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8111_q\);

-- Location: LCCOMB_X73_Y42_N2
\RAM1|ram_s~7087feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7087feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~7087feeder_combout\);

-- Location: FF_X73_Y42_N3
\RAM1|ram_s~7087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7087feeder_combout\,
	ena => \RAM1|ram_s~10194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7087_q\);

-- Location: LCCOMB_X74_Y42_N28
\RAM1|ram_s~9416\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9416_combout\ = (\RAM1|ram_s~9415_combout\ & (((\RAM1|ram_s~8111_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~9415_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~7087_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9415_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~8111_q\,
	datad => \RAM1|ram_s~7087_q\,
	combout => \RAM1|ram_s~9416_combout\);

-- Location: LCCOMB_X74_Y42_N6
\RAM1|ram_s~9417\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9417_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~9414_combout\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((!\ULA1|Add0~13_combout\ & \RAM1|ram_s~9416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9414_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~9416_combout\,
	combout => \RAM1|ram_s~9417_combout\);

-- Location: LCCOMB_X62_Y44_N28
\RAM1|ram_s~7183feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7183feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~7183feeder_combout\);

-- Location: FF_X62_Y44_N29
\RAM1|ram_s~7183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7183feeder_combout\,
	ena => \RAM1|ram_s~10198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7183_q\);

-- Location: FF_X62_Y36_N15
\RAM1|ram_s~6671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6671_q\);

-- Location: LCCOMB_X62_Y36_N14
\RAM1|ram_s~9418\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9418_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~7183_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~6671_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~7183_q\,
	datac => \RAM1|ram_s~6671_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~9418_combout\);

-- Location: FF_X65_Y43_N23
\RAM1|ram_s~8207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[6]~7_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8207_q\);

-- Location: LCCOMB_X61_Y40_N2
\RAM1|ram_s~7695feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7695feeder_combout\ = \BR1|saidaB[6]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[6]~7_combout\,
	combout => \RAM1|ram_s~7695feeder_combout\);

-- Location: FF_X61_Y40_N3
\RAM1|ram_s~7695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7695feeder_combout\,
	ena => \RAM1|ram_s~10215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7695_q\);

-- Location: LCCOMB_X65_Y43_N22
\RAM1|ram_s~9419\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9419_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~9418_combout\ & (\RAM1|ram_s~8207_q\)) # (!\RAM1|ram_s~9418_combout\ & ((\RAM1|ram_s~7695_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~9418_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~9418_combout\,
	datac => \RAM1|ram_s~8207_q\,
	datad => \RAM1|ram_s~7695_q\,
	combout => \RAM1|ram_s~9419_combout\);

-- Location: LCCOMB_X69_Y43_N0
\RAM1|ram_s~9420\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9420_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~9417_combout\ & ((\RAM1|ram_s~9419_combout\))) # (!\RAM1|ram_s~9417_combout\ & (\RAM1|ram_s~9412_combout\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~9417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~9412_combout\,
	datac => \RAM1|ram_s~9417_combout\,
	datad => \RAM1|ram_s~9419_combout\,
	combout => \RAM1|ram_s~9420_combout\);

-- Location: LCCOMB_X74_Y42_N0
\RAM1|ram_s~9421\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9421_combout\ = (\RAM1|ram_s~9410_combout\ & (((\RAM1|ram_s~9420_combout\) # (!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~9410_combout\ & (\RAM1|ram_s~9389_combout\ & ((\ULA1|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9389_combout\,
	datab => \RAM1|ram_s~9410_combout\,
	datac => \RAM1|ram_s~9420_combout\,
	datad => \ULA1|Add0~30_combout\,
	combout => \RAM1|ram_s~9421_combout\);

-- Location: LCCOMB_X74_Y42_N26
\RAM1|ram_s~9422\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~9422_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~9379_combout\ & ((\RAM1|ram_s~9421_combout\))) # (!\RAM1|ram_s~9379_combout\ & (\RAM1|ram_s~9294_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~9379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~9294_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~9379_combout\,
	datad => \RAM1|ram_s~9421_combout\,
	combout => \RAM1|ram_s~9422_combout\);

-- Location: LCCOMB_X77_Y43_N30
\MUXULARAM|b[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXULARAM|b[6]~6_combout\ = (\PC|DOUT\(2) & ((\ROM1|memROM~1_combout\ & ((\RAM1|ram_s~9422_combout\))) # (!\ROM1|memROM~1_combout\ & (\ULA1|Add0~21_combout\)))) # (!\PC|DOUT\(2) & (\ULA1|Add0~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ULA1|Add0~21_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \RAM1|ram_s~9422_combout\,
	combout => \MUXULARAM|b[6]~6_combout\);

-- Location: FF_X77_Y43_N31
\BR1|registrador~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \MUXULARAM|b[6]~6_combout\,
	ena => \BR1|registrador~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~396_q\);

-- Location: FF_X76_Y43_N31
\BR1|registrador~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	asdata => \MUXULARAM|b[6]~6_combout\,
	sload => VCC,
	ena => \BR1|registrador~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~44_q\);

-- Location: LCCOMB_X77_Y43_N4
\BR1|registrador~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~1068_combout\ = (\PC|DOUT\(7) & (((\BR1|registrador~44_q\)))) # (!\PC|DOUT\(7) & ((\ROM1|memROM~0_combout\ & (!\PC|DOUT\(2))) # (!\ROM1|memROM~0_combout\ & ((\BR1|registrador~44_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \PC|DOUT\(7),
	datac => \BR1|registrador~44_q\,
	datad => \ROM1|memROM~0_combout\,
	combout => \BR1|registrador~1068_combout\);

-- Location: LCCOMB_X77_Y43_N10
\BR1|registrador~364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~364feeder_combout\ = \MUXULARAM|b[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXULARAM|b[6]~6_combout\,
	combout => \BR1|registrador~364feeder_combout\);

-- Location: FF_X77_Y43_N11
\BR1|registrador~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~364feeder_combout\,
	ena => \BR1|registrador~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~364_q\);

-- Location: LCCOMB_X77_Y43_N16
\BR1|saidaB[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|saidaB[6]~7_combout\ = (\ROM1|memROM~1_combout\ & ((\BR1|registrador~1068_combout\ & (\BR1|registrador~396_q\)) # (!\BR1|registrador~1068_combout\ & ((\BR1|registrador~364_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR1|registrador~396_q\,
	datab => \BR1|registrador~1068_combout\,
	datac => \ROM1|memROM~1_combout\,
	datad => \BR1|registrador~364_q\,
	combout => \BR1|saidaB[6]~7_combout\);

-- Location: LCCOMB_X88_Y31_N0
\ULA1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA1|Add0~0_combout\ = \SW[0]~input_o\ $ (((!\SW[1]~input_o\ & \BR1|saidaB[6]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \BR1|saidaB[6]~7_combout\,
	datad => \SW[0]~input_o\,
	combout => \ULA1|Add0~0_combout\);

-- Location: FF_X76_Y42_N1
\RAM1|ram_s~7977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7977_q\);

-- Location: LCCOMB_X67_Y46_N8
\RAM1|ram_s~8009feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8009feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~8009feeder_combout\);

-- Location: FF_X67_Y46_N9
\RAM1|ram_s~8009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~8009feeder_combout\,
	ena => \RAM1|ram_s~10234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8009_q\);

-- Location: LCCOMB_X76_Y42_N0
\RAM1|ram_s~8391\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8391_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8009_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~7977_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~7977_q\,
	datad => \RAM1|ram_s~8009_q\,
	combout => \RAM1|ram_s~8391_combout\);

-- Location: FF_X73_Y45_N25
\RAM1|ram_s~8073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8073_q\);

-- Location: LCCOMB_X80_Y40_N26
\RAM1|ram_s~8041feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8041feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~8041feeder_combout\);

-- Location: FF_X80_Y40_N27
\RAM1|ram_s~8041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~8041feeder_combout\,
	ena => \RAM1|ram_s~10233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8041_q\);

-- Location: LCCOMB_X73_Y45_N24
\RAM1|ram_s~8392\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8392_combout\ = (\RAM1|ram_s~8391_combout\ & (((\RAM1|ram_s~8073_q\)) # (!\ULA1|Add0~15_combout\))) # (!\RAM1|ram_s~8391_combout\ & (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8041_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8391_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~8073_q\,
	datad => \RAM1|ram_s~8041_q\,
	combout => \RAM1|ram_s~8392_combout\);

-- Location: LCCOMB_X74_Y41_N18
\RAM1|ram_s~8169feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8169feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~8169feeder_combout\);

-- Location: FF_X74_Y41_N19
\RAM1|ram_s~8169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~8169feeder_combout\,
	ena => \RAM1|ram_s~10247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8169_q\);

-- Location: FF_X70_Y42_N3
\RAM1|ram_s~8105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8105_q\);

-- Location: LCCOMB_X70_Y42_N2
\RAM1|ram_s~8398\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8398_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8169_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8105_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~8169_q\,
	datac => \RAM1|ram_s~8105_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8398_combout\);

-- Location: FF_X65_Y43_N9
\RAM1|ram_s~8137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8137_q\);

-- Location: FF_X65_Y43_N19
\RAM1|ram_s~8201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~8201_q\);

-- Location: LCCOMB_X65_Y43_N18
\RAM1|ram_s~8399\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8399_combout\ = (\RAM1|ram_s~8398_combout\ & (((\RAM1|ram_s~8201_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~8398_combout\ & (\RAM1|ram_s~8137_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8398_combout\,
	datab => \RAM1|ram_s~8137_q\,
	datac => \RAM1|ram_s~8201_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8399_combout\);

-- Location: LCCOMB_X67_Y43_N24
\RAM1|ram_s~7753feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7753feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~7753feeder_combout\);

-- Location: FF_X67_Y43_N25
\RAM1|ram_s~7753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7753feeder_combout\,
	ena => \RAM1|ram_s~10243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7753_q\);

-- Location: FF_X70_Y42_N1
\RAM1|ram_s~7721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7721_q\);

-- Location: LCCOMB_X70_Y42_N0
\RAM1|ram_s~8395\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8395_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~7753_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~7721_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~7753_q\,
	datac => \RAM1|ram_s~7721_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8395_combout\);

-- Location: FF_X74_Y39_N25
\RAM1|ram_s~7785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7785_q\);

-- Location: FF_X70_Y43_N9
\RAM1|ram_s~7817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7817_q\);

-- Location: LCCOMB_X70_Y43_N8
\RAM1|ram_s~8396\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8396_combout\ = (\RAM1|ram_s~8395_combout\ & (((\RAM1|ram_s~7817_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8395_combout\ & (\RAM1|ram_s~7785_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8395_combout\,
	datab => \RAM1|ram_s~7785_q\,
	datac => \RAM1|ram_s~7817_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8396_combout\);

-- Location: FF_X74_Y32_N11
\RAM1|ram_s~7913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7913_q\);

-- Location: FF_X67_Y33_N25
\RAM1|ram_s~7849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7849_q\);

-- Location: LCCOMB_X67_Y33_N24
\RAM1|ram_s~8393\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8393_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~7913_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~7849_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7913_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~7849_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8393_combout\);

-- Location: FF_X66_Y35_N11
\RAM1|ram_s~7945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7945_q\);

-- Location: FF_X66_Y35_N17
\RAM1|ram_s~7881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7881_q\);

-- Location: LCCOMB_X66_Y35_N10
\RAM1|ram_s~8394\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8394_combout\ = (\RAM1|ram_s~8393_combout\ & (((\RAM1|ram_s~7945_q\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~8393_combout\ & (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~7881_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8393_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~7945_q\,
	datad => \RAM1|ram_s~7881_q\,
	combout => \RAM1|ram_s~8394_combout\);

-- Location: LCCOMB_X63_Y37_N18
\RAM1|ram_s~8397\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8397_combout\ = (\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8394_combout\) # (\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8396_combout\ & ((!\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8396_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~8394_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8397_combout\);

-- Location: LCCOMB_X63_Y37_N28
\RAM1|ram_s~8400\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8400_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8397_combout\ & ((\RAM1|ram_s~8399_combout\))) # (!\RAM1|ram_s~8397_combout\ & (\RAM1|ram_s~8392_combout\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~8392_combout\,
	datac => \RAM1|ram_s~8399_combout\,
	datad => \RAM1|ram_s~8397_combout\,
	combout => \RAM1|ram_s~8400_combout\);

-- Location: LCCOMB_X61_Y32_N24
\RAM1|ram_s~7433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7433feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~7433feeder_combout\);

-- Location: FF_X61_Y32_N25
\RAM1|ram_s~7433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7433feeder_combout\,
	ena => \RAM1|ram_s~10212_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7433_q\);

-- Location: FF_X61_Y40_N1
\RAM1|ram_s~7689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7689_q\);

-- Location: FF_X60_Y40_N11
\RAM1|ram_s~7305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7305_q\);

-- Location: FF_X60_Y40_N17
\RAM1|ram_s~7561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7561_q\);

-- Location: LCCOMB_X60_Y40_N10
\RAM1|ram_s~8377\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8377_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~7561_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~7305_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7305_q\,
	datad => \RAM1|ram_s~7561_q\,
	combout => \RAM1|ram_s~8377_combout\);

-- Location: LCCOMB_X61_Y40_N0
\RAM1|ram_s~8378\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8378_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8377_combout\ & ((\RAM1|ram_s~7689_q\))) # (!\RAM1|ram_s~8377_combout\ & (\RAM1|ram_s~7433_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~7433_q\,
	datac => \RAM1|ram_s~7689_q\,
	datad => \RAM1|ram_s~8377_combout\,
	combout => \RAM1|ram_s~8378_combout\);

-- Location: FF_X58_Y44_N11
\RAM1|ram_s~7241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7241_q\);

-- Location: FF_X58_Y44_N17
\RAM1|ram_s~7497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7497_q\);

-- Location: LCCOMB_X58_Y44_N10
\RAM1|ram_s~8370\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8370_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7497_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~7241_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7241_q\,
	datad => \RAM1|ram_s~7497_q\,
	combout => \RAM1|ram_s~8370_combout\);

-- Location: LCCOMB_X58_Y43_N16
\RAM1|ram_s~7369feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7369feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~7369feeder_combout\);

-- Location: FF_X58_Y43_N17
\RAM1|ram_s~7369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7369feeder_combout\,
	ena => \RAM1|ram_s~10199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7369_q\);

-- Location: FF_X58_Y43_N3
\RAM1|ram_s~7625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7625_q\);

-- Location: LCCOMB_X58_Y43_N2
\RAM1|ram_s~8371\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8371_combout\ = (\RAM1|ram_s~8370_combout\ & (((\RAM1|ram_s~7625_q\) # (!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8370_combout\ & (\RAM1|ram_s~7369_q\ & ((\ULA1|Add0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8370_combout\,
	datab => \RAM1|ram_s~7369_q\,
	datac => \RAM1|ram_s~7625_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8371_combout\);

-- Location: LCCOMB_X74_Y33_N8
\RAM1|ram_s~7529feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7529feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~7529feeder_combout\);

-- Location: FF_X74_Y33_N9
\RAM1|ram_s~7529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7529feeder_combout\,
	ena => \RAM1|ram_s~10204_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7529_q\);

-- Location: FF_X63_Y37_N5
\RAM1|ram_s~7657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7657_q\);

-- Location: FF_X65_Y36_N27
\RAM1|ram_s~7273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10206_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7273_q\);

-- Location: FF_X65_Y36_N25
\RAM1|ram_s~7401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7401_q\);

-- Location: LCCOMB_X65_Y36_N26
\RAM1|ram_s~8372\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8372_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~7401_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~7273_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7273_q\,
	datad => \RAM1|ram_s~7401_q\,
	combout => \RAM1|ram_s~8372_combout\);

-- Location: LCCOMB_X63_Y37_N4
\RAM1|ram_s~8373\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8373_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8372_combout\ & ((\RAM1|ram_s~7657_q\))) # (!\RAM1|ram_s~8372_combout\ & (\RAM1|ram_s~7529_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~7529_q\,
	datac => \RAM1|ram_s~7657_q\,
	datad => \RAM1|ram_s~8372_combout\,
	combout => \RAM1|ram_s~8373_combout\);

-- Location: LCCOMB_X59_Y43_N0
\RAM1|ram_s~7337feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7337feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~7337feeder_combout\);

-- Location: FF_X59_Y43_N1
\RAM1|ram_s~7337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7337feeder_combout\,
	ena => \RAM1|ram_s~10209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7337_q\);

-- Location: FF_X61_Y38_N17
\RAM1|ram_s~7209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7209_q\);

-- Location: LCCOMB_X61_Y38_N16
\RAM1|ram_s~8374\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8374_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~7337_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~7209_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~7337_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7209_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8374_combout\);

-- Location: FF_X60_Y41_N17
\RAM1|ram_s~7593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7593_q\);

-- Location: LCCOMB_X66_Y42_N8
\RAM1|ram_s~7465feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~7465feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~7465feeder_combout\);

-- Location: FF_X66_Y42_N9
\RAM1|ram_s~7465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~7465feeder_combout\,
	ena => \RAM1|ram_s~10208_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7465_q\);

-- Location: LCCOMB_X60_Y41_N16
\RAM1|ram_s~8375\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8375_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8374_combout\ & (\RAM1|ram_s~7593_q\)) # (!\RAM1|ram_s~8374_combout\ & ((\RAM1|ram_s~7465_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8374_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~8374_combout\,
	datac => \RAM1|ram_s~7593_q\,
	datad => \RAM1|ram_s~7465_q\,
	combout => \RAM1|ram_s~8375_combout\);

-- Location: LCCOMB_X63_Y37_N6
\RAM1|ram_s~8376\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8376_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~8373_combout\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8373_combout\,
	datad => \RAM1|ram_s~8375_combout\,
	combout => \RAM1|ram_s~8376_combout\);

-- Location: LCCOMB_X63_Y37_N24
\RAM1|ram_s~8379\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8379_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8376_combout\ & (\RAM1|ram_s~8378_combout\)) # (!\RAM1|ram_s~8376_combout\ & ((\RAM1|ram_s~8371_combout\))))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8378_combout\,
	datab => \RAM1|ram_s~8371_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~8376_combout\,
	combout => \RAM1|ram_s~8379_combout\);

-- Location: LCCOMB_X59_Y38_N0
\RAM1|ram_s~6537feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6537feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~6537feeder_combout\);

-- Location: FF_X59_Y38_N1
\RAM1|ram_s~6537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6537feeder_combout\,
	ena => \RAM1|ram_s~10230_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6537_q\);

-- Location: FF_X59_Y38_N19
\RAM1|ram_s~6281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6281_q\);

-- Location: LCCOMB_X59_Y38_N18
\RAM1|ram_s~8387\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8387_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6537_q\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6281_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~6537_q\,
	datac => \RAM1|ram_s~6281_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8387_combout\);

-- Location: FF_X60_Y32_N19
\RAM1|ram_s~6665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6665_q\);

-- Location: FF_X60_Y32_N17
\RAM1|ram_s~6409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6409_q\);

-- Location: LCCOMB_X60_Y32_N18
\RAM1|ram_s~8388\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8388_combout\ = (\RAM1|ram_s~8387_combout\ & (((\RAM1|ram_s~6665_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~8387_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6409_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8387_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6665_q\,
	datad => \RAM1|ram_s~6409_q\,
	combout => \RAM1|ram_s~8388_combout\);

-- Location: FF_X60_Y44_N9
\RAM1|ram_s~6217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10218_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6217_q\);

-- Location: FF_X66_Y45_N27
\RAM1|ram_s~6473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6473_q\);

-- Location: LCCOMB_X60_Y44_N8
\RAM1|ram_s~8380\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8380_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~6473_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6217_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6217_q\,
	datad => \RAM1|ram_s~6473_q\,
	combout => \RAM1|ram_s~8380_combout\);

-- Location: FF_X66_Y44_N9
\RAM1|ram_s~6601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6601_q\);

-- Location: FF_X63_Y42_N9
\RAM1|ram_s~6345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6345_q\);

-- Location: LCCOMB_X66_Y44_N8
\RAM1|ram_s~8381\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8381_combout\ = (\RAM1|ram_s~8380_combout\ & (((\RAM1|ram_s~6601_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~8380_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6345_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8380_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6601_q\,
	datad => \RAM1|ram_s~6345_q\,
	combout => \RAM1|ram_s~8381_combout\);

-- Location: FF_X69_Y42_N17
\RAM1|ram_s~6313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6313_q\);

-- Location: FF_X66_Y41_N3
\RAM1|ram_s~6185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6185_q\);

-- Location: LCCOMB_X66_Y41_N2
\RAM1|ram_s~8384\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8384_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6313_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~6185_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~6313_q\,
	datac => \RAM1|ram_s~6185_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8384_combout\);

-- Location: FF_X65_Y38_N1
\RAM1|ram_s~6569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6569_q\);

-- Location: FF_X66_Y41_N17
\RAM1|ram_s~6441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6441_q\);

-- Location: LCCOMB_X65_Y38_N0
\RAM1|ram_s~8385\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8385_combout\ = (\RAM1|ram_s~8384_combout\ & (((\RAM1|ram_s~6569_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~8384_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6441_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8384_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6569_q\,
	datad => \RAM1|ram_s~6441_q\,
	combout => \RAM1|ram_s~8385_combout\);

-- Location: FF_X69_Y34_N11
\RAM1|ram_s~6377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6377_q\);

-- Location: FF_X70_Y35_N1
\RAM1|ram_s~6249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6249_q\);

-- Location: LCCOMB_X70_Y35_N0
\RAM1|ram_s~8382\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8382_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6377_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6249_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6377_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6249_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8382_combout\);

-- Location: FF_X63_Y37_N3
\RAM1|ram_s~6633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6633_q\);

-- Location: LCCOMB_X68_Y39_N8
\RAM1|ram_s~6505feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6505feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~6505feeder_combout\);

-- Location: FF_X68_Y39_N9
\RAM1|ram_s~6505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6505feeder_combout\,
	ena => \RAM1|ram_s~10220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6505_q\);

-- Location: LCCOMB_X63_Y37_N2
\RAM1|ram_s~8383\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8383_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8382_combout\ & (\RAM1|ram_s~6633_q\)) # (!\RAM1|ram_s~8382_combout\ & ((\RAM1|ram_s~6505_q\))))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8382_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~8382_combout\,
	datac => \RAM1|ram_s~6633_q\,
	datad => \RAM1|ram_s~6505_q\,
	combout => \RAM1|ram_s~8383_combout\);

-- Location: LCCOMB_X63_Y37_N12
\RAM1|ram_s~8386\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8386_combout\ = (\ULA1|Add0~13_combout\ & (((\ULA1|Add0~15_combout\)))) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8383_combout\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8385_combout\,
	datab => \RAM1|ram_s~8383_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8386_combout\);

-- Location: LCCOMB_X63_Y37_N30
\RAM1|ram_s~8389\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8389_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8386_combout\ & (\RAM1|ram_s~8388_combout\)) # (!\RAM1|ram_s~8386_combout\ & ((\RAM1|ram_s~8381_combout\))))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8388_combout\,
	datab => \RAM1|ram_s~8381_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~8386_combout\,
	combout => \RAM1|ram_s~8389_combout\);

-- Location: LCCOMB_X63_Y37_N8
\RAM1|ram_s~8390\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8390_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8379_combout\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8389_combout\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~8379_combout\,
	datac => \RAM1|ram_s~8389_combout\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8390_combout\);

-- Location: FF_X63_Y45_N11
\RAM1|ram_s~6793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6793_q\);

-- Location: FF_X63_Y45_N25
\RAM1|ram_s~7049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10196_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7049_q\);

-- Location: LCCOMB_X63_Y45_N10
\RAM1|ram_s~8367\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8367_combout\ = (\ULA1|Add0~17_combout\ & (\ULA1|Add0~19_combout\)) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~7049_q\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6793_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6793_q\,
	datad => \RAM1|ram_s~7049_q\,
	combout => \RAM1|ram_s~8367_combout\);

-- Location: FF_X62_Y44_N11
\RAM1|ram_s~7177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10198_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7177_q\);

-- Location: LCCOMB_X62_Y44_N0
\RAM1|ram_s~6921feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6921feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~6921feeder_combout\);

-- Location: FF_X62_Y44_N1
\RAM1|ram_s~6921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6921feeder_combout\,
	ena => \RAM1|ram_s~10195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6921_q\);

-- Location: LCCOMB_X62_Y44_N10
\RAM1|ram_s~8368\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8368_combout\ = (\RAM1|ram_s~8367_combout\ & (((\RAM1|ram_s~7177_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~8367_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6921_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8367_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7177_q\,
	datad => \RAM1|ram_s~6921_q\,
	combout => \RAM1|ram_s~8368_combout\);

-- Location: FF_X74_Y45_N9
\RAM1|ram_s~7017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7017_q\);

-- Location: FF_X74_Y41_N9
\RAM1|ram_s~7145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7145_q\);

-- Location: FF_X74_Y34_N11
\RAM1|ram_s~6761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10184_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6761_q\);

-- Location: FF_X74_Y34_N25
\RAM1|ram_s~6889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10182_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6889_q\);

-- Location: LCCOMB_X74_Y34_N10
\RAM1|ram_s~8360\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8360_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~6889_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~6761_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~6761_q\,
	datad => \RAM1|ram_s~6889_q\,
	combout => \RAM1|ram_s~8360_combout\);

-- Location: LCCOMB_X74_Y41_N8
\RAM1|ram_s~8361\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8361_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8360_combout\ & ((\RAM1|ram_s~7145_q\))) # (!\RAM1|ram_s~8360_combout\ & (\RAM1|ram_s~7017_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~7017_q\,
	datac => \RAM1|ram_s~7145_q\,
	datad => \RAM1|ram_s~8360_combout\,
	combout => \RAM1|ram_s~8361_combout\);

-- Location: FF_X63_Y38_N9
\RAM1|ram_s~6825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10192_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6825_q\);

-- Location: FF_X70_Y45_N9
\RAM1|ram_s~6697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6697_q\);

-- Location: LCCOMB_X70_Y45_N8
\RAM1|ram_s~8364\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8364_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6825_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~6697_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~6825_q\,
	datac => \RAM1|ram_s~6697_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8364_combout\);

-- Location: FF_X73_Y42_N19
\RAM1|ram_s~7081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10194_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7081_q\);

-- Location: FF_X73_Y42_N25
\RAM1|ram_s~6953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6953_q\);

-- Location: LCCOMB_X73_Y42_N18
\RAM1|ram_s~8365\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8365_combout\ = (\RAM1|ram_s~8364_combout\ & (((\RAM1|ram_s~7081_q\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~8364_combout\ & (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~6953_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8364_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~7081_q\,
	datad => \RAM1|ram_s~6953_q\,
	combout => \RAM1|ram_s~8365_combout\);

-- Location: LCCOMB_X62_Y43_N16
\RAM1|ram_s~6857feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~6857feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~6857feeder_combout\);

-- Location: FF_X62_Y43_N17
\RAM1|ram_s~6857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~6857feeder_combout\,
	ena => \RAM1|ram_s~10186_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6857_q\);

-- Location: FF_X63_Y43_N19
\RAM1|ram_s~7113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10190_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~7113_q\);

-- Location: FF_X63_Y43_N17
\RAM1|ram_s~6729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6729_q\);

-- Location: FF_X66_Y45_N17
\RAM1|ram_s~6985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10188_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6985_q\);

-- Location: LCCOMB_X63_Y43_N16
\RAM1|ram_s~8362\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8362_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~6985_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~6729_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~6729_q\,
	datad => \RAM1|ram_s~6985_q\,
	combout => \RAM1|ram_s~8362_combout\);

-- Location: LCCOMB_X63_Y43_N18
\RAM1|ram_s~8363\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8363_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8362_combout\ & ((\RAM1|ram_s~7113_q\))) # (!\RAM1|ram_s~8362_combout\ & (\RAM1|ram_s~6857_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~6857_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~7113_q\,
	datad => \RAM1|ram_s~8362_combout\,
	combout => \RAM1|ram_s~8363_combout\);

-- Location: LCCOMB_X63_Y37_N16
\RAM1|ram_s~8366\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8366_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8363_combout\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8365_combout\,
	datad => \RAM1|ram_s~8363_combout\,
	combout => \RAM1|ram_s~8366_combout\);

-- Location: LCCOMB_X63_Y37_N26
\RAM1|ram_s~8369\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8369_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8366_combout\ & (\RAM1|ram_s~8368_combout\)) # (!\RAM1|ram_s~8366_combout\ & ((\RAM1|ram_s~8361_combout\))))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~8368_combout\,
	datac => \RAM1|ram_s~8361_combout\,
	datad => \RAM1|ram_s~8366_combout\,
	combout => \RAM1|ram_s~8369_combout\);

-- Location: LCCOMB_X63_Y37_N14
\RAM1|ram_s~8401\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8401_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8390_combout\ & (\RAM1|ram_s~8400_combout\)) # (!\RAM1|ram_s~8390_combout\ & ((\RAM1|ram_s~8369_combout\))))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~8400_combout\,
	datac => \RAM1|ram_s~8390_combout\,
	datad => \RAM1|ram_s~8369_combout\,
	combout => \RAM1|ram_s~8401_combout\);

-- Location: FF_X76_Y41_N27
\RAM1|ram_s~3049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10052_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3049_q\);

-- Location: FF_X76_Y37_N13
\RAM1|ram_s~4073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10056_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4073_q\);

-- Location: FF_X77_Y35_N25
\RAM1|ram_s~2537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10055_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2537_q\);

-- Location: FF_X75_Y35_N27
\RAM1|ram_s~3561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10054_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3561_q\);

-- Location: LCCOMB_X77_Y35_N24
\RAM1|ram_s~8282\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8282_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3561_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2537_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2537_q\,
	datad => \RAM1|ram_s~3561_q\,
	combout => \RAM1|ram_s~8282_combout\);

-- Location: LCCOMB_X76_Y37_N12
\RAM1|ram_s~8283\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8283_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8282_combout\ & ((\RAM1|ram_s~4073_q\))) # (!\RAM1|ram_s~8282_combout\ & (\RAM1|ram_s~3049_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~3049_q\,
	datac => \RAM1|ram_s~4073_q\,
	datad => \RAM1|ram_s~8282_combout\,
	combout => \RAM1|ram_s~8283_combout\);

-- Location: FF_X72_Y35_N9
\RAM1|ram_s~2793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10041_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2793_q\);

-- Location: FF_X76_Y37_N25
\RAM1|ram_s~3817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10045_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3817_q\);

-- Location: FF_X72_Y35_N11
\RAM1|ram_s~2281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10044_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2281_q\);

-- Location: FF_X75_Y35_N9
\RAM1|ram_s~3305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10042_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3305_q\);

-- Location: LCCOMB_X72_Y35_N10
\RAM1|ram_s~8277\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8277_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3305_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2281_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2281_q\,
	datad => \RAM1|ram_s~3305_q\,
	combout => \RAM1|ram_s~8277_combout\);

-- Location: LCCOMB_X76_Y37_N24
\RAM1|ram_s~8278\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8278_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8277_combout\ & ((\RAM1|ram_s~3817_q\))) # (!\RAM1|ram_s~8277_combout\ & (\RAM1|ram_s~2793_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~2793_q\,
	datac => \RAM1|ram_s~3817_q\,
	datad => \RAM1|ram_s~8277_combout\,
	combout => \RAM1|ram_s~8278_combout\);

-- Location: FF_X73_Y39_N11
\RAM1|ram_s~2153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10050_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2153_q\);

-- Location: LCCOMB_X74_Y35_N0
\RAM1|ram_s~2665feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2665feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~2665feeder_combout\);

-- Location: FF_X74_Y35_N1
\RAM1|ram_s~2665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2665feeder_combout\,
	ena => \RAM1|ram_s~10048_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2665_q\);

-- Location: LCCOMB_X73_Y39_N10
\RAM1|ram_s~8279\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8279_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2665_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2153_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2153_q\,
	datad => \RAM1|ram_s~2665_q\,
	combout => \RAM1|ram_s~8279_combout\);

-- Location: FF_X79_Y37_N9
\RAM1|ram_s~3177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10047_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3177_q\);

-- Location: FF_X79_Y37_N19
\RAM1|ram_s~3689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10051_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3689_q\);

-- Location: LCCOMB_X79_Y37_N18
\RAM1|ram_s~8280\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8280_combout\ = (\RAM1|ram_s~8279_combout\ & (((\RAM1|ram_s~3689_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~8279_combout\ & (\RAM1|ram_s~3177_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8279_combout\,
	datab => \RAM1|ram_s~3177_q\,
	datac => \RAM1|ram_s~3689_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8280_combout\);

-- Location: LCCOMB_X76_Y37_N2
\RAM1|ram_s~8281\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8281_combout\ = (\ULA1|Add0~19_combout\ & (\ULA1|Add0~17_combout\)) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8278_combout\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8280_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~8278_combout\,
	datad => \RAM1|ram_s~8280_combout\,
	combout => \RAM1|ram_s~8281_combout\);

-- Location: LCCOMB_X79_Y38_N0
\RAM1|ram_s~3433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3433feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~3433feeder_combout\);

-- Location: FF_X79_Y38_N1
\RAM1|ram_s~3433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3433feeder_combout\,
	ena => \RAM1|ram_s~10035_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3433_q\);

-- Location: FF_X80_Y40_N9
\RAM1|ram_s~3945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10039_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3945_q\);

-- Location: FF_X81_Y38_N1
\RAM1|ram_s~2409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10038_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2409_q\);

-- Location: LCCOMB_X73_Y36_N24
\RAM1|ram_s~2921feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2921feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~2921feeder_combout\);

-- Location: FF_X73_Y36_N25
\RAM1|ram_s~2921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2921feeder_combout\,
	ena => \RAM1|ram_s~10037_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2921_q\);

-- Location: LCCOMB_X81_Y38_N0
\RAM1|ram_s~8275\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8275_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2921_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2409_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2409_q\,
	datad => \RAM1|ram_s~2921_q\,
	combout => \RAM1|ram_s~8275_combout\);

-- Location: LCCOMB_X80_Y40_N8
\RAM1|ram_s~8276\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8276_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8275_combout\ & ((\RAM1|ram_s~3945_q\))) # (!\RAM1|ram_s~8275_combout\ & (\RAM1|ram_s~3433_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~3433_q\,
	datac => \RAM1|ram_s~3945_q\,
	datad => \RAM1|ram_s~8275_combout\,
	combout => \RAM1|ram_s~8276_combout\);

-- Location: LCCOMB_X76_Y37_N14
\RAM1|ram_s~8284\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8284_combout\ = (\RAM1|ram_s~8281_combout\ & ((\RAM1|ram_s~8283_combout\) # ((!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8281_combout\ & (((\ULA1|Add0~19_combout\ & \RAM1|ram_s~8276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8283_combout\,
	datab => \RAM1|ram_s~8281_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8276_combout\,
	combout => \RAM1|ram_s~8284_combout\);

-- Location: FF_X63_Y33_N1
\RAM1|ram_s~3209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3209_q\);

-- Location: FF_X62_Y35_N11
\RAM1|ram_s~3721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3721_q\);

-- Location: FF_X63_Y35_N3
\RAM1|ram_s~2185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2185_q\);

-- Location: LCCOMB_X63_Y35_N16
\RAM1|ram_s~2697feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2697feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~2697feeder_combout\);

-- Location: FF_X63_Y35_N17
\RAM1|ram_s~2697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2697feeder_combout\,
	ena => \RAM1|ram_s~10105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2697_q\);

-- Location: LCCOMB_X63_Y35_N2
\RAM1|ram_s~8310\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8310_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2697_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2185_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2185_q\,
	datad => \RAM1|ram_s~2697_q\,
	combout => \RAM1|ram_s~8310_combout\);

-- Location: LCCOMB_X62_Y35_N10
\RAM1|ram_s~8311\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8311_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8310_combout\ & ((\RAM1|ram_s~3721_q\))) # (!\RAM1|ram_s~8310_combout\ & (\RAM1|ram_s~3209_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3209_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~3721_q\,
	datad => \RAM1|ram_s~8310_combout\,
	combout => \RAM1|ram_s~8311_combout\);

-- Location: LCCOMB_X62_Y33_N0
\RAM1|ram_s~3465feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3465feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~3465feeder_combout\);

-- Location: FF_X62_Y33_N1
\RAM1|ram_s~3465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3465feeder_combout\,
	ena => \RAM1|ram_s~10099_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3465_q\);

-- Location: FF_X62_Y35_N25
\RAM1|ram_s~3977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3977_q\);

-- Location: FF_X68_Y31_N27
\RAM1|ram_s~2441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2441_q\);

-- Location: FF_X68_Y31_N25
\RAM1|ram_s~2953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2953_q\);

-- Location: LCCOMB_X68_Y31_N26
\RAM1|ram_s~8308\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8308_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2953_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2441_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2441_q\,
	datad => \RAM1|ram_s~2953_q\,
	combout => \RAM1|ram_s~8308_combout\);

-- Location: LCCOMB_X62_Y35_N24
\RAM1|ram_s~8309\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8309_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8308_combout\ & ((\RAM1|ram_s~3977_q\))) # (!\RAM1|ram_s~8308_combout\ & (\RAM1|ram_s~3465_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3465_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~3977_q\,
	datad => \RAM1|ram_s~8308_combout\,
	combout => \RAM1|ram_s~8309_combout\);

-- Location: LCCOMB_X61_Y37_N10
\RAM1|ram_s~8312\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8312_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\) # (\RAM1|ram_s~8309_combout\)))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8311_combout\ & (!\ULA1|Add0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8311_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8309_combout\,
	combout => \RAM1|ram_s~8312_combout\);

-- Location: FF_X61_Y35_N25
\RAM1|ram_s~3081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3081_q\);

-- Location: FF_X61_Y35_N19
\RAM1|ram_s~4105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4105_q\);

-- Location: FF_X69_Y37_N25
\RAM1|ram_s~3593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3593_q\);

-- Location: FF_X69_Y37_N19
\RAM1|ram_s~2569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2569_q\);

-- Location: LCCOMB_X69_Y37_N18
\RAM1|ram_s~8313\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8313_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3593_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~2569_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3593_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2569_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8313_combout\);

-- Location: LCCOMB_X61_Y35_N18
\RAM1|ram_s~8314\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8314_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8313_combout\ & ((\RAM1|ram_s~4105_q\))) # (!\RAM1|ram_s~8313_combout\ & (\RAM1|ram_s~3081_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~3081_q\,
	datac => \RAM1|ram_s~4105_q\,
	datad => \RAM1|ram_s~8313_combout\,
	combout => \RAM1|ram_s~8314_combout\);

-- Location: FF_X58_Y33_N27
\RAM1|ram_s~2313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10097_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2313_q\);

-- Location: LCCOMB_X58_Y33_N16
\RAM1|ram_s~3337feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3337feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~3337feeder_combout\);

-- Location: FF_X58_Y33_N17
\RAM1|ram_s~3337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3337feeder_combout\,
	ena => \RAM1|ram_s~10095_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3337_q\);

-- Location: LCCOMB_X58_Y33_N26
\RAM1|ram_s~8306\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8306_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3337_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2313_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2313_q\,
	datad => \RAM1|ram_s~3337_q\,
	combout => \RAM1|ram_s~8306_combout\);

-- Location: FF_X62_Y34_N17
\RAM1|ram_s~3849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10098_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3849_q\);

-- Location: LCCOMB_X61_Y34_N10
\RAM1|ram_s~2825feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2825feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~2825feeder_combout\);

-- Location: FF_X61_Y34_N11
\RAM1|ram_s~2825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2825feeder_combout\,
	ena => \RAM1|ram_s~10094_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2825_q\);

-- Location: LCCOMB_X62_Y34_N16
\RAM1|ram_s~8307\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8307_combout\ = (\RAM1|ram_s~8306_combout\ & (((\RAM1|ram_s~3849_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~8306_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~2825_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8306_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~3849_q\,
	datad => \RAM1|ram_s~2825_q\,
	combout => \RAM1|ram_s~8307_combout\);

-- Location: LCCOMB_X61_Y37_N4
\RAM1|ram_s~8315\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8315_combout\ = (\RAM1|ram_s~8312_combout\ & ((\RAM1|ram_s~8314_combout\) # ((!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8312_combout\ & (((\ULA1|Add0~17_combout\ & \RAM1|ram_s~8307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8312_combout\,
	datab => \RAM1|ram_s~8314_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8307_combout\,
	combout => \RAM1|ram_s~8315_combout\);

-- Location: FF_X67_Y49_N25
\RAM1|ram_s~2377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10063_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2377_q\);

-- Location: LCCOMB_X68_Y46_N16
\RAM1|ram_s~2889feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2889feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~2889feeder_combout\);

-- Location: FF_X68_Y46_N17
\RAM1|ram_s~2889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2889feeder_combout\,
	ena => \RAM1|ram_s~10062_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2889_q\);

-- Location: LCCOMB_X67_Y49_N24
\RAM1|ram_s~8287\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8287_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2889_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2377_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2377_q\,
	datad => \RAM1|ram_s~2889_q\,
	combout => \RAM1|ram_s~8287_combout\);

-- Location: FF_X67_Y49_N3
\RAM1|ram_s~3913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10064_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3913_q\);

-- Location: FF_X66_Y49_N9
\RAM1|ram_s~3401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10061_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3401_q\);

-- Location: LCCOMB_X67_Y49_N2
\RAM1|ram_s~8288\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8288_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8287_combout\ & (\RAM1|ram_s~3913_q\)) # (!\RAM1|ram_s~8287_combout\ & ((\RAM1|ram_s~3401_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8287_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~8287_combout\,
	datac => \RAM1|ram_s~3913_q\,
	datad => \RAM1|ram_s~3401_q\,
	combout => \RAM1|ram_s~8288_combout\);

-- Location: FF_X63_Y44_N25
\RAM1|ram_s~2121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10068_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2121_q\);

-- Location: LCCOMB_X61_Y44_N16
\RAM1|ram_s~2633feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2633feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~2633feeder_combout\);

-- Location: FF_X61_Y44_N17
\RAM1|ram_s~2633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2633feeder_combout\,
	ena => \RAM1|ram_s~10067_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2633_q\);

-- Location: LCCOMB_X63_Y44_N24
\RAM1|ram_s~8289\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8289_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2633_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2121_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2121_q\,
	datad => \RAM1|ram_s~2633_q\,
	combout => \RAM1|ram_s~8289_combout\);

-- Location: FF_X65_Y44_N27
\RAM1|ram_s~3657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10069_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3657_q\);

-- Location: FF_X65_Y44_N25
\RAM1|ram_s~3145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10065_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3145_q\);

-- Location: LCCOMB_X65_Y44_N26
\RAM1|ram_s~8290\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8290_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8289_combout\ & (\RAM1|ram_s~3657_q\)) # (!\RAM1|ram_s~8289_combout\ & ((\RAM1|ram_s~3145_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8289_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~8289_combout\,
	datac => \RAM1|ram_s~3657_q\,
	datad => \RAM1|ram_s~3145_q\,
	combout => \RAM1|ram_s~8290_combout\);

-- Location: LCCOMB_X66_Y43_N8
\RAM1|ram_s~8291\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8291_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8288_combout\)) # (!\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8290_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8288_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8290_combout\,
	combout => \RAM1|ram_s~8291_combout\);

-- Location: FF_X59_Y40_N17
\RAM1|ram_s~2761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10057_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2761_q\);

-- Location: FF_X62_Y40_N19
\RAM1|ram_s~3785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10060_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3785_q\);

-- Location: FF_X63_Y40_N25
\RAM1|ram_s~2249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10059_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2249_q\);

-- Location: LCCOMB_X62_Y40_N8
\RAM1|ram_s~3273feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3273feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~3273feeder_combout\);

-- Location: FF_X62_Y40_N9
\RAM1|ram_s~3273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3273feeder_combout\,
	ena => \RAM1|ram_s~10058_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3273_q\);

-- Location: LCCOMB_X63_Y40_N24
\RAM1|ram_s~8285\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8285_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3273_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2249_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2249_q\,
	datad => \RAM1|ram_s~3273_q\,
	combout => \RAM1|ram_s~8285_combout\);

-- Location: LCCOMB_X62_Y40_N18
\RAM1|ram_s~8286\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8286_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8285_combout\ & ((\RAM1|ram_s~3785_q\))) # (!\RAM1|ram_s~8285_combout\ & (\RAM1|ram_s~2761_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~2761_q\,
	datac => \RAM1|ram_s~3785_q\,
	datad => \RAM1|ram_s~8285_combout\,
	combout => \RAM1|ram_s~8286_combout\);

-- Location: FF_X65_Y45_N9
\RAM1|ram_s~3017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10071_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3017_q\);

-- Location: LCCOMB_X70_Y39_N24
\RAM1|ram_s~3529feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3529feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~3529feeder_combout\);

-- Location: FF_X70_Y39_N25
\RAM1|ram_s~3529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3529feeder_combout\,
	ena => \RAM1|ram_s~10072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3529_q\);

-- Location: FF_X65_Y45_N19
\RAM1|ram_s~2505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2505_q\);

-- Location: LCCOMB_X65_Y45_N18
\RAM1|ram_s~8292\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8292_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3529_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~2505_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3529_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2505_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8292_combout\);

-- Location: FF_X69_Y44_N9
\RAM1|ram_s~4041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4041_q\);

-- Location: LCCOMB_X69_Y44_N8
\RAM1|ram_s~8293\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8293_combout\ = (\RAM1|ram_s~8292_combout\ & (((\RAM1|ram_s~4041_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~8292_combout\ & (\RAM1|ram_s~3017_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3017_q\,
	datab => \RAM1|ram_s~8292_combout\,
	datac => \RAM1|ram_s~4041_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8293_combout\);

-- Location: LCCOMB_X67_Y39_N16
\RAM1|ram_s~8294\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8294_combout\ = (\RAM1|ram_s~8291_combout\ & (((\RAM1|ram_s~8293_combout\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~8291_combout\ & (\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8286_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8291_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~8286_combout\,
	datad => \RAM1|ram_s~8293_combout\,
	combout => \RAM1|ram_s~8294_combout\);

-- Location: FF_X74_Y32_N25
\RAM1|ram_s~3369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3369_q\);

-- Location: FF_X76_Y45_N11
\RAM1|ram_s~2345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10077_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2345_q\);

-- Location: FF_X76_Y45_N25
\RAM1|ram_s~2857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10076_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2857_q\);

-- Location: LCCOMB_X76_Y45_N10
\RAM1|ram_s~8295\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8295_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2857_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2345_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2345_q\,
	datad => \RAM1|ram_s~2857_q\,
	combout => \RAM1|ram_s~8295_combout\);

-- Location: FF_X76_Y44_N1
\RAM1|ram_s~3881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10079_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3881_q\);

-- Location: LCCOMB_X76_Y44_N0
\RAM1|ram_s~8296\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8296_combout\ = (\RAM1|ram_s~8295_combout\ & (((\RAM1|ram_s~3881_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~8295_combout\ & (\RAM1|ram_s~3369_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~3369_q\,
	datab => \RAM1|ram_s~8295_combout\,
	datac => \RAM1|ram_s~3881_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8296_combout\);

-- Location: FF_X60_Y34_N25
\RAM1|ram_s~2217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10084_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2217_q\);

-- Location: FF_X60_Y37_N9
\RAM1|ram_s~3241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10083_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3241_q\);

-- Location: LCCOMB_X60_Y34_N24
\RAM1|ram_s~8297\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8297_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~3241_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~2217_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~2217_q\,
	datad => \RAM1|ram_s~3241_q\,
	combout => \RAM1|ram_s~8297_combout\);

-- Location: FF_X60_Y37_N27
\RAM1|ram_s~3753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10085_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3753_q\);

-- Location: LCCOMB_X61_Y34_N16
\RAM1|ram_s~2729feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2729feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~2729feeder_combout\);

-- Location: FF_X61_Y34_N17
\RAM1|ram_s~2729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2729feeder_combout\,
	ena => \RAM1|ram_s~10081_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2729_q\);

-- Location: LCCOMB_X60_Y37_N26
\RAM1|ram_s~8298\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8298_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8297_combout\ & (\RAM1|ram_s~3753_q\)) # (!\RAM1|ram_s~8297_combout\ & ((\RAM1|ram_s~2729_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8297_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~8297_combout\,
	datac => \RAM1|ram_s~3753_q\,
	datad => \RAM1|ram_s~2729_q\,
	combout => \RAM1|ram_s~8298_combout\);

-- Location: FF_X80_Y41_N9
\RAM1|ram_s~3113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10086_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3113_q\);

-- Location: FF_X76_Y40_N25
\RAM1|ram_s~3625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10089_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3625_q\);

-- Location: FF_X80_Y41_N3
\RAM1|ram_s~2089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10088_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2089_q\);

-- Location: LCCOMB_X80_Y39_N24
\RAM1|ram_s~2601feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2601feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~2601feeder_combout\);

-- Location: FF_X80_Y39_N25
\RAM1|ram_s~2601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2601feeder_combout\,
	ena => \RAM1|ram_s~10087_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2601_q\);

-- Location: LCCOMB_X80_Y41_N2
\RAM1|ram_s~8299\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8299_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~2601_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~2089_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~2089_q\,
	datad => \RAM1|ram_s~2601_q\,
	combout => \RAM1|ram_s~8299_combout\);

-- Location: LCCOMB_X76_Y40_N24
\RAM1|ram_s~8300\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8300_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8299_combout\ & ((\RAM1|ram_s~3625_q\))) # (!\RAM1|ram_s~8299_combout\ & (\RAM1|ram_s~3113_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~3113_q\,
	datac => \RAM1|ram_s~3625_q\,
	datad => \RAM1|ram_s~8299_combout\,
	combout => \RAM1|ram_s~8300_combout\);

-- Location: LCCOMB_X76_Y40_N18
\RAM1|ram_s~8301\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8301_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8298_combout\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8300_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8298_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8300_combout\,
	combout => \RAM1|ram_s~8301_combout\);

-- Location: LCCOMB_X70_Y39_N10
\RAM1|ram_s~3497feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~3497feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~3497feeder_combout\);

-- Location: FF_X70_Y39_N11
\RAM1|ram_s~3497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~3497feeder_combout\,
	ena => \RAM1|ram_s~10091_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~3497_q\);

-- Location: FF_X76_Y38_N1
\RAM1|ram_s~2473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10092_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2473_q\);

-- Location: LCCOMB_X76_Y38_N0
\RAM1|ram_s~8302\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8302_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~3497_q\) # ((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~2473_q\ & !\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~3497_q\,
	datac => \RAM1|ram_s~2473_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8302_combout\);

-- Location: FF_X76_Y39_N11
\RAM1|ram_s~4009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10093_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4009_q\);

-- Location: FF_X76_Y39_N1
\RAM1|ram_s~2985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10090_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2985_q\);

-- Location: LCCOMB_X76_Y39_N10
\RAM1|ram_s~8303\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8303_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8302_combout\ & (\RAM1|ram_s~4009_q\)) # (!\RAM1|ram_s~8302_combout\ & ((\RAM1|ram_s~2985_q\))))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8302_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~8302_combout\,
	datac => \RAM1|ram_s~4009_q\,
	datad => \RAM1|ram_s~2985_q\,
	combout => \RAM1|ram_s~8303_combout\);

-- Location: LCCOMB_X70_Y32_N12
\RAM1|ram_s~8304\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8304_combout\ = (\RAM1|ram_s~8301_combout\ & (((\RAM1|ram_s~8303_combout\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8301_combout\ & (\RAM1|ram_s~8296_combout\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8296_combout\,
	datab => \RAM1|ram_s~8301_combout\,
	datac => \RAM1|ram_s~8303_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8304_combout\);

-- Location: LCCOMB_X61_Y37_N24
\RAM1|ram_s~8305\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8305_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8294_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8304_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8294_combout\,
	datab => \RAM1|ram_s~8304_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8305_combout\);

-- Location: LCCOMB_X61_Y37_N14
\RAM1|ram_s~8316\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8316_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8305_combout\ & ((\RAM1|ram_s~8315_combout\))) # (!\RAM1|ram_s~8305_combout\ & (\RAM1|ram_s~8284_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~8284_combout\,
	datac => \RAM1|ram_s~8315_combout\,
	datad => \RAM1|ram_s~8305_combout\,
	combout => \RAM1|ram_s~8316_combout\);

-- Location: FF_X73_Y33_N1
\RAM1|ram_s~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1001_q\);

-- Location: FF_X75_Y38_N1
\RAM1|ram_s~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~937_q\);

-- Location: LCCOMB_X75_Y38_N0
\RAM1|ram_s~8334\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8334_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~1001_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~937_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~1001_q\,
	datac => \RAM1|ram_s~937_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8334_combout\);

-- Location: FF_X60_Y39_N9
\RAM1|ram_s~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10146_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1033_q\);

-- Location: FF_X61_Y41_N17
\RAM1|ram_s~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~969_q\);

-- Location: LCCOMB_X60_Y39_N8
\RAM1|ram_s~8335\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8335_combout\ = (\RAM1|ram_s~8334_combout\ & (((\RAM1|ram_s~1033_q\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~8334_combout\ & (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~969_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8334_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~1033_q\,
	datad => \RAM1|ram_s~969_q\,
	combout => \RAM1|ram_s~8335_combout\);

-- Location: FF_X59_Y40_N19
\RAM1|ram_s~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~713_q\);

-- Location: FF_X60_Y36_N17
\RAM1|ram_s~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~777_q\);

-- Location: LCCOMB_X72_Y33_N0
\RAM1|ram_s~745feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~745feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~745feeder_combout\);

-- Location: FF_X72_Y33_N1
\RAM1|ram_s~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~745feeder_combout\,
	ena => \RAM1|ram_s~10135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~745_q\);

-- Location: FF_X59_Y34_N17
\RAM1|ram_s~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~681_q\);

-- Location: LCCOMB_X59_Y34_N16
\RAM1|ram_s~8329\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8329_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~745_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~681_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~745_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~681_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8329_combout\);

-- Location: LCCOMB_X60_Y36_N16
\RAM1|ram_s~8330\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8330_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8329_combout\ & ((\RAM1|ram_s~777_q\))) # (!\RAM1|ram_s~8329_combout\ & (\RAM1|ram_s~713_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~713_q\,
	datac => \RAM1|ram_s~777_q\,
	datad => \RAM1|ram_s~8329_combout\,
	combout => \RAM1|ram_s~8330_combout\);

-- Location: FF_X72_Y39_N25
\RAM1|ram_s~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~553_q\);

-- Location: FF_X72_Y43_N25
\RAM1|ram_s~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10140_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~585_q\);

-- Location: LCCOMB_X72_Y39_N24
\RAM1|ram_s~8331\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8331_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~585_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~553_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~553_q\,
	datad => \RAM1|ram_s~585_q\,
	combout => \RAM1|ram_s~8331_combout\);

-- Location: FF_X76_Y35_N1
\RAM1|ram_s~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~617_q\);

-- Location: FF_X63_Y39_N1
\RAM1|ram_s~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10142_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~649_q\);

-- Location: LCCOMB_X63_Y39_N0
\RAM1|ram_s~8332\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8332_combout\ = (\RAM1|ram_s~8331_combout\ & (((\RAM1|ram_s~649_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8331_combout\ & (\RAM1|ram_s~617_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8331_combout\,
	datab => \RAM1|ram_s~617_q\,
	datac => \RAM1|ram_s~649_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8332_combout\);

-- Location: LCCOMB_X61_Y37_N8
\RAM1|ram_s~8333\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8333_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~8330_combout\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8332_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8330_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8332_combout\,
	combout => \RAM1|ram_s~8333_combout\);

-- Location: LCCOMB_X75_Y39_N16
\RAM1|ram_s~873feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~873feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~873feeder_combout\);

-- Location: FF_X75_Y39_N17
\RAM1|ram_s~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~873feeder_combout\,
	ena => \RAM1|ram_s~10130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~873_q\);

-- Location: FF_X60_Y47_N17
\RAM1|ram_s~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~905_q\);

-- Location: FF_X67_Y44_N25
\RAM1|ram_s~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~809_q\);

-- Location: FF_X75_Y44_N27
\RAM1|ram_s~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~841_q\);

-- Location: LCCOMB_X67_Y44_N24
\RAM1|ram_s~8327\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8327_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~841_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~809_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~809_q\,
	datad => \RAM1|ram_s~841_q\,
	combout => \RAM1|ram_s~8327_combout\);

-- Location: LCCOMB_X60_Y47_N16
\RAM1|ram_s~8328\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8328_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8327_combout\ & ((\RAM1|ram_s~905_q\))) # (!\RAM1|ram_s~8327_combout\ & (\RAM1|ram_s~873_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8327_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~873_q\,
	datac => \RAM1|ram_s~905_q\,
	datad => \RAM1|ram_s~8327_combout\,
	combout => \RAM1|ram_s~8328_combout\);

-- Location: LCCOMB_X61_Y37_N26
\RAM1|ram_s~8336\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8336_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8333_combout\ & (\RAM1|ram_s~8335_combout\)) # (!\RAM1|ram_s~8333_combout\ & ((\RAM1|ram_s~8328_combout\))))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8335_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~8333_combout\,
	datad => \RAM1|ram_s~8328_combout\,
	combout => \RAM1|ram_s~8336_combout\);

-- Location: LCCOMB_X63_Y32_N26
\RAM1|ram_s~265feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~265feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~265feeder_combout\);

-- Location: FF_X63_Y32_N27
\RAM1|ram_s~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~265feeder_combout\,
	ena => \RAM1|ram_s~10160_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~265_q\);

-- Location: FF_X61_Y37_N21
\RAM1|ram_s~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~521_q\);

-- Location: FF_X67_Y39_N19
\RAM1|ram_s~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10162_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~137_q\);

-- Location: LCCOMB_X65_Y42_N16
\RAM1|ram_s~393feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~393feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~393feeder_combout\);

-- Location: FF_X65_Y42_N17
\RAM1|ram_s~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~393feeder_combout\,
	ena => \RAM1|ram_s~10161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~393_q\);

-- Location: LCCOMB_X67_Y39_N18
\RAM1|ram_s~8344\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8344_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~393_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~137_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~137_q\,
	datad => \RAM1|ram_s~393_q\,
	combout => \RAM1|ram_s~8344_combout\);

-- Location: LCCOMB_X61_Y37_N20
\RAM1|ram_s~8345\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8345_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8344_combout\ & ((\RAM1|ram_s~521_q\))) # (!\RAM1|ram_s~8344_combout\ & (\RAM1|ram_s~265_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~265_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~521_q\,
	datad => \RAM1|ram_s~8344_combout\,
	combout => \RAM1|ram_s~8345_combout\);

-- Location: FF_X63_Y44_N3
\RAM1|ram_s~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10150_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~73_q\);

-- Location: FF_X62_Y45_N19
\RAM1|ram_s~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~329_q\);

-- Location: LCCOMB_X63_Y44_N2
\RAM1|ram_s~8337\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8337_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~329_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~73_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~73_q\,
	datad => \RAM1|ram_s~329_q\,
	combout => \RAM1|ram_s~8337_combout\);

-- Location: FF_X65_Y41_N3
\RAM1|ram_s~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~457_q\);

-- Location: LCCOMB_X63_Y40_N26
\RAM1|ram_s~201feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~201feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~201feeder_combout\);

-- Location: FF_X63_Y40_N27
\RAM1|ram_s~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~201feeder_combout\,
	ena => \RAM1|ram_s~10148_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~201_q\);

-- Location: LCCOMB_X65_Y41_N2
\RAM1|ram_s~8338\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8338_combout\ = (\RAM1|ram_s~8337_combout\ & (((\RAM1|ram_s~457_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~8337_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~201_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8337_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~457_q\,
	datad => \RAM1|ram_s~201_q\,
	combout => \RAM1|ram_s~8338_combout\);

-- Location: LCCOMB_X73_Y44_N8
\RAM1|ram_s~297feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~297feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~297feeder_combout\);

-- Location: FF_X73_Y44_N9
\RAM1|ram_s~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~297feeder_combout\,
	ena => \RAM1|ram_s~10156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~297_q\);

-- Location: FF_X75_Y43_N27
\RAM1|ram_s~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~425_q\);

-- Location: LCCOMB_X59_Y34_N2
\RAM1|ram_s~169feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~169feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~169feeder_combout\);

-- Location: FF_X59_Y34_N3
\RAM1|ram_s~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~169feeder_combout\,
	ena => \RAM1|ram_s~10157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~169_q\);

-- Location: FF_X67_Y41_N1
\RAM1|ram_s~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~41_q\);

-- Location: LCCOMB_X67_Y41_N0
\RAM1|ram_s~8341\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8341_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~169_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~41_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~169_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~41_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8341_combout\);

-- Location: LCCOMB_X75_Y43_N26
\RAM1|ram_s~8342\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8342_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8341_combout\ & ((\RAM1|ram_s~425_q\))) # (!\RAM1|ram_s~8341_combout\ & (\RAM1|ram_s~297_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \RAM1|ram_s~297_q\,
	datac => \RAM1|ram_s~425_q\,
	datad => \RAM1|ram_s~8341_combout\,
	combout => \RAM1|ram_s~8342_combout\);

-- Location: LCCOMB_X75_Y39_N18
\RAM1|ram_s~361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~361feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~361feeder_combout\);

-- Location: FF_X75_Y39_N19
\RAM1|ram_s~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~361feeder_combout\,
	ena => \RAM1|ram_s~10152_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~361_q\);

-- Location: FF_X75_Y32_N11
\RAM1|ram_s~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~489_q\);

-- Location: LCCOMB_X63_Y32_N0
\RAM1|ram_s~233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~233feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~233feeder_combout\);

-- Location: FF_X63_Y32_N1
\RAM1|ram_s~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~233feeder_combout\,
	ena => \RAM1|ram_s~10153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~233_q\);

-- Location: FF_X75_Y32_N25
\RAM1|ram_s~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10154_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~105_q\);

-- Location: LCCOMB_X75_Y32_N24
\RAM1|ram_s~8339\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8339_combout\ = (\ULA1|Add0~19_combout\ & (((\ULA1|Add0~17_combout\)))) # (!\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\ & (\RAM1|ram_s~233_q\)) # (!\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~105_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~233_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~105_q\,
	datad => \ULA1|Add0~17_combout\,
	combout => \RAM1|ram_s~8339_combout\);

-- Location: LCCOMB_X75_Y32_N10
\RAM1|ram_s~8340\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8340_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8339_combout\ & ((\RAM1|ram_s~489_q\))) # (!\RAM1|ram_s~8339_combout\ & (\RAM1|ram_s~361_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~361_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~489_q\,
	datad => \RAM1|ram_s~8339_combout\,
	combout => \RAM1|ram_s~8340_combout\);

-- Location: LCCOMB_X75_Y32_N4
\RAM1|ram_s~8343\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8343_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~8340_combout\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8342_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8342_combout\,
	datad => \RAM1|ram_s~8340_combout\,
	combout => \RAM1|ram_s~8343_combout\);

-- Location: LCCOMB_X61_Y37_N6
\RAM1|ram_s~8346\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8346_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8343_combout\ & (\RAM1|ram_s~8345_combout\)) # (!\RAM1|ram_s~8343_combout\ & ((\RAM1|ram_s~8338_combout\))))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~8345_combout\,
	datac => \RAM1|ram_s~8338_combout\,
	datad => \RAM1|ram_s~8343_combout\,
	combout => \RAM1|ram_s~8346_combout\);

-- Location: LCCOMB_X61_Y37_N16
\RAM1|ram_s~8347\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8347_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8336_combout\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((!\ULA1|Add0~24_combout\ & \RAM1|ram_s~8346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8336_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~8346_combout\,
	combout => \RAM1|ram_s~8347_combout\);

-- Location: LCCOMB_X65_Y34_N8
\RAM1|ram_s~1257feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1257feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~1257feeder_combout\);

-- Location: FF_X65_Y34_N9
\RAM1|ram_s~1257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1257feeder_combout\,
	ena => \RAM1|ram_s~10113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1257_q\);

-- Location: FF_X73_Y38_N17
\RAM1|ram_s~1513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10116_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1513_q\);

-- Location: FF_X79_Y39_N19
\RAM1|ram_s~1129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1129_q\);

-- Location: FF_X79_Y39_N25
\RAM1|ram_s~1385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1385_q\);

-- Location: LCCOMB_X79_Y39_N18
\RAM1|ram_s~8317\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8317_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~1385_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~1129_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1129_q\,
	datad => \RAM1|ram_s~1385_q\,
	combout => \RAM1|ram_s~8317_combout\);

-- Location: LCCOMB_X73_Y38_N16
\RAM1|ram_s~8318\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8318_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8317_combout\ & ((\RAM1|ram_s~1513_q\))) # (!\RAM1|ram_s~8317_combout\ & (\RAM1|ram_s~1257_q\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1257_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1513_q\,
	datad => \RAM1|ram_s~8317_combout\,
	combout => \RAM1|ram_s~8318_combout\);

-- Location: FF_X65_Y40_N27
\RAM1|ram_s~1065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10124_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1065_q\);

-- Location: FF_X65_Y40_N17
\RAM1|ram_s~1321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1321_q\);

-- Location: LCCOMB_X65_Y40_N26
\RAM1|ram_s~8321\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8321_combout\ = (\ULA1|Add0~19_combout\ & ((\ULA1|Add0~17_combout\) # ((\RAM1|ram_s~1321_q\)))) # (!\ULA1|Add0~19_combout\ & (!\ULA1|Add0~17_combout\ & (\RAM1|ram_s~1065_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~19_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1065_q\,
	datad => \RAM1|ram_s~1321_q\,
	combout => \RAM1|ram_s~8321_combout\);

-- Location: FF_X72_Y38_N25
\RAM1|ram_s~1449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1449_q\);

-- Location: FF_X60_Y38_N1
\RAM1|ram_s~1193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10122_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1193_q\);

-- Location: LCCOMB_X72_Y38_N24
\RAM1|ram_s~8322\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8322_combout\ = (\RAM1|ram_s~8321_combout\ & (((\RAM1|ram_s~1449_q\)) # (!\ULA1|Add0~17_combout\))) # (!\RAM1|ram_s~8321_combout\ & (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~1193_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8321_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1449_q\,
	datad => \RAM1|ram_s~1193_q\,
	combout => \RAM1|ram_s~8322_combout\);

-- Location: FF_X62_Y45_N9
\RAM1|ram_s~1353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1353_q\);

-- Location: FF_X69_Y41_N27
\RAM1|ram_s~1481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1481_q\);

-- Location: FF_X59_Y41_N27
\RAM1|ram_s~1225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1225_q\);

-- Location: FF_X59_Y44_N9
\RAM1|ram_s~1097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10120_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1097_q\);

-- Location: LCCOMB_X59_Y44_N8
\RAM1|ram_s~8319\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8319_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~1225_q\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~1097_q\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1225_q\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~1097_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8319_combout\);

-- Location: LCCOMB_X69_Y41_N26
\RAM1|ram_s~8320\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8320_combout\ = (\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8319_combout\ & ((\RAM1|ram_s~1481_q\))) # (!\RAM1|ram_s~8319_combout\ & (\RAM1|ram_s~1353_q\)))) # (!\ULA1|Add0~19_combout\ & (((\RAM1|ram_s~8319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1353_q\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~1481_q\,
	datad => \RAM1|ram_s~8319_combout\,
	combout => \RAM1|ram_s~8320_combout\);

-- Location: LCCOMB_X75_Y40_N26
\RAM1|ram_s~8323\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8323_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~8320_combout\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8322_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~8322_combout\,
	datad => \RAM1|ram_s~8320_combout\,
	combout => \RAM1|ram_s~8323_combout\);

-- Location: FF_X67_Y40_N21
\RAM1|ram_s~1417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1417_q\);

-- Location: FF_X67_Y37_N9
\RAM1|ram_s~1161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1161_q\);

-- Location: LCCOMB_X58_Y37_N16
\RAM1|ram_s~1289feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1289feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~1289feeder_combout\);

-- Location: FF_X58_Y37_N17
\RAM1|ram_s~1289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1289feeder_combout\,
	ena => \RAM1|ram_s~10127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1289_q\);

-- Location: LCCOMB_X67_Y37_N8
\RAM1|ram_s~8324\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8324_combout\ = (\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\) # ((\RAM1|ram_s~1289_q\)))) # (!\ULA1|Add0~17_combout\ & (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~1161_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~1161_q\,
	datad => \RAM1|ram_s~1289_q\,
	combout => \RAM1|ram_s~8324_combout\);

-- Location: FF_X75_Y40_N13
\RAM1|ram_s~1545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1545_q\);

-- Location: LCCOMB_X75_Y40_N12
\RAM1|ram_s~8325\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8325_combout\ = (\RAM1|ram_s~8324_combout\ & (((\RAM1|ram_s~1545_q\) # (!\ULA1|Add0~19_combout\)))) # (!\RAM1|ram_s~8324_combout\ & (\RAM1|ram_s~1417_q\ & ((\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~1417_q\,
	datab => \RAM1|ram_s~8324_combout\,
	datac => \RAM1|ram_s~1545_q\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8325_combout\);

-- Location: LCCOMB_X75_Y40_N14
\RAM1|ram_s~8326\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8326_combout\ = (\RAM1|ram_s~8323_combout\ & (((\RAM1|ram_s~8325_combout\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8323_combout\ & (\RAM1|ram_s~8318_combout\ & (\ULA1|Add0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8318_combout\,
	datab => \RAM1|ram_s~8323_combout\,
	datac => \ULA1|Add0~15_combout\,
	datad => \RAM1|ram_s~8325_combout\,
	combout => \RAM1|ram_s~8326_combout\);

-- Location: FF_X72_Y39_N3
\RAM1|ram_s~1577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1577_q\);

-- Location: FF_X77_Y39_N25
\RAM1|ram_s~1641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10174_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1641_q\);

-- Location: LCCOMB_X72_Y39_N2
\RAM1|ram_s~8352\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8352_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~1641_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~1577_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~1577_q\,
	datad => \RAM1|ram_s~1641_q\,
	combout => \RAM1|ram_s~8352_combout\);

-- Location: FF_X72_Y43_N11
\RAM1|ram_s~1609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1609_q\);

-- Location: FF_X63_Y39_N27
\RAM1|ram_s~1673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10176_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1673_q\);

-- Location: LCCOMB_X63_Y39_N26
\RAM1|ram_s~8353\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8353_combout\ = (\RAM1|ram_s~8352_combout\ & (((\RAM1|ram_s~1673_q\) # (!\ULA1|Add0~13_combout\)))) # (!\RAM1|ram_s~8352_combout\ & (\RAM1|ram_s~1609_q\ & ((\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8352_combout\,
	datab => \RAM1|ram_s~1609_q\,
	datac => \RAM1|ram_s~1673_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8353_combout\);

-- Location: FF_X66_Y46_N25
\RAM1|ram_s~1865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1865_q\);

-- Location: FF_X66_Y46_N27
\RAM1|ram_s~1929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10172_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1929_q\);

-- Location: FF_X67_Y44_N3
\RAM1|ram_s~1833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1833_q\);

-- Location: LCCOMB_X74_Y40_N8
\RAM1|ram_s~1897feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1897feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~1897feeder_combout\);

-- Location: FF_X74_Y40_N9
\RAM1|ram_s~1897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1897feeder_combout\,
	ena => \RAM1|ram_s~10170_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1897_q\);

-- Location: LCCOMB_X67_Y44_N2
\RAM1|ram_s~8350\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8350_combout\ = (\ULA1|Add0~13_combout\ & (\ULA1|Add0~15_combout\)) # (!\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~1897_q\))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~1833_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~1833_q\,
	datad => \RAM1|ram_s~1897_q\,
	combout => \RAM1|ram_s~8350_combout\);

-- Location: LCCOMB_X66_Y46_N26
\RAM1|ram_s~8351\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8351_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8350_combout\ & ((\RAM1|ram_s~1929_q\))) # (!\RAM1|ram_s~8350_combout\ & (\RAM1|ram_s~1865_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~1865_q\,
	datac => \RAM1|ram_s~1929_q\,
	datad => \RAM1|ram_s~8350_combout\,
	combout => \RAM1|ram_s~8351_combout\);

-- Location: LCCOMB_X60_Y42_N8
\RAM1|ram_s~8354\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8354_combout\ = (\ULA1|Add0~17_combout\ & (((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & ((\ULA1|Add0~19_combout\ & ((\RAM1|ram_s~8351_combout\))) # (!\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~17_combout\,
	datab => \RAM1|ram_s~8353_combout\,
	datac => \ULA1|Add0~19_combout\,
	datad => \RAM1|ram_s~8351_combout\,
	combout => \RAM1|ram_s~8354_combout\);

-- Location: LCCOMB_X73_Y37_N24
\RAM1|ram_s~2025feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~2025feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~2025feeder_combout\);

-- Location: FF_X73_Y37_N25
\RAM1|ram_s~2025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~2025feeder_combout\,
	ena => \RAM1|ram_s~10177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2025_q\);

-- Location: FF_X66_Y39_N17
\RAM1|ram_s~2057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~2057_q\);

-- Location: LCCOMB_X69_Y45_N8
\RAM1|ram_s~1993feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1993feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~1993feeder_combout\);

-- Location: FF_X69_Y45_N9
\RAM1|ram_s~1993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1993feeder_combout\,
	ena => \RAM1|ram_s~10178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1993_q\);

-- Location: FF_X72_Y38_N3
\RAM1|ram_s~1961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1961_q\);

-- Location: LCCOMB_X72_Y38_N2
\RAM1|ram_s~8355\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8355_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~1993_q\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~1961_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~1993_q\,
	datac => \RAM1|ram_s~1961_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8355_combout\);

-- Location: LCCOMB_X66_Y39_N16
\RAM1|ram_s~8356\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8356_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8355_combout\ & ((\RAM1|ram_s~2057_q\))) # (!\RAM1|ram_s~8355_combout\ & (\RAM1|ram_s~2025_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~2025_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~2057_q\,
	datad => \RAM1|ram_s~8355_combout\,
	combout => \RAM1|ram_s~8356_combout\);

-- Location: FF_X63_Y34_N17
\RAM1|ram_s~1705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1705_q\);

-- Location: LCCOMB_X67_Y38_N24
\RAM1|ram_s~1737feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1737feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~1737feeder_combout\);

-- Location: FF_X67_Y38_N25
\RAM1|ram_s~1737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1737feeder_combout\,
	ena => \RAM1|ram_s~10166_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1737_q\);

-- Location: LCCOMB_X63_Y34_N16
\RAM1|ram_s~8348\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8348_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~1737_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~1705_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~1705_q\,
	datad => \RAM1|ram_s~1737_q\,
	combout => \RAM1|ram_s~8348_combout\);

-- Location: FF_X66_Y37_N3
\RAM1|ram_s~1801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~10168_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1801_q\);

-- Location: LCCOMB_X66_Y37_N24
\RAM1|ram_s~1769feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~1769feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~1769feeder_combout\);

-- Location: FF_X66_Y37_N25
\RAM1|ram_s~1769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~1769feeder_combout\,
	ena => \RAM1|ram_s~10165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~1769_q\);

-- Location: LCCOMB_X66_Y37_N2
\RAM1|ram_s~8349\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8349_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8348_combout\ & (\RAM1|ram_s~1801_q\)) # (!\RAM1|ram_s~8348_combout\ & ((\RAM1|ram_s~1769_q\))))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8348_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~8348_combout\,
	datac => \RAM1|ram_s~1801_q\,
	datad => \RAM1|ram_s~1769_q\,
	combout => \RAM1|ram_s~8349_combout\);

-- Location: LCCOMB_X61_Y37_N18
\RAM1|ram_s~8357\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8357_combout\ = (\RAM1|ram_s~8354_combout\ & ((\RAM1|ram_s~8356_combout\) # ((!\ULA1|Add0~17_combout\)))) # (!\RAM1|ram_s~8354_combout\ & (((\ULA1|Add0~17_combout\ & \RAM1|ram_s~8349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8354_combout\,
	datab => \RAM1|ram_s~8356_combout\,
	datac => \ULA1|Add0~17_combout\,
	datad => \RAM1|ram_s~8349_combout\,
	combout => \RAM1|ram_s~8357_combout\);

-- Location: LCCOMB_X61_Y37_N12
\RAM1|ram_s~8358\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8358_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8347_combout\ & ((\RAM1|ram_s~8357_combout\))) # (!\RAM1|ram_s~8347_combout\ & (\RAM1|ram_s~8326_combout\)))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8347_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~8347_combout\,
	datac => \RAM1|ram_s~8326_combout\,
	datad => \RAM1|ram_s~8357_combout\,
	combout => \RAM1|ram_s~8358_combout\);

-- Location: LCCOMB_X61_Y37_N22
\RAM1|ram_s~8359\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8359_combout\ = (\ULA1|Add0~28_combout\ & ((\RAM1|ram_s~8316_combout\) # ((\ULA1|Add0~30_combout\)))) # (!\ULA1|Add0~28_combout\ & (((!\ULA1|Add0~30_combout\ & \RAM1|ram_s~8358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~28_combout\,
	datab => \RAM1|ram_s~8316_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~8358_combout\,
	combout => \RAM1|ram_s~8359_combout\);

-- Location: FF_X67_Y31_N9
\RAM1|ram_s~5353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5353_q\);

-- Location: FF_X59_Y35_N3
\RAM1|ram_s~5385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5385_q\);

-- Location: FF_X59_Y35_N1
\RAM1|ram_s~5289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5289_q\);

-- Location: FF_X59_Y41_N17
\RAM1|ram_s~5321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5321_q\);

-- Location: LCCOMB_X59_Y35_N0
\RAM1|ram_s~8243\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8243_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~5321_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5289_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5289_q\,
	datad => \RAM1|ram_s~5321_q\,
	combout => \RAM1|ram_s~8243_combout\);

-- Location: LCCOMB_X59_Y35_N2
\RAM1|ram_s~8244\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8244_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8243_combout\ & ((\RAM1|ram_s~5385_q\))) # (!\RAM1|ram_s~8243_combout\ & (\RAM1|ram_s~5353_q\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~5353_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5385_q\,
	datad => \RAM1|ram_s~8243_combout\,
	combout => \RAM1|ram_s~8244_combout\);

-- Location: LCCOMB_X65_Y32_N24
\RAM1|ram_s~5833feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5833feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~5833feeder_combout\);

-- Location: FF_X65_Y32_N25
\RAM1|ram_s~5833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5833feeder_combout\,
	ena => \RAM1|ram_s~9641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5833_q\);

-- Location: FF_X67_Y30_N19
\RAM1|ram_s~5897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5897_q\);

-- Location: LCCOMB_X68_Y30_N24
\RAM1|ram_s~5865feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5865feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~5865feeder_combout\);

-- Location: FF_X68_Y30_N25
\RAM1|ram_s~5865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5865feeder_combout\,
	ena => \RAM1|ram_s~9642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5865_q\);

-- Location: FF_X67_Y30_N25
\RAM1|ram_s~5801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5801_q\);

-- Location: LCCOMB_X67_Y30_N24
\RAM1|ram_s~8250\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8250_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5865_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~5801_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~5865_q\,
	datac => \RAM1|ram_s~5801_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8250_combout\);

-- Location: LCCOMB_X67_Y30_N18
\RAM1|ram_s~8251\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8251_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8250_combout\ & ((\RAM1|ram_s~5897_q\))) # (!\RAM1|ram_s~8250_combout\ & (\RAM1|ram_s~5833_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~5833_q\,
	datac => \RAM1|ram_s~5897_q\,
	datad => \RAM1|ram_s~8250_combout\,
	combout => \RAM1|ram_s~8251_combout\);

-- Location: FF_X67_Y32_N17
\RAM1|ram_s~4329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4329_q\);

-- Location: FF_X63_Y31_N3
\RAM1|ram_s~4265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4265_q\);

-- Location: LCCOMB_X63_Y31_N16
\RAM1|ram_s~4297feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4297feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~4297feeder_combout\);

-- Location: FF_X63_Y31_N17
\RAM1|ram_s~4297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4297feeder_combout\,
	ena => \RAM1|ram_s~9637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4297_q\);

-- Location: LCCOMB_X63_Y31_N2
\RAM1|ram_s~8247\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8247_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~4297_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~4265_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~4265_q\,
	datad => \RAM1|ram_s~4297_q\,
	combout => \RAM1|ram_s~8247_combout\);

-- Location: FF_X65_Y31_N19
\RAM1|ram_s~4361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4361_q\);

-- Location: LCCOMB_X65_Y31_N18
\RAM1|ram_s~8248\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8248_combout\ = (\RAM1|ram_s~8247_combout\ & (((\RAM1|ram_s~4361_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8247_combout\ & (\RAM1|ram_s~4329_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4329_q\,
	datab => \RAM1|ram_s~8247_combout\,
	datac => \RAM1|ram_s~4361_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8248_combout\);

-- Location: LCCOMB_X66_Y36_N0
\RAM1|ram_s~4809feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4809feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~4809feeder_combout\);

-- Location: FF_X66_Y36_N1
\RAM1|ram_s~4809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4809feeder_combout\,
	ena => \RAM1|ram_s~9631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4809_q\);

-- Location: FF_X65_Y31_N9
\RAM1|ram_s~4873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4873_q\);

-- Location: FF_X68_Y34_N17
\RAM1|ram_s~4777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4777_q\);

-- Location: FF_X69_Y34_N25
\RAM1|ram_s~4841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4841_q\);

-- Location: LCCOMB_X68_Y34_N16
\RAM1|ram_s~8245\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8245_combout\ = (\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\) # ((\RAM1|ram_s~4841_q\)))) # (!\ULA1|Add0~15_combout\ & (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~4777_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~4777_q\,
	datad => \RAM1|ram_s~4841_q\,
	combout => \RAM1|ram_s~8245_combout\);

-- Location: LCCOMB_X65_Y31_N8
\RAM1|ram_s~8246\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8246_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8245_combout\ & ((\RAM1|ram_s~4873_q\))) # (!\RAM1|ram_s~8245_combout\ & (\RAM1|ram_s~4809_q\)))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \RAM1|ram_s~4809_q\,
	datac => \RAM1|ram_s~4873_q\,
	datad => \RAM1|ram_s~8245_combout\,
	combout => \RAM1|ram_s~8246_combout\);

-- Location: LCCOMB_X69_Y35_N16
\RAM1|ram_s~8249\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8249_combout\ = (\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8246_combout\) # (\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~8248_combout\ & ((!\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \RAM1|ram_s~8248_combout\,
	datac => \RAM1|ram_s~8246_combout\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8249_combout\);

-- Location: LCCOMB_X69_Y35_N2
\RAM1|ram_s~8252\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8252_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8249_combout\ & ((\RAM1|ram_s~8251_combout\))) # (!\RAM1|ram_s~8249_combout\ & (\RAM1|ram_s~8244_combout\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8244_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~8251_combout\,
	datad => \RAM1|ram_s~8249_combout\,
	combout => \RAM1|ram_s~8252_combout\);

-- Location: FF_X65_Y35_N11
\RAM1|ram_s~4233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4233_q\);

-- Location: LCCOMB_X65_Y35_N16
\RAM1|ram_s~5257feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5257feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~5257feeder_combout\);

-- Location: FF_X65_Y35_N17
\RAM1|ram_s~5257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5257feeder_combout\,
	ena => \RAM1|ram_s~9666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5257_q\);

-- Location: LCCOMB_X65_Y35_N10
\RAM1|ram_s~8260\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8260_combout\ = (\ULA1|Add0~21_combout\ & (\ULA1|Add0~24_combout\)) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~5257_q\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~4233_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4233_q\,
	datad => \RAM1|ram_s~5257_q\,
	combout => \RAM1|ram_s~8260_combout\);

-- Location: LCCOMB_X70_Y32_N10
\RAM1|ram_s~4745feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4745feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~4745feeder_combout\);

-- Location: FF_X70_Y32_N11
\RAM1|ram_s~4745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4745feeder_combout\,
	ena => \RAM1|ram_s~9664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4745_q\);

-- Location: FF_X68_Y36_N1
\RAM1|ram_s~5769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9668_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5769_q\);

-- Location: LCCOMB_X68_Y36_N0
\RAM1|ram_s~8261\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8261_combout\ = (\RAM1|ram_s~8260_combout\ & (((\RAM1|ram_s~5769_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~8260_combout\ & (\RAM1|ram_s~4745_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8260_combout\,
	datab => \RAM1|ram_s~4745_q\,
	datac => \RAM1|ram_s~5769_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8261_combout\);

-- Location: FF_X65_Y37_N1
\RAM1|ram_s~5161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5161_q\);

-- Location: FF_X73_Y40_N9
\RAM1|ram_s~5673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5673_q\);

-- Location: FF_X73_Y39_N1
\RAM1|ram_s~4137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4137_q\);

-- Location: FF_X72_Y40_N9
\RAM1|ram_s~4649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4649_q\);

-- Location: LCCOMB_X73_Y39_N0
\RAM1|ram_s~8257\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8257_combout\ = (\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\) # ((\RAM1|ram_s~4649_q\)))) # (!\ULA1|Add0~21_combout\ & (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~4137_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~21_combout\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4137_q\,
	datad => \RAM1|ram_s~4649_q\,
	combout => \RAM1|ram_s~8257_combout\);

-- Location: LCCOMB_X73_Y40_N8
\RAM1|ram_s~8258\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8258_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8257_combout\ & ((\RAM1|ram_s~5673_q\))) # (!\RAM1|ram_s~8257_combout\ & (\RAM1|ram_s~5161_q\)))) # (!\ULA1|Add0~24_combout\ & (((\RAM1|ram_s~8257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~5161_q\,
	datac => \RAM1|ram_s~5673_q\,
	datad => \RAM1|ram_s~8257_combout\,
	combout => \RAM1|ram_s~8258_combout\);

-- Location: LCCOMB_X70_Y32_N24
\RAM1|ram_s~4713feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4713feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~4713feeder_combout\);

-- Location: FF_X70_Y32_N25
\RAM1|ram_s~4713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4713feeder_combout\,
	ena => \RAM1|ram_s~9653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4713_q\);

-- Location: FF_X69_Y32_N25
\RAM1|ram_s~4201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4201_q\);

-- Location: LCCOMB_X69_Y32_N24
\RAM1|ram_s~8255\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8255_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4713_q\) # ((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~4201_q\ & !\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4713_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4201_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8255_combout\);

-- Location: FF_X67_Y32_N27
\RAM1|ram_s~5225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5225_q\);

-- Location: FF_X70_Y36_N1
\RAM1|ram_s~5737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5737_q\);

-- Location: LCCOMB_X70_Y36_N0
\RAM1|ram_s~8256\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8256_combout\ = (\RAM1|ram_s~8255_combout\ & (((\RAM1|ram_s~5737_q\) # (!\ULA1|Add0~24_combout\)))) # (!\RAM1|ram_s~8255_combout\ & (\RAM1|ram_s~5225_q\ & ((\ULA1|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8255_combout\,
	datab => \RAM1|ram_s~5225_q\,
	datac => \RAM1|ram_s~5737_q\,
	datad => \ULA1|Add0~24_combout\,
	combout => \RAM1|ram_s~8256_combout\);

-- Location: LCCOMB_X67_Y40_N8
\RAM1|ram_s~8259\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8259_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\) # (\RAM1|ram_s~8256_combout\)))) # (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~8258_combout\ & (!\ULA1|Add0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8258_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~8256_combout\,
	combout => \RAM1|ram_s~8259_combout\);

-- Location: LCCOMB_X72_Y42_N16
\RAM1|ram_s~4681feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4681feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~4681feeder_combout\);

-- Location: FF_X72_Y42_N17
\RAM1|ram_s~4681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4681feeder_combout\,
	ena => \RAM1|ram_s~9646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4681_q\);

-- Location: FF_X61_Y39_N17
\RAM1|ram_s~4169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4169_q\);

-- Location: FF_X61_Y36_N1
\RAM1|ram_s~5193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5193_q\);

-- Location: LCCOMB_X61_Y39_N16
\RAM1|ram_s~8253\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8253_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~5193_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4169_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4169_q\,
	datad => \RAM1|ram_s~5193_q\,
	combout => \RAM1|ram_s~8253_combout\);

-- Location: FF_X70_Y41_N9
\RAM1|ram_s~5705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5705_q\);

-- Location: LCCOMB_X70_Y41_N8
\RAM1|ram_s~8254\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8254_combout\ = (\RAM1|ram_s~8253_combout\ & (((\RAM1|ram_s~5705_q\) # (!\ULA1|Add0~21_combout\)))) # (!\RAM1|ram_s~8253_combout\ & (\RAM1|ram_s~4681_q\ & ((\ULA1|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4681_q\,
	datab => \RAM1|ram_s~8253_combout\,
	datac => \RAM1|ram_s~5705_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8254_combout\);

-- Location: LCCOMB_X67_Y40_N26
\RAM1|ram_s~8262\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8262_combout\ = (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8259_combout\ & (\RAM1|ram_s~8261_combout\)) # (!\RAM1|ram_s~8259_combout\ & ((\RAM1|ram_s~8254_combout\))))) # (!\ULA1|Add0~13_combout\ & (((\RAM1|ram_s~8259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8261_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~8259_combout\,
	datad => \RAM1|ram_s~8254_combout\,
	combout => \RAM1|ram_s~8262_combout\);

-- Location: LCCOMB_X65_Y39_N22
\RAM1|ram_s~8263\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8263_combout\ = (\ULA1|Add0~17_combout\ & ((\RAM1|ram_s~8252_combout\) # ((\ULA1|Add0~19_combout\)))) # (!\ULA1|Add0~17_combout\ & (((\RAM1|ram_s~8262_combout\ & !\ULA1|Add0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8252_combout\,
	datab => \ULA1|Add0~17_combout\,
	datac => \RAM1|ram_s~8262_combout\,
	datad => \ULA1|Add0~19_combout\,
	combout => \RAM1|ram_s~8263_combout\);

-- Location: FF_X58_Y39_N27
\RAM1|ram_s~4489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4489_q\);

-- Location: LCCOMB_X58_Y39_N16
\RAM1|ram_s~5001feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5001feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~5001feeder_combout\);

-- Location: FF_X58_Y39_N17
\RAM1|ram_s~5001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5001feeder_combout\,
	ena => \RAM1|ram_s~9618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5001_q\);

-- Location: LCCOMB_X58_Y39_N26
\RAM1|ram_s~8240\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8240_combout\ = (\ULA1|Add0~24_combout\ & (\ULA1|Add0~21_combout\)) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~5001_q\))) # (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4489_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4489_q\,
	datad => \RAM1|ram_s~5001_q\,
	combout => \RAM1|ram_s~8240_combout\);

-- Location: FF_X65_Y39_N27
\RAM1|ram_s~6025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6025_q\);

-- Location: FF_X65_Y39_N17
\RAM1|ram_s~5513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5513_q\);

-- Location: LCCOMB_X65_Y39_N26
\RAM1|ram_s~8241\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8241_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8240_combout\ & (\RAM1|ram_s~6025_q\)) # (!\RAM1|ram_s~8240_combout\ & ((\RAM1|ram_s~5513_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8240_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~8240_combout\,
	datac => \RAM1|ram_s~6025_q\,
	datad => \RAM1|ram_s~5513_q\,
	combout => \RAM1|ram_s~8241_combout\);

-- Location: FF_X76_Y41_N17
\RAM1|ram_s~4937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4937_q\);

-- Location: FF_X70_Y44_N17
\RAM1|ram_s~4425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4425_q\);

-- Location: LCCOMB_X70_Y44_N16
\RAM1|ram_s~8235\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8235_combout\ = (\ULA1|Add0~24_combout\ & (((\ULA1|Add0~21_combout\)))) # (!\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4937_q\)) # (!\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4425_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4937_q\,
	datab => \ULA1|Add0~24_combout\,
	datac => \RAM1|ram_s~4425_q\,
	datad => \ULA1|Add0~21_combout\,
	combout => \RAM1|ram_s~8235_combout\);

-- Location: FF_X68_Y44_N17
\RAM1|ram_s~5961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5961_q\);

-- Location: LCCOMB_X67_Y45_N8
\RAM1|ram_s~5449feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5449feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~5449feeder_combout\);

-- Location: FF_X67_Y45_N9
\RAM1|ram_s~5449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5449feeder_combout\,
	ena => \RAM1|ram_s~9603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5449_q\);

-- Location: LCCOMB_X68_Y44_N16
\RAM1|ram_s~8236\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8236_combout\ = (\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8235_combout\ & (\RAM1|ram_s~5961_q\)) # (!\RAM1|ram_s~8235_combout\ & ((\RAM1|ram_s~5449_q\))))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8235_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \RAM1|ram_s~8235_combout\,
	datac => \RAM1|ram_s~5961_q\,
	datad => \RAM1|ram_s~5449_q\,
	combout => \RAM1|ram_s~8236_combout\);

-- Location: FF_X72_Y44_N1
\RAM1|ram_s~4393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4393_q\);

-- Location: FF_X69_Y41_N9
\RAM1|ram_s~5417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5417_q\);

-- Location: LCCOMB_X72_Y44_N0
\RAM1|ram_s~8237\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8237_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~5417_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4393_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4393_q\,
	datad => \RAM1|ram_s~5417_q\,
	combout => \RAM1|ram_s~8237_combout\);

-- Location: FF_X75_Y44_N9
\RAM1|ram_s~5929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5929_q\);

-- Location: FF_X75_Y40_N9
\RAM1|ram_s~4905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4905_q\);

-- Location: LCCOMB_X75_Y44_N8
\RAM1|ram_s~8238\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8238_combout\ = (\RAM1|ram_s~8237_combout\ & (((\RAM1|ram_s~5929_q\)) # (!\ULA1|Add0~21_combout\))) # (!\RAM1|ram_s~8237_combout\ & (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~4905_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8237_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~5929_q\,
	datad => \RAM1|ram_s~4905_q\,
	combout => \RAM1|ram_s~8238_combout\);

-- Location: LCCOMB_X74_Y42_N8
\RAM1|ram_s~8239\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8239_combout\ = (\ULA1|Add0~15_combout\ & (((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & (\RAM1|ram_s~8236_combout\)) # (!\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~8238_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8236_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \ULA1|Add0~13_combout\,
	datad => \RAM1|ram_s~8238_combout\,
	combout => \RAM1|ram_s~8239_combout\);

-- Location: LCCOMB_X77_Y36_N8
\RAM1|ram_s~4969feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4969feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~4969feeder_combout\);

-- Location: FF_X77_Y36_N9
\RAM1|ram_s~4969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4969feeder_combout\,
	ena => \RAM1|ram_s~9595_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4969_q\);

-- Location: FF_X69_Y36_N27
\RAM1|ram_s~5993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5993_q\);

-- Location: FF_X69_Y36_N1
\RAM1|ram_s~4457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4457_q\);

-- Location: FF_X74_Y38_N17
\RAM1|ram_s~5481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9597_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5481_q\);

-- Location: LCCOMB_X69_Y36_N0
\RAM1|ram_s~8233\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8233_combout\ = (\ULA1|Add0~24_combout\ & ((\ULA1|Add0~21_combout\) # ((\RAM1|ram_s~5481_q\)))) # (!\ULA1|Add0~24_combout\ & (!\ULA1|Add0~21_combout\ & (\RAM1|ram_s~4457_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~24_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~4457_q\,
	datad => \RAM1|ram_s~5481_q\,
	combout => \RAM1|ram_s~8233_combout\);

-- Location: LCCOMB_X69_Y36_N26
\RAM1|ram_s~8234\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8234_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8233_combout\ & ((\RAM1|ram_s~5993_q\))) # (!\RAM1|ram_s~8233_combout\ & (\RAM1|ram_s~4969_q\)))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4969_q\,
	datab => \ULA1|Add0~21_combout\,
	datac => \RAM1|ram_s~5993_q\,
	datad => \RAM1|ram_s~8233_combout\,
	combout => \RAM1|ram_s~8234_combout\);

-- Location: LCCOMB_X65_Y39_N4
\RAM1|ram_s~8242\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8242_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~8239_combout\ & (\RAM1|ram_s~8241_combout\)) # (!\RAM1|ram_s~8239_combout\ & ((\RAM1|ram_s~8234_combout\))))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~8239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8241_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~8239_combout\,
	datad => \RAM1|ram_s~8234_combout\,
	combout => \RAM1|ram_s~8242_combout\);

-- Location: FF_X68_Y45_N27
\RAM1|ram_s~6057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6057_q\);

-- Location: FF_X68_Y45_N17
\RAM1|ram_s~6089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6089_q\);

-- Location: LCCOMB_X68_Y45_N26
\RAM1|ram_s~8271\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8271_combout\ = (\ULA1|Add0~15_combout\ & (\ULA1|Add0~13_combout\)) # (!\ULA1|Add0~15_combout\ & ((\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~6089_q\))) # (!\ULA1|Add0~13_combout\ & (\RAM1|ram_s~6057_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~6057_q\,
	datad => \RAM1|ram_s~6089_q\,
	combout => \RAM1|ram_s~8271_combout\);

-- Location: FF_X68_Y40_N25
\RAM1|ram_s~6121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6121_q\);

-- Location: FF_X68_Y40_N3
\RAM1|ram_s~6153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~6153_q\);

-- Location: LCCOMB_X68_Y40_N2
\RAM1|ram_s~8272\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8272_combout\ = (\RAM1|ram_s~8271_combout\ & (((\RAM1|ram_s~6153_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8271_combout\ & (\RAM1|ram_s~6121_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8271_combout\,
	datab => \RAM1|ram_s~6121_q\,
	datac => \RAM1|ram_s~6153_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8272_combout\);

-- Location: FF_X70_Y34_N27
\RAM1|ram_s~5033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5033_q\);

-- Location: LCCOMB_X70_Y34_N0
\RAM1|ram_s~5065feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~5065feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~5065feeder_combout\);

-- Location: FF_X70_Y34_N1
\RAM1|ram_s~5065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~5065feeder_combout\,
	ena => \RAM1|ram_s~9673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5065_q\);

-- Location: LCCOMB_X70_Y34_N26
\RAM1|ram_s~8264\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8264_combout\ = (\ULA1|Add0~13_combout\ & ((\ULA1|Add0~15_combout\) # ((\RAM1|ram_s~5065_q\)))) # (!\ULA1|Add0~13_combout\ & (!\ULA1|Add0~15_combout\ & (\RAM1|ram_s~5033_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~13_combout\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~5033_q\,
	datad => \RAM1|ram_s~5065_q\,
	combout => \RAM1|ram_s~8264_combout\);

-- Location: FF_X70_Y33_N25
\RAM1|ram_s~5097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5097_q\);

-- Location: FF_X70_Y33_N11
\RAM1|ram_s~5129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5129_q\);

-- Location: LCCOMB_X70_Y33_N10
\RAM1|ram_s~8265\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8265_combout\ = (\RAM1|ram_s~8264_combout\ & (((\RAM1|ram_s~5129_q\) # (!\ULA1|Add0~15_combout\)))) # (!\RAM1|ram_s~8264_combout\ & (\RAM1|ram_s~5097_q\ & ((\ULA1|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8264_combout\,
	datab => \RAM1|ram_s~5097_q\,
	datac => \RAM1|ram_s~5129_q\,
	datad => \ULA1|Add0~15_combout\,
	combout => \RAM1|ram_s~8265_combout\);

-- Location: LCCOMB_X68_Y36_N18
\RAM1|ram_s~4585feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~4585feeder_combout\ = \BR1|saidaB[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \BR1|saidaB[0]~1_combout\,
	combout => \RAM1|ram_s~4585feeder_combout\);

-- Location: FF_X68_Y36_N19
\RAM1|ram_s~4585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RAM1|ram_s~4585feeder_combout\,
	ena => \RAM1|ram_s~9686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4585_q\);

-- Location: FF_X73_Y40_N19
\RAM1|ram_s~4521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4521_q\);

-- Location: LCCOMB_X73_Y40_N18
\RAM1|ram_s~8268\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8268_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~4585_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~4521_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~4585_q\,
	datab => \ULA1|Add0~15_combout\,
	datac => \RAM1|ram_s~4521_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8268_combout\);

-- Location: FF_X58_Y40_N11
\RAM1|ram_s~4617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4617_q\);

-- Location: FF_X58_Y40_N25
\RAM1|ram_s~4553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~4553_q\);

-- Location: LCCOMB_X58_Y40_N10
\RAM1|ram_s~8269\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8269_combout\ = (\RAM1|ram_s~8268_combout\ & (((\RAM1|ram_s~4617_q\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~8268_combout\ & (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~4553_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8268_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~4617_q\,
	datad => \RAM1|ram_s~4553_q\,
	combout => \RAM1|ram_s~8269_combout\);

-- Location: FF_X77_Y37_N9
\RAM1|ram_s~5609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5609_q\);

-- Location: FF_X77_Y37_N27
\RAM1|ram_s~5545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5545_q\);

-- Location: LCCOMB_X77_Y37_N26
\RAM1|ram_s~8266\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8266_combout\ = (\ULA1|Add0~15_combout\ & ((\RAM1|ram_s~5609_q\) # ((\ULA1|Add0~13_combout\)))) # (!\ULA1|Add0~15_combout\ & (((\RAM1|ram_s~5545_q\ & !\ULA1|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA1|Add0~15_combout\,
	datab => \RAM1|ram_s~5609_q\,
	datac => \RAM1|ram_s~5545_q\,
	datad => \ULA1|Add0~13_combout\,
	combout => \RAM1|ram_s~8266_combout\);

-- Location: FF_X65_Y37_N3
\RAM1|ram_s~5641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5641_q\);

-- Location: FF_X65_Y41_N25
\RAM1|ram_s~5577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \BR1|saidaB[0]~1_combout\,
	sload => VCC,
	ena => \RAM1|ram_s~9680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM1|ram_s~5577_q\);

-- Location: LCCOMB_X65_Y37_N2
\RAM1|ram_s~8267\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8267_combout\ = (\RAM1|ram_s~8266_combout\ & (((\RAM1|ram_s~5641_q\)) # (!\ULA1|Add0~13_combout\))) # (!\RAM1|ram_s~8266_combout\ & (\ULA1|Add0~13_combout\ & ((\RAM1|ram_s~5577_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8266_combout\,
	datab => \ULA1|Add0~13_combout\,
	datac => \RAM1|ram_s~5641_q\,
	datad => \RAM1|ram_s~5577_q\,
	combout => \RAM1|ram_s~8267_combout\);

-- Location: LCCOMB_X68_Y36_N4
\RAM1|ram_s~8270\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8270_combout\ = (\ULA1|Add0~21_combout\ & (((\ULA1|Add0~24_combout\)))) # (!\ULA1|Add0~21_combout\ & ((\ULA1|Add0~24_combout\ & ((\RAM1|ram_s~8267_combout\))) # (!\ULA1|Add0~24_combout\ & (\RAM1|ram_s~8269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8269_combout\,
	datab => \ULA1|Add0~21_combout\,
	datac => \ULA1|Add0~24_combout\,
	datad => \RAM1|ram_s~8267_combout\,
	combout => \RAM1|ram_s~8270_combout\);

-- Location: LCCOMB_X68_Y35_N16
\RAM1|ram_s~8273\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8273_combout\ = (\ULA1|Add0~21_combout\ & ((\RAM1|ram_s~8270_combout\ & (\RAM1|ram_s~8272_combout\)) # (!\RAM1|ram_s~8270_combout\ & ((\RAM1|ram_s~8265_combout\))))) # (!\ULA1|Add0~21_combout\ & (((\RAM1|ram_s~8270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8272_combout\,
	datab => \RAM1|ram_s~8265_combout\,
	datac => \ULA1|Add0~21_combout\,
	datad => \RAM1|ram_s~8270_combout\,
	combout => \RAM1|ram_s~8273_combout\);

-- Location: LCCOMB_X65_Y39_N24
\RAM1|ram_s~8274\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8274_combout\ = (\RAM1|ram_s~8263_combout\ & (((\RAM1|ram_s~8273_combout\)) # (!\ULA1|Add0~19_combout\))) # (!\RAM1|ram_s~8263_combout\ & (\ULA1|Add0~19_combout\ & (\RAM1|ram_s~8242_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8263_combout\,
	datab => \ULA1|Add0~19_combout\,
	datac => \RAM1|ram_s~8242_combout\,
	datad => \RAM1|ram_s~8273_combout\,
	combout => \RAM1|ram_s~8274_combout\);

-- Location: LCCOMB_X65_Y39_N2
\RAM1|ram_s~8402\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM1|ram_s~8402_combout\ = (\RAM1|ram_s~8359_combout\ & ((\RAM1|ram_s~8401_combout\) # ((!\ULA1|Add0~30_combout\)))) # (!\RAM1|ram_s~8359_combout\ & (((\ULA1|Add0~30_combout\ & \RAM1|ram_s~8274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM1|ram_s~8401_combout\,
	datab => \RAM1|ram_s~8359_combout\,
	datac => \ULA1|Add0~30_combout\,
	datad => \RAM1|ram_s~8274_combout\,
	combout => \RAM1|ram_s~8402_combout\);

-- Location: LCCOMB_X77_Y43_N2
\MUXULARAM|b[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUXULARAM|b[0]~0_combout\ = (\PC|DOUT\(2) & ((\ROM1|memROM~1_combout\ & (\RAM1|ram_s~8402_combout\)) # (!\ROM1|memROM~1_combout\ & ((\ULA1|Add0~9_combout\))))) # (!\PC|DOUT\(2) & (((\ULA1|Add0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datab => \ROM1|memROM~1_combout\,
	datac => \RAM1|ram_s~8402_combout\,
	datad => \ULA1|Add0~9_combout\,
	combout => \MUXULARAM|b[0]~0_combout\);

-- Location: FF_X77_Y43_N3
\BR1|registrador~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \MUXULARAM|b[0]~0_combout\,
	ena => \BR1|registrador~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~390_q\);

-- Location: LCCOMB_X77_Y43_N24
\BR1|registrador~358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|registrador~358feeder_combout\ = \MUXULARAM|b[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXULARAM|b[0]~0_combout\,
	combout => \BR1|registrador~358feeder_combout\);

-- Location: FF_X77_Y43_N25
\BR1|registrador~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \K1|saida~clkctrl_outclk\,
	d => \BR1|registrador~358feeder_combout\,
	ena => \BR1|registrador~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BR1|registrador~358_q\);

-- Location: LCCOMB_X77_Y43_N12
\BR1|saidaB[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|saidaB[0]~0_combout\ = (\PC|DOUT\(2) & ((\BR1|registrador~358_q\))) # (!\PC|DOUT\(2) & (\BR1|registrador~390_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|DOUT\(2),
	datac => \BR1|registrador~390_q\,
	datad => \BR1|registrador~358_q\,
	combout => \BR1|saidaB[0]~0_combout\);

-- Location: LCCOMB_X77_Y43_N14
\BR1|saidaB[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BR1|saidaB[0]~1_combout\ = (\BR1|saidaB[0]~0_combout\ & (\ROM1|memROM~0_combout\ & !\PC|DOUT\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BR1|saidaB[0]~0_combout\,
	datab => \ROM1|memROM~0_combout\,
	datad => \PC|DOUT\(7),
	combout => \BR1|saidaB[0]~1_combout\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDR(17) <= \LEDR[17]~output_o\;
END structure;


