/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [32:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [27:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[37] & in_data[39]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z & celloutsig_1_2z[2]);
  assign celloutsig_0_12z = ~(celloutsig_0_0z & celloutsig_0_3z[3]);
  assign celloutsig_0_25z = ~(celloutsig_0_3z[1] & celloutsig_0_3z[5]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z | celloutsig_0_0z);
  assign celloutsig_0_15z = ~(celloutsig_0_5z | celloutsig_0_5z);
  assign celloutsig_0_22z = ~(in_data[15] | celloutsig_0_11z);
  assign celloutsig_0_27z = ~(celloutsig_0_8z | celloutsig_0_24z);
  assign celloutsig_1_10z = ~celloutsig_1_4z;
  assign celloutsig_0_5z = ~celloutsig_0_3z[5];
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_3z[5] | celloutsig_0_1z));
  assign celloutsig_0_20z = ~((celloutsig_0_2z[0] | celloutsig_0_1z) & (celloutsig_0_2z[0] | celloutsig_0_4z));
  assign celloutsig_1_4z = celloutsig_1_3z | ~(celloutsig_1_1z);
  assign celloutsig_0_9z = celloutsig_0_7z | ~(celloutsig_0_2z[2]);
  assign celloutsig_0_24z = celloutsig_0_2z[0] ^ in_data[92];
  assign celloutsig_0_8z = ~(celloutsig_0_3z[3] ^ celloutsig_0_4z);
  reg [32:0] _18_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _18_ <= 33'h000000000;
    else _18_ <= { celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_0z };
  assign { out_data[31:0], _00_[0] } = _18_;
  assign celloutsig_1_15z = { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_3z } / { 1'h1, in_data[118:104], celloutsig_1_14z };
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z } / { 1'h1, celloutsig_0_2z[1:0] };
  assign celloutsig_0_11z = { in_data[51:45], celloutsig_0_9z } == in_data[89:82];
  assign celloutsig_1_17z = { celloutsig_1_15z[14:11], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z } >= { celloutsig_1_11z[10:2], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_4z };
  assign celloutsig_1_18z = in_data[152:143] >= { celloutsig_1_9z[4:1], celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_0_19z = { celloutsig_0_18z[1], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_11z } >= { celloutsig_0_18z[2], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_13z = ! in_data[157:148];
  assign celloutsig_0_3z = { in_data[95:90], celloutsig_0_1z } * { in_data[67:66], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[160:158], celloutsig_1_1z, celloutsig_1_0z } * { in_data[107:104], celloutsig_1_1z };
  assign celloutsig_0_17z = { celloutsig_0_3z[6:4], celloutsig_0_9z } * { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[74:73], celloutsig_0_0z } * in_data[38:36];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_5z } != in_data[175:170];
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z } != { celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_14z = celloutsig_1_11z[5:0] != { celloutsig_1_11z[7:6], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_6z = { in_data[14], celloutsig_0_2z } != in_data[22:19];
  assign celloutsig_0_28z = { celloutsig_0_3z[1], celloutsig_0_12z, celloutsig_0_15z } != { celloutsig_0_2z[1], celloutsig_0_7z, celloutsig_0_23z };
  assign celloutsig_1_5z = ~ celloutsig_1_2z[4:2];
  assign celloutsig_0_26z = ~ { celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_22z };
  assign celloutsig_0_16z = & { celloutsig_0_14z, celloutsig_0_6z, in_data[54:43] };
  assign celloutsig_0_23z = & { celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z[6:3], celloutsig_0_1z };
  assign celloutsig_1_0z = & in_data[154:152];
  assign celloutsig_1_19z = | { celloutsig_1_7z[0], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_14z = | celloutsig_0_3z[6:1];
  assign celloutsig_0_1z = celloutsig_0_0z & in_data[38];
  assign celloutsig_0_29z = | { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_1_9z = { celloutsig_1_2z[4:2], celloutsig_1_8z, celloutsig_1_3z } >> in_data[143:139];
  assign celloutsig_0_31z = { in_data[55:38], celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_12z } >> { in_data[73:55], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_1_12z = { celloutsig_1_7z[2], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_10z } <<< { in_data[182:179], celloutsig_1_10z };
  assign celloutsig_0_18z = { celloutsig_0_17z[2:0], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z } <<< { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_2z[4:3], celloutsig_1_6z, celloutsig_1_4z } >>> { celloutsig_1_2z[0], celloutsig_1_5z };
  assign celloutsig_1_11z = { in_data[169:164], celloutsig_1_9z } >>> { in_data[164:160], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z };
  assign _00_[32:1] = out_data[31:0];
  assign { out_data[128], out_data[96], out_data[59:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z };
endmodule
