#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Nov 26 20:48:36 2017
# Process ID: 7592
# Current directory: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8828 C:\work\Resistor-Capacitance-Inductance-Measurement-System\RCIMS\RCIMS.xpr
# Log file: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/vivado.log
# Journal file: C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 765.090 ; gain = 90.027
update_compile_order -fileset sources_1
launch_sdk -workspace C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.sdk -hwspec C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.sdk -hwspec C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.sdk
file copy -force C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.runs/impl_1/system_wrapper.sysdef C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.sdk/system_wrapper.hdf

launch_sdk -workspace C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.sdk -hwspec C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.sdk -hwspec C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:user:DDS:1.0 - DDS_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:user:ADC:1.0 - ADC_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /ADC_0/ADC_Clk_2Mhz(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 865.578 ; gain = 45.297
open_bd_design {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd}
close_bd_design [get_bd_designs system]
open_bd_design {C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:user:DDS:1.0 - DDS_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:user:ADC:1.0 - ADC_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /ADC_0/ADC_Clk_2Mhz(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/system.bd>
ipx::edit_ip_in_project -upgrade true -name ADC_v1_0_project -directory C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.tmp/ADC_v1_0_project c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1020.172 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/DDS_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1038.516 ; gain = 18.344
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Sun Nov 26 22:13:35 2017] Launched synth_1...
Run output will be captured here: c:/work/resistor-capacitance-inductance-measurement-system/rcims/rcims.tmp/adc_v1_0_project/ADC_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/work/Resistor-Capacitance-Inductance-Measurement-System/ip_repo/ADC_1.0'
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: -1 (See C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/vivado_pid7592.debug)
save_bd_design
Wrote  : <C:/work/Resistor-Capacitance-Inductance-Measurement-System/RCIMS/RCIMS.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 22:19:00 2017...
