INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:34:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 buffer19/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            buffer29/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.945ns (31.996%)  route 2.008ns (68.004%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=759, unset)          0.508     0.508    buffer19/clk
    SLICE_X13Y151        FDRE                                         r  buffer19/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y151        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer19/outs_reg[2]/Q
                         net (fo=2, routed)           0.294     1.018    buffer19/buffer19_outs[2]
    SLICE_X15Y151        LUT2 (Prop_lut2_I0_O)        0.043     1.061 r  buffer19/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.061    cmpi0/S[1]
    SLICE_X15Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.318 r  cmpi0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.318    cmpi0/result0_carry_n_0
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     1.445 f  cmpi0/result0_carry__0/CO[0]
                         net (fo=39, routed)          0.270     1.715    buffer60/fifo/CO[0]
    SLICE_X13Y153        LUT6 (Prop_lut6_I5_O)        0.130     1.845 f  buffer60/fifo/dataReg[0]_i_2__1/O
                         net (fo=2, routed)           0.295     2.140    buffer60/fifo/index_tehb
    SLICE_X13Y154        LUT6 (Prop_lut6_I0_O)        0.043     2.183 r  buffer60/fifo/transmitValue_i_2__9/O
                         net (fo=4, routed)           0.223     2.406    buffer60/fifo/fullReg_reg
    SLICE_X13Y154        LUT4 (Prop_lut4_I1_O)        0.043     2.449 r  buffer60/fifo/transmitValue_i_4__13/O
                         net (fo=2, routed)           0.425     2.874    buffer34/control/transmitValue_reg_10
    SLICE_X13Y156        LUT6 (Prop_lut6_I3_O)        0.043     2.917 f  buffer34/control/transmitValue_i_3/O
                         net (fo=18, routed)          0.207     3.124    buffer34/control/outputValid_reg_1
    SLICE_X13Y157        LUT6 (Prop_lut6_I3_O)        0.043     3.167 r  buffer34/control/dataReg[7]_i_1/O
                         net (fo=8, routed)           0.294     3.461    buffer29/E[0]
    SLICE_X12Y157        FDRE                                         r  buffer29/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=759, unset)          0.483     3.183    buffer29/clk
    SLICE_X12Y157        FDRE                                         r  buffer29/dataReg_reg[0]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X12Y157        FDRE (Setup_fdre_C_CE)      -0.169     2.978    buffer29/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.978    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                 -0.483    




