#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Sep 29 11:39:56 2023
# Process ID: 156914
# Current directory: /home/tonyho/workspace/fsic/fsic_tony/dsn/testbench/tc
# Command line: xsim -mode tcl -source {xsim.dir/tb_fsic_xelab/xsim_script.tcl}
# Log file: /home/tonyho/workspace/fsic/fsic_tony/dsn/testbench/tc/xsim.log
# Journal file: /home/tonyho/workspace/fsic/fsic_tony/dsn/testbench/tc/xsim.jou
# Running On: ubuntu5, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 32, Host memory: 67323 MB
#-----------------------------------------------------------
source xsim.dir/tb_fsic_xelab/xsim_script.tcl
# xsim {tb_fsic_xelab} -autoloadwcfg -tclbatch {log_wave.tcl}
Time resolution is 1 ps
open_wave_config /home/tonyho/workspace/fsic/fsic_tony/dsn/testbench/tc/tb_fsic_xelab.wcfg
source log_wave.tcl
## log_wave -quiet -verbose -recursive *
## run all
test001: soc cfg write/read test
                 140=> soc POR Assert
                 180=> soc POR De-Assert
                 260=> fpga POR Assert
                 260=> fpga reset Assert
                 300=> fpga POR De-Assert
                 340=> fpga reset De-Assert
test001_is_soc_cfg: soc cfg read/write test
                 565=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
                 805=> soc_is_cfg_read : wbs_adr=30003000, wbs_sel=1111
                 805=> soc wishbone read data result : send soc_cfg_read_event
                 805=> soc_is_cfg_read : got soc_cfg_read_event
                 805=> test001_is_soc_cfg [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
                1045=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
                1285=> soc_is_cfg_read : wbs_adr=30003000, wbs_sel=1111
                1285=> soc wishbone read data result : send soc_cfg_read_event
                1285=> soc_is_cfg_read : got soc_cfg_read_event
                1285=> test001_is_soc_cfg [PASS] cfg_read_data_expect_value=00000003, cfg_read_data_captured=00000003
-----------------
test001_is_soc_cfg: soc cfg read/write test - end
--------------------------------------------------------------------
test001_aa_internal_soc_cfg: AA internal register read/write test - start
                1685=> soc_aa_cfg_write : wbs_adr=30002100, wbs_sel=1111, wbs_wdata=00000001
                2285=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
                2285=> soc wishbone read data result : send soc_cfg_read_event
                2285=> soc_aa_cfg_read : got soc_cfg_read_event
                2285=> test001_aa_internal_soc_cfg [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
                2605=> soc_aa_cfg_write : wbs_adr=30002104, wbs_sel=1111, wbs_wdata=00000000
                3205=> soc_aa_cfg_read : wbs_adr=30002104, wbs_sel=1111
                3205=> soc wishbone read data result : send soc_cfg_read_event
                3205=> soc_aa_cfg_read : got soc_cfg_read_event
                3205=> test001_aa_internal_soc_cfg [PASS] cfg_read_data_expect_value=00000000, cfg_read_data_captured=00000000
-----------------
test001_aa_internal_soc_cfg: AA Mail Box read/write test - end
--------------------------------------------------------------------
test001_up_soc_cfg: soc cfg read/write test
                3525=> soc_up_cfg_write : wbs_adr=30000000, wbs_sel=1111, wbs_wdata=a5a5a5a5
                3765=> soc_up_cfg_read : wbs_adr=30000000, wbs_sel=1111
                3765=> soc wishbone read data result : send soc_cfg_read_event
                3765=> soc_up_cfg_read : got soc_cfg_read_event
                3765=> test001_up_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
                4005=> soc_up_cfg_write : wbs_adr=30000000, wbs_sel=1111, wbs_wdata=12153524
                4245=> soc_up_cfg_read : wbs_adr=30000000, wbs_sel=1111
                4245=> soc wishbone read data result : send soc_cfg_read_event
                4245=> soc_up_cfg_read : got soc_cfg_read_event
                4245=> test001_up_soc_cfg [PASS] cfg_read_data_expect_value=12153524, cfg_read_data_captured=12153524
-----------------
test001_up_soc_cfg: soc cfg read/write test - end
--------------------------------------------------------------------
test002: fpga_axis_req - loop 00
                4385=> soc POR Assert
                4385=> fpga POR Assert
                4385=> fpga reset Assert
                4425=> soc POR De-Assert
                4425=> fpga POR De-Assert
                4465=> fpga reset De-Assert
                4525=> fpga_as_to_is_init done
                4565=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                4765=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
                4765=> soc rxen_ctl=1
                4765=> fpga rxen_ctl=1
                5205=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                5365=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
                5365=> soc txen_ctl=1
                5365=> fpga txen_ctl=1
                5805=> fpga_axis_req send data, fpga_as_is_tstrb = 1001, fpga_as_is_tkeep = 0011, fpga_as_is_tlast = 1, fpga_as_is_tdata = c0895e81
                5845=> fpga_axis_req send data, fpga_as_is_tstrb = 0101, fpga_as_is_tkeep = 0010, fpga_as_is_tlast = 1, fpga_as_is_tdata = 46df998d
                5885=> fpga_axis_req send data, fpga_as_is_tstrb = 0110, fpga_as_is_tkeep = 1101, fpga_as_is_tlast = 1, fpga_as_is_tdata = 06d7cd0d
                5925=> fpga_axis_req send data, fpga_as_is_tstrb = 1001, fpga_as_is_tkeep = 0110, fpga_as_is_tlast = 1, fpga_as_is_tdata = 462df78c
                5965=> fpga_axis_req send data, fpga_as_is_tstrb = 0101, fpga_as_is_tkeep = 0111, fpga_as_is_tlast = 0, fpga_as_is_tdata = d513d2aa
                6005=> fpga_axis_req send data, fpga_as_is_tstrb = 0010, fpga_as_is_tkeep = 1110, fpga_as_is_tlast = 0, fpga_as_is_tdata = 47ecdb8f
                6045=> fpga_axis_req send data, fpga_as_is_tstrb = 1100, fpga_as_is_tkeep = 1101, fpga_as_is_tlast = 1, fpga_as_is_tdata = e2ca4ec5
                6085=> fpga_axis_req send data, fpga_as_is_tstrb = 0011, fpga_as_is_tkeep = 1010, fpga_as_is_tlast = 0, fpga_as_is_tdata = b2a72665
                6125=> fpga_axis_req send data, fpga_as_is_tstrb = 1010, fpga_as_is_tkeep = 1101, fpga_as_is_tlast = 0, fpga_as_is_tdata = 10642120
                6165=> fpga_axis_req send data, fpga_as_is_tstrb = 1101, fpga_as_is_tkeep = 0011, fpga_as_is_tlast = 1, fpga_as_is_tdata = 8983b813
                6205=> fpga_axis_req send data, fpga_as_is_tstrb = 0010, fpga_as_is_tkeep = 1110, fpga_as_is_tlast = 1, fpga_as_is_tdata = eaa62ad5
                6245=> fpga_axis_req send data, fpga_as_is_tstrb = 0011, fpga_as_is_tkeep = 1010, fpga_as_is_tlast = 0, fpga_as_is_tdata = e7c572cf
                6285=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  0,  soc_to_fpga_axis_captured[  0] =xxxxxxxxxxx, fpga_is_as_tstrb=9, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=c0895e81
                6285=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  0,  soc_to_fpga_axis_captured[  0] =123c0895e81, fpga_is_as_tstrb=9, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=c0895e81
                6285=> fpga_axis_req send data, fpga_as_is_tstrb = 0010, fpga_as_is_tkeep = 1010, fpga_as_is_tlast = 1, fpga_as_is_tdata = 9e314c3c
                6325=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  1,  soc_to_fpga_axis_captured[  1] =xxxxxxxxxxx, fpga_is_as_tstrb=9, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=46df998d
                6325=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  1,  soc_to_fpga_axis_captured[  1] =12146df998d, fpga_is_as_tstrb=9, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=46df998d
                6325=> fpga_axis_req send data, fpga_as_is_tstrb = 1000, fpga_as_is_tkeep = 1001, fpga_as_is_tlast = 1, fpga_as_is_tdata = ec4b34d8
                6365=> fpga_axis_req send data, fpga_as_is_tstrb = 0110, fpga_as_is_tkeep = 1110, fpga_as_is_tlast = 0, fpga_as_is_tdata = 5b0265b6
                6405=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  2,  soc_to_fpga_axis_captured[  2] =xxxxxxxxxxx, fpga_is_as_tstrb=6, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=06d7cd0d
                6405=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  2,  soc_to_fpga_axis_captured[  2] =0c306d7cd0d, fpga_is_as_tstrb=6, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=06d7cd0d
                6405=> fpga_axis_req send data, fpga_as_is_tstrb = 1011, fpga_as_is_tkeep = 0001, fpga_as_is_tlast = 1, fpga_as_is_tdata = 150fdd2a
                6445=> test002_fpga_axis_req done
                6445=> wait for soc_to_fpga_axis_event
                6445=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  3,  soc_to_fpga_axis_captured[  3] =xxxxxxxxxxx, fpga_is_as_tstrb=b, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=462df78c
                6445=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  3,  soc_to_fpga_axis_captured[  3] =161462df78c, fpga_is_as_tstrb=b, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=462df78c
                6525=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  4,  soc_to_fpga_axis_captured[  4] =xxxxxxxxxxx, fpga_is_as_tstrb=b, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=d513d2aa
                6525=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  4,  soc_to_fpga_axis_captured[  4] =162d513d2aa, fpga_is_as_tstrb=b, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=d513d2aa
                6565=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  5,  soc_to_fpga_axis_captured[  5] =xxxxxxxxxxx, fpga_is_as_tstrb=7, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=47ecdb8f
                6565=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  5,  soc_to_fpga_axis_captured[  5] =0e047ecdb8f, fpga_is_as_tstrb=7, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=47ecdb8f
                6605=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  6,  soc_to_fpga_axis_captured[  6] =xxxxxxxxxxx, fpga_is_as_tstrb=6, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=e2ca4ec5
                6605=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  6,  soc_to_fpga_axis_captured[  6] =0c3e2ca4ec5, fpga_is_as_tstrb=6, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=e2ca4ec5
                6645=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  7,  soc_to_fpga_axis_captured[  7] =xxxxxxxxxxx, fpga_is_as_tstrb=d, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=b2a72665
                6645=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  7,  soc_to_fpga_axis_captured[  7] =1a0b2a72665, fpga_is_as_tstrb=d, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=b2a72665
                6725=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  8,  soc_to_fpga_axis_captured[  8] =xxxxxxxxxxx, fpga_is_as_tstrb=6, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=10642120
                6725=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  8,  soc_to_fpga_axis_captured[  8] =0c210642120, fpga_is_as_tstrb=6, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=10642120
                6765=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  9,  soc_to_fpga_axis_captured[  9] =xxxxxxxxxxx, fpga_is_as_tstrb=9, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=8983b813
                6765=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  9,  soc_to_fpga_axis_captured[  9] =1238983b813, fpga_is_as_tstrb=9, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=8983b813
                6805=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 10,  soc_to_fpga_axis_captured[ 10] =xxxxxxxxxxx, fpga_is_as_tstrb=7, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=eaa62ad5
                6805=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 10,  soc_to_fpga_axis_captured[ 10] =0e1eaa62ad5, fpga_is_as_tstrb=7, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=eaa62ad5
                6885=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 11,  soc_to_fpga_axis_captured[ 11] =xxxxxxxxxxx, fpga_is_as_tstrb=d, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=e7c572cf
                6885=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 11,  soc_to_fpga_axis_captured[ 11] =1a0e7c572cf, fpga_is_as_tstrb=d, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=e7c572cf
                6925=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 12,  soc_to_fpga_axis_captured[ 12] =xxxxxxxxxxx, fpga_is_as_tstrb=5, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=9e314c3c
                6925=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 12,  soc_to_fpga_axis_captured[ 12] =0a19e314c3c, fpga_is_as_tstrb=5, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=9e314c3c
                6965=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 13,  soc_to_fpga_axis_captured[ 13] =xxxxxxxxxxx, fpga_is_as_tstrb=4, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=ec4b34d8
                6965=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 13,  soc_to_fpga_axis_captured[ 13] =083ec4b34d8, fpga_is_as_tstrb=4, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=ec4b34d8
                7045=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 14,  soc_to_fpga_axis_captured[ 14] =xxxxxxxxxxx, fpga_is_as_tstrb=7, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=5b0265b6
                7045=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 14,  soc_to_fpga_axis_captured[ 14] =0e05b0265b6, fpga_is_as_tstrb=7, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=5b0265b6
                7085=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 15,  soc_to_fpga_axis_captured[ 15] =xxxxxxxxxxx, fpga_is_as_tstrb=8, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=150fdd2a
                7085=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 15,  soc_to_fpga_axis_captured[ 15] =103150fdd2a, fpga_is_as_tstrb=8, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=150fdd2a
                7085=> soc_to_fpga_axis_captured : send soc_to_fpga_axiis_event
                7085=> soc_to_fpga_axis_expect_count =  16
                7085=> soc_to_fpga_axis_captured_count =  16
                7085=> test002 [PASS] soc_to_fpga_axis_expect_count =  16, soc_to_fpga_axis_captured_count =  16
                7085=> test002 [Error] idx3=         0, soc_to_fpga_axis_expect_value[         0] = 127c0895e81, soc_to_fpga_axis_captured[         0]  = 123c0895e81
                7085=> test002 [Error] idx3=         1, soc_to_fpga_axis_expect_value[         1] = 0a546df998d, soc_to_fpga_axis_captured[         1]  = 12146df998d
                7085=> test002 [Error] idx3=         2, soc_to_fpga_axis_expect_value[         2] = 0db06d7cd0d, soc_to_fpga_axis_captured[         2]  = 0c306d7cd0d
                7085=> test002 [Error] idx3=         3, soc_to_fpga_axis_expect_value[         3] = 12d462df78c, soc_to_fpga_axis_captured[         3]  = 161462df78c
                7085=> test002 [Error] idx3=         4, soc_to_fpga_axis_expect_value[         4] = 0aed513d2aa, soc_to_fpga_axis_captured[         4]  = 162d513d2aa
                7085=> test002 [Error] idx3=         5, soc_to_fpga_axis_expect_value[         5] = 05c47ecdb8f, soc_to_fpga_axis_captured[         5]  = 0e047ecdb8f
                7085=> test002 [Error] idx3=         6, soc_to_fpga_axis_expect_value[         6] = 19be2ca4ec5, soc_to_fpga_axis_captured[         6]  = 0c3e2ca4ec5
                7085=> test002 [Error] idx3=         7, soc_to_fpga_axis_expect_value[         7] = 074b2a72665, soc_to_fpga_axis_captured[         7]  = 1a0b2a72665
                7085=> test002 [Error] idx3=         8, soc_to_fpga_axis_expect_value[         8] = 15a10642120, soc_to_fpga_axis_captured[         8]  = 0c210642120
                7085=> test002 [Error] idx3=         9, soc_to_fpga_axis_expect_value[         9] = 1a78983b813, soc_to_fpga_axis_captured[         9]  = 1238983b813
                7085=> test002 [Error] idx3=        10, soc_to_fpga_axis_expect_value[        10] = 05deaa62ad5, soc_to_fpga_axis_captured[        10]  = 0e1eaa62ad5
                7085=> test002 [Error] idx3=        11, soc_to_fpga_axis_expect_value[        11] = 074e7c572cf, soc_to_fpga_axis_captured[        11]  = 1a0e7c572cf
                7085=> test002 [Error] idx3=        12, soc_to_fpga_axis_expect_value[        12] = 0559e314c3c, soc_to_fpga_axis_captured[        12]  = 0a19e314c3c
                7085=> test002 [Error] idx3=        13, soc_to_fpga_axis_expect_value[        13] = 113ec4b34d8, soc_to_fpga_axis_captured[        13]  = 083ec4b34d8
                7085=> test002 [Error] idx3=        14, soc_to_fpga_axis_expect_value[        14] = 0dc5b0265b6, soc_to_fpga_axis_captured[        14]  = 0e05b0265b6
                7085=> test002 [Error] idx3=        15, soc_to_fpga_axis_expect_value[        15] = 163150fdd2a, soc_to_fpga_axis_captured[        15]  = 103150fdd2a
test002: fpga_axis_req - loop 01
                7325=> soc POR Assert
                7325=> fpga POR Assert
                7325=> fpga reset Assert
                7365=> fpga POR De-Assert
                7375=> soc POR De-Assert
                7405=> fpga reset De-Assert
                7465=> fpga_as_to_is_init done
                7505=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                7675=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
                7675=> soc rxen_ctl=1
                7675=> fpga rxen_ctl=1
                8105=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
                8275=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
                8275=> soc txen_ctl=1
                8275=> fpga txen_ctl=1
                8745=> fpga_axis_req send data, fpga_as_is_tstrb = 1011, fpga_as_is_tkeep = 1010, fpga_as_is_tlast = 0, fpga_as_is_tdata = 27f2554f
                8785=> fpga_axis_req send data, fpga_as_is_tstrb = 0001, fpga_as_is_tkeep = 1001, fpga_as_is_tlast = 0, fpga_as_is_tdata = 0aaa4b15
                8825=> fpga_axis_req send data, fpga_as_is_tstrb = 1111, fpga_as_is_tkeep = 1111, fpga_as_is_tlast = 0, fpga_as_is_tdata = 2635fb4c
                8865=> fpga_axis_req send data, fpga_as_is_tstrb = 1111, fpga_as_is_tkeep = 1100, fpga_as_is_tlast = 1, fpga_as_is_tdata = dbcd60b7
                8905=> fpga_axis_req send data, fpga_as_is_tstrb = 1001, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 1, fpga_as_is_tdata = 44de3789
                8945=> fpga_axis_req send data, fpga_as_is_tstrb = 0110, fpga_as_is_tkeep = 1100, fpga_as_is_tlast = 0, fpga_as_is_tdata = a8c7fc51
                8985=> fpga_axis_req send data, fpga_as_is_tstrb = 0111, fpga_as_is_tkeep = 1101, fpga_as_is_tlast = 0, fpga_as_is_tdata = 6457edc8
                9025=> fpga_axis_req send data, fpga_as_is_tstrb = 1101, fpga_as_is_tkeep = 1001, fpga_as_is_tlast = 1, fpga_as_is_tdata = bf05007e
                9065=> fpga_axis_req send data, fpga_as_is_tstrb = 0101, fpga_as_is_tkeep = 1000, fpga_as_is_tlast = 1, fpga_as_is_tdata = e9ebf6d3
                9105=> fpga_axis_req send data, fpga_as_is_tstrb = 1111, fpga_as_is_tkeep = 1010, fpga_as_is_tlast = 0, fpga_as_is_tdata = 248b4b49
                9145=> fpga_axis_req send data, fpga_as_is_tstrb = 1110, fpga_as_is_tkeep = 1100, fpga_as_is_tlast = 0, fpga_as_is_tdata = c33f3886
                9185=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  0,  soc_to_fpga_axis_captured[  0] =123c0895e81, fpga_is_as_tstrb=d, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=27f2554f
                9185=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  0,  soc_to_fpga_axis_captured[  0] =1a027f2554f, fpga_is_as_tstrb=d, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=27f2554f
                9185=> fpga_axis_req send data, fpga_as_is_tstrb = 0011, fpga_as_is_tkeep = 0011, fpga_as_is_tlast = 1, fpga_as_is_tdata = 937dbc26
                9225=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  1,  soc_to_fpga_axis_captured[  1] =12146df998d, fpga_is_as_tstrb=c, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=0aaa4b15
                9225=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  1,  soc_to_fpga_axis_captured[  1] =1820aaa4b15, fpga_is_as_tstrb=c, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=0aaa4b15
                9225=> fpga_axis_req send data, fpga_as_is_tstrb = 1111, fpga_as_is_tkeep = 0100, fpga_as_is_tlast = 1, fpga_as_is_tdata = d9d292b3
                9265=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  2,  soc_to_fpga_axis_captured[  2] =0c306d7cd0d, fpga_is_as_tstrb=f, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=2635fb4c
                9265=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  2,  soc_to_fpga_axis_captured[  2] =1e22635fb4c, fpga_is_as_tstrb=f, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=2635fb4c
                9265=> fpga_axis_req send data, fpga_as_is_tstrb = 0110, fpga_as_is_tkeep = 1010, fpga_as_is_tlast = 1, fpga_as_is_tdata = e59b36cb
                9305=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  3,  soc_to_fpga_axis_captured[  3] =161462df78c, fpga_is_as_tstrb=e, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=dbcd60b7
                9305=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  3,  soc_to_fpga_axis_captured[  3] =1c1dbcd60b7, fpga_is_as_tstrb=e, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=dbcd60b7
                9305=> fpga_axis_req send data, fpga_as_is_tstrb = 1010, fpga_as_is_tkeep = 0101, fpga_as_is_tlast = 1, fpga_as_is_tdata = f682e2ed
                9345=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  4,  soc_to_fpga_axis_captured[  4] =162d513d2aa, fpga_is_as_tstrb=8, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=44de3789
                9345=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  4,  soc_to_fpga_axis_captured[  4] =10144de3789, fpga_is_as_tstrb=8, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=44de3789
                9345=> fpga_axis_req send data, fpga_as_is_tstrb = 1001, fpga_as_is_tkeep = 0100, fpga_as_is_tlast = 0, fpga_as_is_tdata = efbe94df
                9385=> test002_fpga_axis_req done
                9385=> wait for soc_to_fpga_axis_event
                9425=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  5,  soc_to_fpga_axis_captured[  5] =0e047ecdb8f, fpga_is_as_tstrb=6, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=a8c7fc51
                9425=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  5,  soc_to_fpga_axis_captured[  5] =0c0a8c7fc51, fpga_is_as_tstrb=6, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=a8c7fc51
                9465=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  6,  soc_to_fpga_axis_captured[  6] =0c3e2ca4ec5, fpga_is_as_tstrb=e, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=6457edc8
                9465=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  6,  soc_to_fpga_axis_captured[  6] =1c26457edc8, fpga_is_as_tstrb=e, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=6457edc8
                9505=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  7,  soc_to_fpga_axis_captured[  7] =1a0b2a72665, fpga_is_as_tstrb=c, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=bf05007e
                9505=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  7,  soc_to_fpga_axis_captured[  7] =183bf05007e, fpga_is_as_tstrb=c, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=bf05007e
                9545=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  8,  soc_to_fpga_axis_captured[  8] =0c210642120, fpga_is_as_tstrb=c, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=e9ebf6d3
                9545=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  8,  soc_to_fpga_axis_captured[  8] =181e9ebf6d3, fpga_is_as_tstrb=c, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=e9ebf6d3
                9625=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  9,  soc_to_fpga_axis_captured[  9] =1238983b813, fpga_is_as_tstrb=d, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=248b4b49
                9625=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  9,  soc_to_fpga_axis_captured[  9] =1a0248b4b49, fpga_is_as_tstrb=d, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=248b4b49
                9665=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 10,  soc_to_fpga_axis_captured[ 10] =0e1eaa62ad5, fpga_is_as_tstrb=6, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=c33f3886
                9665=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 10,  soc_to_fpga_axis_captured[ 10] =0c0c33f3886, fpga_is_as_tstrb=6, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=c33f3886
                9705=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 11,  soc_to_fpga_axis_captured[ 11] =1a0e7c572cf, fpga_is_as_tstrb=9, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=937dbc26
                9705=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 11,  soc_to_fpga_axis_captured[ 11] =123937dbc26, fpga_is_as_tstrb=9, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=937dbc26
                9745=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 12,  soc_to_fpga_axis_captured[ 12] =0a19e314c3c, fpga_is_as_tstrb=a, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=d9d292b3
                9745=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 12,  soc_to_fpga_axis_captured[ 12] =141d9d292b3, fpga_is_as_tstrb=a, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=d9d292b3
                9825=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 13,  soc_to_fpga_axis_captured[ 13] =083ec4b34d8, fpga_is_as_tstrb=5, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=e59b36cb
                9825=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 13,  soc_to_fpga_axis_captured[ 13] =0a1e59b36cb, fpga_is_as_tstrb=5, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=e59b36cb
                9865=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 14,  soc_to_fpga_axis_captured[ 14] =0e05b0265b6, fpga_is_as_tstrb=2, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=f682e2ed
                9865=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 14,  soc_to_fpga_axis_captured[ 14] =043f682e2ed, fpga_is_as_tstrb=2, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=f682e2ed
                9945=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 15,  soc_to_fpga_axis_captured[ 15] =103150fdd2a, fpga_is_as_tstrb=a, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=efbe94df
                9945=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 15,  soc_to_fpga_axis_captured[ 15] =140efbe94df, fpga_is_as_tstrb=a, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=efbe94df
                9945=> soc_to_fpga_axis_captured : send soc_to_fpga_axiis_event
                9945=> soc_to_fpga_axis_expect_count =  16
                9945=> soc_to_fpga_axis_captured_count =  16
                9945=> test002 [PASS] soc_to_fpga_axis_expect_count =  16, soc_to_fpga_axis_captured_count =  16
                9945=> test002 [Error] idx3=         0, soc_to_fpga_axis_expect_value[         0] = 17427f2554f, soc_to_fpga_axis_captured[         0]  = 1a027f2554f
                9945=> test002 [Error] idx3=         1, soc_to_fpga_axis_expect_value[         1] = 0320aaa4b15, soc_to_fpga_axis_captured[         1]  = 1820aaa4b15
                9945=> test002 [Error] idx3=         2, soc_to_fpga_axis_expect_value[         2] = 1fe2635fb4c, soc_to_fpga_axis_captured[         2]  = 1e22635fb4c
                9945=> test002 [Error] idx3=         3, soc_to_fpga_axis_expect_value[         3] = 1f9dbcd60b7, soc_to_fpga_axis_captured[         3]  = 1c1dbcd60b7
                9945=> test002 [Error] idx3=         4, soc_to_fpga_axis_expect_value[         4] = 12144de3789, soc_to_fpga_axis_captured[         4]  = 10144de3789
                9945=> test002 [Error] idx3=         5, soc_to_fpga_axis_expect_value[         5] = 0d8a8c7fc51, soc_to_fpga_axis_captured[         5]  = 0c0a8c7fc51
                9945=> test002 [Error] idx3=         6, soc_to_fpga_axis_expect_value[         6] = 0fa6457edc8, soc_to_fpga_axis_captured[         6]  = 1c26457edc8
                9945=> test002 [Error] idx3=         7, soc_to_fpga_axis_expect_value[         7] = 1b3bf05007e, soc_to_fpga_axis_captured[         7]  = 183bf05007e
                9945=> test002 [Error] idx3=         8, soc_to_fpga_axis_expect_value[         8] = 0b1e9ebf6d3, soc_to_fpga_axis_captured[         8]  = 181e9ebf6d3
                9945=> test002 [Error] idx3=         9, soc_to_fpga_axis_expect_value[         9] = 1f4248b4b49, soc_to_fpga_axis_captured[         9]  = 1a0248b4b49
                9945=> test002 [Error] idx3=        10, soc_to_fpga_axis_expect_value[        10] = 1d8c33f3886, soc_to_fpga_axis_captured[        10]  = 0c0c33f3886
                9945=> test002 [Error] idx3=        11, soc_to_fpga_axis_expect_value[        11] = 067937dbc26, soc_to_fpga_axis_captured[        11]  = 123937dbc26
                9945=> test002 [Error] idx3=        12, soc_to_fpga_axis_expect_value[        12] = 1e9d9d292b3, soc_to_fpga_axis_captured[        12]  = 141d9d292b3
                9945=> test002 [Error] idx3=        13, soc_to_fpga_axis_expect_value[        13] = 0d5e59b36cb, soc_to_fpga_axis_captured[        13]  = 0a1e59b36cb
                9945=> test002 [Error] idx3=        14, soc_to_fpga_axis_expect_value[        14] = 14bf682e2ed, soc_to_fpga_axis_captured[        14]  = 043f682e2ed
                9945=> test002 [Error] idx3=        15, soc_to_fpga_axis_expect_value[        15] = 128efbe94df, soc_to_fpga_axis_captured[        15]  = 140efbe94df
test002: fpga_axis_req - loop 02
               10185=> soc POR Assert
               10185=> fpga POR Assert
               10185=> fpga reset Assert
               10225=> fpga POR De-Assert
               10245=> soc POR De-Assert
               10265=> fpga reset De-Assert
               10325=> fpga_as_to_is_init done
               10365=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               10545=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               10545=> soc rxen_ctl=1
               10545=> fpga rxen_ctl=1
               10965=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               11145=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               11145=> soc txen_ctl=1
               11145=> fpga txen_ctl=1
               11605=> fpga_axis_req send data, fpga_as_is_tstrb = 1011, fpga_as_is_tkeep = 1110, fpga_as_is_tlast = 0, fpga_as_is_tdata = 15090b2a
               11645=> fpga_axis_req send data, fpga_as_is_tstrb = 1101, fpga_as_is_tkeep = 0011, fpga_as_is_tlast = 0, fpga_as_is_tdata = cd5ebc9a
               11685=> fpga_axis_req send data, fpga_as_is_tstrb = 0111, fpga_as_is_tkeep = 1010, fpga_as_is_tlast = 0, fpga_as_is_tdata = 2779e94e
               11725=> fpga_axis_req send data, fpga_as_is_tstrb = 1001, fpga_as_is_tkeep = 1000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 9c0e8a38
               11765=> fpga_axis_req send data, fpga_as_is_tstrb = 0100, fpga_as_is_tkeep = 1001, fpga_as_is_tlast = 1, fpga_as_is_tdata = 49c65d93
               11805=> fpga_axis_req send data, fpga_as_is_tstrb = 1001, fpga_as_is_tkeep = 1101, fpga_as_is_tlast = 0, fpga_as_is_tdata = a6fcde4d
               11845=> fpga_axis_req send data, fpga_as_is_tstrb = 0110, fpga_as_is_tkeep = 0101, fpga_as_is_tlast = 0, fpga_as_is_tdata = 653b49ca
               11885=> fpga_axis_req send data, fpga_as_is_tstrb = 0111, fpga_as_is_tkeep = 1001, fpga_as_is_tlast = 0, fpga_as_is_tdata = 02749b04
               11925=> fpga_axis_req send data, fpga_as_is_tstrb = 1000, fpga_as_is_tkeep = 1101, fpga_as_is_tlast = 1, fpga_as_is_tdata = 44018d88
               11965=> fpga_axis_req send data, fpga_as_is_tstrb = 1000, fpga_as_is_tkeep = 1100, fpga_as_is_tlast = 1, fpga_as_is_tdata = 975c9c2e
               12005=> fpga_axis_req send data, fpga_as_is_tstrb = 1100, fpga_as_is_tkeep = 0110, fpga_as_is_tlast = 0, fpga_as_is_tdata = 149e0729
               12045=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  0,  soc_to_fpga_axis_captured[  0] =1a027f2554f, fpga_is_as_tstrb=f, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=15090b2a
               12045=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  0,  soc_to_fpga_axis_captured[  0] =1e015090b2a, fpga_is_as_tstrb=f, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=15090b2a
               12045=> fpga_axis_req send data, fpga_as_is_tstrb = 0110, fpga_as_is_tkeep = 0000, fpga_as_is_tlast = 1, fpga_as_is_tdata = 9eb7c63d
               12085=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  1,  soc_to_fpga_axis_captured[  1] =1820aaa4b15, fpga_is_as_tstrb=9, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=cd5ebc9a
               12085=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  1,  soc_to_fpga_axis_captured[  1] =122cd5ebc9a, fpga_is_as_tstrb=9, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=cd5ebc9a
               12085=> fpga_axis_req send data, fpga_as_is_tstrb = 1110, fpga_as_is_tkeep = 1010, fpga_as_is_tlast = 1, fpga_as_is_tdata = 5d7199ba
               12125=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  2,  soc_to_fpga_axis_captured[  2] =1e22635fb4c, fpga_is_as_tstrb=d, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=2779e94e
               12125=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  2,  soc_to_fpga_axis_captured[  2] =1a02779e94e, fpga_is_as_tstrb=d, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=2779e94e
               12125=> fpga_axis_req send data, fpga_as_is_tstrb = 1001, fpga_as_is_tkeep = 0111, fpga_as_is_tlast = 0, fpga_as_is_tdata = 8d24f61a
               12165=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  3,  soc_to_fpga_axis_captured[  3] =1c1dbcd60b7, fpga_is_as_tstrb=c, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=9c0e8a38
               12165=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  3,  soc_to_fpga_axis_captured[  3] =1809c0e8a38, fpga_is_as_tstrb=c, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=9c0e8a38
               12165=> fpga_axis_req send data, fpga_as_is_tstrb = 0110, fpga_as_is_tkeep = 0110, fpga_as_is_tlast = 1, fpga_as_is_tdata = 603921c0
               12205=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  4,  soc_to_fpga_axis_captured[  4] =10144de3789, fpga_is_as_tstrb=4, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=49c65d93
               12205=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  4,  soc_to_fpga_axis_captured[  4] =08349c65d93, fpga_is_as_tstrb=4, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=49c65d93
               12205=> fpga_axis_req send data, fpga_as_is_tstrb = 0110, fpga_as_is_tkeep = 1000, fpga_as_is_tlast = 0, fpga_as_is_tdata = 6e5f0fdc
               12245=> test002_fpga_axis_req done
               12245=> wait for soc_to_fpga_axis_event
               12245=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  5,  soc_to_fpga_axis_captured[  5] =0c0a8c7fc51, fpga_is_as_tstrb=e, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=a6fcde4d
               12245=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  5,  soc_to_fpga_axis_captured[  5] =1c2a6fcde4d, fpga_is_as_tstrb=e, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=a6fcde4d
               12325=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  6,  soc_to_fpga_axis_captured[  6] =1c26457edc8, fpga_is_as_tstrb=2, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=653b49ca
               12325=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  6,  soc_to_fpga_axis_captured[  6] =042653b49ca, fpga_is_as_tstrb=2, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=653b49ca
               12365=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  7,  soc_to_fpga_axis_captured[  7] =183bf05007e, fpga_is_as_tstrb=c, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=02749b04
               12365=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  7,  soc_to_fpga_axis_captured[  7] =18202749b04, fpga_is_as_tstrb=c, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=02749b04
               12405=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  8,  soc_to_fpga_axis_captured[  8] =181e9ebf6d3, fpga_is_as_tstrb=6, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=44018d88
               12405=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  8,  soc_to_fpga_axis_captured[  8] =0c344018d88, fpga_is_as_tstrb=6, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=44018d88
               12445=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  9,  soc_to_fpga_axis_captured[  9] =1a0248b4b49, fpga_is_as_tstrb=6, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=975c9c2e
               12445=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  9,  soc_to_fpga_axis_captured[  9] =0c1975c9c2e, fpga_is_as_tstrb=6, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=975c9c2e
               12525=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 10,  soc_to_fpga_axis_captured[ 10] =0c0c33f3886, fpga_is_as_tstrb=3, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=149e0729
               12525=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 10,  soc_to_fpga_axis_captured[ 10] =060149e0729, fpga_is_as_tstrb=3, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=149e0729
               12565=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 11,  soc_to_fpga_axis_captured[ 11] =123937dbc26, fpga_is_as_tstrb=0, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=9eb7c63d
               12565=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 11,  soc_to_fpga_axis_captured[ 11] =0019eb7c63d, fpga_is_as_tstrb=0, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=9eb7c63d
               12605=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 12,  soc_to_fpga_axis_captured[ 12] =141d9d292b3, fpga_is_as_tstrb=5, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=5d7199ba
               12605=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 12,  soc_to_fpga_axis_captured[ 12] =0a15d7199ba, fpga_is_as_tstrb=5, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=5d7199ba
               12685=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 13,  soc_to_fpga_axis_captured[ 13] =0a1e59b36cb, fpga_is_as_tstrb=b, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=8d24f61a
               12685=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 13,  soc_to_fpga_axis_captured[ 13] =1628d24f61a, fpga_is_as_tstrb=b, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=8d24f61a
               12725=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 14,  soc_to_fpga_axis_captured[ 14] =043f682e2ed, fpga_is_as_tstrb=3, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=603921c0
               12725=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 14,  soc_to_fpga_axis_captured[ 14] =061603921c0, fpga_is_as_tstrb=3, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=603921c0
               12765=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 15,  soc_to_fpga_axis_captured[ 15] =140efbe94df, fpga_is_as_tstrb=4, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=6e5f0fdc
               12765=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 15,  soc_to_fpga_axis_captured[ 15] =0806e5f0fdc, fpga_is_as_tstrb=4, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=6e5f0fdc
               12765=> soc_to_fpga_axis_captured : send soc_to_fpga_axiis_event
               12765=> soc_to_fpga_axis_expect_count =  16
               12765=> soc_to_fpga_axis_captured_count =  16
               12765=> test002 [PASS] soc_to_fpga_axis_expect_count =  16, soc_to_fpga_axis_captured_count =  16
               12765=> test002 [Error] idx3=         0, soc_to_fpga_axis_expect_value[         0] = 17c15090b2a, soc_to_fpga_axis_captured[         0]  = 1e015090b2a
               12765=> test002 [Error] idx3=         1, soc_to_fpga_axis_expect_value[         1] = 1a6cd5ebc9a, soc_to_fpga_axis_captured[         1]  = 122cd5ebc9a
               12765=> test002 [Error] idx3=         2, soc_to_fpga_axis_expect_value[         2] = 0f42779e94e, soc_to_fpga_axis_captured[         2]  = 1a02779e94e
               12765=> test002 [Error] idx3=         3, soc_to_fpga_axis_expect_value[         3] = 1309c0e8a38, soc_to_fpga_axis_captured[         3]  = 1809c0e8a38
               12765=> test002 [Error] idx3=         4, soc_to_fpga_axis_expect_value[         4] = 09349c65d93, soc_to_fpga_axis_captured[         4]  = 08349c65d93
               12765=> test002 [Error] idx3=         5, soc_to_fpga_axis_expect_value[         5] = 13aa6fcde4d, soc_to_fpga_axis_captured[         5]  = 1c2a6fcde4d
               12765=> test002 [Error] idx3=         6, soc_to_fpga_axis_expect_value[         6] = 0ca653b49ca, soc_to_fpga_axis_captured[         6]  = 042653b49ca
               12765=> test002 [Error] idx3=         7, soc_to_fpga_axis_expect_value[         7] = 0f202749b04, soc_to_fpga_axis_captured[         7]  = 18202749b04
               12765=> test002 [Error] idx3=         8, soc_to_fpga_axis_expect_value[         8] = 11b44018d88, soc_to_fpga_axis_captured[         8]  = 0c344018d88
               12765=> test002 [Error] idx3=         9, soc_to_fpga_axis_expect_value[         9] = 119975c9c2e, soc_to_fpga_axis_captured[         9]  = 0c1975c9c2e
               12765=> test002 [Error] idx3=        10, soc_to_fpga_axis_expect_value[        10] = 18c149e0729, soc_to_fpga_axis_captured[        10]  = 060149e0729
               12765=> test002 [Error] idx3=        11, soc_to_fpga_axis_expect_value[        11] = 0c19eb7c63d, soc_to_fpga_axis_captured[        11]  = 0019eb7c63d
               12765=> test002 [Error] idx3=        12, soc_to_fpga_axis_expect_value[        12] = 1d55d7199ba, soc_to_fpga_axis_captured[        12]  = 0a15d7199ba
               12765=> test002 [Error] idx3=        13, soc_to_fpga_axis_expect_value[        13] = 12e8d24f61a, soc_to_fpga_axis_captured[        13]  = 1628d24f61a
               12765=> test002 [Error] idx3=        14, soc_to_fpga_axis_expect_value[        14] = 0cd603921c0, soc_to_fpga_axis_captured[        14]  = 061603921c0
               12765=> test002 [Error] idx3=        15, soc_to_fpga_axis_expect_value[        15] = 0d06e5f0fdc, soc_to_fpga_axis_captured[        15]  = 0806e5f0fdc
test002: fpga_axis_req - loop 03
               13005=> soc POR Assert
               13005=> fpga POR Assert
               13005=> fpga reset Assert
               13045=> fpga POR De-Assert
               13075=> soc POR De-Assert
               13085=> fpga reset De-Assert
               13185=> fpga_as_to_is_init done
               13225=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               13415=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               13415=> soc rxen_ctl=1
               13415=> fpga rxen_ctl=1
               13825=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               14015=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               14015=> soc txen_ctl=1
               14015=> fpga txen_ctl=1
               14465=> fpga_axis_req send data, fpga_as_is_tstrb = 1111, fpga_as_is_tkeep = 1001, fpga_as_is_tlast = 0, fpga_as_is_tdata = ed8d80db
               14505=> fpga_axis_req send data, fpga_as_is_tstrb = 0111, fpga_as_is_tkeep = 0001, fpga_as_is_tlast = 0, fpga_as_is_tdata = b0bcee61
               14545=> fpga_axis_req send data, fpga_as_is_tstrb = 0101, fpga_as_is_tkeep = 0101, fpga_as_is_tlast = 1, fpga_as_is_tdata = a8639650
               14585=> fpga_axis_req send data, fpga_as_is_tstrb = 0101, fpga_as_is_tkeep = 1000, fpga_as_is_tlast = 1, fpga_as_is_tdata = 60b175c1
               14625=> fpga_axis_req send data, fpga_as_is_tstrb = 1100, fpga_as_is_tkeep = 1010, fpga_as_is_tlast = 0, fpga_as_is_tdata = b98c4273
               14665=> fpga_axis_req send data, fpga_as_is_tstrb = 1001, fpga_as_is_tkeep = 0001, fpga_as_is_tlast = 0, fpga_as_is_tdata = d44b80a8
               14705=> fpga_axis_req send data, fpga_as_is_tstrb = 1111, fpga_as_is_tkeep = 1010, fpga_as_is_tlast = 0, fpga_as_is_tdata = f33466e6
               14745=> fpga_axis_req send data, fpga_as_is_tstrb = 1110, fpga_as_is_tkeep = 1000, fpga_as_is_tlast = 1, fpga_as_is_tdata = c6b5f48d
               14785=> fpga_axis_req send data, fpga_as_is_tstrb = 1010, fpga_as_is_tkeep = 0011, fpga_as_is_tlast = 1, fpga_as_is_tdata = 6464e3c8
               14825=> fpga_axis_req send data, fpga_as_is_tstrb = 0110, fpga_as_is_tkeep = 1010, fpga_as_is_tlast = 0, fpga_as_is_tdata = e3b7aec7
               14865=> fpga_axis_req send data, fpga_as_is_tstrb = 0010, fpga_as_is_tkeep = 0100, fpga_as_is_tlast = 1, fpga_as_is_tdata = 5c8295b9
               14905=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  0,  soc_to_fpga_axis_captured[  0] =1e015090b2a, fpga_is_as_tstrb=c, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=ed8d80db
               14905=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  0,  soc_to_fpga_axis_captured[  0] =182ed8d80db, fpga_is_as_tstrb=c, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=ed8d80db
               14905=> fpga_axis_req send data, fpga_as_is_tstrb = 1010, fpga_as_is_tkeep = 0010, fpga_as_is_tlast = 0, fpga_as_is_tdata = c3339086
               14945=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  1,  soc_to_fpga_axis_captured[  1] =122cd5ebc9a, fpga_is_as_tstrb=8, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=b0bcee61
               14945=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  1,  soc_to_fpga_axis_captured[  1] =102b0bcee61, fpga_is_as_tstrb=8, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=b0bcee61
               14945=> fpga_axis_req send data, fpga_as_is_tstrb = 0100, fpga_as_is_tkeep = 0100, fpga_as_is_tlast = 0, fpga_as_is_tdata = dece5ebd
               14985=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  2,  soc_to_fpga_axis_captured[  2] =1a02779e94e, fpga_is_as_tstrb=a, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=a8639650
               14985=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  2,  soc_to_fpga_axis_captured[  2] =143a8639650, fpga_is_as_tstrb=a, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=a8639650
               14985=> fpga_axis_req send data, fpga_as_is_tstrb = 0001, fpga_as_is_tkeep = 1110, fpga_as_is_tlast = 1, fpga_as_is_tdata = 54a879a9
               15025=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  3,  soc_to_fpga_axis_captured[  3] =1809c0e8a38, fpga_is_as_tstrb=c, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=60b175c1
               15025=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  3,  soc_to_fpga_axis_captured[  3] =18160b175c1, fpga_is_as_tstrb=c, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=60b175c1
               15025=> fpga_axis_req send data, fpga_as_is_tstrb = 1111, fpga_as_is_tkeep = 1001, fpga_as_is_tlast = 0, fpga_as_is_tdata = 85e51e0b
               15065=> fpga_axis_req send data, fpga_as_is_tstrb = 1111, fpga_as_is_tkeep = 1011, fpga_as_is_tlast = 0, fpga_as_is_tdata = bab14875
               15105=> test002_fpga_axis_req done
               15105=> wait for soc_to_fpga_axis_event
               15105=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  4,  soc_to_fpga_axis_captured[  4] =08349c65d93, fpga_is_as_tstrb=5, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=b98c4273
               15105=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  4,  soc_to_fpga_axis_captured[  4] =0a0b98c4273, fpga_is_as_tstrb=5, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=b98c4273
               15145=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  5,  soc_to_fpga_axis_captured[  5] =1c2a6fcde4d, fpga_is_as_tstrb=8, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=d44b80a8
               15145=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  5,  soc_to_fpga_axis_captured[  5] =102d44b80a8, fpga_is_as_tstrb=8, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=d44b80a8
               15185=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  6,  soc_to_fpga_axis_captured[  6] =042653b49ca, fpga_is_as_tstrb=d, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=f33466e6
               15185=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  6,  soc_to_fpga_axis_captured[  6] =1a0f33466e6, fpga_is_as_tstrb=d, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=f33466e6
               15225=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  7,  soc_to_fpga_axis_captured[  7] =18202749b04, fpga_is_as_tstrb=4, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=c6b5f48d
               15225=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  7,  soc_to_fpga_axis_captured[  7] =081c6b5f48d, fpga_is_as_tstrb=4, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=c6b5f48d
               15265=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  8,  soc_to_fpga_axis_captured[  8] =0c344018d88, fpga_is_as_tstrb=1, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=6464e3c8
               15265=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  8,  soc_to_fpga_axis_captured[  8] =0236464e3c8, fpga_is_as_tstrb=1, fpga_is_as_tkeep=1 , fpga_is_as_tlast=1, fpga_is_as_tdata=6464e3c8
               15345=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count=  9,  soc_to_fpga_axis_captured[  9] =0c1975c9c2e, fpga_is_as_tstrb=5, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=e3b7aec7
               15345=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count=  9,  soc_to_fpga_axis_captured[  9] =0a0e3b7aec7, fpga_is_as_tstrb=5, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=e3b7aec7
               15385=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 10,  soc_to_fpga_axis_captured[ 10] =060149e0729, fpga_is_as_tstrb=2, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=5c8295b9
               15385=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 10,  soc_to_fpga_axis_captured[ 10] =0415c8295b9, fpga_is_as_tstrb=2, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=5c8295b9
               15425=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 11,  soc_to_fpga_axis_captured[ 11] =0019eb7c63d, fpga_is_as_tstrb=1, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=c3339086
               15425=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 11,  soc_to_fpga_axis_captured[ 11] =020c3339086, fpga_is_as_tstrb=1, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=c3339086
               15505=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 12,  soc_to_fpga_axis_captured[ 12] =0a15d7199ba, fpga_is_as_tstrb=2, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=dece5ebd
               15505=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 12,  soc_to_fpga_axis_captured[ 12] =040dece5ebd, fpga_is_as_tstrb=2, fpga_is_as_tkeep=0 , fpga_is_as_tlast=0, fpga_is_as_tdata=dece5ebd
               15545=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 13,  soc_to_fpga_axis_captured[ 13] =1628d24f61a, fpga_is_as_tstrb=f, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=54a879a9
               15545=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 13,  soc_to_fpga_axis_captured[ 13] =1e154a879a9, fpga_is_as_tstrb=f, fpga_is_as_tkeep=0 , fpga_is_as_tlast=1, fpga_is_as_tdata=54a879a9
               15585=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 14,  soc_to_fpga_axis_captured[ 14] =061603921c0, fpga_is_as_tstrb=c, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=85e51e0b
               15585=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 14,  soc_to_fpga_axis_captured[ 14] =18285e51e0b, fpga_is_as_tstrb=c, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=85e51e0b
               15665=> get soc_to_fpga_axis be : soc_to_fpga_axis_captured_count= 15,  soc_to_fpga_axis_captured[ 15] =0806e5f0fdc, fpga_is_as_tstrb=d, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=bab14875
               15665=> get soc_to_fpga_axis af : soc_to_fpga_axis_captured_count= 15,  soc_to_fpga_axis_captured[ 15] =1a2bab14875, fpga_is_as_tstrb=d, fpga_is_as_tkeep=1 , fpga_is_as_tlast=0, fpga_is_as_tdata=bab14875
               15665=> soc_to_fpga_axis_captured : send soc_to_fpga_axiis_event
               15665=> soc_to_fpga_axis_expect_count =  16
               15665=> soc_to_fpga_axis_captured_count =  16
               15665=> test002 [PASS] soc_to_fpga_axis_expect_count =  16, soc_to_fpga_axis_captured_count =  16
               15665=> test002 [Error] idx3=         0, soc_to_fpga_axis_expect_value[         0] = 1f2ed8d80db, soc_to_fpga_axis_captured[         0]  = 182ed8d80db
               15665=> test002 [Error] idx3=         1, soc_to_fpga_axis_expect_value[         1] = 0e2b0bcee61, soc_to_fpga_axis_captured[         1]  = 102b0bcee61
               15665=> test002 [Error] idx3=         2, soc_to_fpga_axis_expect_value[         2] = 0aba8639650, soc_to_fpga_axis_captured[         2]  = 143a8639650
               15665=> test002 [Error] idx3=         3, soc_to_fpga_axis_expect_value[         3] = 0b160b175c1, soc_to_fpga_axis_captured[         3]  = 18160b175c1
               15665=> test002 [Error] idx3=         4, soc_to_fpga_axis_expect_value[         4] = 194b98c4273, soc_to_fpga_axis_captured[         4]  = 0a0b98c4273
               15665=> test002 [Error] idx3=         5, soc_to_fpga_axis_expect_value[         5] = 122d44b80a8, soc_to_fpga_axis_captured[         5]  = 102d44b80a8
               15665=> test002 [Error] idx3=         6, soc_to_fpga_axis_expect_value[         6] = 1f4f33466e6, soc_to_fpga_axis_captured[         6]  = 1a0f33466e6
               15665=> test002 [Error] idx3=         7, soc_to_fpga_axis_expect_value[         7] = 1d1c6b5f48d, soc_to_fpga_axis_captured[         7]  = 081c6b5f48d
               15665=> test002 [Error] idx3=         8, soc_to_fpga_axis_expect_value[         8] = 1476464e3c8, soc_to_fpga_axis_captured[         8]  = 0236464e3c8
               15665=> test002 [Error] idx3=         9, soc_to_fpga_axis_expect_value[         9] = 0d4e3b7aec7, soc_to_fpga_axis_captured[         9]  = 0a0e3b7aec7
               15665=> test002 [Error] idx3=        10, soc_to_fpga_axis_expect_value[        10] = 0495c8295b9, soc_to_fpga_axis_captured[        10]  = 0415c8295b9
               15665=> test002 [Error] idx3=        11, soc_to_fpga_axis_expect_value[        11] = 144c3339086, soc_to_fpga_axis_captured[        11]  = 020c3339086
               15665=> test002 [Error] idx3=        12, soc_to_fpga_axis_expect_value[        12] = 088dece5ebd, soc_to_fpga_axis_captured[        12]  = 040dece5ebd
               15665=> test002 [Error] idx3=        13, soc_to_fpga_axis_expect_value[        13] = 03d54a879a9, soc_to_fpga_axis_captured[        13]  = 1e154a879a9
               15665=> test002 [Error] idx3=        14, soc_to_fpga_axis_expect_value[        14] = 1f285e51e0b, soc_to_fpga_axis_captured[        14]  = 18285e51e0b
               15665=> test002 [Error] idx3=        15, soc_to_fpga_axis_expect_value[        15] = 1f6bab14875, soc_to_fpga_axis_captured[        15]  = 1a2bab14875
test003: fpga_cfg_read test - loop 00
               15905=> soc POR Assert
               15905=> fpga POR Assert
               15905=> fpga reset Assert
               15945=> soc POR De-Assert
               15945=> fpga POR De-Assert
               15985=> fpga reset De-Assert
               16045=> fpga_as_to_is_init done
               16085=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               16285=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               16285=> soc rxen_ctl=1
               16285=> fpga rxen_ctl=1
               16725=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               16885=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               16885=> soc txen_ctl=1
               16885=> fpga txen_ctl=1
               17325=> fpga_axilite_read_req in address req phase = 00003000 - tvalid
               17365=> fpga_axilite_read_req in address req phase = 00003000 - transfer
               17365=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               18365=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =xxxxxxxx, fpga_is_as_tdata=00000003
               18365=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               18365=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               18365=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               18365=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               18365=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               18365=> fpga_axilite_read_req in address req phase = 00003004 - tvalid
               18405=> fpga_axilite_read_req in address req phase = 00003004 - transfer
               18405=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               19365=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               19365=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               19365=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               19365=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               19365=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               19365=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               19365=> fpga_axilite_read_req in address req phase = 00003008 - tvalid
               19405=> fpga_axilite_read_req in address req phase = 00003008 - transfer
               19405=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               20365=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               20365=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               20365=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               20365=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               20365=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               20365=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               20365=> fpga_axilite_read_req in address req phase = 0000300c - tvalid
               20405=> fpga_axilite_read_req in address req phase = 0000300c - transfer
               20405=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               21365=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               21365=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               21365=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               21365=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               21365=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               21365=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               21365=> fpga_axilite_read_req in address req phase = 00003010 - tvalid
               21405=> fpga_axilite_read_req in address req phase = 00003010 - transfer
               21405=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               22365=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               22365=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               22365=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               22365=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               22365=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               22365=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               22365=> fpga_axilite_read_req in address req phase = 00003014 - tvalid
               22405=> fpga_axilite_read_req in address req phase = 00003014 - transfer
               22405=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               23365=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               23365=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               23365=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               23365=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               23365=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               23365=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               23365=> fpga_axilite_read_req in address req phase = 00003018 - tvalid
               23405=> fpga_axilite_read_req in address req phase = 00003018 - transfer
               23405=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               24365=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               24365=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               24365=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               24365=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               24365=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               24365=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               24365=> fpga_axilite_read_req in address req phase = 0000301c - tvalid
               24405=> fpga_axilite_read_req in address req phase = 0000301c - transfer
               24405=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               25365=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               25365=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               25365=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               25365=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               25365=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               25365=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               25365=> test003_fpga_to_soc_cfg_read done
test003: fpga_cfg_read test - loop 01
               25605=> soc POR Assert
               25605=> fpga POR Assert
               25605=> fpga reset Assert
               25645=> fpga POR De-Assert
               25655=> soc POR De-Assert
               25685=> fpga reset De-Assert
               25745=> fpga_as_to_is_init done
               25785=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               25955=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               25955=> soc rxen_ctl=1
               25955=> fpga rxen_ctl=1
               26385=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               26555=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               26555=> soc txen_ctl=1
               26555=> fpga txen_ctl=1
               27025=> fpga_axilite_read_req in address req phase = 00003000 - tvalid
               27065=> fpga_axilite_read_req in address req phase = 00003000 - transfer
               27065=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               28025=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               28025=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               28025=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               28025=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               28025=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               28025=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               28025=> fpga_axilite_read_req in address req phase = 00003004 - tvalid
               28065=> fpga_axilite_read_req in address req phase = 00003004 - transfer
               28065=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               28985=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               28985=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               28985=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               28985=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               28985=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               28985=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               28985=> fpga_axilite_read_req in address req phase = 00003008 - tvalid
               29025=> fpga_axilite_read_req in address req phase = 00003008 - transfer
               29025=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               29945=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               29945=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               29945=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               29945=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               29945=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               29945=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               29945=> fpga_axilite_read_req in address req phase = 0000300c - tvalid
               29985=> fpga_axilite_read_req in address req phase = 0000300c - transfer
               29985=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               30905=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               30905=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               30905=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               30905=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               30905=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               30905=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               30905=> fpga_axilite_read_req in address req phase = 00003010 - tvalid
               30945=> fpga_axilite_read_req in address req phase = 00003010 - transfer
               30945=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               31865=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               31865=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               31865=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               31865=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               31865=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               31865=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               31865=> fpga_axilite_read_req in address req phase = 00003014 - tvalid
               31905=> fpga_axilite_read_req in address req phase = 00003014 - transfer
               31905=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               32825=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               32825=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               32825=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               32825=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               32825=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               32825=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               32825=> fpga_axilite_read_req in address req phase = 00003018 - tvalid
               32865=> fpga_axilite_read_req in address req phase = 00003018 - transfer
               32865=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               33785=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               33785=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               33785=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               33785=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               33785=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               33785=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               33785=> fpga_axilite_read_req in address req phase = 0000301c - tvalid
               33825=> fpga_axilite_read_req in address req phase = 0000301c - transfer
               33825=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               34745=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               34745=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               34745=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               34745=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               34745=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               34745=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               34745=> test003_fpga_to_soc_cfg_read done
test003: fpga_cfg_read test - loop 02
               34985=> soc POR Assert
               34985=> fpga POR Assert
               34985=> fpga reset Assert
               35025=> fpga POR De-Assert
               35045=> soc POR De-Assert
               35065=> fpga reset De-Assert
               35125=> fpga_as_to_is_init done
               35165=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               35345=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               35345=> soc rxen_ctl=1
               35345=> fpga rxen_ctl=1
               35765=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               35945=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               35945=> soc txen_ctl=1
               35945=> fpga txen_ctl=1
               36405=> fpga_axilite_read_req in address req phase = 00003000 - tvalid
               36445=> fpga_axilite_read_req in address req phase = 00003000 - transfer
               36445=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               37405=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               37405=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               37405=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               37405=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               37405=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               37405=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               37405=> fpga_axilite_read_req in address req phase = 00003004 - tvalid
               37445=> fpga_axilite_read_req in address req phase = 00003004 - transfer
               37445=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               38365=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               38365=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               38365=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               38365=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               38365=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               38365=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               38365=> fpga_axilite_read_req in address req phase = 00003008 - tvalid
               38405=> fpga_axilite_read_req in address req phase = 00003008 - transfer
               38405=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               39325=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               39325=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               39325=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               39325=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               39325=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               39325=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               39325=> fpga_axilite_read_req in address req phase = 0000300c - tvalid
               39365=> fpga_axilite_read_req in address req phase = 0000300c - transfer
               39365=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               40285=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               40285=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               40285=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               40285=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               40285=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               40285=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               40285=> fpga_axilite_read_req in address req phase = 00003010 - tvalid
               40325=> fpga_axilite_read_req in address req phase = 00003010 - transfer
               40325=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               41245=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               41245=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               41245=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               41245=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               41245=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               41245=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               41245=> fpga_axilite_read_req in address req phase = 00003014 - tvalid
               41285=> fpga_axilite_read_req in address req phase = 00003014 - transfer
               41285=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               42205=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               42205=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               42205=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               42205=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               42205=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               42205=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               42205=> fpga_axilite_read_req in address req phase = 00003018 - tvalid
               42245=> fpga_axilite_read_req in address req phase = 00003018 - transfer
               42245=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               43165=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               43165=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               43165=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               43165=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               43165=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               43165=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               43165=> fpga_axilite_read_req in address req phase = 0000301c - tvalid
               43205=> fpga_axilite_read_req in address req phase = 0000301c - transfer
               43205=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               44125=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               44125=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               44125=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               44125=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               44125=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               44125=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               44125=> test003_fpga_to_soc_cfg_read done
test003: fpga_cfg_read test - loop 03
               44365=> soc POR Assert
               44365=> fpga POR Assert
               44365=> fpga reset Assert
               44405=> fpga POR De-Assert
               44435=> soc POR De-Assert
               44445=> fpga reset De-Assert
               44545=> fpga_as_to_is_init done
               44585=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               44775=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               44775=> soc rxen_ctl=1
               44775=> fpga rxen_ctl=1
               45185=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               45375=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               45375=> soc txen_ctl=1
               45375=> fpga txen_ctl=1
               45825=> fpga_axilite_read_req in address req phase = 00003000 - tvalid
               45865=> fpga_axilite_read_req in address req phase = 00003000 - transfer
               45865=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               46825=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               46825=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               46825=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               46825=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               46825=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               46825=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               46825=> fpga_axilite_read_req in address req phase = 00003004 - tvalid
               46865=> fpga_axilite_read_req in address req phase = 00003004 - transfer
               46865=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               47785=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               47785=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               47785=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               47785=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               47785=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               47785=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               47785=> fpga_axilite_read_req in address req phase = 00003008 - tvalid
               47825=> fpga_axilite_read_req in address req phase = 00003008 - transfer
               47825=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               48745=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               48745=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               48745=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               48745=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               48745=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               48745=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               48745=> fpga_axilite_read_req in address req phase = 0000300c - tvalid
               48785=> fpga_axilite_read_req in address req phase = 0000300c - transfer
               48785=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               49705=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               49705=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               49705=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               49705=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               49705=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               49705=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               49705=> fpga_axilite_read_req in address req phase = 00003010 - tvalid
               49745=> fpga_axilite_read_req in address req phase = 00003010 - transfer
               49745=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               50665=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               50665=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               50665=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               50665=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               50665=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               50665=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               50665=> fpga_axilite_read_req in address req phase = 00003014 - tvalid
               50705=> fpga_axilite_read_req in address req phase = 00003014 - transfer
               50705=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               51625=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               51625=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               51625=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               51625=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               51625=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               51625=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               51625=> fpga_axilite_read_req in address req phase = 00003018 - tvalid
               51665=> fpga_axilite_read_req in address req phase = 00003018 - transfer
               51665=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               52585=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               52585=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               52585=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               52585=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               52585=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               52585=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               52585=> fpga_axilite_read_req in address req phase = 0000301c - tvalid
               52625=> fpga_axilite_read_req in address req phase = 0000301c - transfer
               52625=> test003_fpga_to_soc_cfg_read :wait for soc_to_fpga_axilite_read_cpl_event
               53545=> get soc_to_fpga_axilite_read_cpl_captured be : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               53545=> get soc_to_fpga_axilite_read_cpl_captured af : soc_to_fpga_axilite_read_cpl_captured =00000003, fpga_is_as_tdata=00000003
               53545=> soc_to_fpga_axilite_read_cpl_captured : send soc_to_fpga_axilite_read_cpl_event
               53545=> test003_fpga_to_soc_cfg_read : got soc_to_fpga_axilite_read_cpl_event
               53545=> test003_fpga_to_soc_cfg_read : soc_to_fpga_axilite_read_cpl_captured=00000003
               53545=> test003_fpga_to_soc_cfg_read [PASS] soc_to_fpga_axilite_read_cpl_expect_value=00000003, soc_to_fpga_axilite_read_cpl_captured[27:0]=0000003
               53545=> test003_fpga_to_soc_cfg_read done
test004: TX/RX test - loop 00
               53785=> soc POR Assert
               53785=> fpga POR Assert
               53785=> fpga reset Assert
               53825=> soc POR De-Assert
               53825=> fpga POR De-Assert
               53865=> fpga reset De-Assert
               53925=> fpga_as_to_is_init done
               53965=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               54165=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               54165=> soc rxen_ctl=1
               54165=> fpga rxen_ctl=1
               54605=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               54765=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               54765=> soc txen_ctl=1
               54765=> fpga txen_ctl=1
               58165=> test004_fpga_to_soc_mail_box_write done
test004: TX/RX test - loop 01
               58405=> soc POR Assert
               58405=> fpga POR Assert
               58405=> fpga reset Assert
               58445=> fpga POR De-Assert
               58455=> soc POR De-Assert
               58485=> fpga reset De-Assert
               58545=> fpga_as_to_is_init done
               58585=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               58755=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               58755=> soc rxen_ctl=1
               58755=> fpga rxen_ctl=1
               59185=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               59355=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               59355=> soc txen_ctl=1
               59355=> fpga txen_ctl=1
               62505=> test004_fpga_to_soc_mail_box_write done
test004: TX/RX test - loop 02
               62745=> soc POR Assert
               62745=> fpga POR Assert
               62745=> fpga reset Assert
               62785=> fpga POR De-Assert
               62805=> soc POR De-Assert
               62825=> fpga reset De-Assert
               62885=> fpga_as_to_is_init done
               62925=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               63105=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               63105=> soc rxen_ctl=1
               63105=> fpga rxen_ctl=1
               63525=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               63705=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               63705=> soc txen_ctl=1
               63705=> fpga txen_ctl=1
               66845=> test004_fpga_to_soc_mail_box_write done
test004: TX/RX test - loop 03
               67085=> soc POR Assert
               67085=> fpga POR Assert
               67085=> fpga reset Assert
               67125=> fpga POR De-Assert
               67155=> soc POR De-Assert
               67165=> fpga reset De-Assert
               67265=> fpga_as_to_is_init done
               67305=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               67495=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               67495=> soc rxen_ctl=1
               67495=> fpga rxen_ctl=1
               67905=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               68095=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               68095=> soc txen_ctl=1
               68095=> fpga txen_ctl=1
               71225=> test004_fpga_to_soc_mail_box_write done
test005: soc mail box cfg write/read test
               71565=> soc POR Assert
               71605=> soc POR De-Assert
               71685=> fpga POR Assert
               71685=> fpga reset Assert
               71725=> fpga POR De-Assert
               71765=> fpga reset De-Assert
               71865=> fpga_as_to_is_init done
               71905=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               72105=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
               72105=> soc rxen_ctl=1
               72105=> fpga rxen_ctl=1
               72545=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
               72705=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
               72705=> soc txen_ctl=1
               72705=> fpga txen_ctl=1
test005_aa_mailbox_soc_cfg: soc cfg read/write test - check soc cfg read value part
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - start
               73385=> soc_aa_cfg_write : wbs_adr=30002000, wbs_sel=1111, wbs_wdata=a5a5a5a5
               73865=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =xxxxxxxx, fpga_is_as_tdata=f0002000
               73865=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002000
               74105=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =xxxxxxxx, fpga_is_as_tdata=a5a5a5a5
               74105=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               74105=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               74425=> soc_aa_cfg_read : wbs_adr=30002000, wbs_sel=1111
               74425=> soc wishbone read data result : send soc_cfg_read_event
               74425=> soc_aa_cfg_read : got soc_cfg_read_event
               74425=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               74745=> soc_aa_cfg_write : wbs_adr=30002004, wbs_sel=1111, wbs_wdata=a5a5a5a5
               75225=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002004
               75225=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002004
               75465=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               75465=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               75465=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               75785=> soc_aa_cfg_read : wbs_adr=30002004, wbs_sel=1111
               75785=> soc wishbone read data result : send soc_cfg_read_event
               75785=> soc_aa_cfg_read : got soc_cfg_read_event
               75785=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               76105=> soc_aa_cfg_write : wbs_adr=30002008, wbs_sel=1111, wbs_wdata=a5a5a5a5
               76585=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002008
               76585=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f0002008
               76825=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               76825=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               76825=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               77145=> soc_aa_cfg_read : wbs_adr=30002008, wbs_sel=1111
               77145=> soc wishbone read data result : send soc_cfg_read_event
               77145=> soc_aa_cfg_read : got soc_cfg_read_event
               77145=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               77465=> soc_aa_cfg_write : wbs_adr=3000200c, wbs_sel=1111, wbs_wdata=a5a5a5a5
               77945=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f000200c
               77945=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f000200c
               78185=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               78185=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               78185=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               78505=> soc_aa_cfg_read : wbs_adr=3000200c, wbs_sel=1111
               78505=> soc wishbone read data result : send soc_cfg_read_event
               78505=> soc_aa_cfg_read : got soc_cfg_read_event
               78505=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               78825=> soc_aa_cfg_write : wbs_adr=30002010, wbs_sel=1111, wbs_wdata=a5a5a5a5
               79305=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f0002010
               79305=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002010
               79545=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               79545=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               79545=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               79865=> soc_aa_cfg_read : wbs_adr=30002010, wbs_sel=1111
               79865=> soc wishbone read data result : send soc_cfg_read_event
               79865=> soc_aa_cfg_read : got soc_cfg_read_event
               79865=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               80185=> soc_aa_cfg_write : wbs_adr=30002014, wbs_sel=1111, wbs_wdata=a5a5a5a5
               80665=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002014
               80665=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002014
               80905=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               80905=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               80905=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               81225=> soc_aa_cfg_read : wbs_adr=30002014, wbs_sel=1111
               81225=> soc wishbone read data result : send soc_cfg_read_event
               81225=> soc_aa_cfg_read : got soc_cfg_read_event
               81225=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               81545=> soc_aa_cfg_write : wbs_adr=30002018, wbs_sel=1111, wbs_wdata=a5a5a5a5
               82025=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002018
               82025=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f0002018
               82265=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               82265=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               82265=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               82585=> soc_aa_cfg_read : wbs_adr=30002018, wbs_sel=1111
               82585=> soc wishbone read data result : send soc_cfg_read_event
               82585=> soc_aa_cfg_read : got soc_cfg_read_event
               82585=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
               82905=> soc_aa_cfg_write : wbs_adr=3000201c, wbs_sel=1111, wbs_wdata=a5a5a5a5
               83385=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f000201c
               83385=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f000201c
               83625=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               83625=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               83625=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               83945=> soc_aa_cfg_read : wbs_adr=3000201c, wbs_sel=1111
               83945=> soc wishbone read data result : send soc_cfg_read_event
               83945=> soc_aa_cfg_read : got soc_cfg_read_event
               83945=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=a5a5a5a5, cfg_read_data_captured=a5a5a5a5
-----------------
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - end
--------------------------------------------------------------------
test005_aa_mailbox_soc_cfg: soc cfg read/write test - check soc to fpga cfg write value part
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - start
               84265=> soc_aa_cfg_write : wbs_adr=30002000, wbs_sel=1111, wbs_wdata=a5a5a5a5
               84745=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f0002000
               84745=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002000
               84985=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               84985=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               84985=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               84985=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               84985=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002000, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002000
               84985=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               84985=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               85305=> soc_aa_cfg_write : wbs_adr=30002004, wbs_sel=1111, wbs_wdata=a5a5a5a5
               85785=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002004
               85785=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002004
               86025=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               86025=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               86025=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               86025=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               86025=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002004, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002004
               86025=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               86025=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               86345=> soc_aa_cfg_write : wbs_adr=30002008, wbs_sel=1111, wbs_wdata=a5a5a5a5
               86825=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002008
               86825=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f0002008
               87065=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               87065=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               87065=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               87065=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               87065=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002008, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002008
               87065=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               87065=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               87385=> soc_aa_cfg_write : wbs_adr=3000200c, wbs_sel=1111, wbs_wdata=a5a5a5a5
               87865=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f000200c
               87865=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f000200c
               88105=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               88105=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               88105=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               88105=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               88105=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=000200c, soc_to_fpga_mailbox_write_addr_captured[27:0]=000200c
               88105=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               88105=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               88425=> soc_aa_cfg_write : wbs_adr=30002010, wbs_sel=1111, wbs_wdata=a5a5a5a5
               88905=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f0002010
               88905=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002010
               89145=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               89145=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               89145=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               89145=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               89145=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002010, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002010
               89145=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               89145=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               89465=> soc_aa_cfg_write : wbs_adr=30002014, wbs_sel=1111, wbs_wdata=a5a5a5a5
               89945=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002014
               89945=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002014
               90185=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               90185=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               90185=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               90185=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               90185=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002014, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002014
               90185=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               90185=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               90505=> soc_aa_cfg_write : wbs_adr=30002018, wbs_sel=1111, wbs_wdata=a5a5a5a5
               90985=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002018
               90985=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f0002018
               91225=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               91225=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               91225=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               91225=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               91225=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002018, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002018
               91225=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               91225=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
               91545=> soc_aa_cfg_write : wbs_adr=3000201c, wbs_sel=1111, wbs_wdata=a5a5a5a5
               92025=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f000201c
               92025=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f000201c
               92265=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               92265=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=a5a5a5a5
               92265=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               92265=> test005_aa_mailbox_soc_cfg : got soc_to_fpga_mailbox_write_event
               92265=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=000201c, soc_to_fpga_mailbox_write_addr_captured[27:0]=000201c
               92265=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
               92265=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a5a5a5a5, soc_to_fpga_mailbox_write_data_captured=a5a5a5a5
-----------------
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - end
--------------------------------------------------------------------
test005_aa_mailbox_soc_cfg: soc cfg read/write test - check soc cfg read value part with random value
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - start
               92585=> soc_aa_cfg_write : wbs_adr=30002000, wbs_sel=1111, wbs_wdata=d73fb4ae
               93065=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f0002000
               93065=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002000
               93305=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a5a5a5a5, fpga_is_as_tdata=d73fb4ae
               93305=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =d73fb4ae, fpga_is_as_tdata=d73fb4ae
               93305=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               93625=> soc_aa_cfg_read : wbs_adr=30002000, wbs_sel=1111
               93625=> soc wishbone read data result : send soc_cfg_read_event
               93625=> soc_aa_cfg_read : got soc_cfg_read_event
               93625=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=d73fb4ae, cfg_read_data_captured=d73fb4ae
-----------------
               93945=> soc_aa_cfg_write : wbs_adr=30002004, wbs_sel=1111, wbs_wdata=4df3819b
               94425=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002004
               94425=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002004
               94665=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =d73fb4ae, fpga_is_as_tdata=4df3819b
               94665=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =4df3819b, fpga_is_as_tdata=4df3819b
               94665=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               94985=> soc_aa_cfg_read : wbs_adr=30002004, wbs_sel=1111
               94985=> soc wishbone read data result : send soc_cfg_read_event
               94985=> soc_aa_cfg_read : got soc_cfg_read_event
               94985=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=4df3819b, cfg_read_data_captured=4df3819b
-----------------
               95305=> soc_aa_cfg_write : wbs_adr=30002008, wbs_sel=1111, wbs_wdata=493e4592
               95785=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002008
               95785=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f0002008
               96025=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =4df3819b, fpga_is_as_tdata=493e4592
               96025=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =493e4592, fpga_is_as_tdata=493e4592
               96025=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               96345=> soc_aa_cfg_read : wbs_adr=30002008, wbs_sel=1111
               96345=> soc wishbone read data result : send soc_cfg_read_event
               96345=> soc_aa_cfg_read : got soc_cfg_read_event
               96345=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=493e4592, cfg_read_data_captured=493e4592
-----------------
               96665=> soc_aa_cfg_write : wbs_adr=3000200c, wbs_sel=1111, wbs_wdata=1444df28
               97145=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f000200c
               97145=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f000200c
               97385=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =493e4592, fpga_is_as_tdata=1444df28
               97385=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =1444df28, fpga_is_as_tdata=1444df28
               97385=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               97705=> soc_aa_cfg_read : wbs_adr=3000200c, wbs_sel=1111
               97705=> soc wishbone read data result : send soc_cfg_read_event
               97705=> soc_aa_cfg_read : got soc_cfg_read_event
               97705=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=1444df28, cfg_read_data_captured=1444df28
-----------------
               98025=> soc_aa_cfg_write : wbs_adr=30002010, wbs_sel=1111, wbs_wdata=9684e02d
               98505=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f0002010
               98505=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002010
               98745=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =1444df28, fpga_is_as_tdata=9684e02d
               98745=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =9684e02d, fpga_is_as_tdata=9684e02d
               98745=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
               99065=> soc_aa_cfg_read : wbs_adr=30002010, wbs_sel=1111
               99065=> soc wishbone read data result : send soc_cfg_read_event
               99065=> soc_aa_cfg_read : got soc_cfg_read_event
               99065=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=9684e02d, cfg_read_data_captured=9684e02d
-----------------
               99385=> soc_aa_cfg_write : wbs_adr=30002014, wbs_sel=1111, wbs_wdata=25b75f4b
               99865=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002014
               99865=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002014
              100105=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =9684e02d, fpga_is_as_tdata=25b75f4b
              100105=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =25b75f4b, fpga_is_as_tdata=25b75f4b
              100105=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              100425=> soc_aa_cfg_read : wbs_adr=30002014, wbs_sel=1111
              100425=> soc wishbone read data result : send soc_cfg_read_event
              100425=> soc_aa_cfg_read : got soc_cfg_read_event
              100425=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=25b75f4b, cfg_read_data_captured=25b75f4b
-----------------
              100745=> soc_aa_cfg_write : wbs_adr=30002018, wbs_sel=1111, wbs_wdata=e169b0c2
              101225=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002018
              101225=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f0002018
              101465=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =25b75f4b, fpga_is_as_tdata=e169b0c2
              101465=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =e169b0c2, fpga_is_as_tdata=e169b0c2
              101465=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              101785=> soc_aa_cfg_read : wbs_adr=30002018, wbs_sel=1111
              101785=> soc wishbone read data result : send soc_cfg_read_event
              101785=> soc_aa_cfg_read : got soc_cfg_read_event
              101785=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=e169b0c2, cfg_read_data_captured=e169b0c2
-----------------
              102105=> soc_aa_cfg_write : wbs_adr=3000201c, wbs_sel=1111, wbs_wdata=8f1cf61e
              102585=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f000201c
              102585=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f000201c
              102825=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =e169b0c2, fpga_is_as_tdata=8f1cf61e
              102825=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =8f1cf61e, fpga_is_as_tdata=8f1cf61e
              102825=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              103145=> soc_aa_cfg_read : wbs_adr=3000201c, wbs_sel=1111
              103145=> soc wishbone read data result : send soc_cfg_read_event
              103145=> soc_aa_cfg_read : got soc_cfg_read_event
              103145=> test005_aa_mailbox_soc_cfg [PASS] cfg_read_data_expect_value=8f1cf61e, cfg_read_data_captured=8f1cf61e
-----------------
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - end
--------------------------------------------------------------------
test005_aa_mailbox_soc_cfg: soc cfg read/write test - check soc to fpga cfg write value part with random value
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - start
              103465=> soc_aa_cfg_write : wbs_adr=30002000, wbs_sel=1111, wbs_wdata=06b3050d
              103945=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f0002000
              103945=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002000
              104185=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =8f1cf61e, fpga_is_as_tdata=06b3050d
              104185=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =06b3050d, fpga_is_as_tdata=06b3050d
              104185=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              104265=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002000, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002000
              104265=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              104265=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=06b3050d, soc_to_fpga_mailbox_write_data_captured=06b3050d
-----------------
              104585=> soc_aa_cfg_write : wbs_adr=30002004, wbs_sel=1111, wbs_wdata=7679fdec
              105065=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002000, fpga_is_as_tdata=f0002004
              105065=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002004
              105305=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =06b3050d, fpga_is_as_tdata=7679fdec
              105305=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =7679fdec, fpga_is_as_tdata=7679fdec
              105305=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              105385=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002004, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002004
              105385=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              105385=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=7679fdec, soc_to_fpga_mailbox_write_data_captured=7679fdec
-----------------
              105705=> soc_aa_cfg_write : wbs_adr=30002008, wbs_sel=1111, wbs_wdata=0c039d18
              106185=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002004, fpga_is_as_tdata=f0002008
              106185=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f0002008
              106425=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =7679fdec, fpga_is_as_tdata=0c039d18
              106425=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =0c039d18, fpga_is_as_tdata=0c039d18
              106425=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              106505=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002008, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002008
              106505=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              106505=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=0c039d18, soc_to_fpga_mailbox_write_data_captured=0c039d18
-----------------
              106825=> soc_aa_cfg_write : wbs_adr=3000200c, wbs_sel=1111, wbs_wdata=68ae1bd1
              107305=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002008, fpga_is_as_tdata=f000200c
              107305=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f000200c
              107545=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =0c039d18, fpga_is_as_tdata=68ae1bd1
              107545=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =68ae1bd1, fpga_is_as_tdata=68ae1bd1
              107545=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              107625=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=000200c, soc_to_fpga_mailbox_write_addr_captured[27:0]=000200c
              107625=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              107625=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=68ae1bd1, soc_to_fpga_mailbox_write_data_captured=68ae1bd1
-----------------
              107945=> soc_aa_cfg_write : wbs_adr=30002010, wbs_sel=1111, wbs_wdata=c3761c86
              108425=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f000200c, fpga_is_as_tdata=f0002010
              108425=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002010
              108665=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =68ae1bd1, fpga_is_as_tdata=c3761c86
              108665=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =c3761c86, fpga_is_as_tdata=c3761c86
              108665=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              108745=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002010, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002010
              108745=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              108745=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=c3761c86, soc_to_fpga_mailbox_write_data_captured=c3761c86
-----------------
              109065=> soc_aa_cfg_write : wbs_adr=30002014, wbs_sel=1111, wbs_wdata=a0c02441
              109545=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002010, fpga_is_as_tdata=f0002014
              109545=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002014
              109785=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =c3761c86, fpga_is_as_tdata=a0c02441
              109785=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =a0c02441, fpga_is_as_tdata=a0c02441
              109785=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              109865=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002014, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002014
              109865=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              109865=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=a0c02441, soc_to_fpga_mailbox_write_data_captured=a0c02441
-----------------
              110185=> soc_aa_cfg_write : wbs_adr=30002018, wbs_sel=1111, wbs_wdata=9dbf643b
              110665=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002014, fpga_is_as_tdata=f0002018
              110665=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f0002018
              110905=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =a0c02441, fpga_is_as_tdata=9dbf643b
              110905=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =9dbf643b, fpga_is_as_tdata=9dbf643b
              110905=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              110985=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=0002018, soc_to_fpga_mailbox_write_addr_captured[27:0]=0002018
              110985=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              110985=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=9dbf643b, soc_to_fpga_mailbox_write_data_captured=9dbf643b
-----------------
              111305=> soc_aa_cfg_write : wbs_adr=3000201c, wbs_sel=1111, wbs_wdata=6c44f9d8
              111785=> get soc_to_fpga_mailbox_write_addr_captured be : soc_to_fpga_mailbox_write_addr_captured =f0002018, fpga_is_as_tdata=f000201c
              111785=> get soc_to_fpga_mailbox_write_addr_captured af : soc_to_fpga_mailbox_write_addr_captured =f000201c, fpga_is_as_tdata=f000201c
              112025=> get soc_to_fpga_mailbox_write_data_captured be : soc_to_fpga_mailbox_write_data_captured =9dbf643b, fpga_is_as_tdata=6c44f9d8
              112025=> get soc_to_fpga_mailbox_write_data_captured af : soc_to_fpga_mailbox_write_data_captured =6c44f9d8, fpga_is_as_tdata=6c44f9d8
              112025=> soc_to_fpga_mailbox_write_data_captured : send soc_to_fpga_mailbox_write_event
              112105=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_expect_value=000201c, soc_to_fpga_mailbox_write_addr_captured[27:0]=000201c
              112105=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_addr_BE_expect_value=f, soc_to_fpga_mailbox_write_addr_captured[31:28]=f
              112105=> test005_aa_mailbox_soc_cfg [PASS] soc_to_fpga_mailbox_write_data_expect_value=6c44f9d8, soc_to_fpga_mailbox_write_data_captured=6c44f9d8
-----------------
test005_aa_mailbox_soc_cfg: AA Mail Box read/write test - end
--------------------------------------------------------------------
test006: fpga to soc cfg write test - loop 00
              112345=> soc POR Assert
              112345=> fpga POR Assert
              112345=> fpga reset Assert
              112385=> soc POR De-Assert
              112385=> fpga POR De-Assert
              112425=> fpga reset De-Assert
              112485=> fpga_as_to_is_init done
              112525=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              112725=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
              112725=> soc rxen_ctl=1
              112725=> fpga rxen_ctl=1
              113165=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              113325=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
              113325=> soc txen_ctl=1
              113325=> fpga txen_ctl=1
              113765=> test006_fpga_to_soc_cfg_write - for AA_Internal_Reg default value check
              114365=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              114365=> soc wishbone read data result : send soc_cfg_read_event
              114365=> soc_aa_cfg_read : got soc_cfg_read_event
              114365=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000000, cfg_read_data_captured=00000000
-----------------
              114405=> fpga_axilite_write_req in address phase = 10002100 - tvalid
              114445=> fpga_axilite_write_req in address phase = 10002100 - transfer
              114445=> fpga_axilite_write_req in data phase = 00000001 - tvalid
              114485=> fpga_axilite_write_req in data phase = 00000001 - transfer
              119125=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              119125=> soc wishbone read data result : send soc_cfg_read_event
              119125=> soc_aa_cfg_read : got soc_cfg_read_event
              119125=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
              119125=> test006_fpga_to_soc_cfg_write done
test006: fpga to soc cfg write test - loop 01
              119365=> soc POR Assert
              119365=> fpga POR Assert
              119365=> fpga reset Assert
              119405=> fpga POR De-Assert
              119415=> soc POR De-Assert
              119445=> fpga reset De-Assert
              119505=> fpga_as_to_is_init done
              119545=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              119715=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
              119715=> soc rxen_ctl=1
              119715=> fpga rxen_ctl=1
              120145=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              120315=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
              120315=> soc txen_ctl=1
              120315=> fpga txen_ctl=1
              120785=> test006_fpga_to_soc_cfg_write - for AA_Internal_Reg default value check
              121355=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              121355=> soc wishbone read data result : send soc_cfg_read_event
              121355=> soc_aa_cfg_read : got soc_cfg_read_event
              121355=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000000, cfg_read_data_captured=00000000
-----------------
              121385=> fpga_axilite_write_req in address phase = 10002100 - tvalid
              121425=> fpga_axilite_write_req in address phase = 10002100 - transfer
              121425=> fpga_axilite_write_req in data phase = 00000001 - tvalid
              121465=> fpga_axilite_write_req in data phase = 00000001 - transfer
              126075=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              126075=> soc wishbone read data result : send soc_cfg_read_event
              126075=> soc_aa_cfg_read : got soc_cfg_read_event
              126075=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
              126075=> test006_fpga_to_soc_cfg_write done
test006: fpga to soc cfg write test - loop 02
              126315=> soc POR Assert
              126315=> fpga POR Assert
              126315=> fpga reset Assert
              126355=> fpga POR De-Assert
              126375=> soc POR De-Assert
              126395=> fpga reset De-Assert
              126455=> fpga_as_to_is_init done
              126495=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              126675=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
              126675=> soc rxen_ctl=1
              126675=> fpga rxen_ctl=1
              127095=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              127275=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
              127275=> soc txen_ctl=1
              127275=> fpga txen_ctl=1
              127735=> test006_fpga_to_soc_cfg_write - for AA_Internal_Reg default value check
              128315=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              128315=> soc wishbone read data result : send soc_cfg_read_event
              128315=> soc_aa_cfg_read : got soc_cfg_read_event
              128315=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000000, cfg_read_data_captured=00000000
-----------------
              128335=> fpga_axilite_write_req in address phase = 10002100 - tvalid
              128375=> fpga_axilite_write_req in address phase = 10002100 - transfer
              128375=> fpga_axilite_write_req in data phase = 00000001 - tvalid
              128415=> fpga_axilite_write_req in data phase = 00000001 - transfer
              133035=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              133035=> soc wishbone read data result : send soc_cfg_read_event
              133035=> soc_aa_cfg_read : got soc_cfg_read_event
              133035=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
              133035=> test006_fpga_to_soc_cfg_write done
test006: fpga to soc cfg write test - loop 03
              133275=> soc POR Assert
              133275=> fpga POR Assert
              133275=> fpga reset Assert
              133315=> fpga POR De-Assert
              133345=> soc POR De-Assert
              133355=> fpga reset De-Assert
              133455=> fpga_as_to_is_init done
              133495=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              133685=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
              133685=> soc rxen_ctl=1
              133685=> fpga rxen_ctl=1
              134095=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              134285=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
              134285=> soc txen_ctl=1
              134285=> fpga txen_ctl=1
              134735=> test006_fpga_to_soc_cfg_write - for AA_Internal_Reg default value check
              135325=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              135325=> soc wishbone read data result : send soc_cfg_read_event
              135325=> soc_aa_cfg_read : got soc_cfg_read_event
              135325=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000000, cfg_read_data_captured=00000000
-----------------
              135335=> fpga_axilite_write_req in address phase = 10002100 - tvalid
              135375=> fpga_axilite_write_req in address phase = 10002100 - transfer
              135375=> fpga_axilite_write_req in data phase = 00000001 - tvalid
              135415=> fpga_axilite_write_req in data phase = 00000001 - transfer
              140045=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              140045=> soc wishbone read data result : send soc_cfg_read_event
              140045=> soc_aa_cfg_read : got soc_cfg_read_event
              140045=> test006_fpga_to_soc_cfg_write [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
-----------------
              140045=> test006_fpga_to_soc_cfg_write done
test007: mailbox interrupt test
test007: TX/RX test
              140385=> soc POR Assert
              140385=> fpga POR Assert
              140385=> fpga reset Assert
              140425=> soc POR De-Assert
              140425=> fpga POR De-Assert
              140465=> fpga reset De-Assert
              140525=> fpga_as_to_is_init done
              140565=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              140765=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000001
              140765=> soc rxen_ctl=1
              140765=> fpga rxen_ctl=1
              141205=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
              141365=> soc_is_cfg_write : wbs_adr=30003000, wbs_sel=0001, wbs_wdata=00000003
              141365=> soc txen_ctl=1
              141365=> fpga txen_ctl=1
Enable interrupt, set aa_regs offset 0, bit 0 = 1
              142085=> soc_aa_cfg_write : wbs_adr=30002100, wbs_sel=1111, wbs_wdata=00000001
              142685=> soc_aa_cfg_read : wbs_adr=30002100, wbs_sel=1111
              142685=> soc wishbone read data result : send soc_cfg_read_event
              142685=> soc_aa_cfg_read : got soc_cfg_read_event
              142685=> test007_aa_internal_soc_mb_interrupt_en [PASS] cfg_read_data_expect_value=00000001, cfg_read_data_captured=00000001
Read interrupt status, aa_regs offset 4, bit 0 should be 0 by default
              143285=> soc_aa_cfg_read : wbs_adr=30002104, wbs_sel=1111
              143285=> soc wishbone read data result : send soc_cfg_read_event
              143285=> soc_aa_cfg_read : got soc_cfg_read_event
              143285=> test007_aa_internal_soc_mb_interrupt_en [PASS] cfg_read_data_expect_value[0]=0, cfg_read_data_captured[0]=0
              143485=> test007_fpga_mail_box_write done
Read mb_regs offset 0
              144405=> soc_aa_cfg_read : wbs_adr=30002000, wbs_sel=1111
              144405=> soc wishbone read data result : send soc_cfg_read_event
              144405=> soc_aa_cfg_read : got soc_cfg_read_event
              144405=> Result: mb_regs offset 0 [PASS] cfg_read_data_expect_value=11111111, cfg_read_data_captured=11111111
Check interrupt status, read aa_regs offset 4, bit 0
              145085=> soc_aa_cfg_read : wbs_adr=30002104, wbs_sel=1111
              145085=> soc wishbone read data result : send soc_cfg_read_event
              145085=> soc_aa_cfg_read : got soc_cfg_read_event
              145085=> Read soc_mb_interrupt_status [PASS] cfg_read_data_expect_value[0]=1, cfg_read_data_captured[0]=1
Clear interrupt status, write aa_regs offset 4, bit 0 = 1
              145405=> soc_aa_cfg_write : wbs_adr=30002104, wbs_sel=1111, wbs_wdata=00000001
              146005=> soc_aa_cfg_read : wbs_adr=30002104, wbs_sel=1111
              146005=> soc wishbone read data result : send soc_cfg_read_event
              146005=> soc_aa_cfg_read : got soc_cfg_read_event
              146005=>Read soc_mb_interrupt_status [PASS] cfg_read_data_expect_value[0]=0, cfg_read_data_captured[0]=0
=============================================================================================
=============================================================================================
=============================================================================================
              146505=> Final result [FAILED], check_cnt = 0183, error_cnt = 0064, please search [ERROR] in the log
=============================================================================================
=============================================================================================
=============================================================================================
$finish called at time : 146505 ns : File "/home/tonyho/workspace/fsic/fsic_tony/dsn/testbench/tb_fsic.v" Line 370
## quit
INFO: [Common 17-206] Exiting xsim at Fri Sep 29 11:40:00 2023...
