design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/top_module_project5,top_module_project5,RUN_2025.05.29_18.32.50,flow completed,0h8m36s0ms,0h1m59s0ms,4748.888888888889,1.0,2137.0,-1,6.34291,1325.52,1550,0,0,0,0,0,0,0,95,95,0,0,1571270,27159,0.0,-1,0.0,0.0,-4.28,0.0,-1,0.0,0.0,-21.31,-1,0.0,52.41,49.26,4.25,14.41,0.0,2031,3040,52,1017,0,0,0,2706,42,0,33,41,230,114,9,1023,667,711,24,67064,13718,4062,15727,2137,102708,965289.5392,0.00162,0.00714,2.16e-05,0.002,0.00903,7.95e-08,0.00229,0.0106,1.4e-07,12.370000000000001,54.28,18.422991893883566,50,1,45,153.18,153.6,0.3,0,10,0.55,1,sky130_fd_sc_hd,AREA 0
