
---------- Begin Simulation Statistics ----------
final_tick                                74896150000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176673                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735864                       # Number of bytes of host memory used
host_op_rate                                   272492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   566.02                       # Real time elapsed on the host
host_tick_rate                              132321119                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     154235675                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074896                       # Number of seconds simulated
sim_ticks                                 74896150000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             15387418                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              41264                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1093144                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20788888                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8636148                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15387418                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          6751270                       # Number of indirect misses.
system.cpu.branchPred.lookups                20788888                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2176701                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       585132                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  92444586                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 90001172                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1093256                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   11181445                       # Number of branches committed
system.cpu.commit.bw_lim_events               4633156                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             731                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        43097579                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              154235675                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     68720594                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.244388                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.244131                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15974709     23.25%     23.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16355112     23.80%     47.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13560013     19.73%     66.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9138828     13.30%     80.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2428023      3.53%     83.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3579733      5.21%     88.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2689092      3.91%     92.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       361928      0.53%     93.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4633156      6.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     68720594                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     368477                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1991497                       # Number of function calls committed.
system.cpu.commit.int_insts                 154151898                       # Number of committed integer instructions.
system.cpu.commit.loads                      28363809                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        17918      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        111262470     72.14%     72.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              48      0.00%     72.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            25549      0.02%     72.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          23419      0.02%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             286      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             236      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          10843      0.01%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        31806      0.02%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        10602      0.01%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28339164     18.37%     90.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14222058      9.22%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        24645      0.02%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       265391      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         154235675                       # Class of committed instruction
system.cpu.commit.refs                       42851258                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     154235675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.748962                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.748962                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     21237322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21237322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79258.255947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79258.255947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77129.323062                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77129.323062                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     21197048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21197048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3192047000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3192047000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001896                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001896                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        40274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    941132000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    941132000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12202                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12202                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     14487440                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14487440                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 138311.036430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 138311.036430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 136329.779771                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 136329.779771                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14448406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14448406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5398832996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5398832996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        39034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5319996996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5319996996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39023                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.064706                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.222222                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               340                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        16682                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          425                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     35724762                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35724762                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 108322.993847                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 108322.993847                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 122227.994065                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 122227.994065                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     35645454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35645454                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   8590879996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8590879996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002220                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        79308                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79308                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        28083                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        28083                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6261128996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6261128996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001434                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001434                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        51225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     35724762                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35724762                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 108322.993847                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 108322.993847                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 122227.994065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 122227.994065                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     35645454                       # number of overall hits
system.cpu.dcache.overall_hits::total        35645454                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   8590879996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8590879996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002220                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        79308                       # number of overall misses
system.cpu.dcache.overall_misses::total         79308                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        28083                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        28083                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6261128996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6261128996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001434                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001434                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51225                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51225                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  50201                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          541                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            696.860498                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         71500749                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.537483                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998572                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998572                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             51225                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          71500749                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.537483                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35696679                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            225000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        40873                       # number of writebacks
system.cpu.dcache.writebacks::total             40873                       # number of writebacks
system.cpu.decode.BlockedCycles              29667266                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              213933210                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13345757                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  22825892                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1093867                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               7898636                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    32044117                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        240239                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    14846399                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1628                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    20788888                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  14940519                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      58033908                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                302075                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      135670632                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1511                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 2187734                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          8                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.277570                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           15702007                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10812849                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.811450                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           74831418                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.966935                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.430264                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 37908456     50.66%     50.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1700330      2.27%     52.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2578497      3.45%     56.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3811377      5.09%     61.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1572070      2.10%     63.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4852542      6.48%     70.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1824299      2.44%     72.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2439089      3.26%     75.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 18144758     24.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             74831418                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   1724926                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1785885                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     14940519                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14940519                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76326.940639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76326.940639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76471.104609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76471.104609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     14937234                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14937234                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    250734000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    250734000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         3285                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3285                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          551                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          551                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    209072000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    209072000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2734                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2734                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    90.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          361                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     14940519                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14940519                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76326.940639                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76326.940639                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76471.104609                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76471.104609                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     14937234                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14937234                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    250734000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    250734000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000220                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         3285                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3285                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          551                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          551                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    209072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    209072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000183                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000183                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2734                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2734                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     14940519                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14940519                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76326.940639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76326.940639                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76471.104609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76471.104609                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     14937234                       # number of overall hits
system.cpu.icache.overall_hits::total        14937234                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    250734000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    250734000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000220                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         3285                       # number of overall misses
system.cpu.icache.overall_misses::total          3285                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          551                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          551                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    209072000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    209072000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000183                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000183                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2734                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2734                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   2478                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           5464.509144                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         29883772                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.934245                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              2734                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          29883772                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.934245                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14939968                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         2478                       # number of writebacks
system.cpu.icache.writebacks::total              2478                       # number of writebacks
system.cpu.idleCycles                           64733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1635518                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 13407089                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.388089                       # Inst execution rate
system.cpu.iew.exec_refs                     46891480                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   14846372                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5273748                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34512512                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1564                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3823                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15814290                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197333243                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32045108                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2733613                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             178858684                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2942                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1992993                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1093867                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1997934                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           308                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         10567281                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         5735                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          670                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      6148673                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1326841                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            670                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1243700                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         391818                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 235812773                       # num instructions consuming a value
system.cpu.iew.wb_count                     177174099                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.562454                       # average fanout of values written-back
system.cpu.iew.wb_producers                 132633820                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.365597                       # insts written-back per cycle
system.cpu.iew.wb_sent                      178072644                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                309700275                       # number of integer regfile reads
system.cpu.int_regfile_writes               147670918                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.335182                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.335182                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            149277      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             132608691     73.03%     73.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  811      0.00%     73.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 28502      0.02%     73.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              656198      0.36%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1270      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   22      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  538      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  352      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14625      0.01%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 32      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          554323      0.31%     73.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         110943      0.06%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31808083     17.52%     91.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14790048      8.14%     99.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          603145      0.33%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         265438      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              181592298                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2207375                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4415174                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1957425                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5914263                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2482636                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013671                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1683111     67.80%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     4      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     38      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      3      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     67.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 792911     31.94%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6136      0.25%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               411      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              181718282                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          436582716                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    175216674                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         234517096                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197330253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 181592298                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2990                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        43097485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            499241                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2259                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     73108698                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      74831418                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.426685                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.056430                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17267364     23.08%     23.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11912477     15.92%     38.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11432316     15.28%     54.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            13645169     18.23%     72.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8518816     11.38%     83.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5167449      6.91%     90.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3698778      4.94%     95.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1737887      2.32%     98.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1451162      1.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        74831418                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.424588                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    14940762                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           439                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            445583                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           823972                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34512512                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15814290                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                75124359                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                         74896151                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     74896150000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 7406945                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             214265099                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               14                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                6793149                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 16634980                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                9686528                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 10647                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             576861943                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              208542603                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           275935046                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  27341361                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                6174019                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1093867                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              22341679                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 61669761                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           3711975                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        360639406                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          12586                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                900                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  37243031                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            862                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    261420692                       # The number of ROB reads
system.cpu.rob.rob_writes                   400862416                       # The number of ROB writes
system.cpu.timesIdled                            1131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            98                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         2732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107699.206833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107699.206833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87676.434676                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87676.434676                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    176519000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    176519000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.599927                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.599927                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    143614000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    143614000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.599561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.599561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1638                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1638                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         39023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 134666.779089                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 134666.779089                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 114666.779089                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114666.779089                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               478                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   478                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   5190731000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5190731000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.987751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           38545                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38545                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4419831000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4419831000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        38545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38545                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        12202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109738.957476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109738.957476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89738.957476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89738.957476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4912                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4912                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    799997000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    799997000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.597443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.597443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         7290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    654197000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    654197000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.597443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7290                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7290                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         2437                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2437                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2437                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2437                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        40873                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40873                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        40873                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40873                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             2732                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51225                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53957                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107699.206833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 130702.039926                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129907.886422                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87676.434676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 110702.039926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109907.568513                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 1093                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5390                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6483                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    176519000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5990728000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6167247000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.599927                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.894778                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.879849                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1639                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45835                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47474                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    143614000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5074028000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5217642000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.599561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.894778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47473                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            2732                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51225                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53957                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 107699.206833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 130702.039926                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129907.886422                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87676.434676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 110702.039926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109907.568513                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                1093                       # number of overall hits
system.l2.overall_hits::.cpu.data                5390                       # number of overall hits
system.l2.overall_hits::total                    6483                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    176519000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5990728000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6167247000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.599927                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.894778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.879849                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1639                       # number of overall misses
system.l2.overall_misses::.cpu.data             45835                       # number of overall misses
system.l2.overall_misses::total                 47474                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    143614000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5074028000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5217642000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.599561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.894778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.879830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47473                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          44204                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3348                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.204576                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   900940                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     144.468835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        98.567577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3839.362844                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.024064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.937344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996680                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     48300                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    900940                       # Number of tag accesses
system.l2.tags.tagsinuse                  4082.399257                       # Cycle average of tags in use
system.l2.tags.total_refs                      106481                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks               34924                       # number of writebacks
system.l2.writebacks::total                     34924                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     908814.93                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                58621.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     34924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     39871.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        40.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        29.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     29.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1399698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1399698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1399698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          39166766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40566464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       29843136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1399698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         39166766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70409600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       29843136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             29843136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        13145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    401.011487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.986137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   403.958224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5707     43.42%     43.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1615     12.29%     55.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          613      4.66%     60.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          683      5.20%     65.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          437      3.32%     68.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          381      2.90%     71.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          220      1.67%     73.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          390      2.97%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3099     23.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13145                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                3037568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3038272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2233728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2235136                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       104832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         104832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2933440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3038272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235136                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1638                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        45835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36313.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     59404.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       104832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2932736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1399698.115323684877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 39157366.566906310618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59481750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2722792500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        34924                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  51251421.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2233728                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 29824336.764973901212                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1789904659000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2159                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              132452                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              33015                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2159                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           45835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               47473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34924                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34924                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    84.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2281                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.007614307750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.981010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.565219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.738299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2135     98.89%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           21      0.97%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   44806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     47473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47473                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       47473                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 79.35                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    37661                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  237310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   74883624000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2782274250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1892361750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.165818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.156196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.580274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1989     92.13%     92.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.09%     92.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              151      6.99%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.74%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    34924                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34924                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      34924                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                90.36                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   31558                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1319335110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 48409200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4736482830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            334.436165                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    348498000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     758420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  51842862000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   9334932500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2224329000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  10387108500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            167445120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 25730100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      3584623680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               169103760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1792904880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      13113179760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            25047981210                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          71559450000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               89867520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1200117330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 45446100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3871206300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            316.015606                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    258209000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     603720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  56564922750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6876839750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2102844500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8489614000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            126874080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 24155175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2640709440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               169774920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1427194080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      14069368920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            23668352235                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          71926569500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               92320920                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       138042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       138042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 138042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5273408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5273408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5273408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           230265000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          251299750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47473                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         90569                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               8928                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34924                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8172                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38545                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38545                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8928                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       152651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                160595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       333440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5894272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6227712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74896150000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          193340000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8203998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         153678996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2235264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            98163                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012887                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.112786                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  96898     98.71%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1265      1.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              98163                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           58                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1207                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       106638                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1207                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           44206                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             14936                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2478                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18608                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39023                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2734                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12202                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
