 Configurations<body>

  Configurations  
      32KB L1 data cache, 32B lines, direct-map
 
     0.5MB L2 cache, 64B line, direct-map
 
     8-line write buffer
 
     Latencies:
 
  1-cycle L1, 8-cycle L2, 60-cycle memory
  1-cycle prefetch, Write Buffer, Victim Cache
       All 3 mechanisms at once 
     
 
     Previous slide   
     Next slide   
     Back to first slide   
     View graphic version   
  </body> 