   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"IO001.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.IO001_Init,"ax",%progbits
  20              		.align	2
  21              		.global	IO001_Init
  22              		.thumb
  23              		.thumb_func
  25              	IO001_Init:
  26              	.LFB117:
  27              		.file 1 "../Dave/Generated/src/IO001/IO001.c"
   1:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
   2:../Dave/Generated/src/IO001/IO001.c **** **  DAVE App Name : IO001       App Version: 1.0.16               
   3:../Dave/Generated/src/IO001/IO001.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/IO001/IO001.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
   6:../Dave/Generated/src/IO001/IO001.c **** 
   7:../Dave/Generated/src/IO001/IO001.c **** /*CODE_BLOCK_BEGIN[IO001.c]*/
   8:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
   9:../Dave/Generated/src/IO001/IO001.c ****  Copyright (c) 2012, Infineon Technologies AG                                 **
  10:../Dave/Generated/src/IO001/IO001.c ****  All rights reserved.                                                         **
  11:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  12:../Dave/Generated/src/IO001/IO001.c ****  Redistribution and use in source and binary forms, with or without           **
  13:../Dave/Generated/src/IO001/IO001.c ****  modification,are permitted provided that the following conditions are met:   **
  14:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  15:../Dave/Generated/src/IO001/IO001.c ****  *Redistributions of source code must retain the above copyright notice,      **
  16:../Dave/Generated/src/IO001/IO001.c ****  this list of conditions and the following disclaimer.                        **
  17:../Dave/Generated/src/IO001/IO001.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  18:../Dave/Generated/src/IO001/IO001.c ****  this list of conditions and the following disclaimer in the documentation    **
  19:../Dave/Generated/src/IO001/IO001.c ****  and/or other materials provided with the distribution.                       **
  20:../Dave/Generated/src/IO001/IO001.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  21:../Dave/Generated/src/IO001/IO001.c ****  may be used to endorse or promote products derived from this software without**
  22:../Dave/Generated/src/IO001/IO001.c ****  specific prior written permission.                                           **
  23:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  24:../Dave/Generated/src/IO001/IO001.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  25:../Dave/Generated/src/IO001/IO001.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  26:../Dave/Generated/src/IO001/IO001.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  27:../Dave/Generated/src/IO001/IO001.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  28:../Dave/Generated/src/IO001/IO001.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  29:../Dave/Generated/src/IO001/IO001.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  30:../Dave/Generated/src/IO001/IO001.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  31:../Dave/Generated/src/IO001/IO001.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  32:../Dave/Generated/src/IO001/IO001.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  33:../Dave/Generated/src/IO001/IO001.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  34:../Dave/Generated/src/IO001/IO001.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  35:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  36:../Dave/Generated/src/IO001/IO001.c ****  To improve the quality of the software, users are encouraged to share        **
  37:../Dave/Generated/src/IO001/IO001.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  38:../Dave/Generated/src/IO001/IO001.c ****  dave@infineon.com).                                                          **
  39:../Dave/Generated/src/IO001/IO001.c ****                                                                               **
  40:../Dave/Generated/src/IO001/IO001.c **** ********************************************************************************
  41:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  42:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  43:../Dave/Generated/src/IO001/IO001.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  44:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  45:../Dave/Generated/src/IO001/IO001.c **** ** COMPILER : Compiler Independent                                            **
  46:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  47:../Dave/Generated/src/IO001/IO001.c **** ** AUTHOR   : App Developer                                                   **
  48:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  49:../Dave/Generated/src/IO001/IO001.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  50:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  51:../Dave/Generated/src/IO001/IO001.c **** ** MODIFICATION DATE : Feb 07, 2013                                           **
  52:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  53:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  54:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  55:../Dave/Generated/src/IO001/IO001.c **** **                      Author(s) Identity                                    **
  56:../Dave/Generated/src/IO001/IO001.c **** ********************************************************************************
  57:../Dave/Generated/src/IO001/IO001.c **** **                                                                            **
  58:../Dave/Generated/src/IO001/IO001.c **** ** Initials     Name                                                          **
  59:../Dave/Generated/src/IO001/IO001.c **** ** ---------------------------------------------------------------------------**
  60:../Dave/Generated/src/IO001/IO001.c **** ** PAE        App Developer                                                   **
  61:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  62:../Dave/Generated/src/IO001/IO001.c **** /**
  63:../Dave/Generated/src/IO001/IO001.c ****  * @file   IO001.c
  64:../Dave/Generated/src/IO001/IO001.c ****  *
  65:../Dave/Generated/src/IO001/IO001.c ****  * @brief  IO_Analog_IO001 App
  66:../Dave/Generated/src/IO001/IO001.c ****  */
  67:../Dave/Generated/src/IO001/IO001.c **** /* Revision History - 
  68:../Dave/Generated/src/IO001/IO001.c ****  * 7 Feb 2013 v1.0.6  Replaced "/pin/iocr_pcr" resource with 
  69:../Dave/Generated/src/IO001/IO001.c ****  *                    "/IO001_inputchardummy" resource to get the IOCR_PCR value.
  70:../Dave/Generated/src/IO001/IO001.c ****  *
  71:../Dave/Generated/src/IO001/IO001.c ****  */
  72:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  73:../Dave/Generated/src/IO001/IO001.c ****  ** INCLUDE FILES                                                             **
  74:../Dave/Generated/src/IO001/IO001.c ****  ******************************************************************************/
  75:../Dave/Generated/src/IO001/IO001.c **** 
  76:../Dave/Generated/src/IO001/IO001.c **** /** Inclusion of header file */
  77:../Dave/Generated/src/IO001/IO001.c **** #include <DAVE3.h>
  78:../Dave/Generated/src/IO001/IO001.c **** 
  79:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  80:../Dave/Generated/src/IO001/IO001.c **** **                      Private Macro Definitions                             **
  81:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  82:../Dave/Generated/src/IO001/IO001.c **** 
  83:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  84:../Dave/Generated/src/IO001/IO001.c **** **                      Private Type Definitions                              **
  85:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  86:../Dave/Generated/src/IO001/IO001.c **** 
  87:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  88:../Dave/Generated/src/IO001/IO001.c **** **                 Private Function Declarations:
  89:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  90:../Dave/Generated/src/IO001/IO001.c **** 
  91:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  92:../Dave/Generated/src/IO001/IO001.c **** **                      Global Constant Definitions                           **
  93:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  94:../Dave/Generated/src/IO001/IO001.c **** 
  95:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
  96:../Dave/Generated/src/IO001/IO001.c **** **                      Global Variable Definitions                           **
  97:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
  98:../Dave/Generated/src/IO001/IO001.c **** 
  99:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
 100:../Dave/Generated/src/IO001/IO001.c **** **                      Private Constant Definitions                          **
 101:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
 102:../Dave/Generated/src/IO001/IO001.c **** 
 103:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
 104:../Dave/Generated/src/IO001/IO001.c **** **                 Function like macro definitions                            **
 105:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
 106:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
 107:../Dave/Generated/src/IO001/IO001.c **** **                      Private Function Definitions                          **
 108:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
 109:../Dave/Generated/src/IO001/IO001.c **** 
 110:../Dave/Generated/src/IO001/IO001.c **** /*******************************************************************************
 111:../Dave/Generated/src/IO001/IO001.c **** **                      Public Function Definitions                           **
 112:../Dave/Generated/src/IO001/IO001.c **** *******************************************************************************/
 113:../Dave/Generated/src/IO001/IO001.c **** 
 114:../Dave/Generated/src/IO001/IO001.c **** 
 115:../Dave/Generated/src/IO001/IO001.c **** /** @ingroup IO001_Func
 116:../Dave/Generated/src/IO001/IO001.c ****  * @{
 117:../Dave/Generated/src/IO001/IO001.c ****  */
 118:../Dave/Generated/src/IO001/IO001.c **** 
 119:../Dave/Generated/src/IO001/IO001.c **** void IO001_Init(void)
 120:../Dave/Generated/src/IO001/IO001.c **** {
  28              		.loc 1 120 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
 121:../Dave/Generated/src/IO001/IO001.c ****    /* <<<DD_IO001_API_1>>> */
 122:../Dave/Generated/src/IO001/IO001.c **** 
 123:../Dave/Generated/src/IO001/IO001.c ****   /* Configuration of Port 14 Pin 0 based on User configuration */
 124:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Pad Input*/
 125:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle0.PortRegs->PDISC  &= (~((uint32_t)0x1U << 0));
  40              		.loc 1 125 0
  41 0004 40F20003 		movw	r3, #:lower16:IO001_Handle0
  42 0008 C0F20003 		movt	r3, #:upper16:IO001_Handle0
  43 000c 5A68     		ldr	r2, [r3, #4]
  44 000e 40F20003 		movw	r3, #:lower16:IO001_Handle0
  45 0012 C0F20003 		movt	r3, #:upper16:IO001_Handle0
  46 0016 5B68     		ldr	r3, [r3, #4]
  47 0018 1B6E     		ldr	r3, [r3, #96]
  48 001a 23F00103 		bic	r3, r3, #1
  49 001e 1366     		str	r3, [r2, #96]
 126:../Dave/Generated/src/IO001/IO001.c ****   /*configure the Digital Input characteristics in IOCR register*/
 127:../Dave/Generated/src/IO001/IO001.c ****   IO001_Handle0.PortRegs->IOCR0 |= (0U << 3);
  50              		.loc 1 127 0
  51 0020 40F20003 		movw	r3, #:lower16:IO001_Handle0
  52 0024 C0F20003 		movt	r3, #:upper16:IO001_Handle0
  53 0028 5A68     		ldr	r2, [r3, #4]
  54 002a 40F20003 		movw	r3, #:lower16:IO001_Handle0
  55 002e C0F20003 		movt	r3, #:upper16:IO001_Handle0
  56 0032 5B68     		ldr	r3, [r3, #4]
  57 0034 1B69     		ldr	r3, [r3, #16]
  58 0036 1361     		str	r3, [r2, #16]
 128:../Dave/Generated/src/IO001/IO001.c **** }
  59              		.loc 1 128 0
  60 0038 BD46     		mov	sp, r7
  61 003a 80BC     		pop	{r7}
  62 003c 7047     		bx	lr
  63              		.cfi_endproc
  64              	.LFE117:
  66 003e 00BF     		.section	.text.IO001_EnableDigitalInput,"ax",%progbits
  67              		.align	2
  68              		.global	IO001_EnableDigitalInput
  69              		.thumb
  70              		.thumb_func
  72              	IO001_EnableDigitalInput:
  73              	.LFB118:
 129:../Dave/Generated/src/IO001/IO001.c **** 
 130:../Dave/Generated/src/IO001/IO001.c **** void IO001_EnableDigitalInput(const IO001_HandleType* Handle,IO001_InputModeType Mode)
 131:../Dave/Generated/src/IO001/IO001.c **** {
  74              		.loc 1 131 0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 16
  77              		@ frame_needed = 1, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79 0000 80B4     		push	{r7}
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		.cfi_offset 7, -4
  83 0002 85B0     		sub	sp, sp, #20
  84              	.LCFI3:
  85              		.cfi_def_cfa_offset 24
  86 0004 00AF     		add	r7, sp, #0
  87              	.LCFI4:
  88              		.cfi_def_cfa_register 7
  89 0006 7860     		str	r0, [r7, #4]
  90 0008 0B46     		mov	r3, r1
  91 000a FB70     		strb	r3, [r7, #3]
 132:../Dave/Generated/src/IO001/IO001.c ****   uint8_t Pin = Handle->PortPin;
  92              		.loc 1 132 0
  93 000c 7B68     		ldr	r3, [r7, #4]
  94 000e 5B78     		ldrb	r3, [r3, #1]
  95 0010 FB73     		strb	r3, [r7, #15]
 133:../Dave/Generated/src/IO001/IO001.c ****   /* <<<DD_IO001_API_2>>> */
 134:../Dave/Generated/src/IO001/IO001.c ****      
 135:../Dave/Generated/src/IO001/IO001.c ****   /* Enable Digital Mode */
 136:../Dave/Generated/src/IO001/IO001.c ****   Handle->PortRegs->PDISC  =  (uint32_t)(Handle->PortRegs->PDISC & ~(1UL << (Pin)));
  96              		.loc 1 136 0
  97 0012 7B68     		ldr	r3, [r7, #4]
  98 0014 5B68     		ldr	r3, [r3, #4]
  99 0016 7A68     		ldr	r2, [r7, #4]
 100 0018 5268     		ldr	r2, [r2, #4]
 101 001a 116E     		ldr	r1, [r2, #96]
 102 001c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 103 001e 4FF00100 		mov	r0, #1
 104 0022 00FA02F2 		lsl	r2, r0, r2
 105 0026 6FEA0202 		mvn	r2, r2
 106 002a 0A40     		ands	r2, r2, r1
 107 002c 1A66     		str	r2, [r3, #96]
 137:../Dave/Generated/src/IO001/IO001.c ****   if(Pin < 4U)
 108              		.loc 1 137 0
 109 002e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 110 0030 032B     		cmp	r3, #3
 111 0032 23D8     		bhi	.L3
 138:../Dave/Generated/src/IO001/IO001.c ****   {
 139:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 112              		.loc 1 139 0
 113 0034 7B68     		ldr	r3, [r7, #4]
 114 0036 5B68     		ldr	r3, [r3, #4]
 115 0038 7A68     		ldr	r2, [r7, #4]
 116 003a 5268     		ldr	r2, [r2, #4]
 117 003c 1169     		ldr	r1, [r2, #16]
 118 003e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 119 0040 4FEAC202 		lsl	r2, r2, #3
 120 0044 02F10302 		add	r2, r2, #3
 121 0048 4FF01F00 		mov	r0, #31
 122 004c 00FA02F2 		lsl	r2, r0, r2
 123 0050 6FEA0202 		mvn	r2, r2
 124 0054 0A40     		ands	r2, r2, r1
 125 0056 1A61     		str	r2, [r3, #16]
 140:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 126              		.loc 1 140 0
 127 0058 7B68     		ldr	r3, [r7, #4]
 128 005a 5B68     		ldr	r3, [r3, #4]
 129 005c 7A68     		ldr	r2, [r7, #4]
 130 005e 5268     		ldr	r2, [r2, #4]
 131 0060 1169     		ldr	r1, [r2, #16]
 132 0062 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 133 0064 02F01F00 		and	r0, r2, #31
 134 0068 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 135 006a 4FEAC202 		lsl	r2, r2, #3
 136 006e 02F10302 		add	r2, r2, #3
 137 0072 00FA02F2 		lsl	r2, r0, r2
 138 0076 0A43     		orrs	r2, r2, r1
 139 0078 1A61     		str	r2, [r3, #16]
 140 007a 88E0     		b	.L2
 141              	.L3:
 141:../Dave/Generated/src/IO001/IO001.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 142              		.loc 1 141 0
 143 007c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 144 007e 032B     		cmp	r3, #3
 145 0080 2AD9     		bls	.L5
 146              		.loc 1 141 0 is_stmt 0 discriminator 1
 147 0082 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 148 0084 072B     		cmp	r3, #7
 149 0086 27D8     		bhi	.L5
 142:../Dave/Generated/src/IO001/IO001.c ****   {
 143:../Dave/Generated/src/IO001/IO001.c ****     Pin = Pin - 4U;
 150              		.loc 1 143 0 is_stmt 1
 151 0088 FB7B     		ldrb	r3, [r7, #15]
 152 008a A3F10403 		sub	r3, r3, #4
 153 008e FB73     		strb	r3, [r7, #15]
 144:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 154              		.loc 1 144 0
 155 0090 7B68     		ldr	r3, [r7, #4]
 156 0092 5B68     		ldr	r3, [r3, #4]
 157 0094 7A68     		ldr	r2, [r7, #4]
 158 0096 5268     		ldr	r2, [r2, #4]
 159 0098 5169     		ldr	r1, [r2, #20]
 160 009a FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 161 009c 4FEAC202 		lsl	r2, r2, #3
 162 00a0 02F10302 		add	r2, r2, #3
 163 00a4 4FF01F00 		mov	r0, #31
 164 00a8 00FA02F2 		lsl	r2, r0, r2
 165 00ac 6FEA0202 		mvn	r2, r2
 166 00b0 0A40     		ands	r2, r2, r1
 167 00b2 5A61     		str	r2, [r3, #20]
 145:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 168              		.loc 1 145 0
 169 00b4 7B68     		ldr	r3, [r7, #4]
 170 00b6 5B68     		ldr	r3, [r3, #4]
 171 00b8 7A68     		ldr	r2, [r7, #4]
 172 00ba 5268     		ldr	r2, [r2, #4]
 173 00bc 5169     		ldr	r1, [r2, #20]
 174 00be FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 175 00c0 02F01F00 		and	r0, r2, #31
 176 00c4 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 177 00c6 4FEAC202 		lsl	r2, r2, #3
 178 00ca 02F10302 		add	r2, r2, #3
 179 00ce 00FA02F2 		lsl	r2, r0, r2
 180 00d2 0A43     		orrs	r2, r2, r1
 181 00d4 5A61     		str	r2, [r3, #20]
 182 00d6 5AE0     		b	.L2
 183              	.L5:
 146:../Dave/Generated/src/IO001/IO001.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 184              		.loc 1 146 0
 185 00d8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 186 00da 072B     		cmp	r3, #7
 187 00dc 2AD9     		bls	.L6
 188              		.loc 1 146 0 is_stmt 0 discriminator 1
 189 00de FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 190 00e0 0B2B     		cmp	r3, #11
 191 00e2 27D8     		bhi	.L6
 147:../Dave/Generated/src/IO001/IO001.c ****   {
 148:../Dave/Generated/src/IO001/IO001.c ****     Pin = Pin - 8U;
 192              		.loc 1 148 0 is_stmt 1
 193 00e4 FB7B     		ldrb	r3, [r7, #15]
 194 00e6 A3F10803 		sub	r3, r3, #8
 195 00ea FB73     		strb	r3, [r7, #15]
 149:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 196              		.loc 1 149 0
 197 00ec 7B68     		ldr	r3, [r7, #4]
 198 00ee 5B68     		ldr	r3, [r3, #4]
 199 00f0 7A68     		ldr	r2, [r7, #4]
 200 00f2 5268     		ldr	r2, [r2, #4]
 201 00f4 9169     		ldr	r1, [r2, #24]
 202 00f6 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 203 00f8 4FEAC202 		lsl	r2, r2, #3
 204 00fc 02F10302 		add	r2, r2, #3
 205 0100 4FF01F00 		mov	r0, #31
 206 0104 00FA02F2 		lsl	r2, r0, r2
 207 0108 6FEA0202 		mvn	r2, r2
 208 010c 0A40     		ands	r2, r2, r1
 209 010e 9A61     		str	r2, [r3, #24]
 150:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 210              		.loc 1 150 0
 211 0110 7B68     		ldr	r3, [r7, #4]
 212 0112 5B68     		ldr	r3, [r3, #4]
 213 0114 7A68     		ldr	r2, [r7, #4]
 214 0116 5268     		ldr	r2, [r2, #4]
 215 0118 9169     		ldr	r1, [r2, #24]
 216 011a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 217 011c 02F01F00 		and	r0, r2, #31
 218 0120 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 219 0122 4FEAC202 		lsl	r2, r2, #3
 220 0126 02F10302 		add	r2, r2, #3
 221 012a 00FA02F2 		lsl	r2, r0, r2
 222 012e 0A43     		orrs	r2, r2, r1
 223 0130 9A61     		str	r2, [r3, #24]
 224 0132 2CE0     		b	.L2
 225              	.L6:
 151:../Dave/Generated/src/IO001/IO001.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 226              		.loc 1 151 0
 227 0134 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 228 0136 0B2B     		cmp	r3, #11
 229 0138 29D9     		bls	.L2
 230              		.loc 1 151 0 is_stmt 0 discriminator 1
 231 013a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 232 013c 0F2B     		cmp	r3, #15
 233 013e 26D8     		bhi	.L2
 152:../Dave/Generated/src/IO001/IO001.c ****   {
 153:../Dave/Generated/src/IO001/IO001.c ****     Pin = Pin - 12U;
 234              		.loc 1 153 0 is_stmt 1
 235 0140 FB7B     		ldrb	r3, [r7, #15]
 236 0142 A3F10C03 		sub	r3, r3, #12
 237 0146 FB73     		strb	r3, [r7, #15]
 154:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 238              		.loc 1 154 0
 239 0148 7B68     		ldr	r3, [r7, #4]
 240 014a 5B68     		ldr	r3, [r3, #4]
 241 014c 7A68     		ldr	r2, [r7, #4]
 242 014e 5268     		ldr	r2, [r2, #4]
 243 0150 D169     		ldr	r1, [r2, #28]
 244 0152 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 245 0154 4FEAC202 		lsl	r2, r2, #3
 246 0158 02F10302 		add	r2, r2, #3
 247 015c 4FF01F00 		mov	r0, #31
 248 0160 00FA02F2 		lsl	r2, r0, r2
 249 0164 6FEA0202 		mvn	r2, r2
 250 0168 0A40     		ands	r2, r2, r1
 251 016a DA61     		str	r2, [r3, #28]
 155:../Dave/Generated/src/IO001/IO001.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 252              		.loc 1 155 0
 253 016c 7B68     		ldr	r3, [r7, #4]
 254 016e 5B68     		ldr	r3, [r3, #4]
 255 0170 7A68     		ldr	r2, [r7, #4]
 256 0172 5268     		ldr	r2, [r2, #4]
 257 0174 D169     		ldr	r1, [r2, #28]
 258 0176 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 259 0178 02F01F00 		and	r0, r2, #31
 260 017c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 261 017e 4FEAC202 		lsl	r2, r2, #3
 262 0182 02F10302 		add	r2, r2, #3
 263 0186 00FA02F2 		lsl	r2, r0, r2
 264 018a 0A43     		orrs	r2, r2, r1
 265 018c DA61     		str	r2, [r3, #28]
 266              	.L2:
 156:../Dave/Generated/src/IO001/IO001.c ****   }
 157:../Dave/Generated/src/IO001/IO001.c ****   else
 158:../Dave/Generated/src/IO001/IO001.c ****   {
 159:../Dave/Generated/src/IO001/IO001.c ****    /*Not supposed to be here */
 160:../Dave/Generated/src/IO001/IO001.c ****   }
 161:../Dave/Generated/src/IO001/IO001.c **** }
 267              		.loc 1 161 0
 268 018e 07F11407 		add	r7, r7, #20
 269 0192 BD46     		mov	sp, r7
 270 0194 80BC     		pop	{r7}
 271 0196 7047     		bx	lr
 272              		.cfi_endproc
 273              	.LFE118:
 275              		.section	.text.IO001_DisableDigitalInput,"ax",%progbits
 276              		.align	2
 277              		.global	IO001_DisableDigitalInput
 278              		.thumb
 279              		.thumb_func
 281              	IO001_DisableDigitalInput:
 282              	.LFB119:
 162:../Dave/Generated/src/IO001/IO001.c **** 
 163:../Dave/Generated/src/IO001/IO001.c **** void IO001_DisableDigitalInput(const IO001_HandleType* Handle)
 164:../Dave/Generated/src/IO001/IO001.c **** {
 283              		.loc 1 164 0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 8
 286              		@ frame_needed = 1, uses_anonymous_args = 0
 287              		@ link register save eliminated.
 288 0000 80B4     		push	{r7}
 289              	.LCFI5:
 290              		.cfi_def_cfa_offset 4
 291              		.cfi_offset 7, -4
 292 0002 83B0     		sub	sp, sp, #12
 293              	.LCFI6:
 294              		.cfi_def_cfa_offset 16
 295 0004 00AF     		add	r7, sp, #0
 296              	.LCFI7:
 297              		.cfi_def_cfa_register 7
 298 0006 7860     		str	r0, [r7, #4]
 165:../Dave/Generated/src/IO001/IO001.c ****   /* <<<DD_IO001_API_3>>> */
 166:../Dave/Generated/src/IO001/IO001.c ****   /* Disable Digital Mode */
 167:../Dave/Generated/src/IO001/IO001.c ****   Handle->PortRegs->PDISC  |=  (uint32_t)(1UL << Handle->PortPin);
 299              		.loc 1 167 0
 300 0008 7B68     		ldr	r3, [r7, #4]
 301 000a 5B68     		ldr	r3, [r3, #4]
 302 000c 7A68     		ldr	r2, [r7, #4]
 303 000e 5268     		ldr	r2, [r2, #4]
 304 0010 116E     		ldr	r1, [r2, #96]
 305 0012 7A68     		ldr	r2, [r7, #4]
 306 0014 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 307 0016 4FF00100 		mov	r0, #1
 308 001a 00FA02F2 		lsl	r2, r0, r2
 309 001e 0A43     		orrs	r2, r2, r1
 310 0020 1A66     		str	r2, [r3, #96]
 168:../Dave/Generated/src/IO001/IO001.c **** }
 311              		.loc 1 168 0
 312 0022 07F10C07 		add	r7, r7, #12
 313 0026 BD46     		mov	sp, r7
 314 0028 80BC     		pop	{r7}
 315 002a 7047     		bx	lr
 316              		.cfi_endproc
 317              	.LFE119:
 319              		.text
 320              	.Letext0:
 321              		.file 2 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 322              		.file 3 "C:\\Users\\Carlos\\Documents\\GitHub\\Controle-e-Telemetria\\DAVE\\Joystick\\Dave\\Genera
 323              		.file 4 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
 324              		.file 5 "C:\\Users\\Carlos\\Documents\\GitHub\\Controle-e-Telemetria\\DAVE\\Joystick\\Dave\\Genera
DEFINED SYMBOLS
                            *ABS*:00000000 IO001.c
C:\Users\Carlos\AppData\Local\Temp\ccOFebg8.s:20     .text.IO001_Init:00000000 $t
C:\Users\Carlos\AppData\Local\Temp\ccOFebg8.s:25     .text.IO001_Init:00000000 IO001_Init
C:\Users\Carlos\AppData\Local\Temp\ccOFebg8.s:67     .text.IO001_EnableDigitalInput:00000000 $t
C:\Users\Carlos\AppData\Local\Temp\ccOFebg8.s:72     .text.IO001_EnableDigitalInput:00000000 IO001_EnableDigitalInput
C:\Users\Carlos\AppData\Local\Temp\ccOFebg8.s:276    .text.IO001_DisableDigitalInput:00000000 $t
C:\Users\Carlos\AppData\Local\Temp\ccOFebg8.s:281    .text.IO001_DisableDigitalInput:00000000 IO001_DisableDigitalInput
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.35166846b5321d4273ad8c4248893ac3
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107
                           .group:00000000 wm4.uc_id.h.35.fa57ecd9f559d2767f56c96da2848c12
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.82a8db895dc146da001475dd68223522
                           .group:00000000 wm4.Usic.h.54.8af9f733ba5771eeb374435d205ea54b
                           .group:00000000 wm4.UART001_Conf.h.53.ec21866ed24322af6d30be63c4791501
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.ADCGROUP001.h.66.3ee81aba16709c201614af7d67499bdb
                           .group:00000000 wm4.IO001.h.49.4efcabb368feaef60c65bd7504b48505
                           .group:00000000 wm4.ADC001.h.72.a0f6b9479a18584b91fa95e6f862978d
                           .group:00000000 wm4.NVIC002_Conf.h.63.2037966d607e03e4d09b45a6c3213a0d

UNDEFINED SYMBOLS
IO001_Handle0
