$date
	Thu Feb 10 10:47:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_d_latch $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module id_latch $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 ! q $end
$var reg 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
0"
x!
$end
#5
1#
#8
1!
1$
1"
#10
0#
#15
1#
#16
0"
#20
0#
#24
0!
0$
1"
#25
1#
#30
0#
#32
0"
#35
1#
#40
0#
1"
#45
1#
#48
0"
#50
0#
#55
1#
#56
1!
1$
1"
#60
0#
#64
0"
#65
1#
#70
0#
#72
0!
0$
1"
#75
1#
#80
0#
0"
#85
1#
#88
1!
1$
1"
#90
0#
#95
1#
#96
0"
#100
0#
