<h1 align="center">Hi ğŸ‘‹, I'm Munees Sanid</h1>
<h3 align="center">Frontend VLSI Engineer | RTL Designer | Design Verification Enthusiast</h3>

---

## ğŸ§  About Me

I'm a **Frontend VLSI Engineer** with a strong foundation in both **RTL Design** and **Design Verification**.  
I love turning hardware ideas into reality using HDL and validating them through robust verification techniques.

- ğŸ”¬ Specialized in RTL Design, FSMs, and Verification Methodologies  
- ğŸ’» Proficient in both hardware description and scripting automation  
- ğŸ§ª Passionate about functional simulation and design correctness

---

## ğŸ› ï¸ Skills & Tools

| Category         | Tools / Skills |
|------------------|----------------|
| ğŸ’» Languages      | C, Python, Bash, TCL |
| ğŸ§  HDLs           | Verilog, SystemVerilog |
| ğŸ” Verification   | Testbenches, Assertions, Functional Simulation |
| ğŸ§° Tools          | Vivado, ModelSim, VCS, GTKWave |
| âš™ï¸ Concepts       | FSMs, RTL Design, Digital Logic, Verification |

---

## ğŸ“‚ Projects

- ğŸ”Œ **Custom RTL IPs** â€“ ALUs, Counters, Encoders in Verilog  
- ğŸ” **FSM Architectures** â€“ Mealy/Moore FSMs using SystemVerilog  
- âœ… **Verification Modules** â€“ Testbenches, assertion-based verification  
- ğŸ§° **Automation Scripts** â€“ Bash & TCL scripting for design flow

---

## ğŸ“ˆ GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Munees-Sanid&show_icons=true&theme=tokyonight" width="48%" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Munees-Sanid&layout=compact&theme=tokyonight&cache_seconds=60" width="48%" />
</p>

---

## ğŸ“« Get in Touch

- ğŸ“§ **Email**: shanidshaan192@gmail.com  
- ğŸ’¼ **LinkedIn**: [muneessanid](https://www.linkedin.com/in/muneessanid/)

---

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=Munees-Sanid&label=Profile%20Views&color=blueviolet&style=flat-square" alt="Profile Views" />
</p>
