################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: ICer
#     Report Created on: Sun Aug 24 19:55:45 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     Report Location  : ./spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/Ac_unsync/ac_unsync_16.csv
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : clock-reset(SpyGlass_vL-2016.06)
#     Comment          : CSV File for Clock Synchronization Checks
#
################################################################################
#CrossProbeTag:ADV_CLK_SYNC_SS_SCH
#RuleName:Ac_unsync02
##Sheet_Prop:disable_msg_grouping
##Sheet_Prop:disable_row_filtering
##Sheet_Prop:waiver_file_name:Ac_unsync02_waiver.csv
##Sheet_Prop:file_identifier:SYSTEM_TOP.TX_CLK_DIV.counter[6:0]
##Sheet_Prop:coltooltip:7##Unique tag number generated for clock net connected to sequential element/black-box.
Schematic,Type,Signal Name,Failure Reason,Synchronization Scheme,Clock Names,Internal Clock Domain Tag,File:Line
26,Destination flop,SYSTEM_TOP.TX_CLK_DIV.counter[6:0],unsynchronized destination,N.A.,"SYSTEM_TOP.UART_CLK",1,../rtl/ClkDiv.v:30
26,Source flop,SYSTEM_TOP.U0_REG_FILE.regfile[3][7:0],"Qualifier not found",N.A.,"SYSTEM_TOP.REF_CLK",0,../rtl/REG_FILE.v:37
