cscope 15 $HOME/Documents/LM4F120-XL/Examples/RIOT/boards/ek-lm4f120xl               0000013090
	@board.c

21 
	~"bßrd.h
"

23 
	$bßrd_š™
()

25 
	`S‘upFPU
();

26 
	`S‘upClock
(
CLK40
);

27 
	`ROM_SysCŽP”h”®EÇbË
(
SYSCTL_PERIPH_GPIOF
);

29 
	`ROM_GPIOPšTy³GPIOOuut
(
GPIO_PORTF_BASE
, 
GPIO_PIN_1
 | 
GPIO_PIN_2
 | 
GPIO_PIN_3
);

30 
	`ROM_GPIOPšWr™e
(
GPIO_PORTF_BASE
, 
GPIO_PIN_1
 | 
GPIO_PIN_2
 | 
GPIO_PIN_3
, 2);

33 
	`ýu_š™
();

34 
	}
}

36 
	$S‘upFPU
()

38 
	`ROM_FPUEÇbË
();

39 
	`ROM_FPULazySckšgEÇbË
();

40 
	}
}

42 
	$S‘upClock
(
þk
)

44 
þk
){

45 
CLK80
:

46 
	`ROM_SysCŽClockS‘
(
SYSCTL_SYSDIV_2_5
 | 
SYSCTL_USE_PLL
 | 
SYSCTL_XTAL_16MHZ
 | 
SYSCTL_OSC_MAIN
);

48 
CLK50
:

49 
	`ROM_SysCŽClockS‘
(
SYSCTL_SYSDIV_4
 | 
SYSCTL_USE_PLL
 | 
SYSCTL_XTAL_16MHZ
 | 
SYSCTL_OSC_MAIN
);

51 
CLK40
:

52 
	`ROM_SysCŽClockS‘
(
SYSCTL_SYSDIV_5
 | 
SYSCTL_USE_PLL
 | 
SYSCTL_XTAL_16MHZ
 | 
SYSCTL_OSC_MAIN
);

54 
CLK16
:

55 
	`ROM_SysCŽClockS‘
(
SYSCTL_SYSDIV_1
 | 
SYSCTL_USE_PLL
 | 
SYSCTL_XTAL_16MHZ
 | 
SYSCTL_OSC_MAIN
);

58 
	`ROM_SysCŽClockS‘
(
SYSCTL_SYSDIV_1
 | 
SYSCTL_USE_PLL
 | 
SYSCTL_XTAL_16MHZ
 | 
SYSCTL_OSC_MAIN
);

61 
	}
}

	@include/board.h

21 #iâdeà
__BOARD_H


22 
	#__BOARD_H


	)

24 
	~"ýu.h
"

25 
	~"³rh/u¬t.h
"

26 
	~"³rh/tim”.h
"

28 #ifdeà
__ýlu¥lus


35 
	#F_CPU
 (40000000UL)

	)

36 
	#CLK80
 1

	)

37 
	#CLK50
 2

	)

38 
	#CLK40
 3

	)

39 
	#CLK16
 4

	)

45 
	#STDIO
 
UART_0


	)

46 
	#STDIO_BAUDRATE
 115200

	)

47 
	#STDIO_RX_BUFSIZE
 
UART0_BUFSIZE


	)

53 
	#HW_TIMER
 
TIMER_0


	)

59 
	#LED_GREEN_PIN
 0x08

	)

60 
	#LED_BLUE_PIN
 0x04

	)

61 
	#LED_RED_PIN
 0x02

	)

63 
	#LED_GREEN_ON
 
GPIO_PORTF_DATA_R
 |ð
LED_GREEN_PIN


	)

64 
	#LED_GREEN_OFF
 
GPIO_PORTF_DATA_R
 &ð~(
LED_GREEN_PIN
)

	)

65 
	#LED_GREEN_TOGGLE


	)

67 
	#LED_BLUE_ON
 
GPIO_PORTF_DATA_R
 |ð
LED_BLUE_PIN


	)

68 
	#LED_BLUE_OFF
 
GPIO_PORTF_DATA_R
 &ð~(
LED_BLUE_PIN
)

	)

69 
	#LED_BLUE_TOGGLE


	)

71 
	#LED_RED_ON
 
GPIO_PORTF_DATA_R
 |ð
LED_RED_PIN


	)

72 
	#LED_RED_OFF
 
GPIO_PORTF_DATA_R
 &ð~(
LED_RED_PIN
)

	)

73 
	#LED_RED_TOGGLE


	)

75 
	#TRACE
 
	`´štf
("TRACE %s:%d: %s\n", 
__FILE__
, 
__LINE__
, 
__FUNCTION__
)

	)

76 
	#VAL_I
(
x
è
	`´štf
(#x ": %d\n",x);

	)

77 
	#VAL_X
(
x
è
	`´štf
(#x ":0x%X\n", ()x);

	)

78 
	#VAL_S
(
x
è
	`´štf
(#x ":%s\n", x);

	)

83 
bßrd_š™
();

84 
S‘upFPU
();

85 
S‘upClock
(
þk
);

86 
S‘upStdio
();

87 
S‘upSysTick
();

89 #ifdeà
__ýlu¥lus


	@include/periph_conf.h

19 #iâdeà
__PERIPH_CONF_H


20 
	#__PERIPH_CONF_H


	)

22 #ifdeà
__ýlu¥lus


36 
	#TIMER_NUMOF
 (2U)

	)

37 
	#TIMER_0_EN
 1

	)

38 
	#TIMER_1_EN
 1

	)

39 
	#TIMER_IRQ_PRIO
 2

	)

42 
	#TIMER_0_DEV
 
TIM2


	)

43 
	#TIMER_0_CHANNELS
 2

	)

44 
	#TIMER_0_PRESCALER
 (39U)

	)

45 
	#TIMER_0_MAX_VALUE
 (0xffffffff)

	)

46 
	#TIMER_0_CLKEN
(è(
RCC
->
APB1ENR
 |ð
RCC_APB1ENR_TIM2EN
)

	)

47 
	#TIMER_0_ISR
 
TIMER0IÁHªdËr


	)

48 
	#TIMER_0_IRQ_CHAN
 
TIM2_IRQn


	)

51 
	#TIMER_1_DEV
 
TIM5


	)

52 
	#TIMER_1_CHANNELS
 2

	)

53 
	#TIMER_1_PRESCALER
 (39U)

	)

54 
	#TIMER_1_MAX_VALUE
 (0xffffffff)

	)

55 
	#TIMER_1_CLKEN
(è(
RCC
->
APB1ENR
 |ð
RCC_APB1ENR_TIM5EN
)

	)

56 
	#TIMER_1_ISR
 
TIMER1IÁHªdËr


	)

57 
	#TIMER_1_IRQ_CHAN
 
TIM5_IRQn


	)

66 
	#UART_NUMOF
 (1U)

	)

67 
	#UART_0_EN
 1

	)

68 
	#UART_1_EN
 0

	)

69 
	#UART_IRQ_PRIO
 1

	)

70 
	#UART_CLK
 
	`ROM_SysCŽClockG‘
(è

	)

72 
	#UART_0_DEV
 
UART0_BASE


	)

73 
	#UART_0_CLKEN
(è(
RCC
->
APB1ENR
 |ð
RCC_APB1ENR_USART2EN
)

	)

74 
	#UART_0_CLKDIS
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART2EN
))

	)

75 
	#UART_0_CLK
 (40000000è

	)

76 
	#UART_0_IRQ_CHAN
 
USART2_IRQn


	)

77 
	#UART_0_ISR
 
UARTIÁHªdËr


	)

79 
	#UART_0_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOAEN
)

	)

80 
	#UART_0_PORT
 
GPIOA


	)

81 
	#UART_0_TX_PIN
 
UART_PA1_U0TX


	)

82 
	#UART_0_RX_PIN
 
UART_PA0_U0RX


	)

83 
	#UART_0_AF
 7

	)

88 
	#UART_1_DEV
 
UART1_BASE


	)

89 
	#UART_1_CLKEN
(è(
RCC
->
APB1ENR
 |ð
RCC_APB1ENR_USART3EN
)

	)

90 
	#UART_1_CLKDIS
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_USART3EN
))

	)

91 
	#UART_1_CLK
 (40000000è

	)

92 
	#UART_1_IRQ_CHAN
 
USART3_IRQn


	)

93 
	#UART_1_ISR
 
UART1IÁHªdËr


	)

95 
	#UART_1_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIODEN
)

	)

96 
	#UART_1_PORT
 
GPIOD


	)

97 
	#UART_1_TX_PIN
 8

	)

98 
	#UART_1_RX_PIN
 9

	)

99 
	#UART_1_AF
 7

	)

106 
	#ADC_NUMOF
 (2U)

	)

107 
	#ADC_0_EN
 1

	)

108 
	#ADC_1_EN
 1

	)

109 
	#ADC_MAX_CHANNELS
 2

	)

112 
	#ADC_0_DEV
 
ADC0_BASE


	)

113 
	#ADC_0_CHANNELS
 2

	)

114 
	#ADC_0_CLKEN
(è(
RCC
->
APB2ENR
 |ð
RCC_APB2ENR_ADC1EN
)

	)

115 
	#ADC_0_CLKDIS
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC1EN
))

	)

116 
	#ADC_0_PORT
 
GPIO_PORTE_BASE


	)

117 
	#ADC_0_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOAEN
)

	)

119 
	#ADC_0_CH0
 1

	)

120 
	#ADC_0_CH0_PIN
 
GPIO_PIN_3


	)

122 
	#ADC_0_CH1
 4

	)

123 
	#ADC_0_CH1_PIN
 4

	)

126 
	#ADC_1_DEV
 
ADC1_BASE


	)

127 
	#ADC_1_CHANNELS
 2

	)

128 
	#ADC_1_CLKEN
(è(
RCC
->
APB2ENR
 |ð
RCC_APB2ENR_ADC2EN
)

	)

129 
	#ADC_1_CLKDIS
(è(
RCC
->
APB2ENR
 &ð~(
RCC_APB2ENR_ADC2EN
))

	)

131 
	#ADC_1_PORT
 
GPIO_PORTE_BASE


	)

132 
	#ADC_1_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOCEN
)

	)

134 
	#ADC_1_CH0
 11

	)

135 
	#ADC_1_CH0_PIN
 
GPIO_PIN_2


	)

137 
	#ADC_1_CH1
 12

	)

138 
	#ADC_1_CH1_PIN
 2

	)

147 
	#DAC_NUMOF
 (1U)

	)

148 
	#DAC_0_EN
 1

	)

149 
	#DAC_MAX_CHANNELS
 2

	)

152 
	#DAC_0_DEV
 
DAC


	)

153 
	#DAC_0_CHANNELS
 2

	)

154 
	#DAC_0_CLKEN
(è(
RCC
->
APB1ENR
 |ð(
RCC_APB1ENR_DACEN
))

	)

155 
	#DAC_0_CLKDIS
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_DACEN
))

	)

156 
	#DAC_0_PORT
 
GPIOA


	)

157 
	#DAC_0_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOAEN
)

	)

159 
	#DAC_0_CH0_PIN
 4

	)

160 
	#DAC_0_CH1_PIN
 5

	)

166 
	#PWM_NUMOF
 (2U)

	)

167 
	#PWM_0_EN
 1

	)

168 
	#PWM_1_EN
 1

	)

169 
	#PWM_MAX_CHANNELS
 4

	)

172 
	#PWM_0_DEV
 
TIM1


	)

173 
	#PWM_0_CHANNELS
 4

	)

174 
	#PWM_0_CLK
 (168000000U)

	)

175 
	#PWM_0_CLKEN
(è(
RCC
->
APB2ENR
 |ð
RCC_APB2ENR_TIM1EN
)

	)

176 
	#PWM_0_CLKDIS
(è(
RCC
->
APB2ENR
 &ð~
RCC_APB2ENR_TIM1EN
)

	)

178 
	#PWM_0_PORT
 
GPIOE


	)

179 
	#PWM_0_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOEEN
)

	)

180 
	#PWM_0_PIN_CH0
 9

	)

181 
	#PWM_0_PIN_CH1
 11

	)

182 
	#PWM_0_PIN_CH2
 13

	)

183 
	#PWM_0_PIN_CH3
 14

	)

184 
	#PWM_0_PIN_AF
 1

	)

187 
	#PWM_1_DEV
 
TIM3


	)

188 
	#PWM_1_CHANNELS
 3

	)

189 
	#PWM_1_CLK
 (84000000U)

	)

190 
	#PWM_1_CLKEN
(è(
RCC
->
APB1ENR
 |ð
RCC_APB1ENR_TIM3EN
)

	)

191 
	#PWM_1_CLKDIS
(è(
RCC
->
APB1ENR
 &ð~
RCC_APB1ENR_TIM3EN
)

	)

193 
	#PWM_1_PORT
 
GPIOB


	)

194 
	#PWM_1_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOBEN
)

	)

195 
	#PWM_1_PIN_CH0
 4

	)

196 
	#PWM_1_PIN_CH1
 5

	)

197 
	#PWM_1_PIN_CH2
 0

	)

198 
	#PWM_1_PIN_CH3
 1

	)

199 
	#PWM_1_PIN_AF
 2

	)

206 
	#RANDOM_NUMOF
 (1U)

	)

213 
	#SPI_NUMOF
 (2U)

	)

214 
	#SPI_0_EN
 1

	)

215 
	#SPI_1_EN
 1

	)

216 
	#SPI_IRQ_PRIO
 1

	)

219 
	#SPI_0_DEV
 
SPI1


	)

220 
	#SPI_0_CLKEN
(è(
RCC
->
APB2ENR
 |ð
RCC_APB2ENR_SPI1EN
)

	)

221 
	#SPI_0_CLKDIS
(è(
RCC
->
APB2ENR
 &ð~
RCC_APB2ENR_SPI1EN
)

	)

222 
	#SPI_0_BUS_DIV
 1

	)

223 
	#SPI_0_IRQ
 
SPI1_IRQn


	)

224 
	#SPI_0_IRQ_HANDLER
 
i¤_¥i1


	)

226 
	#SPI_0_SCK_PORT
 
GPIOA


	)

227 
	#SPI_0_SCK_PIN
 5

	)

228 
	#SPI_0_SCK_AF
 5

	)

229 
	#SPI_0_SCK_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOAEN
)

	)

230 
	#SPI_0_MISO_PORT
 
GPIOA


	)

231 
	#SPI_0_MISO_PIN
 6

	)

232 
	#SPI_0_MISO_AF
 5

	)

233 
	#SPI_0_MISO_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOAEN
)

	)

234 
	#SPI_0_MOSI_PORT
 
GPIOA


	)

235 
	#SPI_0_MOSI_PIN
 7

	)

236 
	#SPI_0_MOSI_AF
 5

	)

237 
	#SPI_0_MOSI_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOAEN
)

	)

240 
	#SPI_1_DEV
 
SPI2


	)

241 
	#SPI_1_CLKEN
(è(
RCC
->
APB1ENR
 |ð
RCC_APB1ENR_SPI2EN
)

	)

242 
	#SPI_1_CLKDIS
(è(
RCC
->
APB1ENR
 &ð~
RCC_APB1ENR_SPI2EN
)

	)

243 
	#SPI_1_BUS_DIV
 0

	)

244 
	#SPI_1_IRQ
 
SPI2_IRQn


	)

245 
	#SPI_1_IRQ_HANDLER
 
i¤_¥i2


	)

247 
	#SPI_1_SCK_PORT
 
GPIOB


	)

248 
	#SPI_1_SCK_PIN
 13

	)

249 
	#SPI_1_SCK_AF
 5

	)

250 
	#SPI_1_SCK_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOBEN
)

	)

251 
	#SPI_1_MISO_PORT
 
GPIOB


	)

252 
	#SPI_1_MISO_PIN
 14

	)

253 
	#SPI_1_MISO_AF
 5

	)

254 
	#SPI_1_MISO_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOBEN
)

	)

255 
	#SPI_1_MOSI_PORT
 
GPIOB


	)

256 
	#SPI_1_MOSI_PIN
 15

	)

257 
	#SPI_1_MOSI_AF
 5

	)

258 
	#SPI_1_MOSI_PORT_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOBEN
)

	)

265 
	#I2C_NUMOF
 (1U)

	)

266 
	#I2C_0_EN
 1

	)

267 
	#I2C_IRQ_PRIO
 1

	)

268 
	#I2C_APBCLK
 (42000000U)

	)

271 
	#I2C_0_DEV
 
I2C1


	)

272 
	#I2C_0_CLKEN
(è(
RCC
->
APB1ENR
 |ð
RCC_APB1ENR_I2C1EN
)

	)

273 
	#I2C_0_CLKDIS
(è(
RCC
->
APB1ENR
 &ð~(
RCC_APB1ENR_I2C1EN
))

	)

274 
	#I2C_0_EVT_IRQ
 
I2C1_EV_IRQn


	)

275 
	#I2C_0_EVT_ISR
 
i¤_i2c1_ev


	)

276 
	#I2C_0_ERR_IRQ
 
I2C1_ER_IRQn


	)

277 
	#I2C_0_ERR_ISR
 
i¤_i2c1_”


	)

279 
	#I2C_0_SCL_PORT
 
GPIOB


	)

280 
	#I2C_0_SCL_PIN
 6

	)

281 
	#I2C_0_SCL_AF
 4

	)

282 
	#I2C_0_SCL_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOBEN
)

	)

283 
	#I2C_0_SDA_PORT
 
GPIOB


	)

284 
	#I2C_0_SDA_PIN
 7

	)

285 
	#I2C_0_SDA_AF
 4

	)

286 
	#I2C_0_SDA_CLKEN
(è(
RCC
->
AHB1ENR
 |ð
RCC_AHB1ENR_GPIOBEN
)

	)

293 
	#GPIO_NUMOF
 12

	)

294 
	#GPIO_0_EN
 1

	)

295 
	#GPIO_1_EN
 1

	)

296 
	#GPIO_2_EN
 1

	)

297 
	#GPIO_3_EN
 1

	)

298 
	#GPIO_4_EN
 1

	)

299 
	#GPIO_5_EN
 1

	)

300 
	#GPIO_6_EN
 1

	)

301 
	#GPIO_7_EN
 1

	)

302 
	#GPIO_8_EN
 1

	)

303 
	#GPIO_9_EN
 1

	)

304 
	#GPIO_10_EN
 1

	)

305 
	#GPIO_11_EN
 1

	)

306 
	#GPIO_IRQ_PRIO
 1

	)

309 
	#GPIO_IRQ_0
 
GPIO_0


	)

310 
	#GPIO_IRQ_1
 
GPIO_2


	)

311 
	#GPIO_IRQ_2
 
GPIO_3


	)

312 
	#GPIO_IRQ_3
 
GPIO_4


	)

313 
	#GPIO_IRQ_4
 
GPIO_5


	)

314 
	#GPIO_IRQ_5
 
GPIO_6


	)

315 
	#GPIO_IRQ_6
 
GPIO_7


	)

316 
	#GPIO_IRQ_7
 
GPIO_8


	)

317 
	#GPIO_IRQ_8
 
GPIO_9


	)

318 
	#GPIO_IRQ_9
 
GPIO_10


	)

319 
	#GPIO_IRQ_10
 
GPIO_11


	)

320 
	#GPIO_IRQ_11
 -1

	)

321 
	#GPIO_IRQ_12
 -1

	)

322 
	#GPIO_IRQ_13
 -1

	)

323 
	#GPIO_IRQ_14
 -1

	)

324 
	#GPIO_IRQ_15
 -1

	)

327 
	#GPIO_0_PORT
 
GPIOA


	)

328 
	#GPIO_0_PIN
 0

	)

329 
	#GPIO_0_CLK
 0

	)

330 
	#GPIO_0_EXTI_CFG
(è(
SYSCFG
->
EXTICR
[0] |ð
SYSCFG_EXTICR1_EXTI0_PA
)

	)

331 
	#GPIO_0_IRQ
 
EXTI0_IRQn


	)

333 
	#GPIO_1_PORT
 
GPIOE


	)

334 
	#GPIO_1_PIN
 0

	)

335 
	#GPIO_1_CLK
 4

	)

336 
	#GPIO_1_EXTI_CFG
(è(
SYSCFG
->
EXTICR
[0] |ð
SYSCFG_EXTICR1_EXTI0_PE
)

	)

337 
	#GPIO_1_IRQ
 
EXTI0_IRQn


	)

339 
	#GPIO_2_PORT
 
GPIOE


	)

340 
	#GPIO_2_PIN
 1

	)

341 
	#GPIO_2_CLK
 4

	)

342 
	#GPIO_2_EXTI_CFG
(è(
SYSCFG
->
EXTICR
[0] |ð
SYSCFG_EXTICR1_EXTI1_PE
)

	)

343 
	#GPIO_2_IRQ
 
EXTI1_IRQn


	)

345 
	#GPIO_3_PORT
 
GPIOE


	)

346 
	#GPIO_3_PIN
 2

	)

347 
	#GPIO_3_CLK
 4

	)

348 
	#GPIO_3_EXTI_CFG
(è(
SYSCFG
->
EXTICR
[0] |ð
SYSCFG_EXTICR1_EXTI2_PE
)

	)

349 
	#GPIO_3_IRQ
 
EXTI2_IRQn


	)

351 
	#GPIO_4_PORT
 
GPIOE


	)

352 
	#GPIO_4_PIN
 3

	)

353 
	#GPIO_4_CLK
 4

	)

354 
	#GPIO_4_EXTI_CFG
(è(
SYSCFG
->
EXTICR
[0] |ð
SYSCFG_EXTICR1_EXTI3_PE
)

	)

355 
	#GPIO_4_IRQ
 
EXTI3_IRQn


	)

357 
	#GPIO_5_PORT
 
GPIOD


	)

358 
	#GPIO_5_PIN
 4

	)

359 
	#GPIO_5_CLK
 3

	)

360 
	#GPIO_5_EXTI_CFG
(è(
SYSCFG
->
EXTICR
[1] |ð
SYSCFG_EXTICR2_EXTI4_PD
)

	)

361 
	#GPIO_5_IRQ
 
EXTI4_IRQn


	)

363 
	#GPIO_6_PORT
 
GPIOD


	)

364 
	#GPIO_6_PIN
 5

	)

365 
	#GPIO_6_CLK
 3

	)

366 
	#GPIO_6_EXTI_CFG
(è(
SYSCFG
->
EXTICR
[1] |ð
SYSCFG_EXTICR2_EXTI5_PD
)

	)

367 
	#GPIO_6_IRQ
 
EXTI9_5_IRQn


	)

369 
	#GPIO_7_PORT
 
GPIOD


	)

370 
	#GPIO_7_PIN
 6

	)

371 
	#GPIO_7_CLK
 3

	)

372 
	#GPIO_7_EXTI_CFG
(è(
SYSCFG
->
EXTICR
[1] |ð
SYSCFG_EXTICR2_EXTI6_PD
)

	)

373 
	#GPIO_7_IRQ
 
EXTI9_5_IRQn


	)

375 
	#GPIO_8_PORT
 
GPIOD


	)

376 
	#GPIO_8_PIN
 7

	)

377 
	#GPIO_8_CLK
 3

	)

378 
	#GPIO_8_EXTI_CFG
(è(
SYSCFG
->
EXTICR
[1] |ð
SYSCFG_EXTICR2_EXTI7_PD
)

	)

379 
	#GPIO_8_IRQ
 
EXTI9_5_IRQn


	)

381 
	#GPIO_9_PORT
 
GPIOA


	)

382 
	#GPIO_9_PIN
 8

	)

383 
	#GPIO_9_CLK
 0

	)

384 
	#GPIO_9_EXTI_CFG
(è(
SYSCFG
->
EXTICR
[2] |ð
SYSCFG_EXTICR3_EXTI8_PA
)

	)

385 
	#GPIO_9_IRQ
 
EXTI9_5_IRQn


	)

387 
	#GPIO_10_PORT
 
GPIOA


	)

388 
	#GPIO_10_PIN
 9

	)

389 
	#GPIO_10_CLK
 0

	)

390 
	#GPIO_10_EXTI_CFG
(è(
SYSCFG
->
EXTICR
[2] |ð
SYSCFG_EXTICR3_EXTI9_PA
)

	)

391 
	#GPIO_10_IRQ
 
EXTI9_5_IRQn


	)

393 
	#GPIO_11_PORT
 
GPIOD


	)

394 
	#GPIO_11_PIN
 10

	)

395 
	#GPIO_11_CLK
 3

	)

396 
	#GPIO_11_EXTI_CFG
(è(
SYSCFG
->
EXTICR
[2] |ð
SYSCFG_EXTICR3_EXTI10_PD
)

	)

397 
	#GPIO_11_IRQ
 
EXTI15_10_IRQn


	)

400 #ifdeà
__ýlu¥lus


	@
1
.
1
/usr/include
3
46
board.c
include/board.h
include/periph_conf.h
