srcscan starts
INFO: analyzing module ALU (VERI-9002)
INFO: analyzing module PC (VERI-9002)
INFO: analyzing module PC_mux (VERI-9002)
INFO: analyzing module accumulator (VERI-9002)
INFO: analyzing module addr_mux (VERI-9002)
INFO: analyzing module clk_div_by_100K (VERI-9002)
INFO: analyzing module clk_div_by_5M (VERI-9002)
INFO: analyzing module controller (VERI-9002)
INFO: analyzing module counter (VERI-9002)
INFO: analyzing module data_mux (VERI-9002)
INFO: analyzing module lipsi_top2 (VERI-9002)
INFO: analyzing module memory (VERI-9002)
INFO: analyzing module seven_segment (VERI-9002)
INFO: analyzing module tb (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:seven_segment
VeriTop library:xil_defaultlib mod:tb
END of tops
C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/Lipsi_final_model/controller.srcs/sources_1/new/seven_segment.v(1): INFO: compiling module 'seven_segment_default' (VERI-1018)
C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/Lipsi_final_model/controller.srcs/sources_1/new/tb.v(23): INFO: compiling module 'tb_default' (VERI-1018)
C:/Users/shrin/Desktop/Vivado_projects/Lipsi_Project/Lipsi_final_model/controller.srcs/sources_1/new/lipsi_top2.v(23): WARNING: port 'load' is not connected on this instance (VERI-2435)
srcscan exits with return value 0
