// Seed: 4257517736
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    input supply0 id_7,
    output wand id_8
);
  wire id_10, id_11;
  assign #id_12 id_11 = {1{(id_5)}};
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
