<stg><name>flashSetPathNoFilter</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1">
<![CDATA[
entry:6  %flashSetState_load = load i1* @flashSetState, align 1

]]></Node>
<StgValue><ssdm name="flashSetState_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:7  br i1 %flashSetState_load, label %3, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
:0  %tmp_445 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i48P(i48* @flashDemux2setPathMe_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_445, label %1, label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
:0  %tmp_448 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i66P(i66* @flashDemux2setPathVa_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge5.i:0  %tmp29 = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* @flashDemux2setPathMe_1)

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="48">
<![CDATA[
._crit_edge5.i:1  %setCtrlWord_address_s = trunc i48 %tmp29 to i32

]]></Node>
<StgValue><ssdm name="setCtrlWord_address_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5.i:2  %tmp_length_V_load_ne = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %tmp29, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_length_V_load_ne"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5.i:3  %tmp_s = call i13 @_ssdm_op_PartSelect.i13.i48.i32.i32(i48 %tmp29, i32 35, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
._crit_edge5.i:4  %op2_assign = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_s, i3 0)

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge5.i:5  %tmp_197_i = icmp ugt i16 %tmp_length_V_load_ne, %op2_assign

]]></Node>
<StgValue><ssdm name="tmp_197_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge5.i:6  %tmp_68_i = add i13 1, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge5.i:7  %setCtrlWord_count_V = select i1 %tmp_197_i, i13 %tmp_68_i, i13 %tmp_s

]]></Node>
<StgValue><ssdm name="setCtrlWord_count_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
._crit_edge5.i:8  %tmp_1 = call i66 @_ssdm_op_Read.ap_fifo.volatile.i66P(i66* @flashDemux2setPathVa_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="66">
<![CDATA[
._crit_edge5.i:9  %tmp_V_54 = trunc i66 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_V_54"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
._crit_edge5.i:10  %tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_1, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5.i:11  br i1 %tmp_451, label %2, label %._crit_edge6.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
<literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  store i1 true, i1* @flashSetState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="flashSetState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i66P(i66* @flashDemux2setPathVa_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="flashSetState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
:0  %tmp_3 = call i66 @_ssdm_op_Read.ap_fifo.volatile.i66P(i66* @flashDemux2setPathVa_1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="flashSetState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="66">
<![CDATA[
:1  %tmp_V = trunc i66 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="flashSetState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
:2  %tmp_447 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_3, i32 65)

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="flashSetState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_447, label %5, label %._crit_edge8.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="flashSetState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_447" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @flashSetState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_448, label %._crit_edge5.i, label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
<literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="45" op_0_bw="45" op_1_bw="13" op_2_bw="32">
<![CDATA[
:0  %tmp_2 = call i45 @_ssdm_op_BitConcatenate.i45.i13.i32(i13 %setCtrlWord_count_V, i32 %setCtrlWord_address_s)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
<literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="48" op_0_bw="45">
<![CDATA[
:1  %tmp_2_cast = sext i45 %tmp_2 to i48

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
<literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %memWrCmd_V, i48 %tmp_2_cast)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
<literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %memWrData_V_V, i64 %tmp_V_54)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="flashSetState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %4, label %._crit_edge7.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="flashSetState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %memWrData_V_V, i64 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i48* @flashDemux2setPathMe_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i66* @flashDemux2setPathVa_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* %memWrData_V_V, [5 x i8]* @p_str3149, i32 1, i32 1, [5 x i8]* @p_str4150, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i48* %memWrCmd_V, [5 x i8]* @p_str3149, i32 1, i32 1, [5 x i8]* @p_str4150, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1147)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str82, i32 0, i32 0, [1 x i8]* @p_str183, i32 0, i32 0, [1 x i8]* @p_str183, [1 x i8]* @p_str183, [1 x i8]* @p_str183, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str183, [1 x i8]* @p_str183) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str183) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
<literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %memWrCmd_V, i48 %tmp_2_cast)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
<literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %memWrData_V_V, i64 %tmp_V_54)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
<literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge6.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
<literal name="tmp_445" val="1"/>
<literal name="tmp_448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i:0  br label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="flashSetState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3.i:0  br label %flashSetPathNoFilter.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="flashSetState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %memWrData_V_V, i64 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="flashSetState_load" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_447" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge8.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="flashSetState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge8.i:0  br label %._crit_edge7.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="flashSetState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7.i:0  br label %flashSetPathNoFilter.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
flashSetPathNoFilter.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
