<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>frodoBD_keccak_f1600_ip_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXIS"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN">frodoBD_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">frodoBD_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN">frodoBD_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.CLK_DOMAIN">frodoBD_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset_timer</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_timer</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET_TIMER.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET_TIMER.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXIS</spirit:name>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>keccak_f1600_ip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Nov 30 19:17:24 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:09baa331</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:09baa331</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>frodoBD_keccak_f1600_ip_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Nov 30 19:17:24 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:09baa331</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>keccak_f1600_ip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Nov 30 19:17:24 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:063a3d7d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>frodoBD_keccak_f1600_ip_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sat Nov 30 19:17:24 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:063a3d7d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enable_timer</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_timer</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/7d49/hdl/keccak_f1600_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7d49/hdl/keccak_f1600_ip_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7d49/hdl/keccak_f1600_ip_v1_0_S00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7d49/hdl/keccak_f1600_ip_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/frodoBD_keccak_f1600_ip_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/7d49/hdl/keccak_f1600_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7d49/hdl/keccak_f1600_ip_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7d49/hdl/keccak_f1600_ip_v1_0_S00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/7d49/hdl/keccak_f1600_ip_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/frodoBD_keccak_f1600_ip_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Keccak-f1600 hash function</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">frodoBD_keccak_f1600_ip_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>keccak_f1600_ip_v1.0</xilinx:displayName>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6a698b_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a409642_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b28bf_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711f07ae_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3598901d_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50dfbbc1_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cceb14e_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe68dfa_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199dacc_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb1d791_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a51e0a_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e22dca1_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb9b0b1_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7072bb_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ca4b05_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5f8203_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cff7d09_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d2725f_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7644c81e_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77dd5bb8_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d46deb7_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b432c6a_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761b4f80_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdfdec1_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456a0343_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3251cb18_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206c3465_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1f3b_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2811c6aa_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e161a52_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364107a6_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae55b28_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c69b38_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c3c9d3_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228f87fa_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d4e709_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702a27cb_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2f3896_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356ccd66_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7635c3f6_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444e0edd_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b05795_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fbbc83f_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4086b9d4_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549e82ae_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da44fd9_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@caac329_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b08b783_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a22123f_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d41757f_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110ae7e3_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aeaf925_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcfa4a3_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60aa27d2_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a8cd0c_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db80a4e_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16fba718_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505dec9b_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6860316b_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6445cbf7_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1cfc4e_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4501bb08_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42689b09_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34999ac_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455a0848_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696ae843_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b213d00_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab87de_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ebcf585_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d093738_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d743a5a_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771f38f1_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd83702_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3fc60c_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6410d4b0_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9e64ae_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c493e23_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9b51b5_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d7f66d_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ccb1bb7_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687262ec_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebc58cf_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7193f9_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dadf8a3_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee1a78e_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d06fbc6_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54381b40_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f8ac0d_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6ce6ea_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c78f989_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69739b5c_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bca4835_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21531823_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139e596b_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbb6f85_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b05eeec_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20da2e2a_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b42c5e9_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17828ca5_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4824f076_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a9bd3b_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a8c728_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52109401_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f426c51_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594db55f_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594baad2_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7490e029_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698e8fd5_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f21be88_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11280a98_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431ad310_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122ae33_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68757e16_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c227c1c_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274b79dd_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4e2ae5_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73027d65_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5637407c_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b7576e_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c245c63_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550d6459_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188aead_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2750b6ef_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a354bd_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afdec38_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cedad0c_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb548f0_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a40067_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4bca06_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e26ff5f_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dce23c8_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47eef30b_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21863f5_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa1b9cf_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3494adef_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9273f0_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38dccef9_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b46f468_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f302f39_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29170edd_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8d8c_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418ea7f7_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2ed3f3_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb172a7_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a768057_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad50131_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4920112b_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b2da64_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257d5c8_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241e55c4_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346d5e28_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52783358_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e50f324_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b811bb_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676d654_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31531876_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b0ebf2_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bf6388_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0a8793_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f1a98d_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6633e26c_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5277cff_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84932a9_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e50f3bb_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6334e5fc_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598b442_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af5e6c6_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a60b5d0_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440a62cb_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3a8760_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a59e78_ARCHIVE_LOCATION">c:/Projects/ip_repo/keccak_f1600_ip_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="65a16e21"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="6e0ba533"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a7a09546"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d4111320"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="12ea46e6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="696ac112"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
