#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 19 20:27:49 2021
# Process ID: 17704
# Current directory: C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5600 C:\Users\OAkun\Documents\GitHub\Asynchronous-FIFO\VerilogCode\AsysnchronousFIFO\AsysnchronousFIFO.xpr
# Log file: C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/vivado.log
# Journal file: C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.xpr
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 10000 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 10000 ns
restart
run 10000 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 10000 ns
close_sim
close_project
open_project C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.xpr
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 10000 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 10000 ns
run 10000 ns
run 10000 ns
restart
run 10000 ns
restart
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run all
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
run 10000 ns
run 10000 ns
run 10000 ns
restart
run all
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run all
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run all
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run all
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 10000 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 10000 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 10000 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 1000 ns
restart
run 500 ns
restart
run 500 ns
restart
run 500 ns
add_bp {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/rptr_empty.v} 31
restart
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
restart
run 500 ns
run 500 ns
run 500 ns
run 500 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
remove_bps -file {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/rptr_empty.v} -line 31
restart
run 500 ns
run 500 ns
restart
run 500 ns
run 500 ns
restart
run 500 ns
run 500 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 500 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
run 500 ns
restart
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 500 ns
run 500 ns
restart
run 500 ns
run 500 ns
restart
run 500 ns
run 500 ns
restart
run 500 ns
run 500 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run 500 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run all
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run all
add_bp {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifomem.v} 12
remove_bps -file {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifomem.v} -line 12
add_bp {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifomem.v} 14
restart
run all
run all
run all
run all
run all
run all
remove_bps -file {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifomem.v} -line 14
add_bp {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifomem.v} 16
restart
run all
run all
add_bp {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/wptr_full.v} 22
run all
run all
restart
run all
run all
run all
run all
run all
run all
run all
remove_bps -file {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/wptr_full.v} -line 22
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
remove_bps -file {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.srcs/sources_1/new/fifomem.v} -line 16
restart
run all
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run all
restart
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run all
restart
run all
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
run 500 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
run 500 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
run 500 ns
restart
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
run 500 ns
run 500 ns
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
run 500 ns
run 500 ns
restart
run all
restart
run all
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
run 500 ns
restart
run all
restart
run all
restart
run all
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
run 500 ns
restart
run all
close_sim
launch_simulation
source AsynchronousFIFOTestbench.tcl
restart
run all
restart
run all
save_wave_config {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsynchronousFIFOTestbench_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsynchronousFIFOTestbench_behav.wcfg
set_property xsim.view C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsynchronousFIFOTestbench_behav.wcfg [get_filesets sim_1]
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292A8AD8EA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292A8AD8EA]
open_hw_target
set_property PROGRAM.FILE {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.runs/impl_1/AsynchronousFIFOTop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/OAkun/Documents/GitHub/Asynchronous-FIFO/VerilogCode/AsysnchronousFIFO/AsysnchronousFIFO.runs/impl_1/AsynchronousFIFOTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
