// Seed: 2334245848
module module_0 (
    input tri0 id_0
    , id_8,
    input wor id_1,
    input tri0 id_2,
    input wire id_3
    , id_9,
    input wand id_4,
    input supply1 id_5,
    output tri1 id_6
);
  assign id_8 = id_1 * id_5;
  always @(1) begin : LABEL_0
    id_6 = 1;
    id_8 = id_2;
  end
  assign id_8 = id_0;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    input wire id_2,
    output tri1 id_3,
    output uwire id_4,
    output wand id_5,
    output supply0 id_6
);
  assign id_3 = 1;
  supply1 id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_1 = 1 > id_8;
endmodule
