/*-
 * Copyright (c) 1996, by Peter Wemm and Steve Passe
 * Copyright (c) 2017 Intel Corporation
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. The name of the developer may NOT be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * $FreeBSD$
 */

#ifndef APICREG_H
#define APICREG_H

/**
 * @addtogroup hwmgmt_apic
 *
 * @{
 */

/**
 * @file
 * @brief {TBD brief description}
 *
 * {TBD detailed description, including purposes, designed usages, usage remarks and dependency justification}
 */

#include <page.h>

/*
 * Local && I/O APIC definitions.
 */

/******************************************************************************
 * global defines, etc.
 */

/******************************************************************************
 * LOCAL APIC structure
 */
struct lapic_reg {
	uint32_t v;
};

struct lapic_regs { /*OFFSET(Hex)*/
	struct lapic_reg rsv0[2];
	struct lapic_reg id; /*020*/
	struct lapic_reg version; /*030*/
	struct lapic_reg rsv1[4];
	struct lapic_reg tpr; /*080*/
	struct lapic_reg apr; /*090*/
	struct lapic_reg ppr; /*0A0*/
	struct lapic_reg eoi; /*0B0*/
	struct lapic_reg rrd; /*0C0*/
	struct lapic_reg ldr; /*0D0*/
	struct lapic_reg dfr; /*0EO*/
	struct lapic_reg svr; /*0F0*/
	struct lapic_reg isr[8]; /*100 -- 170*/
	struct lapic_reg tmr[8]; /*180 -- 1F0*/
	struct lapic_reg irr[8]; /*200 -- 270*/
	struct lapic_reg esr; /*280*/
	struct lapic_reg rsv2[6];
	struct lapic_reg lvt_cmci; /*2F0*/
	struct lapic_reg icr_lo; /*300*/
	struct lapic_reg icr_hi; /*310*/
	struct lapic_reg lvt[6]; /*320 -- 370*/
	struct lapic_reg icr_timer; /*380*/
	struct lapic_reg ccr_timer; /*390*/
	struct lapic_reg rsv3[4];
	struct lapic_reg dcr_timer; /*3E0*/
	struct lapic_reg self_ipi; /*3F0*/

	/*roundup sizeof current struct to 4KB*/
	struct lapic_reg rsv5[192]; /*400 -- FF0*/
} __aligned(PAGE_SIZE);

/******************************************************************************
 * I/O APIC structure
 */

#define IOAPIC_RTE_MASK_SET 0x1U /* Interrupt Mask: Set */

#define IOAPIC_RTE_TRGRMODE_EDGE  0x0U /* Trigger Mode: Edge */
#define IOAPIC_RTE_TRGRMODE_LEVEL 0x1U /* Trigger Mode: Level */

#define IOAPIC_RTE_INTPOL_AHI 0x0U /* Interrupt Polarity: active high */

#define IOAPIC_RTE_DESTMODE_LOGICAL 0x1U /* Destination Mode: Logical */

#define IOAPIC_RTE_DELMODE_LOPRI 0x1U /* Delivery Mode: Lowest priority */

/* IOAPIC Redirection Table (RTE) Entry structure */
union ioapic_rte {
	uint64_t full;
	struct {
		uint32_t lo_32;
		uint32_t hi_32;
	} u;
	struct {
		uint8_t vector : 8;
		uint64_t delivery_mode : 3;
		uint64_t dest_mode : 1;
		uint64_t delivery_status : 1;
		uint64_t intr_polarity : 1;
		uint64_t remote_irr : 1;
		uint64_t trigger_mode : 1;
		uint64_t intr_mask : 1;
		uint64_t rsvd_1 : 39;
		uint8_t dest_field : 8;
	} bits __packed;
};

/******************************************************************************
 * various code 'logical' values
 */

/******************************************************************************
 * LOCAL APIC defines
 */

/* default physical locations of LOCAL (CPU) APICs */
#define DEFAULT_APIC_BASE 0xfee00000UL

/* constants relating to APIC ID registers */
#define APIC_ID_MASK  0xff000000U
#define APIC_ID_SHIFT 24U

/* fields in ICR_LOW */
#define APIC_VECTOR_MASK 0x000000ffU

#define APIC_DELMODE_MASK    0x00000700U
#define APIC_DELMODE_INIT    0x00000500U
#define APIC_DELMODE_STARTUP 0x00000600U

#define APIC_DESTMODE_LOG 0x00000800U

#define APIC_LEVEL_MASK     0x00004000U
#define APIC_LEVEL_DEASSERT 0x00000000U

#define APIC_DEST_MASK    0x000c0000U
#define APIC_DEST_DESTFLD 0x00000000U

/******************************************************************************
 * I/O APIC defines
 */

/* window register offset */
#define IOAPIC_REGSEL 0x00U
#define IOAPIC_WINDOW 0x10U

#define IOAPIC_VER 0x01U

/* fields in VER, for redirection entry */
#define IOAPIC_MAX_RTE_MASK 0x00ff0000U
#define MAX_RTE_SHIFT       16U

/**
 * @}
 */

#endif /* APICREG_H */
