<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.2.0.3.0" title="project2_and_gate" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="and_gate"/>
        <Source name="source/impl_1/and_gate.v" type="Verilog" type_short="Verilog">
            <Options top_module="and_gate"/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="source/impl_1/impl_1.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1/impl_1.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="project2_and_gate1.sty"/>
</RadiantProject>
