<profile>

<section name = "Vitis HLS Report for 'load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3'" level="0">
<item name = "Date">Thu May 22 18:56:38 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">cnn.prj</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">50179, 50179, 0.201 ms, 0.201 ms, 50179, 50179, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3">50177, 50177, 3, 1, 1, 50176, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 317, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 594, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln112_1_fu_1112_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln112_fu_1103_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln113_1_fu_1132_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln113_fu_1197_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln114_1_fu_1516_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln114_fu_1656_p2">+, 0, 0, 15, 8, 5</column>
<column name="add_ln133_1_fu_1564_p2">+, 0, 0, 22, 15, 15</column>
<column name="add_ln133_fu_1266_p2">+, 0, 0, 20, 13, 13</column>
<column name="add_ln141_fu_1615_p2">+, 0, 0, 22, 15, 15</column>
<column name="sub_ln133_1_fu_1292_p2">-, 0, 0, 22, 15, 15</column>
<column name="sub_ln133_fu_1238_p2">-, 0, 0, 19, 12, 12</column>
<column name="and_ln112_fu_1191_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln112_fu_1097_p2">icmp, 0, 0, 23, 16, 15</column>
<column name="icmp_ln113_fu_1118_p2">icmp, 0, 0, 19, 12, 11</column>
<column name="icmp_ln114_fu_1185_p2">icmp, 0, 0, 12, 4, 3</column>
<column name="or_ln113_fu_1203_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln141_fu_1605_p2">or, 0, 0, 5, 5, 1</column>
<column name="select_ln112_1_fu_1124_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln112_fu_1173_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln113_1_fu_1208_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln113_2_fu_1138_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln113_fu_1543_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln114_fu_1522_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln112_fu_1180_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="i0_fu_238">9, 2, 5, 10</column>
<column name="i1_fu_230">9, 2, 8, 16</column>
<column name="i2_fu_222">9, 2, 8, 16</column>
<column name="indvar_flatten13_fu_242">9, 2, 16, 32</column>
<column name="indvar_flatten_fu_234">9, 2, 12, 24</column>
<column name="indvar_fu_226">9, 2, 4, 8</column>
<column name="kernel_output_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="bitcast_ln126_10_reg_1826">32, 0, 32, 0</column>
<column name="bitcast_ln126_11_reg_1834">32, 0, 32, 0</column>
<column name="bitcast_ln126_12_reg_1842">32, 0, 32, 0</column>
<column name="bitcast_ln126_13_reg_1850">32, 0, 32, 0</column>
<column name="bitcast_ln126_14_reg_1858">32, 0, 32, 0</column>
<column name="bitcast_ln126_15_reg_1866">32, 0, 32, 0</column>
<column name="bitcast_ln126_1_reg_1754">32, 0, 32, 0</column>
<column name="bitcast_ln126_2_reg_1762">32, 0, 32, 0</column>
<column name="bitcast_ln126_3_reg_1770">32, 0, 32, 0</column>
<column name="bitcast_ln126_4_reg_1778">32, 0, 32, 0</column>
<column name="bitcast_ln126_5_reg_1786">32, 0, 32, 0</column>
<column name="bitcast_ln126_6_reg_1794">32, 0, 32, 0</column>
<column name="bitcast_ln126_7_reg_1802">32, 0, 32, 0</column>
<column name="bitcast_ln126_8_reg_1810">32, 0, 32, 0</column>
<column name="bitcast_ln126_9_reg_1818">32, 0, 32, 0</column>
<column name="bitcast_ln126_reg_1746">32, 0, 32, 0</column>
<column name="i0_fu_238">5, 0, 5, 0</column>
<column name="i1_fu_230">8, 0, 8, 0</column>
<column name="i2_fu_222">8, 0, 8, 0</column>
<column name="icmp_ln112_reg_1714">1, 0, 1, 0</column>
<column name="icmp_ln113_reg_1718">1, 0, 1, 0</column>
<column name="indvar_flatten13_fu_242">16, 0, 16, 0</column>
<column name="indvar_flatten_fu_234">12, 0, 12, 0</column>
<column name="indvar_fu_226">4, 0, 4, 0</column>
<column name="or_ln113_reg_1731">1, 0, 1, 0</column>
<column name="select_ln112_1_reg_1725">5, 0, 5, 0</column>
<column name="sub_ln133_1_reg_1740">13, 0, 15, 2</column>
<column name="trunc_ln113_reg_1736">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_output_S0_Pipeline_VITIS_LOOP_112_1_VITIS_LOOP_113_2_VITIS_LOOP_114_3, return value</column>
<column name="m_axi_kernel_output_AWVALID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWREADY">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWADDR">out, 64, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWLEN">out, 32, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWSIZE">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWBURST">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWLOCK">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWCACHE">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWPROT">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWQOS">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWREGION">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWUSER">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WVALID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WREADY">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WDATA">out, 512, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WSTRB">out, 64, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WLAST">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WUSER">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARVALID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARREADY">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARADDR">out, 64, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARLEN">out, 32, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARSIZE">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARBURST">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARLOCK">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARCACHE">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARPROT">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARQOS">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARREGION">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARUSER">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RVALID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RREADY">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RDATA">in, 512, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RLAST">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RFIFONUM">in, 9, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RUSER">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RRESP">in, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BVALID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BREADY">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BRESP">in, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BUSER">in, 1, m_axi, kernel_output, pointer</column>
<column name="sext_ln112">in, 58, ap_none, sext_ln112, scalar</column>
<column name="output_0_0_address0">out, 15, ap_memory, output_0_0, array</column>
<column name="output_0_0_ce0">out, 1, ap_memory, output_0_0, array</column>
<column name="output_0_0_we0">out, 1, ap_memory, output_0_0, array</column>
<column name="output_0_0_d0">out, 32, ap_memory, output_0_0, array</column>
<column name="output_0_0_address1">out, 15, ap_memory, output_0_0, array</column>
<column name="output_0_0_ce1">out, 1, ap_memory, output_0_0, array</column>
<column name="output_0_0_we1">out, 1, ap_memory, output_0_0, array</column>
<column name="output_0_0_d1">out, 32, ap_memory, output_0_0, array</column>
<column name="output_0_1_address0">out, 15, ap_memory, output_0_1, array</column>
<column name="output_0_1_ce0">out, 1, ap_memory, output_0_1, array</column>
<column name="output_0_1_we0">out, 1, ap_memory, output_0_1, array</column>
<column name="output_0_1_d0">out, 32, ap_memory, output_0_1, array</column>
<column name="output_0_1_address1">out, 15, ap_memory, output_0_1, array</column>
<column name="output_0_1_ce1">out, 1, ap_memory, output_0_1, array</column>
<column name="output_0_1_we1">out, 1, ap_memory, output_0_1, array</column>
<column name="output_0_1_d1">out, 32, ap_memory, output_0_1, array</column>
<column name="output_0_2_address0">out, 15, ap_memory, output_0_2, array</column>
<column name="output_0_2_ce0">out, 1, ap_memory, output_0_2, array</column>
<column name="output_0_2_we0">out, 1, ap_memory, output_0_2, array</column>
<column name="output_0_2_d0">out, 32, ap_memory, output_0_2, array</column>
<column name="output_0_2_address1">out, 15, ap_memory, output_0_2, array</column>
<column name="output_0_2_ce1">out, 1, ap_memory, output_0_2, array</column>
<column name="output_0_2_we1">out, 1, ap_memory, output_0_2, array</column>
<column name="output_0_2_d1">out, 32, ap_memory, output_0_2, array</column>
<column name="output_0_3_address0">out, 15, ap_memory, output_0_3, array</column>
<column name="output_0_3_ce0">out, 1, ap_memory, output_0_3, array</column>
<column name="output_0_3_we0">out, 1, ap_memory, output_0_3, array</column>
<column name="output_0_3_d0">out, 32, ap_memory, output_0_3, array</column>
<column name="output_0_3_address1">out, 15, ap_memory, output_0_3, array</column>
<column name="output_0_3_ce1">out, 1, ap_memory, output_0_3, array</column>
<column name="output_0_3_we1">out, 1, ap_memory, output_0_3, array</column>
<column name="output_0_3_d1">out, 32, ap_memory, output_0_3, array</column>
<column name="output_0_4_address0">out, 15, ap_memory, output_0_4, array</column>
<column name="output_0_4_ce0">out, 1, ap_memory, output_0_4, array</column>
<column name="output_0_4_we0">out, 1, ap_memory, output_0_4, array</column>
<column name="output_0_4_d0">out, 32, ap_memory, output_0_4, array</column>
<column name="output_0_4_address1">out, 15, ap_memory, output_0_4, array</column>
<column name="output_0_4_ce1">out, 1, ap_memory, output_0_4, array</column>
<column name="output_0_4_we1">out, 1, ap_memory, output_0_4, array</column>
<column name="output_0_4_d1">out, 32, ap_memory, output_0_4, array</column>
<column name="output_0_5_address0">out, 15, ap_memory, output_0_5, array</column>
<column name="output_0_5_ce0">out, 1, ap_memory, output_0_5, array</column>
<column name="output_0_5_we0">out, 1, ap_memory, output_0_5, array</column>
<column name="output_0_5_d0">out, 32, ap_memory, output_0_5, array</column>
<column name="output_0_5_address1">out, 15, ap_memory, output_0_5, array</column>
<column name="output_0_5_ce1">out, 1, ap_memory, output_0_5, array</column>
<column name="output_0_5_we1">out, 1, ap_memory, output_0_5, array</column>
<column name="output_0_5_d1">out, 32, ap_memory, output_0_5, array</column>
<column name="output_0_6_address0">out, 15, ap_memory, output_0_6, array</column>
<column name="output_0_6_ce0">out, 1, ap_memory, output_0_6, array</column>
<column name="output_0_6_we0">out, 1, ap_memory, output_0_6, array</column>
<column name="output_0_6_d0">out, 32, ap_memory, output_0_6, array</column>
<column name="output_0_6_address1">out, 15, ap_memory, output_0_6, array</column>
<column name="output_0_6_ce1">out, 1, ap_memory, output_0_6, array</column>
<column name="output_0_6_we1">out, 1, ap_memory, output_0_6, array</column>
<column name="output_0_6_d1">out, 32, ap_memory, output_0_6, array</column>
<column name="output_0_7_address0">out, 15, ap_memory, output_0_7, array</column>
<column name="output_0_7_ce0">out, 1, ap_memory, output_0_7, array</column>
<column name="output_0_7_we0">out, 1, ap_memory, output_0_7, array</column>
<column name="output_0_7_d0">out, 32, ap_memory, output_0_7, array</column>
<column name="output_0_7_address1">out, 15, ap_memory, output_0_7, array</column>
<column name="output_0_7_ce1">out, 1, ap_memory, output_0_7, array</column>
<column name="output_0_7_we1">out, 1, ap_memory, output_0_7, array</column>
<column name="output_0_7_d1">out, 32, ap_memory, output_0_7, array</column>
<column name="output_1_0_address0">out, 15, ap_memory, output_1_0, array</column>
<column name="output_1_0_ce0">out, 1, ap_memory, output_1_0, array</column>
<column name="output_1_0_we0">out, 1, ap_memory, output_1_0, array</column>
<column name="output_1_0_d0">out, 32, ap_memory, output_1_0, array</column>
<column name="output_1_0_address1">out, 15, ap_memory, output_1_0, array</column>
<column name="output_1_0_ce1">out, 1, ap_memory, output_1_0, array</column>
<column name="output_1_0_we1">out, 1, ap_memory, output_1_0, array</column>
<column name="output_1_0_d1">out, 32, ap_memory, output_1_0, array</column>
<column name="output_1_1_address0">out, 15, ap_memory, output_1_1, array</column>
<column name="output_1_1_ce0">out, 1, ap_memory, output_1_1, array</column>
<column name="output_1_1_we0">out, 1, ap_memory, output_1_1, array</column>
<column name="output_1_1_d0">out, 32, ap_memory, output_1_1, array</column>
<column name="output_1_1_address1">out, 15, ap_memory, output_1_1, array</column>
<column name="output_1_1_ce1">out, 1, ap_memory, output_1_1, array</column>
<column name="output_1_1_we1">out, 1, ap_memory, output_1_1, array</column>
<column name="output_1_1_d1">out, 32, ap_memory, output_1_1, array</column>
<column name="output_1_2_address0">out, 15, ap_memory, output_1_2, array</column>
<column name="output_1_2_ce0">out, 1, ap_memory, output_1_2, array</column>
<column name="output_1_2_we0">out, 1, ap_memory, output_1_2, array</column>
<column name="output_1_2_d0">out, 32, ap_memory, output_1_2, array</column>
<column name="output_1_2_address1">out, 15, ap_memory, output_1_2, array</column>
<column name="output_1_2_ce1">out, 1, ap_memory, output_1_2, array</column>
<column name="output_1_2_we1">out, 1, ap_memory, output_1_2, array</column>
<column name="output_1_2_d1">out, 32, ap_memory, output_1_2, array</column>
<column name="output_1_3_address0">out, 15, ap_memory, output_1_3, array</column>
<column name="output_1_3_ce0">out, 1, ap_memory, output_1_3, array</column>
<column name="output_1_3_we0">out, 1, ap_memory, output_1_3, array</column>
<column name="output_1_3_d0">out, 32, ap_memory, output_1_3, array</column>
<column name="output_1_3_address1">out, 15, ap_memory, output_1_3, array</column>
<column name="output_1_3_ce1">out, 1, ap_memory, output_1_3, array</column>
<column name="output_1_3_we1">out, 1, ap_memory, output_1_3, array</column>
<column name="output_1_3_d1">out, 32, ap_memory, output_1_3, array</column>
<column name="output_1_4_address0">out, 15, ap_memory, output_1_4, array</column>
<column name="output_1_4_ce0">out, 1, ap_memory, output_1_4, array</column>
<column name="output_1_4_we0">out, 1, ap_memory, output_1_4, array</column>
<column name="output_1_4_d0">out, 32, ap_memory, output_1_4, array</column>
<column name="output_1_4_address1">out, 15, ap_memory, output_1_4, array</column>
<column name="output_1_4_ce1">out, 1, ap_memory, output_1_4, array</column>
<column name="output_1_4_we1">out, 1, ap_memory, output_1_4, array</column>
<column name="output_1_4_d1">out, 32, ap_memory, output_1_4, array</column>
<column name="output_1_5_address0">out, 15, ap_memory, output_1_5, array</column>
<column name="output_1_5_ce0">out, 1, ap_memory, output_1_5, array</column>
<column name="output_1_5_we0">out, 1, ap_memory, output_1_5, array</column>
<column name="output_1_5_d0">out, 32, ap_memory, output_1_5, array</column>
<column name="output_1_5_address1">out, 15, ap_memory, output_1_5, array</column>
<column name="output_1_5_ce1">out, 1, ap_memory, output_1_5, array</column>
<column name="output_1_5_we1">out, 1, ap_memory, output_1_5, array</column>
<column name="output_1_5_d1">out, 32, ap_memory, output_1_5, array</column>
<column name="output_1_6_address0">out, 15, ap_memory, output_1_6, array</column>
<column name="output_1_6_ce0">out, 1, ap_memory, output_1_6, array</column>
<column name="output_1_6_we0">out, 1, ap_memory, output_1_6, array</column>
<column name="output_1_6_d0">out, 32, ap_memory, output_1_6, array</column>
<column name="output_1_6_address1">out, 15, ap_memory, output_1_6, array</column>
<column name="output_1_6_ce1">out, 1, ap_memory, output_1_6, array</column>
<column name="output_1_6_we1">out, 1, ap_memory, output_1_6, array</column>
<column name="output_1_6_d1">out, 32, ap_memory, output_1_6, array</column>
<column name="output_1_7_address0">out, 15, ap_memory, output_1_7, array</column>
<column name="output_1_7_ce0">out, 1, ap_memory, output_1_7, array</column>
<column name="output_1_7_we0">out, 1, ap_memory, output_1_7, array</column>
<column name="output_1_7_d0">out, 32, ap_memory, output_1_7, array</column>
<column name="output_1_7_address1">out, 15, ap_memory, output_1_7, array</column>
<column name="output_1_7_ce1">out, 1, ap_memory, output_1_7, array</column>
<column name="output_1_7_we1">out, 1, ap_memory, output_1_7, array</column>
<column name="output_1_7_d1">out, 32, ap_memory, output_1_7, array</column>
<column name="output_2_0_address0">out, 15, ap_memory, output_2_0, array</column>
<column name="output_2_0_ce0">out, 1, ap_memory, output_2_0, array</column>
<column name="output_2_0_we0">out, 1, ap_memory, output_2_0, array</column>
<column name="output_2_0_d0">out, 32, ap_memory, output_2_0, array</column>
<column name="output_2_0_address1">out, 15, ap_memory, output_2_0, array</column>
<column name="output_2_0_ce1">out, 1, ap_memory, output_2_0, array</column>
<column name="output_2_0_we1">out, 1, ap_memory, output_2_0, array</column>
<column name="output_2_0_d1">out, 32, ap_memory, output_2_0, array</column>
<column name="output_2_1_address0">out, 15, ap_memory, output_2_1, array</column>
<column name="output_2_1_ce0">out, 1, ap_memory, output_2_1, array</column>
<column name="output_2_1_we0">out, 1, ap_memory, output_2_1, array</column>
<column name="output_2_1_d0">out, 32, ap_memory, output_2_1, array</column>
<column name="output_2_1_address1">out, 15, ap_memory, output_2_1, array</column>
<column name="output_2_1_ce1">out, 1, ap_memory, output_2_1, array</column>
<column name="output_2_1_we1">out, 1, ap_memory, output_2_1, array</column>
<column name="output_2_1_d1">out, 32, ap_memory, output_2_1, array</column>
<column name="output_2_2_address0">out, 15, ap_memory, output_2_2, array</column>
<column name="output_2_2_ce0">out, 1, ap_memory, output_2_2, array</column>
<column name="output_2_2_we0">out, 1, ap_memory, output_2_2, array</column>
<column name="output_2_2_d0">out, 32, ap_memory, output_2_2, array</column>
<column name="output_2_2_address1">out, 15, ap_memory, output_2_2, array</column>
<column name="output_2_2_ce1">out, 1, ap_memory, output_2_2, array</column>
<column name="output_2_2_we1">out, 1, ap_memory, output_2_2, array</column>
<column name="output_2_2_d1">out, 32, ap_memory, output_2_2, array</column>
<column name="output_2_3_address0">out, 15, ap_memory, output_2_3, array</column>
<column name="output_2_3_ce0">out, 1, ap_memory, output_2_3, array</column>
<column name="output_2_3_we0">out, 1, ap_memory, output_2_3, array</column>
<column name="output_2_3_d0">out, 32, ap_memory, output_2_3, array</column>
<column name="output_2_3_address1">out, 15, ap_memory, output_2_3, array</column>
<column name="output_2_3_ce1">out, 1, ap_memory, output_2_3, array</column>
<column name="output_2_3_we1">out, 1, ap_memory, output_2_3, array</column>
<column name="output_2_3_d1">out, 32, ap_memory, output_2_3, array</column>
<column name="output_2_4_address0">out, 15, ap_memory, output_2_4, array</column>
<column name="output_2_4_ce0">out, 1, ap_memory, output_2_4, array</column>
<column name="output_2_4_we0">out, 1, ap_memory, output_2_4, array</column>
<column name="output_2_4_d0">out, 32, ap_memory, output_2_4, array</column>
<column name="output_2_4_address1">out, 15, ap_memory, output_2_4, array</column>
<column name="output_2_4_ce1">out, 1, ap_memory, output_2_4, array</column>
<column name="output_2_4_we1">out, 1, ap_memory, output_2_4, array</column>
<column name="output_2_4_d1">out, 32, ap_memory, output_2_4, array</column>
<column name="output_2_5_address0">out, 15, ap_memory, output_2_5, array</column>
<column name="output_2_5_ce0">out, 1, ap_memory, output_2_5, array</column>
<column name="output_2_5_we0">out, 1, ap_memory, output_2_5, array</column>
<column name="output_2_5_d0">out, 32, ap_memory, output_2_5, array</column>
<column name="output_2_5_address1">out, 15, ap_memory, output_2_5, array</column>
<column name="output_2_5_ce1">out, 1, ap_memory, output_2_5, array</column>
<column name="output_2_5_we1">out, 1, ap_memory, output_2_5, array</column>
<column name="output_2_5_d1">out, 32, ap_memory, output_2_5, array</column>
<column name="output_2_6_address0">out, 15, ap_memory, output_2_6, array</column>
<column name="output_2_6_ce0">out, 1, ap_memory, output_2_6, array</column>
<column name="output_2_6_we0">out, 1, ap_memory, output_2_6, array</column>
<column name="output_2_6_d0">out, 32, ap_memory, output_2_6, array</column>
<column name="output_2_6_address1">out, 15, ap_memory, output_2_6, array</column>
<column name="output_2_6_ce1">out, 1, ap_memory, output_2_6, array</column>
<column name="output_2_6_we1">out, 1, ap_memory, output_2_6, array</column>
<column name="output_2_6_d1">out, 32, ap_memory, output_2_6, array</column>
<column name="output_2_7_address0">out, 15, ap_memory, output_2_7, array</column>
<column name="output_2_7_ce0">out, 1, ap_memory, output_2_7, array</column>
<column name="output_2_7_we0">out, 1, ap_memory, output_2_7, array</column>
<column name="output_2_7_d0">out, 32, ap_memory, output_2_7, array</column>
<column name="output_2_7_address1">out, 15, ap_memory, output_2_7, array</column>
<column name="output_2_7_ce1">out, 1, ap_memory, output_2_7, array</column>
<column name="output_2_7_we1">out, 1, ap_memory, output_2_7, array</column>
<column name="output_2_7_d1">out, 32, ap_memory, output_2_7, array</column>
<column name="output_3_0_address0">out, 15, ap_memory, output_3_0, array</column>
<column name="output_3_0_ce0">out, 1, ap_memory, output_3_0, array</column>
<column name="output_3_0_we0">out, 1, ap_memory, output_3_0, array</column>
<column name="output_3_0_d0">out, 32, ap_memory, output_3_0, array</column>
<column name="output_3_0_address1">out, 15, ap_memory, output_3_0, array</column>
<column name="output_3_0_ce1">out, 1, ap_memory, output_3_0, array</column>
<column name="output_3_0_we1">out, 1, ap_memory, output_3_0, array</column>
<column name="output_3_0_d1">out, 32, ap_memory, output_3_0, array</column>
<column name="output_3_1_address0">out, 15, ap_memory, output_3_1, array</column>
<column name="output_3_1_ce0">out, 1, ap_memory, output_3_1, array</column>
<column name="output_3_1_we0">out, 1, ap_memory, output_3_1, array</column>
<column name="output_3_1_d0">out, 32, ap_memory, output_3_1, array</column>
<column name="output_3_1_address1">out, 15, ap_memory, output_3_1, array</column>
<column name="output_3_1_ce1">out, 1, ap_memory, output_3_1, array</column>
<column name="output_3_1_we1">out, 1, ap_memory, output_3_1, array</column>
<column name="output_3_1_d1">out, 32, ap_memory, output_3_1, array</column>
<column name="output_3_2_address0">out, 15, ap_memory, output_3_2, array</column>
<column name="output_3_2_ce0">out, 1, ap_memory, output_3_2, array</column>
<column name="output_3_2_we0">out, 1, ap_memory, output_3_2, array</column>
<column name="output_3_2_d0">out, 32, ap_memory, output_3_2, array</column>
<column name="output_3_2_address1">out, 15, ap_memory, output_3_2, array</column>
<column name="output_3_2_ce1">out, 1, ap_memory, output_3_2, array</column>
<column name="output_3_2_we1">out, 1, ap_memory, output_3_2, array</column>
<column name="output_3_2_d1">out, 32, ap_memory, output_3_2, array</column>
<column name="output_3_3_address0">out, 15, ap_memory, output_3_3, array</column>
<column name="output_3_3_ce0">out, 1, ap_memory, output_3_3, array</column>
<column name="output_3_3_we0">out, 1, ap_memory, output_3_3, array</column>
<column name="output_3_3_d0">out, 32, ap_memory, output_3_3, array</column>
<column name="output_3_3_address1">out, 15, ap_memory, output_3_3, array</column>
<column name="output_3_3_ce1">out, 1, ap_memory, output_3_3, array</column>
<column name="output_3_3_we1">out, 1, ap_memory, output_3_3, array</column>
<column name="output_3_3_d1">out, 32, ap_memory, output_3_3, array</column>
<column name="output_3_4_address0">out, 15, ap_memory, output_3_4, array</column>
<column name="output_3_4_ce0">out, 1, ap_memory, output_3_4, array</column>
<column name="output_3_4_we0">out, 1, ap_memory, output_3_4, array</column>
<column name="output_3_4_d0">out, 32, ap_memory, output_3_4, array</column>
<column name="output_3_4_address1">out, 15, ap_memory, output_3_4, array</column>
<column name="output_3_4_ce1">out, 1, ap_memory, output_3_4, array</column>
<column name="output_3_4_we1">out, 1, ap_memory, output_3_4, array</column>
<column name="output_3_4_d1">out, 32, ap_memory, output_3_4, array</column>
<column name="output_3_5_address0">out, 15, ap_memory, output_3_5, array</column>
<column name="output_3_5_ce0">out, 1, ap_memory, output_3_5, array</column>
<column name="output_3_5_we0">out, 1, ap_memory, output_3_5, array</column>
<column name="output_3_5_d0">out, 32, ap_memory, output_3_5, array</column>
<column name="output_3_5_address1">out, 15, ap_memory, output_3_5, array</column>
<column name="output_3_5_ce1">out, 1, ap_memory, output_3_5, array</column>
<column name="output_3_5_we1">out, 1, ap_memory, output_3_5, array</column>
<column name="output_3_5_d1">out, 32, ap_memory, output_3_5, array</column>
<column name="output_3_6_address0">out, 15, ap_memory, output_3_6, array</column>
<column name="output_3_6_ce0">out, 1, ap_memory, output_3_6, array</column>
<column name="output_3_6_we0">out, 1, ap_memory, output_3_6, array</column>
<column name="output_3_6_d0">out, 32, ap_memory, output_3_6, array</column>
<column name="output_3_6_address1">out, 15, ap_memory, output_3_6, array</column>
<column name="output_3_6_ce1">out, 1, ap_memory, output_3_6, array</column>
<column name="output_3_6_we1">out, 1, ap_memory, output_3_6, array</column>
<column name="output_3_6_d1">out, 32, ap_memory, output_3_6, array</column>
<column name="output_3_7_address0">out, 15, ap_memory, output_3_7, array</column>
<column name="output_3_7_ce0">out, 1, ap_memory, output_3_7, array</column>
<column name="output_3_7_we0">out, 1, ap_memory, output_3_7, array</column>
<column name="output_3_7_d0">out, 32, ap_memory, output_3_7, array</column>
<column name="output_3_7_address1">out, 15, ap_memory, output_3_7, array</column>
<column name="output_3_7_ce1">out, 1, ap_memory, output_3_7, array</column>
<column name="output_3_7_we1">out, 1, ap_memory, output_3_7, array</column>
<column name="output_3_7_d1">out, 32, ap_memory, output_3_7, array</column>
</table>
</item>
</section>
</profile>
