{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534188102252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534188102260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 13 15:21:42 2018 " "Processing started: Mon Aug 13 15:21:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534188102260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534188102260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534188102260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1534188102905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 5 5 " "Found 5 design units, including 5 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112189 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_seg_decoder " "Found entity 2: seven_seg_decoder" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112189 ""} { "Info" "ISGN_ENTITY_NAME" "3 theCounter " "Found entity 3: theCounter" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112189 ""} { "Info" "ISGN_ENTITY_NAME" "4 RateDivider " "Found entity 4: RateDivider" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112189 ""} { "Info" "ISGN_ENTITY_NAME" "5 DisplayCounter " "Found entity 5: DisplayCounter" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112189 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 endgame.v(98) " "Verilog HDL Expression warning at endgame.v(98): truncated literal to match 8 bits" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1534188112192 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 endgame.v(103) " "Verilog HDL Expression warning at endgame.v(103): truncated literal to match 8 bits" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1534188112193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endgame.v 3 3 " "Found 3 design units, including 3 entities, in source file endgame.v" { { "Info" "ISGN_ENTITY_NAME" "1 endgame " "Found entity 1: endgame" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112196 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathe " "Found entity 2: datapathe" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112196 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMe " "Found entity 3: FSMe" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112196 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/endgame.v " "Can't analyze file -- file output_files/endgame.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1534188112199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 comparator.v(302) " "Verilog HDL Expression warning at comparator.v(302): truncated literal to match 1 bits" {  } { { "comparator.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/comparator.v" 302 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1534188112202 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 comparator.v(304) " "Verilog HDL Expression warning at comparator.v(304): truncated literal to match 1 bits" {  } { { "comparator.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/comparator.v" 304 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1534188112202 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 comparator.v(309) " "Verilog HDL Expression warning at comparator.v(309): truncated literal to match 1 bits" {  } { { "comparator.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/comparator.v" 309 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1534188112202 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 comparator.v(311) " "Verilog HDL Expression warning at comparator.v(311): truncated literal to match 1 bits" {  } { { "comparator.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/comparator.v" 311 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1534188112202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu.v 3 3 " "Found 3 design units, including 3 entities, in source file menu.v" { { "Info" "ISGN_ENTITY_NAME" "1 menu " "Found entity 1: menu" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112207 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathm " "Found entity 2: datapathm" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112207 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMm " "Found entity 3: FSMm" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car4.v(277) " "Verilog HDL Declaration information at car4.v(277): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car4.v 3 3 " "Found 3 design units, including 3 entities, in source file car4.v" { { "Info" "ISGN_ENTITY_NAME" "1 car4 " "Found entity 1: car4" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112211 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath4 " "Found entity 2: datapath4" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112211 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM4 " "Found entity 3: FSM4" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car1.v(278) " "Verilog HDL Declaration information at car1.v(278): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car1.v 3 3 " "Found 3 design units, including 3 entities, in source file car1.v" { { "Info" "ISGN_ENTITY_NAME" "1 car1 " "Found entity 1: car1" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112214 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath1 " "Found entity 2: datapath1" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112214 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM1 " "Found entity 3: FSM1" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car3.v(276) " "Verilog HDL Declaration information at car3.v(276): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car3.v 3 3 " "Found 3 design units, including 3 entities, in source file car3.v" { { "Info" "ISGN_ENTITY_NAME" "1 car3 " "Found entity 1: car3" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112230 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath2 " "Found entity 2: datapath2" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112230 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM2 " "Found entity 3: FSM2" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car2.v(276) " "Verilog HDL Declaration information at car2.v(276): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car2.v 3 3 " "Found 3 design units, including 3 entities, in source file car2.v" { { "Info" "ISGN_ENTITY_NAME" "1 car2 " "Found entity 1: car2" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112233 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112233 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM " "Found entity 3: FSM" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 3 3 " "Found 3 design units, including 3 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112237 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath3 " "Found entity 2: datapath3" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112237 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM3 " "Found entity 3: FSM3" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "crushed Crushed project.v(567) " "Verilog HDL Declaration information at project.v(567): object \"crushed\" differs only in case from object \"Crushed\" in the same scope" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 567 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 3 3 " "Found 3 design units, including 3 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112244 ""} { "Info" "ISGN_ENTITY_NAME" "2 BIGFSM " "Found entity 2: BIGFSM" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112244 ""} { "Info" "ISGN_ENTITY_NAME" "3 clearAll " "Found entity 3: clearAll" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car5.v(170) " "Verilog HDL Declaration information at car5.v(170): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 170 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car5.v 3 3 " "Found 3 design units, including 3 entities, in source file car5.v" { { "Info" "ISGN_ENTITY_NAME" "1 car5 " "Found entity 1: car5" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112248 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcar5 " "Found entity 2: datapathcar5" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112248 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcar5 " "Found entity 3: FSMcar5" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car6.v(168) " "Verilog HDL Declaration information at car6.v(168): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car6.v 3 3 " "Found 3 design units, including 3 entities, in source file car6.v" { { "Info" "ISGN_ENTITY_NAME" "1 car6 " "Found entity 1: car6" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112252 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcar6 " "Found entity 2: datapathcar6" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112252 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcar6 " "Found entity 3: FSMcar6" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car7.v(168) " "Verilog HDL Declaration information at car7.v(168): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car7.v 3 3 " "Found 3 design units, including 3 entities, in source file car7.v" { { "Info" "ISGN_ENTITY_NAME" "1 car7 " "Found entity 1: car7" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112255 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcar7 " "Found entity 2: datapathcar7" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112255 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcar7 " "Found entity 3: FSMcar7" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car8.v(168) " "Verilog HDL Declaration information at car8.v(168): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car8.v 3 3 " "Found 3 design units, including 3 entities, in source file car8.v" { { "Info" "ISGN_ENTITY_NAME" "1 car8 " "Found entity 1: car8" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112259 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcar8 " "Found entity 2: datapathcar8" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112259 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcar8 " "Found entity 3: FSMcar8" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW motocar9.v(191) " "Verilog HDL Declaration information at motocar9.v(191): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motocar9.v 3 3 " "Found 3 design units, including 3 entities, in source file motocar9.v" { { "Info" "ISGN_ENTITY_NAME" "1 motocar9 " "Found entity 1: motocar9" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112263 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcar9 " "Found entity 2: datapathcar9" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112263 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcar9 " "Found entity 3: FSMcar9" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW motocar10.v(191) " "Verilog HDL Declaration information at motocar10.v(191): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motocar10.v 3 3 " "Found 3 design units, including 3 entities, in source file motocar10.v" { { "Info" "ISGN_ENTITY_NAME" "1 motocar10 " "Found entity 1: motocar10" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112267 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcar10 " "Found entity 2: datapathcar10" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112267 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcar10 " "Found entity 3: FSMcar10" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrance.v 3 3 " "Found 3 design units, including 3 entities, in source file entrance.v" { { "Info" "ISGN_ENTITY_NAME" "1 entrance " "Found entity 1: entrance" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112271 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathentrance " "Found entity 2: datapathentrance" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112271 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMentrance " "Found entity 3: FSMentrance" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112271 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/project.v " "Can't analyze file -- file output_files/project.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1534188112274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car12.v(168) " "Verilog HDL Declaration information at car12.v(168): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car12.v 3 3 " "Found 3 design units, including 3 entities, in source file car12.v" { { "Info" "ISGN_ENTITY_NAME" "1 car12 " "Found entity 1: car12" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112277 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath12 " "Found entity 2: datapath12" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112277 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM12 " "Found entity 3: FSM12" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crush.v 3 3 " "Found 3 design units, including 3 entities, in source file crush.v" { { "Info" "ISGN_ENTITY_NAME" "1 crush " "Found entity 1: crush" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112281 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapathcrush " "Found entity 2: datapathcrush" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112281 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSMcrush " "Found entity 3: FSMcrush" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112281 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable counter.v(40) " "Verilog HDL Implicit Net warning at counter.v(40): created implicit net for \"enable\"" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188112282 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(384) " "Verilog HDL Instantiation warning at project.v(384): instance has no name" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 384 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1534188112299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534188112380 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ENcount project.v(102) " "Verilog HDL Always Construct warning at project.v(102): inferring latch(es) for variable \"ENcount\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112383 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ENcount project.v(102) " "Inferred latch for \"ENcount\" at project.v(102)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112383 "|project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "project.v" "VGA" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188112436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112438 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534188112438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/study/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altsyncram_m6m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altsyncram_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188112665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112666 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1534188112666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534188112713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/study/quartus/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count0 " "Elaborating entity \"counter\" for hierarchy \"counter:count0\"" {  } { { "project.v" "count0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "theCounter counter:count0\|theCounter:t0 " "Elaborating entity \"theCounter\" for hierarchy \"counter:count0\|theCounter:t0\"" {  } { { "counter.v" "t0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(41) " "Verilog HDL assignment warning at counter.v(41): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112721 "|project|counter:count0|theCounter:t0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider counter:count0\|theCounter:t0\|RateDivider:r0 " "Elaborating entity \"RateDivider\" for hierarchy \"counter:count0\|theCounter:t0\|RateDivider:r0\"" {  } { { "counter.v" "r0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayCounter counter:count0\|theCounter:t0\|DisplayCounter:d0 " "Elaborating entity \"DisplayCounter\" for hierarchy \"counter:count0\|theCounter:t0\|DisplayCounter:d0\"" {  } { { "counter.v" "d0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder counter:count0\|seven_seg_decoder:s0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"counter:count0\|seven_seg_decoder:s0\"" {  } { { "counter.v" "s0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrance entrance:entrance0 " "Elaborating entity \"entrance\" for hierarchy \"entrance:entrance0\"" {  } { { "project.v" "entrance0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112725 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x entrance.v(35) " "Verilog HDL Always Construct warning at entrance.v(35): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y entrance.v(35) " "Verilog HDL Always Construct warning at entrance.v(35): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] entrance.v(39) " "Inferred latch for \"y\[0\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] entrance.v(39) " "Inferred latch for \"y\[1\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] entrance.v(39) " "Inferred latch for \"y\[2\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] entrance.v(39) " "Inferred latch for \"y\[3\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] entrance.v(39) " "Inferred latch for \"y\[4\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] entrance.v(39) " "Inferred latch for \"y\[5\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] entrance.v(39) " "Inferred latch for \"y\[6\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] entrance.v(39) " "Inferred latch for \"x\[0\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] entrance.v(39) " "Inferred latch for \"x\[1\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] entrance.v(39) " "Inferred latch for \"x\[2\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] entrance.v(39) " "Inferred latch for \"x\[3\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] entrance.v(39) " "Inferred latch for \"x\[4\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] entrance.v(39) " "Inferred latch for \"x\[5\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] entrance.v(39) " "Inferred latch for \"x\[6\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] entrance.v(39) " "Inferred latch for \"x\[7\]\" at entrance.v(39)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112727 "|project|entrance:entrance0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathentrance entrance:entrance0\|datapathentrance:d0 " "Elaborating entity \"datapathentrance\" for hierarchy \"entrance:entrance0\|datapathentrance:d0\"" {  } { { "entrance.v" "d0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 entrance.v(99) " "Verilog HDL assignment warning at entrance.v(99): truncated value with size 32 to match size of target (8)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112729 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 entrance.v(111) " "Verilog HDL assignment warning at entrance.v(111): truncated value with size 32 to match size of target (6)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112729 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 entrance.v(117) " "Verilog HDL assignment warning at entrance.v(117): truncated value with size 32 to match size of target (8)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112729 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 entrance.v(118) " "Verilog HDL assignment warning at entrance.v(118): truncated value with size 32 to match size of target (7)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112729 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 entrance.v(119) " "Verilog HDL assignment warning at entrance.v(119): truncated value with size 32 to match size of target (1)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112729 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 entrance.v(120) " "Verilog HDL assignment warning at entrance.v(120): truncated value with size 32 to match size of target (1)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112729 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 entrance.v(132) " "Verilog HDL assignment warning at entrance.v(132): truncated value with size 32 to match size of target (2)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112729 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 entrance.v(145) " "Verilog HDL assignment warning at entrance.v(145): truncated value with size 32 to match size of target (2)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112729 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 entrance.v(150) " "Verilog HDL assignment warning at entrance.v(150): truncated value with size 8 to match size of target (7)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112729 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 entrance.v(152) " "Verilog HDL assignment warning at entrance.v(152): truncated value with size 8 to match size of target (7)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112730 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 entrance.v(153) " "Verilog HDL assignment warning at entrance.v(153): truncated value with size 32 to match size of target (1)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112730 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 entrance.v(154) " "Verilog HDL assignment warning at entrance.v(154): truncated value with size 32 to match size of target (1)" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112730 "|project|entrance:entrance0|datapathentrance:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMentrance entrance:entrance0\|FSMentrance:f0 " "Elaborating entity \"FSMentrance\" for hierarchy \"entrance:entrance0\|FSMentrance:f0\"" {  } { { "entrance.v" "f0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background background:b0 " "Elaborating entity \"background\" for hierarchy \"background:b0\"" {  } { { "project.v" "b0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112731 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x background.v(34) " "Verilog HDL Always Construct warning at background.v(34): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112733 "|project|background:b0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y background.v(34) " "Verilog HDL Always Construct warning at background.v(34): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112733 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] background.v(38) " "Inferred latch for \"y\[0\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112733 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] background.v(38) " "Inferred latch for \"y\[1\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112734 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] background.v(38) " "Inferred latch for \"y\[2\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112734 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] background.v(38) " "Inferred latch for \"y\[3\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112734 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] background.v(38) " "Inferred latch for \"y\[4\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112734 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] background.v(38) " "Inferred latch for \"y\[5\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112734 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] background.v(38) " "Inferred latch for \"y\[6\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112734 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] background.v(38) " "Inferred latch for \"x\[0\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112734 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] background.v(38) " "Inferred latch for \"x\[1\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112734 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] background.v(38) " "Inferred latch for \"x\[2\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112734 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] background.v(38) " "Inferred latch for \"x\[3\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112734 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] background.v(38) " "Inferred latch for \"x\[4\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112734 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] background.v(38) " "Inferred latch for \"x\[5\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112734 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] background.v(38) " "Inferred latch for \"x\[6\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112735 "|project|background:b0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] background.v(38) " "Inferred latch for \"x\[7\]\" at background.v(38)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112735 "|project|background:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath3 background:b0\|datapath3:d0 " "Elaborating entity \"datapath3\" for hierarchy \"background:b0\|datapath3:d0\"" {  } { { "background.v" "d0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 background.v(95) " "Verilog HDL assignment warning at background.v(95): truncated value with size 32 to match size of target (1)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112749 "|project|background:b0|datapath3:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 background.v(111) " "Verilog HDL assignment warning at background.v(111): truncated value with size 32 to match size of target (1)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112749 "|project|background:b0|datapath3:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 background.v(120) " "Verilog HDL assignment warning at background.v(120): truncated value with size 8 to match size of target (7)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112749 "|project|background:b0|datapath3:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 background.v(127) " "Verilog HDL assignment warning at background.v(127): truncated value with size 32 to match size of target (1)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112750 "|project|background:b0|datapath3:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 background.v(143) " "Verilog HDL assignment warning at background.v(143): truncated value with size 32 to match size of target (1)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112750 "|project|background:b0|datapath3:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 background.v(160) " "Verilog HDL assignment warning at background.v(160): truncated value with size 32 to match size of target (1)" {  } { { "background.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112750 "|project|background:b0|datapath3:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM3 background:b0\|FSM3:f0 " "Elaborating entity \"FSM3\" for hierarchy \"background:b0\|FSM3:f0\"" {  } { { "background.v" "f0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu menu:m0 " "Elaborating entity \"menu\" for hierarchy \"menu:m0\"" {  } { { "project.v" "m0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathm menu:m0\|datapathm:dm " "Elaborating entity \"datapathm\" for hierarchy \"menu:m0\|datapathm:dm\"" {  } { { "menu.v" "dm" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(166) " "Verilog HDL assignment warning at menu.v(166): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112773 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(184) " "Verilog HDL assignment warning at menu.v(184): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112773 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(202) " "Verilog HDL assignment warning at menu.v(202): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112773 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(220) " "Verilog HDL assignment warning at menu.v(220): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112773 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(238) " "Verilog HDL assignment warning at menu.v(238): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112773 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(256) " "Verilog HDL assignment warning at menu.v(256): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112773 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(310) " "Verilog HDL assignment warning at menu.v(310): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112773 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(328) " "Verilog HDL assignment warning at menu.v(328): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112773 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(383) " "Verilog HDL assignment warning at menu.v(383): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112773 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(401) " "Verilog HDL assignment warning at menu.v(401): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112773 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 menu.v(413) " "Verilog HDL assignment warning at menu.v(413): truncated value with size 32 to match size of target (6)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 menu.v(423) " "Verilog HDL assignment warning at menu.v(423): truncated value with size 32 to match size of target (6)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(425) " "Verilog HDL assignment warning at menu.v(425): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 menu.v(426) " "Verilog HDL assignment warning at menu.v(426): truncated value with size 32 to match size of target (1)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x menu.v(430) " "Verilog HDL Always Construct warning at menu.v(430): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 430 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y menu.v(430) " "Verilog HDL Always Construct warning at menu.v(430): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 430 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] menu.v(434) " "Inferred latch for \"y\[0\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] menu.v(434) " "Inferred latch for \"y\[1\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] menu.v(434) " "Inferred latch for \"y\[2\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] menu.v(434) " "Inferred latch for \"y\[3\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] menu.v(434) " "Inferred latch for \"y\[4\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] menu.v(434) " "Inferred latch for \"y\[5\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] menu.v(434) " "Inferred latch for \"y\[6\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] menu.v(434) " "Inferred latch for \"x\[0\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] menu.v(434) " "Inferred latch for \"x\[1\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] menu.v(434) " "Inferred latch for \"x\[2\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] menu.v(434) " "Inferred latch for \"x\[3\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] menu.v(434) " "Inferred latch for \"x\[4\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] menu.v(434) " "Inferred latch for \"x\[5\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] menu.v(434) " "Inferred latch for \"x\[6\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] menu.v(434) " "Inferred latch for \"x\[7\]\" at menu.v(434)" {  } { { "menu.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 434 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112774 "|project|menu:m0|datapathm:dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMm menu:m0\|FSMm:Fm " "Elaborating entity \"FSMm\" for hierarchy \"menu:m0\|FSMm:Fm\"" {  } { { "menu.v" "Fm" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crush crush:crush0 " "Elaborating entity \"crush\" for hierarchy \"crush:crush0\"" {  } { { "project.v" "crush0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcrush crush:crush0\|datapathcrush:dm " "Elaborating entity \"datapathcrush\" for hierarchy \"crush:crush0\|datapathcrush:dm\"" {  } { { "crush.v" "dm" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(68) " "Verilog HDL assignment warning at crush.v(68): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112779 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(86) " "Verilog HDL assignment warning at crush.v(86): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112779 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(104) " "Verilog HDL assignment warning at crush.v(104): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112779 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(122) " "Verilog HDL assignment warning at crush.v(122): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112779 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(140) " "Verilog HDL assignment warning at crush.v(140): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112779 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(158) " "Verilog HDL assignment warning at crush.v(158): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112779 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(212) " "Verilog HDL assignment warning at crush.v(212): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112779 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(230) " "Verilog HDL assignment warning at crush.v(230): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112779 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(285) " "Verilog HDL assignment warning at crush.v(285): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112779 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(303) " "Verilog HDL assignment warning at crush.v(303): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112779 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 crush.v(315) " "Verilog HDL assignment warning at crush.v(315): truncated value with size 32 to match size of target (6)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112779 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 crush.v(325) " "Verilog HDL assignment warning at crush.v(325): truncated value with size 32 to match size of target (6)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(327) " "Verilog HDL assignment warning at crush.v(327): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 crush.v(328) " "Verilog HDL assignment warning at crush.v(328): truncated value with size 32 to match size of target (1)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x crush.v(332) " "Verilog HDL Always Construct warning at crush.v(332): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 332 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y crush.v(332) " "Verilog HDL Always Construct warning at crush.v(332): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 332 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] crush.v(336) " "Inferred latch for \"y\[0\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] crush.v(336) " "Inferred latch for \"y\[1\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] crush.v(336) " "Inferred latch for \"y\[2\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] crush.v(336) " "Inferred latch for \"y\[3\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] crush.v(336) " "Inferred latch for \"y\[4\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] crush.v(336) " "Inferred latch for \"y\[5\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] crush.v(336) " "Inferred latch for \"y\[6\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] crush.v(336) " "Inferred latch for \"x\[0\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] crush.v(336) " "Inferred latch for \"x\[1\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] crush.v(336) " "Inferred latch for \"x\[2\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] crush.v(336) " "Inferred latch for \"x\[3\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] crush.v(336) " "Inferred latch for \"x\[4\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] crush.v(336) " "Inferred latch for \"x\[5\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] crush.v(336) " "Inferred latch for \"x\[6\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] crush.v(336) " "Inferred latch for \"x\[7\]\" at crush.v(336)" {  } { { "crush.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112780 "|project|crush:crush0|datapathcrush:dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcrush crush:crush0\|FSMcrush:Fm " "Elaborating entity \"FSMcrush\" for hierarchy \"crush:crush0\|FSMcrush:Fm\"" {  } { { "crush.v" "Fm" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endgame endgame:e0 " "Elaborating entity \"endgame\" for hierarchy \"endgame:e0\"" {  } { { "project.v" "e0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathe endgame:e0\|datapathe:de " "Elaborating entity \"datapathe\" for hierarchy \"endgame:e0\|datapathe:de\"" {  } { { "endgame.v" "de" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(68) " "Verilog HDL assignment warning at endgame.v(68): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(70) " "Verilog HDL assignment warning at endgame.v(70): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(79) " "Verilog HDL assignment warning at endgame.v(79): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(81) " "Verilog HDL assignment warning at endgame.v(81): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(90) " "Verilog HDL assignment warning at endgame.v(90): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(92) " "Verilog HDL assignment warning at endgame.v(92): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(101) " "Verilog HDL assignment warning at endgame.v(101): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(103) " "Verilog HDL assignment warning at endgame.v(103): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(112) " "Verilog HDL assignment warning at endgame.v(112): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(114) " "Verilog HDL assignment warning at endgame.v(114): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 endgame.v(123) " "Verilog HDL assignment warning at endgame.v(123): truncated value with size 32 to match size of target (9)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(125) " "Verilog HDL assignment warning at endgame.v(125): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(134) " "Verilog HDL assignment warning at endgame.v(134): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(136) " "Verilog HDL assignment warning at endgame.v(136): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(145) " "Verilog HDL assignment warning at endgame.v(145): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112785 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(147) " "Verilog HDL assignment warning at endgame.v(147): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(156) " "Verilog HDL assignment warning at endgame.v(156): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(158) " "Verilog HDL assignment warning at endgame.v(158): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(167) " "Verilog HDL assignment warning at endgame.v(167): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(169) " "Verilog HDL assignment warning at endgame.v(169): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 endgame.v(178) " "Verilog HDL assignment warning at endgame.v(178): truncated value with size 32 to match size of target (8)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 endgame.v(180) " "Verilog HDL assignment warning at endgame.v(180): truncated value with size 32 to match size of target (1)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x endgame.v(185) " "Verilog HDL Always Construct warning at endgame.v(185): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y endgame.v(185) " "Verilog HDL Always Construct warning at endgame.v(185): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] endgame.v(189) " "Inferred latch for \"y\[0\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] endgame.v(189) " "Inferred latch for \"y\[1\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] endgame.v(189) " "Inferred latch for \"y\[2\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] endgame.v(189) " "Inferred latch for \"y\[3\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] endgame.v(189) " "Inferred latch for \"y\[4\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] endgame.v(189) " "Inferred latch for \"y\[5\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] endgame.v(189) " "Inferred latch for \"y\[6\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] endgame.v(189) " "Inferred latch for \"x\[0\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] endgame.v(189) " "Inferred latch for \"x\[1\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] endgame.v(189) " "Inferred latch for \"x\[2\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] endgame.v(189) " "Inferred latch for \"x\[3\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] endgame.v(189) " "Inferred latch for \"x\[4\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] endgame.v(189) " "Inferred latch for \"x\[5\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] endgame.v(189) " "Inferred latch for \"x\[6\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] endgame.v(189) " "Inferred latch for \"x\[7\]\" at endgame.v(189)" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112786 "|project|endgame:e0|datapathe:de"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMe endgame:e0\|FSMe:Fe " "Elaborating entity \"FSMe\" for hierarchy \"endgame:e0\|FSMe:Fe\"" {  } { { "endgame.v" "Fe" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clearAll clearAll:clear0 " "Elaborating entity \"clearAll\" for hierarchy \"clearAll:clear0\"" {  } { { "project.v" "clear0" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112788 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_x project.v(894) " "Verilog HDL Always Construct warning at project.v(894): inferring latch(es) for variable \"output_x\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 894 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_y project.v(894) " "Verilog HDL Always Construct warning at project.v(894): inferring latch(es) for variable \"output_y\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 894 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[0\] project.v(898) " "Inferred latch for \"output_y\[0\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[1\] project.v(898) " "Inferred latch for \"output_y\[1\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[2\] project.v(898) " "Inferred latch for \"output_y\[2\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[3\] project.v(898) " "Inferred latch for \"output_y\[3\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[4\] project.v(898) " "Inferred latch for \"output_y\[4\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[5\] project.v(898) " "Inferred latch for \"output_y\[5\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[6\] project.v(898) " "Inferred latch for \"output_y\[6\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[0\] project.v(898) " "Inferred latch for \"output_x\[0\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[1\] project.v(898) " "Inferred latch for \"output_x\[1\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[2\] project.v(898) " "Inferred latch for \"output_x\[2\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[3\] project.v(898) " "Inferred latch for \"output_x\[3\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[4\] project.v(898) " "Inferred latch for \"output_x\[4\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[5\] project.v(898) " "Inferred latch for \"output_x\[5\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112790 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[6\] project.v(898) " "Inferred latch for \"output_x\[6\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112791 "|project|clearAll:clear0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[7\] project.v(898) " "Inferred latch for \"output_x\[7\]\" at project.v(898)" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112791 "|project|clearAll:clear0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car1 car1:c1 " "Elaborating entity \"car1\" for hierarchy \"car1:c1\"" {  } { { "project.v" "c1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath1 car1:c1\|datapath1:D1 " "Elaborating entity \"datapath1\" for hierarchy \"car1:c1\|datapath1:D1\"" {  } { { "car1.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car1.v(200) " "Verilog HDL assignment warning at car1.v(200): truncated value with size 32 to match size of target (1)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car1.v(216) " "Verilog HDL assignment warning at car1.v(216): truncated value with size 32 to match size of target (1)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car1.v(263) " "Verilog HDL Always Construct warning at car1.v(263): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car1.v(263) " "Verilog HDL Always Construct warning at car1.v(263): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 263 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car1.v(267) " "Inferred latch for \"y\[0\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car1.v(267) " "Inferred latch for \"y\[1\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car1.v(267) " "Inferred latch for \"y\[2\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car1.v(267) " "Inferred latch for \"y\[3\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car1.v(267) " "Inferred latch for \"y\[4\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car1.v(267) " "Inferred latch for \"y\[5\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car1.v(267) " "Inferred latch for \"y\[6\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car1.v(267) " "Inferred latch for \"x\[0\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car1.v(267) " "Inferred latch for \"x\[1\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car1.v(267) " "Inferred latch for \"x\[2\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car1.v(267) " "Inferred latch for \"x\[3\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car1.v(267) " "Inferred latch for \"x\[4\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car1.v(267) " "Inferred latch for \"x\[5\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car1.v(267) " "Inferred latch for \"x\[6\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car1.v(267) " "Inferred latch for \"x\[7\]\" at car1.v(267)" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112794 "|project|car1:c1|datapath1:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM1 car1:c1\|FSM1:F1 " "Elaborating entity \"FSM1\" for hierarchy \"car1:c1\|FSM1:F1\"" {  } { { "car1.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112795 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car1.v(278) " "Output port \"right\" at car1.v(278) has no driver" {  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188112795 "|project|car1:c1|FSM1:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car2 car2:c2 " "Elaborating entity \"car2\" for hierarchy \"car2:c2\"" {  } { { "project.v" "c2" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath car2:c2\|datapath:D1 " "Elaborating entity \"datapath\" for hierarchy \"car2:c2\|datapath:D1\"" {  } { { "car2.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car2.v(198) " "Verilog HDL assignment warning at car2.v(198): truncated value with size 32 to match size of target (1)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car2.v(214) " "Verilog HDL assignment warning at car2.v(214): truncated value with size 32 to match size of target (1)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car2.v(261) " "Verilog HDL Always Construct warning at car2.v(261): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car2.v(261) " "Verilog HDL Always Construct warning at car2.v(261): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car2.v(265) " "Inferred latch for \"y\[0\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car2.v(265) " "Inferred latch for \"y\[1\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car2.v(265) " "Inferred latch for \"y\[2\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car2.v(265) " "Inferred latch for \"y\[3\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car2.v(265) " "Inferred latch for \"y\[4\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car2.v(265) " "Inferred latch for \"y\[5\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car2.v(265) " "Inferred latch for \"y\[6\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car2.v(265) " "Inferred latch for \"x\[0\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car2.v(265) " "Inferred latch for \"x\[1\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car2.v(265) " "Inferred latch for \"x\[2\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car2.v(265) " "Inferred latch for \"x\[3\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car2.v(265) " "Inferred latch for \"x\[4\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car2.v(265) " "Inferred latch for \"x\[5\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car2.v(265) " "Inferred latch for \"x\[6\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car2.v(265) " "Inferred latch for \"x\[7\]\" at car2.v(265)" {  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112799 "|project|car2:c2|datapath:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM car2:c2\|FSM:F1 " "Elaborating entity \"FSM\" for hierarchy \"car2:c2\|FSM:F1\"" {  } { { "car2.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car3 car3:c3 " "Elaborating entity \"car3\" for hierarchy \"car3:c3\"" {  } { { "project.v" "c3" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath2 car3:c3\|datapath2:D1 " "Elaborating entity \"datapath2\" for hierarchy \"car3:c3\|datapath2:D1\"" {  } { { "car3.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car3.v(198) " "Verilog HDL assignment warning at car3.v(198): truncated value with size 32 to match size of target (1)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car3.v(214) " "Verilog HDL assignment warning at car3.v(214): truncated value with size 32 to match size of target (1)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car3.v(261) " "Verilog HDL Always Construct warning at car3.v(261): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car3.v(261) " "Verilog HDL Always Construct warning at car3.v(261): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 261 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car3.v(265) " "Inferred latch for \"y\[0\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car3.v(265) " "Inferred latch for \"y\[1\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car3.v(265) " "Inferred latch for \"y\[2\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car3.v(265) " "Inferred latch for \"y\[3\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car3.v(265) " "Inferred latch for \"y\[4\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car3.v(265) " "Inferred latch for \"y\[5\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car3.v(265) " "Inferred latch for \"y\[6\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car3.v(265) " "Inferred latch for \"x\[0\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car3.v(265) " "Inferred latch for \"x\[1\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car3.v(265) " "Inferred latch for \"x\[2\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car3.v(265) " "Inferred latch for \"x\[3\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car3.v(265) " "Inferred latch for \"x\[4\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car3.v(265) " "Inferred latch for \"x\[5\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car3.v(265) " "Inferred latch for \"x\[6\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car3.v(265) " "Inferred latch for \"x\[7\]\" at car3.v(265)" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112804 "|project|car3:c3|datapath2:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM2 car3:c3\|FSM2:F1 " "Elaborating entity \"FSM2\" for hierarchy \"car3:c3\|FSM2:F1\"" {  } { { "car3.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112805 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car3.v(276) " "Output port \"right\" at car3.v(276) has no driver" {  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188112806 "|project|car3:c3|FSM2:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car4 car4:c4 " "Elaborating entity \"car4\" for hierarchy \"car4:c4\"" {  } { { "project.v" "c4" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath4 car4:c4\|datapath4:D1 " "Elaborating entity \"datapath4\" for hierarchy \"car4:c4\|datapath4:D1\"" {  } { { "car4.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car4.v(199) " "Verilog HDL assignment warning at car4.v(199): truncated value with size 32 to match size of target (1)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112809 "|project|car4:c4|datapath4:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car4.v(215) " "Verilog HDL assignment warning at car4.v(215): truncated value with size 32 to match size of target (1)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112809 "|project|car4:c4|datapath4:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 car4.v(248) " "Verilog HDL assignment warning at car4.v(248): truncated value with size 6 to match size of target (5)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112809 "|project|car4:c4|datapath4:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car4.v(262) " "Verilog HDL Always Construct warning at car4.v(262): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 262 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112809 "|project|car4:c4|datapath4:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car4.v(262) " "Verilog HDL Always Construct warning at car4.v(262): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 262 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112809 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car4.v(266) " "Inferred latch for \"y\[0\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112809 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car4.v(266) " "Inferred latch for \"y\[1\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112809 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car4.v(266) " "Inferred latch for \"y\[2\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112809 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car4.v(266) " "Inferred latch for \"y\[3\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112809 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car4.v(266) " "Inferred latch for \"y\[4\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112809 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car4.v(266) " "Inferred latch for \"y\[5\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112809 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car4.v(266) " "Inferred latch for \"y\[6\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112809 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car4.v(266) " "Inferred latch for \"x\[0\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112810 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car4.v(266) " "Inferred latch for \"x\[1\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112810 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car4.v(266) " "Inferred latch for \"x\[2\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112810 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car4.v(266) " "Inferred latch for \"x\[3\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112810 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car4.v(266) " "Inferred latch for \"x\[4\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112810 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car4.v(266) " "Inferred latch for \"x\[5\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112810 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car4.v(266) " "Inferred latch for \"x\[6\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112810 "|project|car4:c4|datapath4:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car4.v(266) " "Inferred latch for \"x\[7\]\" at car4.v(266)" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112810 "|project|car4:c4|datapath4:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM4 car4:c4\|FSM4:F1 " "Elaborating entity \"FSM4\" for hierarchy \"car4:c4\|FSM4:F1\"" {  } { { "car4.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112810 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car4.v(277) " "Output port \"right\" at car4.v(277) has no driver" {  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188112811 "|project|car4:c4|FSM4:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car5 car5:c5 " "Elaborating entity \"car5\" for hierarchy \"car5:c5\"" {  } { { "project.v" "c5" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcar5 car5:c5\|datapathcar5:D1 " "Elaborating entity \"datapathcar5\" for hierarchy \"car5:c5\|datapathcar5:D1\"" {  } { { "car5.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car5.v(92) " "Verilog HDL assignment warning at car5.v(92): truncated value with size 32 to match size of target (1)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112814 "|project|car5:c5|datapathcar5:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car5.v(108) " "Verilog HDL assignment warning at car5.v(108): truncated value with size 32 to match size of target (1)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112814 "|project|car5:c5|datapathcar5:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car5.v(155) " "Verilog HDL Always Construct warning at car5.v(155): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112814 "|project|car5:c5|datapathcar5:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car5.v(155) " "Verilog HDL Always Construct warning at car5.v(155): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112814 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car5.v(159) " "Inferred latch for \"y\[0\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112814 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car5.v(159) " "Inferred latch for \"y\[1\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112814 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car5.v(159) " "Inferred latch for \"y\[2\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112814 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car5.v(159) " "Inferred latch for \"y\[3\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112814 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car5.v(159) " "Inferred latch for \"y\[4\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112814 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car5.v(159) " "Inferred latch for \"y\[5\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112815 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car5.v(159) " "Inferred latch for \"y\[6\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112815 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car5.v(159) " "Inferred latch for \"x\[0\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112815 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car5.v(159) " "Inferred latch for \"x\[1\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112815 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car5.v(159) " "Inferred latch for \"x\[2\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112815 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car5.v(159) " "Inferred latch for \"x\[3\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112815 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car5.v(159) " "Inferred latch for \"x\[4\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112815 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car5.v(159) " "Inferred latch for \"x\[5\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112815 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car5.v(159) " "Inferred latch for \"x\[6\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112815 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car5.v(159) " "Inferred latch for \"x\[7\]\" at car5.v(159)" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112815 "|project|car5:c5|datapathcar5:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcar5 car5:c5\|FSMcar5:F1 " "Elaborating entity \"FSMcar5\" for hierarchy \"car5:c5\|FSMcar5:F1\"" {  } { { "car5.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112816 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car5.v(170) " "Output port \"right\" at car5.v(170) has no driver" {  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188112816 "|project|car5:c5|FSMcar5:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car6 car6:c6 " "Elaborating entity \"car6\" for hierarchy \"car6:c6\"" {  } { { "project.v" "c6" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcar6 car6:c6\|datapathcar6:D1 " "Elaborating entity \"datapathcar6\" for hierarchy \"car6:c6\|datapathcar6:D1\"" {  } { { "car6.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car6.v(90) " "Verilog HDL assignment warning at car6.v(90): truncated value with size 32 to match size of target (1)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car6.v(106) " "Verilog HDL assignment warning at car6.v(106): truncated value with size 32 to match size of target (1)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car6.v(153) " "Verilog HDL Always Construct warning at car6.v(153): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car6.v(153) " "Verilog HDL Always Construct warning at car6.v(153): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car6.v(157) " "Inferred latch for \"y\[0\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car6.v(157) " "Inferred latch for \"y\[1\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car6.v(157) " "Inferred latch for \"y\[2\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car6.v(157) " "Inferred latch for \"y\[3\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car6.v(157) " "Inferred latch for \"y\[4\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car6.v(157) " "Inferred latch for \"y\[5\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car6.v(157) " "Inferred latch for \"y\[6\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car6.v(157) " "Inferred latch for \"x\[0\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car6.v(157) " "Inferred latch for \"x\[1\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car6.v(157) " "Inferred latch for \"x\[2\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car6.v(157) " "Inferred latch for \"x\[3\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car6.v(157) " "Inferred latch for \"x\[4\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car6.v(157) " "Inferred latch for \"x\[5\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car6.v(157) " "Inferred latch for \"x\[6\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112820 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car6.v(157) " "Inferred latch for \"x\[7\]\" at car6.v(157)" {  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112821 "|project|car6:c6|datapathcar6:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcar6 car6:c6\|FSMcar6:F1 " "Elaborating entity \"FSMcar6\" for hierarchy \"car6:c6\|FSMcar6:F1\"" {  } { { "car6.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car7 car7:c7 " "Elaborating entity \"car7\" for hierarchy \"car7:c7\"" {  } { { "project.v" "c7" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcar7 car7:c7\|datapathcar7:D1 " "Elaborating entity \"datapathcar7\" for hierarchy \"car7:c7\|datapathcar7:D1\"" {  } { { "car7.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112824 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car7.v(90) " "Verilog HDL assignment warning at car7.v(90): truncated value with size 32 to match size of target (1)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car7.v(106) " "Verilog HDL assignment warning at car7.v(106): truncated value with size 32 to match size of target (1)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car7.v(153) " "Verilog HDL Always Construct warning at car7.v(153): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car7.v(153) " "Verilog HDL Always Construct warning at car7.v(153): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car7.v(157) " "Inferred latch for \"y\[0\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car7.v(157) " "Inferred latch for \"y\[1\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car7.v(157) " "Inferred latch for \"y\[2\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car7.v(157) " "Inferred latch for \"y\[3\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car7.v(157) " "Inferred latch for \"y\[4\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car7.v(157) " "Inferred latch for \"y\[5\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car7.v(157) " "Inferred latch for \"y\[6\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car7.v(157) " "Inferred latch for \"x\[0\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car7.v(157) " "Inferred latch for \"x\[1\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car7.v(157) " "Inferred latch for \"x\[2\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car7.v(157) " "Inferred latch for \"x\[3\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car7.v(157) " "Inferred latch for \"x\[4\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car7.v(157) " "Inferred latch for \"x\[5\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car7.v(157) " "Inferred latch for \"x\[6\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car7.v(157) " "Inferred latch for \"x\[7\]\" at car7.v(157)" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112825 "|project|car7:c7|datapathcar7:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcar7 car7:c7\|FSMcar7:F1 " "Elaborating entity \"FSMcar7\" for hierarchy \"car7:c7\|FSMcar7:F1\"" {  } { { "car7.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112826 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car7.v(168) " "Output port \"right\" at car7.v(168) has no driver" {  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188112826 "|project|car7:c7|FSMcar7:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car8 car8:c8 " "Elaborating entity \"car8\" for hierarchy \"car8:c8\"" {  } { { "project.v" "c8" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcar8 car8:c8\|datapathcar8:D1 " "Elaborating entity \"datapathcar8\" for hierarchy \"car8:c8\|datapathcar8:D1\"" {  } { { "car8.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car8.v(90) " "Verilog HDL assignment warning at car8.v(90): truncated value with size 32 to match size of target (1)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car8.v(106) " "Verilog HDL assignment warning at car8.v(106): truncated value with size 32 to match size of target (1)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car8.v(153) " "Verilog HDL Always Construct warning at car8.v(153): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car8.v(153) " "Verilog HDL Always Construct warning at car8.v(153): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car8.v(157) " "Inferred latch for \"y\[0\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car8.v(157) " "Inferred latch for \"y\[1\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car8.v(157) " "Inferred latch for \"y\[2\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car8.v(157) " "Inferred latch for \"y\[3\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car8.v(157) " "Inferred latch for \"y\[4\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car8.v(157) " "Inferred latch for \"y\[5\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car8.v(157) " "Inferred latch for \"y\[6\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car8.v(157) " "Inferred latch for \"x\[0\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car8.v(157) " "Inferred latch for \"x\[1\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car8.v(157) " "Inferred latch for \"x\[2\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car8.v(157) " "Inferred latch for \"x\[3\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car8.v(157) " "Inferred latch for \"x\[4\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112830 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car8.v(157) " "Inferred latch for \"x\[5\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112831 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car8.v(157) " "Inferred latch for \"x\[6\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112831 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car8.v(157) " "Inferred latch for \"x\[7\]\" at car8.v(157)" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112831 "|project|car8:c8|datapathcar8:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcar8 car8:c8\|FSMcar8:F1 " "Elaborating entity \"FSMcar8\" for hierarchy \"car8:c8\|FSMcar8:F1\"" {  } { { "car8.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112831 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car8.v(168) " "Output port \"right\" at car8.v(168) has no driver" {  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188112832 "|project|car8:c8|FSMcar8:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motocar9 motocar9:c9 " "Elaborating entity \"motocar9\" for hierarchy \"motocar9:c9\"" {  } { { "project.v" "c9" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcar9 motocar9:c9\|datapathcar9:D1 " "Elaborating entity \"datapathcar9\" for hierarchy \"motocar9:c9\|datapathcar9:D1\"" {  } { { "motocar9.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motocar9.v(96) " "Verilog HDL assignment warning at motocar9.v(96): truncated value with size 32 to match size of target (1)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112835 "|project|motocar9:c9|datapathcar9:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motocar9.v(112) " "Verilog HDL assignment warning at motocar9.v(112): truncated value with size 32 to match size of target (1)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112835 "|project|motocar9:c9|datapathcar9:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x motocar9.v(176) " "Verilog HDL Always Construct warning at motocar9.v(176): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112835 "|project|motocar9:c9|datapathcar9:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y motocar9.v(176) " "Verilog HDL Always Construct warning at motocar9.v(176): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112835 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] motocar9.v(180) " "Inferred latch for \"y\[0\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112835 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] motocar9.v(180) " "Inferred latch for \"y\[1\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112835 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] motocar9.v(180) " "Inferred latch for \"y\[2\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112835 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] motocar9.v(180) " "Inferred latch for \"y\[3\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112835 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] motocar9.v(180) " "Inferred latch for \"y\[4\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112836 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] motocar9.v(180) " "Inferred latch for \"y\[5\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112836 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] motocar9.v(180) " "Inferred latch for \"y\[6\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112836 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] motocar9.v(180) " "Inferred latch for \"x\[0\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112836 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] motocar9.v(180) " "Inferred latch for \"x\[1\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112836 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] motocar9.v(180) " "Inferred latch for \"x\[2\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112836 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] motocar9.v(180) " "Inferred latch for \"x\[3\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112836 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] motocar9.v(180) " "Inferred latch for \"x\[4\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112836 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] motocar9.v(180) " "Inferred latch for \"x\[5\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112836 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] motocar9.v(180) " "Inferred latch for \"x\[6\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112836 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] motocar9.v(180) " "Inferred latch for \"x\[7\]\" at motocar9.v(180)" {  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112836 "|project|motocar9:c9|datapathcar9:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcar9 motocar9:c9\|FSMcar9:F1 " "Elaborating entity \"FSMcar9\" for hierarchy \"motocar9:c9\|FSMcar9:F1\"" {  } { { "motocar9.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motocar10 motocar10:c10 " "Elaborating entity \"motocar10\" for hierarchy \"motocar10:c10\"" {  } { { "project.v" "c10" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathcar10 motocar10:c10\|datapathcar10:D1 " "Elaborating entity \"datapathcar10\" for hierarchy \"motocar10:c10\|datapathcar10:D1\"" {  } { { "motocar10.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motocar10.v(96) " "Verilog HDL assignment warning at motocar10.v(96): truncated value with size 32 to match size of target (1)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motocar10.v(112) " "Verilog HDL assignment warning at motocar10.v(112): truncated value with size 32 to match size of target (1)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x motocar10.v(176) " "Verilog HDL Always Construct warning at motocar10.v(176): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y motocar10.v(176) " "Verilog HDL Always Construct warning at motocar10.v(176): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] motocar10.v(180) " "Inferred latch for \"y\[0\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] motocar10.v(180) " "Inferred latch for \"y\[1\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] motocar10.v(180) " "Inferred latch for \"y\[2\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] motocar10.v(180) " "Inferred latch for \"y\[3\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] motocar10.v(180) " "Inferred latch for \"y\[4\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] motocar10.v(180) " "Inferred latch for \"y\[5\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] motocar10.v(180) " "Inferred latch for \"y\[6\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] motocar10.v(180) " "Inferred latch for \"x\[0\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] motocar10.v(180) " "Inferred latch for \"x\[1\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] motocar10.v(180) " "Inferred latch for \"x\[2\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] motocar10.v(180) " "Inferred latch for \"x\[3\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] motocar10.v(180) " "Inferred latch for \"x\[4\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] motocar10.v(180) " "Inferred latch for \"x\[5\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] motocar10.v(180) " "Inferred latch for \"x\[6\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] motocar10.v(180) " "Inferred latch for \"x\[7\]\" at motocar10.v(180)" {  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112842 "|project|motocar10:c10|datapathcar10:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMcar10 motocar10:c10\|FSMcar10:F1 " "Elaborating entity \"FSMcar10\" for hierarchy \"motocar10:c10\|FSMcar10:F1\"" {  } { { "motocar10.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW car11.v(170) " "Verilog HDL Declaration information at car11.v(170): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 170 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1534188112859 ""}
{ "Warning" "WSGN_SEARCH_FILE" "car11.v 3 3 " "Using design file car11.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 car11 " "Found entity 1: car11" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112861 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath11 " "Found entity 2: datapath11" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112861 ""} { "Info" "ISGN_ENTITY_NAME" "3 FSM11 " "Found entity 3: FSM11" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112861 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1534188112861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car11 car11:c11 " "Elaborating entity \"car11\" for hierarchy \"car11:c11\"" {  } { { "project.v" "c11" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath11 car11:c11\|datapath11:D1 " "Elaborating entity \"datapath11\" for hierarchy \"car11:c11\|datapath11:D1\"" {  } { { "car11.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car11.v(92) " "Verilog HDL assignment warning at car11.v(92): truncated value with size 32 to match size of target (1)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112864 "|project|car11:c11|datapath11:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car11.v(108) " "Verilog HDL assignment warning at car11.v(108): truncated value with size 32 to match size of target (1)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112864 "|project|car11:c11|datapath11:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car11.v(155) " "Verilog HDL Always Construct warning at car11.v(155): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112864 "|project|car11:c11|datapath11:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car11.v(155) " "Verilog HDL Always Construct warning at car11.v(155): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 155 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112864 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car11.v(159) " "Inferred latch for \"y\[0\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car11.v(159) " "Inferred latch for \"y\[1\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car11.v(159) " "Inferred latch for \"y\[2\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car11.v(159) " "Inferred latch for \"y\[3\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car11.v(159) " "Inferred latch for \"y\[4\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car11.v(159) " "Inferred latch for \"y\[5\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car11.v(159) " "Inferred latch for \"y\[6\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car11.v(159) " "Inferred latch for \"x\[0\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car11.v(159) " "Inferred latch for \"x\[1\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car11.v(159) " "Inferred latch for \"x\[2\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car11.v(159) " "Inferred latch for \"x\[3\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car11.v(159) " "Inferred latch for \"x\[4\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car11.v(159) " "Inferred latch for \"x\[5\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car11.v(159) " "Inferred latch for \"x\[6\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car11.v(159) " "Inferred latch for \"x\[7\]\" at car11.v(159)" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112865 "|project|car11:c11|datapath11:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM11 car11:c11\|FSM11:F1 " "Elaborating entity \"FSM11\" for hierarchy \"car11:c11\|FSM11:F1\"" {  } { { "car11.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112866 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car11.v(170) " "Output port \"right\" at car11.v(170) has no driver" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188112866 "|project|car11:c11|FSM11:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car12 car12:c12 " "Elaborating entity \"car12\" for hierarchy \"car12:c12\"" {  } { { "project.v" "c12" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath12 car12:c12\|datapath12:D1 " "Elaborating entity \"datapath12\" for hierarchy \"car12:c12\|datapath12:D1\"" {  } { { "car12.v" "D1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car12.v(90) " "Verilog HDL assignment warning at car12.v(90): truncated value with size 32 to match size of target (1)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 car12.v(106) " "Verilog HDL assignment warning at car12.v(106): truncated value with size 32 to match size of target (1)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x car12.v(153) " "Verilog HDL Always Construct warning at car12.v(153): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y car12.v(153) " "Verilog HDL Always Construct warning at car12.v(153): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] car12.v(157) " "Inferred latch for \"y\[0\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] car12.v(157) " "Inferred latch for \"y\[1\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] car12.v(157) " "Inferred latch for \"y\[2\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] car12.v(157) " "Inferred latch for \"y\[3\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] car12.v(157) " "Inferred latch for \"y\[4\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] car12.v(157) " "Inferred latch for \"y\[5\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] car12.v(157) " "Inferred latch for \"y\[6\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] car12.v(157) " "Inferred latch for \"x\[0\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] car12.v(157) " "Inferred latch for \"x\[1\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] car12.v(157) " "Inferred latch for \"x\[2\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] car12.v(157) " "Inferred latch for \"x\[3\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] car12.v(157) " "Inferred latch for \"x\[4\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] car12.v(157) " "Inferred latch for \"x\[5\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] car12.v(157) " "Inferred latch for \"x\[6\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] car12.v(157) " "Inferred latch for \"x\[7\]\" at car12.v(157)" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112870 "|project|car12:c12|datapath12:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM12 car12:c12\|FSM12:F1 " "Elaborating entity \"FSM12\" for hierarchy \"car12:c12\|FSM12:F1\"" {  } { { "car12.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112871 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "right car12.v(168) " "Output port \"right\" at car12.v(168) has no driver" {  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1534188112872 "|project|car12:c12|FSM12:F1"}
{ "Warning" "WSGN_SEARCH_FILE" "human.v 4 4 " "Using design file human.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 human " "Found entity 1: human" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112888 ""} { "Info" "ISGN_ENTITY_NAME" "2 locationCounter " "Found entity 2: locationCounter" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112888 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawPeople " "Found entity 3: drawPeople" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112888 ""} { "Info" "ISGN_ENTITY_NAME" "4 FSMPeople " "Found entity 4: FSMPeople" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534188112888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1534188112888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "human human:h1 " "Elaborating entity \"human\" for hierarchy \"human:h1\"" {  } { { "project.v" "h1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "locationCounter human:h1\|locationCounter:l1 " "Elaborating entity \"locationCounter\" for hierarchy \"human:h1\|locationCounter:l1\"" {  } { { "human.v" "l1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 human.v(102) " "Verilog HDL assignment warning at human.v(102): truncated value with size 8 to match size of target (7)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1534188112891 "|project|human:h1|locationCounter:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawPeople human:h1\|drawPeople:d1 " "Elaborating entity \"drawPeople\" for hierarchy \"human:h1\|drawPeople:d1\"" {  } { { "human.v" "d1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112892 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_x human.v(208) " "Verilog HDL Always Construct warning at human.v(208): inferring latch(es) for variable \"output_x\", which holds its previous value in one or more paths through the always construct" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112893 "|project|human:h1|drawPeople:d1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_y human.v(208) " "Verilog HDL Always Construct warning at human.v(208): inferring latch(es) for variable \"output_y\", which holds its previous value in one or more paths through the always construct" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1534188112893 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[0\] human.v(212) " "Inferred latch for \"output_y\[0\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112893 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[1\] human.v(212) " "Inferred latch for \"output_y\[1\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112893 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[2\] human.v(212) " "Inferred latch for \"output_y\[2\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112893 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[3\] human.v(212) " "Inferred latch for \"output_y\[3\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112893 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[4\] human.v(212) " "Inferred latch for \"output_y\[4\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112893 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[5\] human.v(212) " "Inferred latch for \"output_y\[5\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112893 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_y\[6\] human.v(212) " "Inferred latch for \"output_y\[6\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112894 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[0\] human.v(212) " "Inferred latch for \"output_x\[0\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112894 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[1\] human.v(212) " "Inferred latch for \"output_x\[1\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112894 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[2\] human.v(212) " "Inferred latch for \"output_x\[2\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112894 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[3\] human.v(212) " "Inferred latch for \"output_x\[3\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112894 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[4\] human.v(212) " "Inferred latch for \"output_x\[4\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112894 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[5\] human.v(212) " "Inferred latch for \"output_x\[5\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112894 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[6\] human.v(212) " "Inferred latch for \"output_x\[6\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112894 "|project|human:h1|drawPeople:d1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_x\[7\] human.v(212) " "Inferred latch for \"output_x\[7\]\" at human.v(212)" {  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534188112894 "|project|human:h1|drawPeople:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMPeople human:h1\|FSMPeople:f1 " "Elaborating entity \"FSMPeople\" for hierarchy \"human:h1\|FSMPeople:f1\"" {  } { { "human.v" "f1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comb_19 " "Elaborating entity \"comparator\" for hierarchy \"comparator:comb_19\"" {  } { { "project.v" "comb_19" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIGFSM BIGFSM:F1 " "Elaborating entity \"BIGFSM\" for hierarchy \"BIGFSM:F1\"" {  } { { "project.v" "F1" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188112899 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1534188115514 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "entrance:entrance0\|y\[6\] entrance:entrance0\|y\[5\] " "Duplicate LATCH primitive \"entrance:entrance0\|y\[6\]\" merged with LATCH primitive \"entrance:entrance0\|y\[5\]\"" {  } { { "entrance.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188115571 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "car11:c11\|datapath11:D1\|y\[2\] car11:c11\|datapath11:D1\|y\[3\] " "Duplicate LATCH primitive \"car11:c11\|datapath11:D1\|y\[2\]\" merged with LATCH primitive \"car11:c11\|datapath11:D1\|y\[3\]\"" {  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534188115571 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1534188115571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[6\] " "Latch clearAll:clear0\|output_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115576 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[6\] " "Latch car4:c4\|datapath4:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115576 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[6\] " "Latch human:h1\|drawPeople:d1\|output_x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115576 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[6\] " "Latch car3:c3\|datapath2:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115576 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[6\] " "Latch car2:c2\|datapath:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115576 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[6\] " "Latch car1:c1\|datapath1:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115577 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[6\] " "Latch car11:c11\|datapath11:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115577 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[6\] " "Latch car12:c12\|datapath12:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115577 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[6\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115577 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[6\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115577 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115577 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[6\] " "Latch car8:c8\|datapathcar8:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115578 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[6\] " "Latch car6:c6\|datapathcar6:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115578 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[6\] " "Latch car7:c7\|datapathcar7:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115578 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[6\] " "Latch car5:c5\|datapathcar5:D1\|x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115578 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[5\] " "Latch clearAll:clear0\|output_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115579 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[5\] " "Latch car4:c4\|datapath4:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115579 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[5\] " "Latch human:h1\|drawPeople:d1\|output_x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115579 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[5\] " "Latch car3:c3\|datapath2:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115579 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[5\] " "Latch car2:c2\|datapath:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115579 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[5\] " "Latch car1:c1\|datapath1:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115580 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[5\] " "Latch car11:c11\|datapath11:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115580 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[5\] " "Latch car12:c12\|datapath12:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115580 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[5\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115580 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115580 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[5\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115581 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[5\] " "Latch car8:c8\|datapathcar8:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115581 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[5\] " "Latch car6:c6\|datapathcar6:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115581 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[5\] " "Latch car7:c7\|datapathcar7:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115581 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[5\] " "Latch car5:c5\|datapathcar5:D1\|x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115582 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[7\] " "Latch car2:c2\|datapath:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115582 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[7\] " "Latch car1:c1\|datapath1:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115582 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[7\] " "Latch car3:c3\|datapath2:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115582 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[7\] " "Latch car4:c4\|datapath4:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115582 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[7\] " "Latch human:h1\|drawPeople:d1\|output_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115582 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[7\] " "Latch clearAll:clear0\|output_x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115583 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[7\] " "Latch car5:c5\|datapathcar5:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115583 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[7\] " "Latch car6:c6\|datapathcar6:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115583 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[7\] " "Latch car7:c7\|datapathcar7:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115583 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[7\] " "Latch car8:c8\|datapathcar8:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115583 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[7\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115584 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[7\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115584 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[7\] " "Latch car11:c11\|datapath11:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115584 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[7\] " "Latch car12:c12\|datapath12:D1\|x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115584 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[5\] " "Latch clearAll:clear0\|output_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115584 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[5\] " "Latch human:h1\|drawPeople:d1\|output_y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115584 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[5\] " "Latch endgame:e0\|datapathe:de\|y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115585 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[6\] " "Latch clearAll:clear0\|output_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115585 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[6\] " "Latch human:h1\|drawPeople:d1\|output_y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115585 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[6\] " "Latch endgame:e0\|datapathe:de\|y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115585 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|y\[4\] " "Latch car11:c11\|datapath11:D1\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115585 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[4\] " "Latch endgame:e0\|datapathe:de\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115586 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[4\] " "Latch clearAll:clear0\|output_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115586 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[4\] " "Latch human:h1\|drawPeople:d1\|output_y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115586 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|y\[3\] " "Latch car11:c11\|datapath11:D1\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115586 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[3\] " "Latch endgame:e0\|datapathe:de\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115586 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[3\] " "Latch clearAll:clear0\|output_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115587 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[3\] " "Latch human:h1\|drawPeople:d1\|output_y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115587 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[0\] " "Latch car6:c6\|datapathcar6:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115587 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[0\] " "Latch car11:c11\|datapath11:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115587 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[0\] " "Latch car12:c12\|datapath12:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115587 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[0\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115587 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|x\[0\] " "Latch endgame:e0\|datapathe:de\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115588 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[0\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115588 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[0\] " "Latch car7:c7\|datapathcar7:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115588 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[0\] " "Latch car8:c8\|datapathcar8:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115588 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[0\] " "Latch car5:c5\|datapathcar5:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115588 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[0\] " "Latch clearAll:clear0\|output_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115589 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[0\] " "Latch human:h1\|drawPeople:d1\|output_x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115589 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[0\] " "Latch car4:c4\|datapath4:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115589 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[0\] " "Latch car1:c1\|datapath1:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115589 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[0\] " "Latch car3:c3\|datapath2:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115589 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[0\] " "Latch car2:c2\|datapath:D1\|x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115589 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[1\] " "Latch car6:c6\|datapathcar6:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115590 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[1\] " "Latch car11:c11\|datapath11:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115590 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[1\] " "Latch car12:c12\|datapath12:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115590 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[1\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115590 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|x\[1\] " "Latch endgame:e0\|datapathe:de\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115590 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[1\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115590 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[1\] " "Latch car7:c7\|datapathcar7:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115591 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[1\] " "Latch car8:c8\|datapathcar8:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115591 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[1\] " "Latch car5:c5\|datapathcar5:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115591 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[1\] " "Latch clearAll:clear0\|output_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115591 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[1\] " "Latch human:h1\|drawPeople:d1\|output_x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115591 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[1\] " "Latch car4:c4\|datapath4:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115592 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[1\] " "Latch car1:c1\|datapath1:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115592 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[1\] " "Latch car3:c3\|datapath2:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115592 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[1\] " "Latch car2:c2\|datapath:D1\|x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115592 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[2\] " "Latch car6:c6\|datapathcar6:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115592 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[2\] " "Latch car11:c11\|datapath11:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115593 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[2\] " "Latch car12:c12\|datapath12:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115593 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[2\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115593 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|x\[2\] " "Latch endgame:e0\|datapathe:de\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b6 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b6" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115593 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[2\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115593 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[2\] " "Latch car7:c7\|datapathcar7:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115594 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[2\] " "Latch car8:c8\|datapathcar8:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115594 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[2\] " "Latch car5:c5\|datapathcar5:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115594 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[2\] " "Latch clearAll:clear0\|output_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115594 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[2\] " "Latch human:h1\|drawPeople:d1\|output_x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115594 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[2\] " "Latch car4:c4\|datapath4:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115594 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[2\] " "Latch car1:c1\|datapath1:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115595 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[2\] " "Latch car3:c3\|datapath2:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115595 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[2\] " "Latch car2:c2\|datapath:D1\|x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115595 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[3\] " "Latch car6:c6\|datapathcar6:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115595 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[3\] " "Latch car11:c11\|datapath11:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115595 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[3\] " "Latch car12:c12\|datapath12:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115595 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[3\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115596 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|x\[3\] " "Latch endgame:e0\|datapathe:de\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b6 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b6" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115596 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[3\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115596 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[3\] " "Latch car7:c7\|datapathcar7:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115596 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[3\] " "Latch car8:c8\|datapathcar8:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115596 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[3\] " "Latch car5:c5\|datapathcar5:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115596 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[3\] " "Latch clearAll:clear0\|output_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115597 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[3\] " "Latch human:h1\|drawPeople:d1\|output_x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115597 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[3\] " "Latch car4:c4\|datapath4:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115597 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[3\] " "Latch car1:c1\|datapath1:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115597 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[3\] " "Latch car3:c3\|datapath2:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115597 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[3\] " "Latch car2:c2\|datapath:D1\|x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115597 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_x\[4\] " "Latch clearAll:clear0\|output_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115598 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|x\[4\] " "Latch car4:c4\|datapath4:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115598 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_x\[4\] " "Latch human:h1\|drawPeople:d1\|output_x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115598 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|x\[4\] " "Latch car3:c3\|datapath2:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115598 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|x\[4\] " "Latch car2:c2\|datapath:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115598 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|x\[4\] " "Latch car1:c1\|datapath1:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115599 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|x\[4\] " "Latch car11:c11\|datapath11:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115599 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|x\[4\] " "Latch car12:c12\|datapath12:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115599 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar9:c9\|datapathcar9:D1\|x\[4\] " "Latch motocar9:c9\|datapathcar9:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115599 ""}  } { { "motocar9.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motocar10:c10\|datapathcar10:D1\|x\[4\] " "Latch motocar10:c10\|datapathcar10:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115599 ""}  } { { "motocar10.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|x\[4\] " "Latch car8:c8\|datapathcar8:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115599 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|x\[4\] " "Latch car6:c6\|datapathcar6:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115600 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|x\[4\] " "Latch car7:c7\|datapathcar7:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115600 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|x\[4\] " "Latch car5:c5\|datapathcar5:D1\|x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115600 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|y\[0\] " "Latch car5:c5\|datapathcar5:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115600 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[0\] " "Latch clearAll:clear0\|output_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115601 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[0\] " "Latch human:h1\|drawPeople:d1\|output_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115601 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|y\[0\] " "Latch car4:c4\|datapath4:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115601 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|y\[0\] " "Latch car1:c1\|datapath1:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115601 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|y\[0\] " "Latch car3:c3\|datapath2:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115602 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|y\[0\] " "Latch car2:c2\|datapath:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115602 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|y\[0\] " "Latch car6:c6\|datapathcar6:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115602 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|y\[0\] " "Latch car11:c11\|datapath11:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115602 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|y\[0\] " "Latch car12:c12\|datapath12:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115602 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[0\] " "Latch endgame:e0\|datapathe:de\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115603 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|y\[0\] " "Latch car7:c7\|datapathcar7:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115603 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|y\[0\] " "Latch car8:c8\|datapathcar8:D1\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115603 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|y\[1\] " "Latch car5:c5\|datapathcar5:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115603 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[1\] " "Latch clearAll:clear0\|output_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115603 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[1\] " "Latch human:h1\|drawPeople:d1\|output_y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115604 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|y\[1\] " "Latch car4:c4\|datapath4:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115604 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|y\[1\] " "Latch car1:c1\|datapath1:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115604 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|y\[1\] " "Latch car3:c3\|datapath2:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115604 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car2:c2\|datapath:D1\|y\[1\] " "Latch car2:c2\|datapath:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115604 ""}  } { { "car2.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car6:c6\|datapathcar6:D1\|y\[1\] " "Latch car6:c6\|datapathcar6:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115604 ""}  } { { "car6.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car11:c11\|datapath11:D1\|y\[1\] " "Latch car11:c11\|datapath11:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115605 ""}  } { { "car11.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|y\[1\] " "Latch car12:c12\|datapath12:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115605 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[1\] " "Latch endgame:e0\|datapathe:de\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115605 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|y\[1\] " "Latch car7:c7\|datapathcar7:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115605 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|y\[1\] " "Latch car8:c8\|datapathcar8:D1\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115605 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car1:c1\|datapath1:D1\|y\[2\] " "Latch car1:c1\|datapath1:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115606 ""}  } { { "car1.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v" 267 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car3:c3\|datapath2:D1\|y\[2\] " "Latch car3:c3\|datapath2:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115606 ""}  } { { "car3.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car4:c4\|datapath4:D1\|y\[2\] " "Latch car4:c4\|datapath4:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115606 ""}  } { { "car4.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v" 266 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "human:h1\|drawPeople:d1\|output_y\[2\] " "Latch human:h1\|drawPeople:d1\|output_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115606 ""}  } { { "human.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v" 212 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "clearAll:clear0\|output_y\[2\] " "Latch clearAll:clear0\|output_y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115606 ""}  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 898 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car7:c7\|datapathcar7:D1\|y\[2\] " "Latch car7:c7\|datapathcar7:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115606 ""}  } { { "car7.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car8:c8\|datapathcar8:D1\|y\[2\] " "Latch car8:c8\|datapathcar8:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115607 ""}  } { { "car8.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endgame:e0\|datapathe:de\|y\[2\] " "Latch endgame:e0\|datapathe:de\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "Ports D and ENA on the latch are fed by the same signal endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115607 ""}  } { { "endgame.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v" 189 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car12:c12\|datapath12:D1\|y\[2\] " "Latch car12:c12\|datapath12:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115607 ""}  } { { "car12.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v" 157 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "car5:c5\|datapathcar5:D1\|y\[2\] " "Latch car5:c5\|datapathcar5:D1\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534188115607 ""}  } { { "car5.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534188115607 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534188164561 "|project|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1534188164561 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1534188164784 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1534188168305 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1534188168530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534188168837 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188168837 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1534188168948 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1534188168948 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188169118 "|project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188169118 "|project|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188169118 "|project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188169118 "|project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "project.v" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534188169118 "|project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1534188169118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3447 " "Implemented 3447 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534188169130 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534188169130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3366 " "Implemented 3366 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1534188169130 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1534188169130 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1534188169130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534188169130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 496 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 496 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534188169326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 13 15:22:49 2018 " "Processing ended: Mon Aug 13 15:22:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534188169326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534188169326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534188169326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534188169326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534188172101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534188172111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 13 15:22:51 2018 " "Processing started: Mon Aug 13 15:22:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534188172111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1534188172111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1534188172111 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1534188172412 ""}
{ "Info" "0" "" "Project  = project" {  } {  } 0 0 "Project  = project" 0 0 "Fitter" 0 0 1534188172413 ""}
{ "Info" "0" "" "Revision = project" {  } {  } 0 0 "Revision = project" 0 0 "Fitter" 0 0 1534188172413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1534188172657 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1534188172695 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1534188172748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1534188172748 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1534188172866 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1534188172866 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1534188172893 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1534188173420 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1534188173445 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1534188173658 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1534188173709 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 71 " "No exact pin location assignment(s) for 6 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1534188173978 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1534188184220 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1534188184350 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1534188184350 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 40 global CLKCTRL_G6 " "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 40 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1534188184353 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1534188184353 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1006 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 1006 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1534188184353 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1534188184353 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534188184456 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "240 " "TimeQuest Timing Analyzer is analyzing 240 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1534188185699 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1534188185704 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1534188185705 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1534188185716 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188185734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188185734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188185734 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1534188185734 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1534188185755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1534188185757 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1534188185759 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1534188185842 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1534188185846 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1534188185853 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1534188185860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1534188185860 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1534188185863 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1534188186251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1534188186255 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1534188186255 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/study/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/study/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1534188186417 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1534188186417 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534188186424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1534188192123 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1534188193018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534188197716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1534188201122 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1534188204561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534188204562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1534188206866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1534188217051 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1534188217051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534188237485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1534188237486 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1534188237486 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.61 " "Total time spent on timing analysis during the Fitter is 7.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1534188242649 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1534188242861 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1534188245154 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1534188245304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1534188247744 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534188255786 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1534188256148 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/output_files/project.fit.smsg " "Generated suppressed messages file C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/output_files/project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1534188256466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 203 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 203 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6687 " "Peak virtual memory: 6687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534188257964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 13 15:24:17 2018 " "Processing ended: Mon Aug 13 15:24:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534188257964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534188257964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534188257964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1534188257964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1534188260552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534188260561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 13 15:24:20 2018 " "Processing started: Mon Aug 13 15:24:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534188260561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1534188260561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1534188260561 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1534188268897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534188272045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 13 15:24:32 2018 " "Processing ended: Mon Aug 13 15:24:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534188272045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534188272045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534188272045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1534188272045 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1534188272749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1534188274613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534188274621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 13 15:24:34 2018 " "Processing started: Mon Aug 13 15:24:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534188274621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534188274621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project -c project " "Command: quartus_sta project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534188274621 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1534188274892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1534188275889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1534188275936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1534188275936 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "240 " "TimeQuest Timing Analyzer is analyzing 240 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1534188277130 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1534188277294 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1534188277294 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277307 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277307 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277307 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277307 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1534188277307 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277311 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrance:entrance0\|FSMentrance:f0\|current_state.Begin entrance:entrance0\|FSMentrance:f0\|current_state.Begin " "create_clock -period 1.000 -name entrance:entrance0\|FSMentrance:f0\|current_state.Begin entrance:entrance0\|FSMentrance:f0\|current_state.Begin" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277311 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " "create_clock -period 1.000 -name endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277311 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name menu:m0\|FSMm:Fm\|current_state.RESET menu:m0\|FSMm:Fm\|current_state.RESET " "create_clock -period 1.000 -name menu:m0\|FSMm:Fm\|current_state.RESET menu:m0\|FSMm:Fm\|current_state.RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277311 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name background:b0\|FSM3:f0\|current_state.Begin background:b0\|FSM3:f0\|current_state.Begin " "create_clock -period 1.000 -name background:b0\|FSM3:f0\|current_state.Begin background:b0\|FSM3:f0\|current_state.Begin" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277311 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name crush:crush0\|FSMcrush:Fm\|current_state.RESET crush:crush0\|FSMcrush:Fm\|current_state.RESET " "create_clock -period 1.000 -name crush:crush0\|FSMcrush:Fm\|current_state.RESET crush:crush0\|FSMcrush:Fm\|current_state.RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277311 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " "create_clock -period 1.000 -name endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277311 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277311 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277330 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277330 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1534188277330 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1534188277340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277342 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1534188277345 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1534188277363 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1534188277549 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1534188277549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.261 " "Worst-case setup slack is -8.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.261           -3356.748 CLOCK_50  " "   -8.261           -3356.748 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.996             -71.790 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "   -6.996             -71.790 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.549             -56.762 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1  " "   -6.549             -56.762 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.451             -91.424 menu:m0\|FSMm:Fm\|current_state.RESET  " "   -6.451             -91.424 menu:m0\|FSMm:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.296             -86.527 crush:crush0\|FSMcrush:Fm\|current_state.RESET  " "   -6.296             -86.527 crush:crush0\|FSMcrush:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.316             -72.956 background:b0\|FSM3:f0\|current_state.Begin  " "   -5.316             -72.956 background:b0\|FSM3:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.266             -54.082 entrance:entrance0\|FSMentrance:f0\|current_state.Begin  " "   -5.266             -54.082 entrance:entrance0\|FSMentrance:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.170            -627.461 KEY\[0\]  " "   -5.170            -627.461 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.946               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.946               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188277554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.049 " "Worst-case hold slack is -0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.049 CLOCK_50  " "   -0.049              -0.049 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.320               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "    0.459               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 KEY\[0\]  " "    0.469               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1  " "    0.509               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.480               0.000 background:b0\|FSM3:f0\|current_state.Begin  " "    2.480               0.000 background:b0\|FSM3:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.743               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET  " "    2.743               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.826               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin  " "    2.826               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.902               0.000 menu:m0\|FSMm:Fm\|current_state.RESET  " "    2.902               0.000 menu:m0\|FSMm:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188277583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.745 " "Worst-case recovery slack is -6.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.745             -13.251 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "   -6.745             -13.251 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.237             -79.749 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -3.237             -79.749 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188277588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.433 " "Worst-case removal slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.433               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "    0.447               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188277593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.075 " "Worst-case minimum pulse width slack is -0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.696 KEY\[0\]  " "   -0.075              -0.696 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "    0.100               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET  " "    0.288               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin  " "    0.298               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 background:b0\|FSM3:f0\|current_state.Begin  " "    0.301               0.000 background:b0\|FSM3:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 menu:m0\|FSMm:Fm\|current_state.RESET  " "    0.303               0.000 menu:m0\|FSMm:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1  " "    0.343               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.870               0.000 CLOCK_50  " "    8.870               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.788               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.788               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188277597 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.947 ns " "Worst Case Available Settling Time: 37.947 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277735 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277735 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188277735 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1534188277745 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1534188277792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1534188281282 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281517 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281517 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281517 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1534188281517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281519 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1534188281572 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1534188281572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.164 " "Worst-case setup slack is -8.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.164           -3084.731 CLOCK_50  " "   -8.164           -3084.731 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.085             -72.344 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "   -7.085             -72.344 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.622             -56.885 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1  " "   -6.622             -56.885 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.599             -92.677 menu:m0\|FSMm:Fm\|current_state.RESET  " "   -6.599             -92.677 menu:m0\|FSMm:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.364             -88.725 crush:crush0\|FSMcrush:Fm\|current_state.RESET  " "   -6.364             -88.725 crush:crush0\|FSMcrush:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.366             -74.001 background:b0\|FSM3:f0\|current_state.Begin  " "   -5.366             -74.001 background:b0\|FSM3:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.308             -54.795 entrance:entrance0\|FSMentrance:f0\|current_state.Begin  " "   -5.308             -54.795 entrance:entrance0\|FSMentrance:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.195            -633.736 KEY\[0\]  " "   -5.195            -633.736 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.033               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.033               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188281576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.367 " "Worst-case hold slack is -0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367              -1.793 CLOCK_50  " "   -0.367              -1.793 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 KEY\[0\]  " "    0.308               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.313               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1  " "    0.553               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "    0.570               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.563               0.000 background:b0\|FSM3:f0\|current_state.Begin  " "    2.563               0.000 background:b0\|FSM3:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.838               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET  " "    2.838               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.889               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin  " "    2.889               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.979               0.000 menu:m0\|FSMm:Fm\|current_state.RESET  " "    2.979               0.000 menu:m0\|FSMm:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188281607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.800 " "Worst-case recovery slack is -6.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.800             -13.374 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "   -6.800             -13.374 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.065             -75.408 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -3.065             -75.408 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188281614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.285 " "Worst-case removal slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.285               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "    0.410               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188281620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.042 " "Worst-case minimum pulse width slack is -0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.106 KEY\[0\]  " "   -0.042              -0.106 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "    0.125               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET  " "    0.232               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin  " "    0.295               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 background:b0\|FSM3:f0\|current_state.Begin  " "    0.308               0.000 background:b0\|FSM3:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 menu:m0\|FSMm:Fm\|current_state.RESET  " "    0.331               0.000 menu:m0\|FSMm:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1  " "    0.335               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.823               0.000 CLOCK_50  " "    8.823               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.767               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.767               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188281625 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.917 ns " "Worst Case Available Settling Time: 37.917 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281733 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281733 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188281733 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1534188281740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1534188281933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1534188284723 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285347 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1534188285347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285349 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1534188285375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1534188285375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.590 " "Worst-case setup slack is -4.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.590           -2203.873 CLOCK_50  " "   -4.590           -2203.873 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.657             -37.037 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "   -3.657             -37.037 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.446             -30.249 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1  " "   -3.446             -30.249 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.303             -46.859 menu:m0\|FSMm:Fm\|current_state.RESET  " "   -3.303             -46.859 menu:m0\|FSMm:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.234             -44.377 crush:crush0\|FSMcrush:Fm\|current_state.RESET  " "   -3.234             -44.377 crush:crush0\|FSMcrush:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.883            -324.410 KEY\[0\]  " "   -2.883            -324.410 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.784             -37.272 background:b0\|FSM3:f0\|current_state.Begin  " "   -2.784             -37.272 background:b0\|FSM3:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.762             -27.426 entrance:entrance0\|FSMentrance:f0\|current_state.Begin  " "   -2.762             -27.426 entrance:entrance0\|FSMentrance:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.460               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.460               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188285380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.042 " "Worst-case hold slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 CLOCK_50  " "    0.042               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "    0.073               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1  " "    0.157               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 KEY\[0\]  " "    0.201               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.533               0.000 background:b0\|FSM3:f0\|current_state.Begin  " "    1.533               0.000 background:b0\|FSM3:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET  " "    1.703               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.709               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin  " "    1.709               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.761               0.000 menu:m0\|FSMm:Fm\|current_state.RESET  " "    1.761               0.000 menu:m0\|FSMm:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188285413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.540 " "Worst-case recovery slack is -3.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.540              -6.860 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "   -3.540              -6.860 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.116             -52.183 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -2.116             -52.183 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188285424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.271 " "Worst-case removal slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "    0.271               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.273               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188285434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.260 " "Worst-case minimum pulse width slack is -0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260             -29.885 KEY\[0\]  " "   -0.260             -29.885 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "    0.124               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET  " "    0.296               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin  " "    0.319               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 background:b0\|FSM3:f0\|current_state.Begin  " "    0.348               0.000 background:b0\|FSM3:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 menu:m0\|FSMm:Fm\|current_state.RESET  " "    0.358               0.000 menu:m0\|FSMm:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1  " "    0.370               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.815               0.000 CLOCK_50  " "    8.815               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.895               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.895               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188285442 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285577 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285577 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285577 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285577 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.810 ns " "Worst Case Available Settling Time: 38.810 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285577 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285577 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188285577 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1534188285585 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286269 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286269 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1534188286269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286271 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1534188286302 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1534188286302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.939 " "Worst-case setup slack is -3.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.939           -1933.461 CLOCK_50  " "   -3.939           -1933.461 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.440             -34.978 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "   -3.440             -34.978 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.244             -28.411 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1  " "   -3.244             -28.411 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.162             -44.522 menu:m0\|FSMm:Fm\|current_state.RESET  " "   -3.162             -44.522 menu:m0\|FSMm:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.116             -42.624 crush:crush0\|FSMcrush:Fm\|current_state.RESET  " "   -3.116             -42.624 crush:crush0\|FSMcrush:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.651             -35.680 background:b0\|FSM3:f0\|current_state.Begin  " "   -2.651             -35.680 background:b0\|FSM3:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.633             -26.304 entrance:entrance0\|FSMentrance:f0\|current_state.Begin  " "   -2.633             -26.304 entrance:entrance0\|FSMentrance:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.632            -298.547 KEY\[0\]  " "   -2.632            -298.547 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.801               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   36.801               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188286307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.061 " "Worst-case hold slack is -0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -1.124 CLOCK_50  " "   -0.061              -1.124 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "    0.136               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.167               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 KEY\[0\]  " "    0.175               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1  " "    0.179               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.556               0.000 background:b0\|FSM3:f0\|current_state.Begin  " "    1.556               0.000 background:b0\|FSM3:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.709               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin  " "    1.709               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.725               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET  " "    1.725               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.761               0.000 menu:m0\|FSMm:Fm\|current_state.RESET  " "    1.761               0.000 menu:m0\|FSMm:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188286341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.335 " "Worst-case recovery slack is -3.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.335              -6.483 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "   -3.335              -6.483 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.947             -48.040 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   -1.947             -48.040 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188286347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.134 " "Worst-case removal slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.134               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "    0.255               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188286353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.220 " "Worst-case minimum pulse width slack is -0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220             -25.527 KEY\[0\]  " "   -0.220             -25.527 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10  " "    0.197               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET  " "    0.304               0.000 crush:crush0\|FSMcrush:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin  " "    0.343               0.000 entrance:entrance0\|FSMentrance:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 menu:m0\|FSMm:Fm\|current_state.RESET  " "    0.372               0.000 menu:m0\|FSMm:Fm\|current_state.RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 background:b0\|FSM3:f0\|current_state.Begin  " "    0.373               0.000 background:b0\|FSM3:f0\|current_state.Begin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1  " "    0.393               0.000 endgame:e0\|FSMe:Fe\|current_state.DRAW_b1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.806               0.000 CLOCK_50  " "    8.806               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.891               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1534188286358 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286470 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286470 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286470 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286470 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.828 ns " "Worst Case Available Settling Time: 38.828 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286470 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286470 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1534188286470 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1534188288385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1534188288386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5340 " "Peak virtual memory: 5340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534188288678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 13 15:24:48 2018 " "Processing ended: Mon Aug 13 15:24:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534188288678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534188288678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534188288678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534188288678 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 705 s " "Quartus II Full Compilation was successful. 0 errors, 705 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534188289506 ""}
