--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml v6pcieDMA.twx v6pcieDMA.ncd -o v6pcieDMA.twr v6pcieDMA.pcf
-ucf ABB3_pcie_4_lane_Emu_FIFO_elink.ucf

Design file:              v6pcieDMA.ncd
Physical constraint file: v6pcieDMA.pcf
Device,package,speed:     xc7a200t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtpper_GTREFCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Location pin: GTPE2_COMMON_X0Y1.GTREFCLK0
  Clock network: sys_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3689 paths analyzed, 2389 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.714ns.
--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X42Y197.C5), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.497ns (1.166 - 1.663)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.RXVALID Tgtpcko_RXVALID       0.954   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X50Y183.B1           net (fanout=2)        2.461   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxvalid<0>
    SLICE_X50Y183.B            Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_reg<27>
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1_SW0
    SLICE_X50Y183.A4           net (fanout=1)        0.353   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/N0
    SLICE_X50Y183.A            Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_reg<27>
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X42Y197.C5           net (fanout=1)        0.857   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<0>
    SLICE_X42Y197.CLK          Tas                   0.031   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx0_valid_gt
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------------  ---------------------------
    Total                                            4.866ns (1.195ns logic, 3.671ns route)
                                                             (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.482ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.680 - 0.720)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y188.BQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt<3>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_2
    SLICE_X50Y183.B4     net (fanout=4)        0.652   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt<2>
    SLICE_X50Y183.B      Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_reg<27>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1_SW0
    SLICE_X50Y183.A4     net (fanout=1)        0.353   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/N0
    SLICE_X50Y183.A      Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_reg<27>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X42Y197.C5     net (fanout=1)        0.857   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<0>
    SLICE_X42Y197.CLK    Tas                   0.031   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx0_valid_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      2.482ns (0.620ns logic, 1.862ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.420ns (Levels of Logic = 2)
  Clock Path Skew:      -0.039ns (0.680 - 0.719)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y186.DMUX   Tshcko                0.485   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X50Y183.A2     net (fanout=3)        0.942   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2
    SLICE_X50Y183.A      Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_Qout_reg<27>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X42Y197.C5     net (fanout=1)        0.857   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<0>
    SLICE_X42Y197.CLK    Tas                   0.031   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx0_valid_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      2.420ns (0.621ns logic, 1.799ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (SLICE_X52Y193.A5), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.179ns (Levels of Logic = 3)
  Clock Path Skew:      -0.490ns (1.166 - 1.656)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.RXVALID Tgtpcko_RXVALID       0.954   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X50Y186.B1           net (fanout=2)        2.131   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gt_rxvalid<1>
    SLICE_X50Y186.B            Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1_SW0
    SLICE_X50Y186.A4           net (fanout=1)        0.353   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/N0
    SLICE_X50Y186.A            Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X52Y193.A5           net (fanout=1)        0.498   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<1>
    SLICE_X52Y193.CLK          Tas                   0.033   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_valid_gt
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------------  ---------------------------
    Total                                            4.179ns (1.197ns logic, 2.982ns route)
                                                             (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.127 - 0.152)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt_2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y189.BQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt<3>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt_2
    SLICE_X50Y186.B4     net (fanout=4)        0.614   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxvalid_cnt<2>
    SLICE_X50Y186.B      Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1_SW0
    SLICE_X50Y186.A4     net (fanout=1)        0.353   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/N0
    SLICE_X50Y186.A      Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X52Y193.A5     net (fanout=1)        0.498   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<1>
    SLICE_X52Y193.CLK    Tas                   0.033   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_valid_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (0.622ns logic, 1.465ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rate_idle_reg2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.127 - 0.145)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rate_idle_reg2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y182.DQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rate_idle_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rate_idle_reg2
    SLICE_X50Y186.A2     net (fanout=2)        0.966   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rate_idle_reg2
    SLICE_X50Y186.A      Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/ram_full_fb_i
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_RXVALID_OUT1
    SLICE_X52Y193.A5     net (fanout=1)        0.498   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_wire_filter<1>
    SLICE_X52Y193.CLK    Tas                   0.033   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_valid_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GT_RXVALID_Mux_22_o13
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.517ns logic, 1.464ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1 (SLICE_X45Y189.A2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.542ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.679 - 0.724)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y197.BMUX   Tshcko                0.482   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_data_gt<11>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_1
    SLICE_X39Y194.D3     net (fanout=2)        0.789   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q<1>
    SLICE_X39Y194.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/xhdl12.tx_thrl_ctl_inst/ppm_L1_thrtl
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11_SW0
    SLICE_X40Y190.C3     net (fanout=2)        0.872   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/N2
    SLICE_X40Y190.C      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/trn_tsrc_rdy
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X42Y197.B2     net (fanout=2)        1.040   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X42Y197.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx0_valid_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o121
    SLICE_X45Y189.A2     net (fanout=2)        0.969   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o12
    SLICE_X45Y189.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_phy_status_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1-In1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (0.872ns logic, 3.670ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.410ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.112 - 0.136)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y189.CMUX   Tshcko                0.525   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx3_phy_status_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10
    SLICE_X39Y194.D6     net (fanout=2)        0.614   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx0_data_gt<10>
    SLICE_X39Y194.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/axi_basic_top_i/tx_inst/xhdl12.tx_thrl_ctl_inst/ppm_L1_thrtl
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11_SW0
    SLICE_X40Y190.C3     net (fanout=2)        0.872   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/N2
    SLICE_X40Y190.C      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/trn_tsrc_rdy
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X42Y197.B2     net (fanout=2)        1.040   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X42Y197.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx0_valid_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o121
    SLICE_X45Y189.A2     net (fanout=2)        0.969   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o12
    SLICE_X45Y189.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_phy_status_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1-In1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (0.915ns logic, 3.495ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_12 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.718ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.679 - 0.796)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_12 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y198.AQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx0_data_gt<15>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_12
    SLICE_X40Y190.C2     net (fanout=3)        0.991   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx0_data_gt<12>
    SLICE_X40Y190.C      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/trn_tsrc_rdy
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X42Y197.B2     net (fanout=2)        1.040   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o11
    SLICE_X42Y197.B      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx0_valid_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o121
    SLICE_X45Y189.A2     net (fanout=2)        0.969   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/Mmux_state_eios_det[4]_GND_908_o_Mux_23_o12
    SLICE_X45Y189.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_phy_status_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1-In1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (0.718ns logic, 3.000ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX2DATA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_9 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.395ns (0.924 - 0.529)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_9 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X45Y187.BMUX     Tshcko                0.181   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx2_data_gt<15>
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_9
    PCIE_X0Y0.PIPERX2DATA9 net (fanout=3)        0.697   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx2_data_gt<9>
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT2(-Th)     0.476   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.402ns (-0.295ns logic, 0.697ns route)
                                                         (-73.4% logic, 173.4% route)

--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (GTPE2_CHANNEL_X0Y4.DRPDI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_10 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.586ns (Levels of Logic = 0)
  Clock Path Skew:      0.578ns (1.109 - 0.531)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_10 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X57Y196.CQ           Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di<59>
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_10
    GTPE2_CHANNEL_X0Y4.DRPDI10 net (fanout=1)        0.529   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di<58>
    GTPE2_CHANNEL_X0Y4.DRPCLK  Tgtpckc_DRPDI(-Th)     0.084   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    -------------------------------------------------------  ---------------------------
    Total                                            0.586ns (0.057ns logic, 0.529ns route)
                                                             (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX1DATA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_14 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.394ns (0.924 - 0.530)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_14 to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y189.CMUX      Tshcko                0.181   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_phy_status_gt
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_14
    PCIE_X0Y0.PIPERX1DATA14 net (fanout=6)        0.748   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_data_gt<14>
    PCIE_X0Y0.PIPECLK       Tpcickc_MGT1(-Th)     0.524   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------------------  ---------------------------
    Total                                         0.405ns (-0.343ns logic, 0.748ns route)
                                                          (-84.7% logic, 184.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y6.DRPCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
  Location pin: GTPE2_COMMON_X0Y1.DRPCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y5.DRPCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 
1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 933 paths analyzed, 658 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.369ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXREN      Tpcicko_RXRAM         0.587   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ENBWRENL   net (fanout=8)        2.395   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_ren
    RAMB36_X1Y45.CLKBWRCLKL Trcck_WREN            0.387   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         3.369ns (0.974ns logic, 2.395ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y45.ENBWRENU), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.369ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXREN      Tpcicko_RXRAM         0.587   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y45.ENBWRENU   net (fanout=8)        2.395   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_ren
    RAMB36_X1Y45.CLKBWRCLKU Trcck_WREN            0.387   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         3.369ns (0.974ns logic, 2.395ns route)
                                                          (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y46.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.213ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.808 - 0.811)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXREN      Tpcicko_RXRAM         0.587   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ENBWRENL   net (fanout=8)        2.239   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_ren
    RAMB36_X1Y46.CLKBWRCLKL Trcck_WREN            0.387   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         3.213ns (0.974ns logic, 2.239ns route)
                                                          (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA57  Tpcicko_TXRAM         0.035   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI3     net (fanout=1)        0.457   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<57>
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.196ns (-0.261ns logic, 0.457ns route)
                                                          (-133.2% logic, 233.2% route)

--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA59  Tpcicko_TXRAM         0.042   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI5     net (fanout=1)        0.457   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<59>
    RAMB36_X1Y41.CLKARDCLKU Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.203ns (-0.254ns logic, 0.457ns route)
                                                          (-125.1% logic, 225.1% route)

--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAMB36_X1Y41.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/user_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA66  Tpcicko_TXRAM         0.047   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y41.DIADI12    net (fanout=1)        0.455   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<66>
    RAMB36_X1Y41.CLKARDCLKL Trckd_DIA   (-Th)     0.296   pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                                          pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.206ns (-0.249ns logic, 0.455ns route)
                                                          (-120.9% logic, 220.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKL
  Location pin: RAMB36_X1Y47.CLKARDCLKL
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl/CLKARDCLKU
  Location pin: RAMB36_X1Y47.CLKARDCLKU
  Clock network: pcie_axi_trn_bridge_i/v7_pcie_i/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 144198 paths analyzed, 29459 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.840ns.
--------------------------------------------------------------------------------

Paths for end point ad9467_1/debug_data1_reg_4 (SLICE_X88Y164.CE), 1101 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.805ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X8Y38.DOBDO3  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X142Y197.D4    net (fanout=1)        1.110   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.ram_doutb<3>
    SLICE_X142Y197.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<40>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_434
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_33
    SLICE_X87Y165.C6     net (fanout=1)        2.362   eb_dout<40>
    SLICE_X87Y165.COUT   Topcyc                0.437   ad9467_1/n0015<63>_wg_cy<3>
                                                       ad9467_1/n0015<63>_wg_lut<2>
                                                       ad9467_1/n0015<63>_wg_cy<3>
    SLICE_X87Y166.CIN    net (fanout=1)        0.000   ad9467_1/n0015<63>_wg_cy<3>
    SLICE_X87Y166.COUT   Tbyp                  0.098   ad9467_1/n0015<63>_wg_cy<7>
                                                       ad9467_1/n0015<63>_wg_cy<7>
    SLICE_X87Y167.CIN    net (fanout=1)        0.000   ad9467_1/n0015<63>_wg_cy<7>
    SLICE_X87Y167.DMUX   Tcind                 0.353   ad9467_1/n0015_inv
                                                       ad9467_1/n0015_inv1_cy
    SLICE_X88Y164.CE     net (fanout=8)        0.741   ad9467_1/n0015_inv
    SLICE_X88Y164.CLK    Tceck                 0.136   ad9467_1/debug_data1_reg<7>
                                                       ad9467_1/debug_data1_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.805ns (3.592ns logic, 4.213ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          ad9467_1/debug_data1_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.772ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to ad9467_1/debug_data1_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y164.BQ     Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X36Y145.C2     net (fanout=126)      3.426   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X36Y145.CMUX   Tilo                  0.448   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<12>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_33
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X87Y167.A5     net (fanout=1)        1.842   eb_dout<12>
    SLICE_X87Y167.DMUX   Topad                 0.800   ad9467_1/n0015_inv
                                                       ad9467_1/n0015<63>_wg_lut<8>
                                                       ad9467_1/n0015_inv1_cy
    SLICE_X88Y164.CE     net (fanout=8)        0.741   ad9467_1/n0015_inv
    SLICE_X88Y164.CLK    Tceck                 0.136   ad9467_1/debug_data1_reg<7>
                                                       ad9467_1/debug_data1_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.772ns (1.763ns logic, 6.009ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          ad9467_1/debug_data1_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.765ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to ad9467_1/debug_data1_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y164.BQ     Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X37Y146.D2     net (fanout=126)      3.473   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X37Y146.CMUX   Topdc                 0.449   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<14>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_45
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4
    SLICE_X87Y167.A6     net (fanout=1)        1.787   eb_dout<14>
    SLICE_X87Y167.DMUX   Topad                 0.800   ad9467_1/n0015_inv
                                                       ad9467_1/n0015<63>_wg_lut<8>
                                                       ad9467_1/n0015_inv1_cy
    SLICE_X88Y164.CE     net (fanout=8)        0.741   ad9467_1/n0015_inv
    SLICE_X88Y164.CLK    Tceck                 0.136   ad9467_1/debug_data1_reg<7>
                                                       ad9467_1/debug_data1_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (1.764ns logic, 6.001ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point ad9467_1/debug_data1_reg_5 (SLICE_X88Y164.CE), 1101 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.805ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X8Y38.DOBDO3  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X142Y197.D4    net (fanout=1)        1.110   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.ram_doutb<3>
    SLICE_X142Y197.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<40>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_434
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_33
    SLICE_X87Y165.C6     net (fanout=1)        2.362   eb_dout<40>
    SLICE_X87Y165.COUT   Topcyc                0.437   ad9467_1/n0015<63>_wg_cy<3>
                                                       ad9467_1/n0015<63>_wg_lut<2>
                                                       ad9467_1/n0015<63>_wg_cy<3>
    SLICE_X87Y166.CIN    net (fanout=1)        0.000   ad9467_1/n0015<63>_wg_cy<3>
    SLICE_X87Y166.COUT   Tbyp                  0.098   ad9467_1/n0015<63>_wg_cy<7>
                                                       ad9467_1/n0015<63>_wg_cy<7>
    SLICE_X87Y167.CIN    net (fanout=1)        0.000   ad9467_1/n0015<63>_wg_cy<7>
    SLICE_X87Y167.DMUX   Tcind                 0.353   ad9467_1/n0015_inv
                                                       ad9467_1/n0015_inv1_cy
    SLICE_X88Y164.CE     net (fanout=8)        0.741   ad9467_1/n0015_inv
    SLICE_X88Y164.CLK    Tceck                 0.136   ad9467_1/debug_data1_reg<7>
                                                       ad9467_1/debug_data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.805ns (3.592ns logic, 4.213ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          ad9467_1/debug_data1_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.772ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to ad9467_1/debug_data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y164.BQ     Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X36Y145.C2     net (fanout=126)      3.426   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X36Y145.CMUX   Tilo                  0.448   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<12>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_33
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X87Y167.A5     net (fanout=1)        1.842   eb_dout<12>
    SLICE_X87Y167.DMUX   Topad                 0.800   ad9467_1/n0015_inv
                                                       ad9467_1/n0015<63>_wg_lut<8>
                                                       ad9467_1/n0015_inv1_cy
    SLICE_X88Y164.CE     net (fanout=8)        0.741   ad9467_1/n0015_inv
    SLICE_X88Y164.CLK    Tceck                 0.136   ad9467_1/debug_data1_reg<7>
                                                       ad9467_1/debug_data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.772ns (1.763ns logic, 6.009ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          ad9467_1/debug_data1_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.765ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to ad9467_1/debug_data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y164.BQ     Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X37Y146.D2     net (fanout=126)      3.473   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X37Y146.CMUX   Topdc                 0.449   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<14>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_45
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4
    SLICE_X87Y167.A6     net (fanout=1)        1.787   eb_dout<14>
    SLICE_X87Y167.DMUX   Topad                 0.800   ad9467_1/n0015_inv
                                                       ad9467_1/n0015<63>_wg_lut<8>
                                                       ad9467_1/n0015_inv1_cy
    SLICE_X88Y164.CE     net (fanout=8)        0.741   ad9467_1/n0015_inv
    SLICE_X88Y164.CLK    Tceck                 0.136   ad9467_1/debug_data1_reg<7>
                                                       ad9467_1/debug_data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (1.764ns logic, 6.001ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point ad9467_1/debug_data1_reg_6 (SLICE_X88Y164.CE), 1101 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          ad9467_1/debug_data1_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.805ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to ad9467_1/debug_data1_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X8Y38.DOBDO3  Trcko_DOB             2.125   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    SLICE_X142Y197.D4    net (fanout=1)        1.110   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.ram_doutb<3>
    SLICE_X142Y197.CMUX  Topdc                 0.443   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<40>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_434
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_33
    SLICE_X87Y165.C6     net (fanout=1)        2.362   eb_dout<40>
    SLICE_X87Y165.COUT   Topcyc                0.437   ad9467_1/n0015<63>_wg_cy<3>
                                                       ad9467_1/n0015<63>_wg_lut<2>
                                                       ad9467_1/n0015<63>_wg_cy<3>
    SLICE_X87Y166.CIN    net (fanout=1)        0.000   ad9467_1/n0015<63>_wg_cy<3>
    SLICE_X87Y166.COUT   Tbyp                  0.098   ad9467_1/n0015<63>_wg_cy<7>
                                                       ad9467_1/n0015<63>_wg_cy<7>
    SLICE_X87Y167.CIN    net (fanout=1)        0.000   ad9467_1/n0015<63>_wg_cy<7>
    SLICE_X87Y167.DMUX   Tcind                 0.353   ad9467_1/n0015_inv
                                                       ad9467_1/n0015_inv1_cy
    SLICE_X88Y164.CE     net (fanout=8)        0.741   ad9467_1/n0015_inv
    SLICE_X88Y164.CLK    Tceck                 0.136   ad9467_1/debug_data1_reg<7>
                                                       ad9467_1/debug_data1_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.805ns (3.592ns logic, 4.213ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          ad9467_1/debug_data1_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.772ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to ad9467_1/debug_data1_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y164.BQ     Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X36Y145.C2     net (fanout=126)      3.426   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X36Y145.CMUX   Tilo                  0.448   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<12>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_33
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2
    SLICE_X87Y167.A5     net (fanout=1)        1.842   eb_dout<12>
    SLICE_X87Y167.DMUX   Topad                 0.800   ad9467_1/n0015_inv
                                                       ad9467_1/n0015<63>_wg_lut<8>
                                                       ad9467_1/n0015_inv1_cy
    SLICE_X88Y164.CE     net (fanout=8)        0.741   ad9467_1/n0015_inv
    SLICE_X88Y164.CLK    Tceck                 0.136   ad9467_1/debug_data1_reg<7>
                                                       ad9467_1/debug_data1_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.772ns (1.763ns logic, 6.009ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          ad9467_1/debug_data1_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.765ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 0.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to ad9467_1/debug_data1_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y164.BQ     Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X37Y146.D2     net (fanout=126)      3.473   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X37Y146.CMUX   Topdc                 0.449   theTlpControl/tx_Itf/ABB_Tx_MReader/eb_FIFO_qout_r1<14>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_45
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4
    SLICE_X87Y167.A6     net (fanout=1)        1.787   eb_dout<14>
    SLICE_X87Y167.DMUX   Topad                 0.800   ad9467_1/n0015_inv
                                                       ad9467_1/n0015<63>_wg_lut<8>
                                                       ad9467_1/n0015_inv1_cy
    SLICE_X88Y164.CE     net (fanout=8)        0.741   ad9467_1/n0015_inv
    SLICE_X88Y164.CLK    Tceck                 0.136   ad9467_1/debug_data1_reg<7>
                                                       ad9467_1/debug_data1_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (1.764ns logic, 6.001ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X3Y33.DIBDI28), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_64 (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.006ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_64 to theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y166.BQ        Tcko                  0.141   theTlpControl/tx_Itf/mbuf_Din<70>
                                                          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_64
    RAMB36_X3Y33.DIBDI28    net (fanout=1)        0.161   theTlpControl/tx_Itf/mbuf_Din<64>
    RAMB36_X3Y33.CLKBWRCLKL Trckd_DIB   (-Th)     0.296   theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.006ns (-0.155ns logic, 0.161ns route)
                                                          (-2583.3% logic, 2683.3% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X3Y33.DIPBDIP2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_70 (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_70 to theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y166.CQ        Tcko                  0.304   theTlpControl/tx_Itf/mbuf_Din<70>
                                                          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_70
    RAMB36_X3Y33.DIPBDIP2   net (fanout=1)        0.345   theTlpControl/tx_Itf/mbuf_Din<70>
    RAMB36_X3Y33.CLKBWRCLKL Trckd_DIPB  (-Th)     0.622   theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.027ns (-0.318ns logic, 0.345ns route)
                                                          (-1177.8% logic, 1277.8% route)

--------------------------------------------------------------------------------

Paths for end point theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X3Y33.DIBDI27), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_63 (FF)
  Destination:          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         trn_clk rising at 8.000ns
  Destination Clock:    trn_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_63 to theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y166.AQ        Tcko                  0.141   theTlpControl/tx_Itf/mbuf_Din<70>
                                                          theTlpControl/tx_Itf/ABB_Tx_MReader/mbuf_Din_i_63
    RAMB36_X3Y33.DIBDI27    net (fanout=1)        0.218   theTlpControl/tx_Itf/mbuf_Din<63>
    RAMB36_X3Y33.CLKBWRCLKU Trckd_DIB   (-Th)     0.296   theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.063ns (-0.155ns logic, 0.218ns route)
                                                          (-246.0% logic, 346.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X0Y0.USERCLK2
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y29.CLKBWRCLKL
  Clock network: trn_clk
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X1Y29.CLKBWRCLKU
  Clock network: trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 726 paths analyzed, 476 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.554ns.
--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (SLICE_X54Y183.A1), 14 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.673 - 0.712)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y180.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<3>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X57Y195.C2     net (fanout=19)       1.779   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<2>
    SLICE_X57Y195.C      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di<43>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X54Y183.B1     net (fanout=1)        1.136   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT22
    SLICE_X54Y183.BMUX   Tilo                  0.289   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT24
    SLICE_X54Y183.A1     net (fanout=1)        0.561   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X54Y183.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (0.848ns logic, 3.476ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.673 - 0.719)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y186.AQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxresetdone_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0
    SLICE_X57Y195.C3     net (fanout=2)        1.312   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2<0>
    SLICE_X57Y195.C      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di<43>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X54Y183.B1     net (fanout=1)        1.136   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT22
    SLICE_X54Y183.BMUX   Tilo                  0.289   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT24
    SLICE_X54Y183.A1     net (fanout=1)        0.561   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X54Y183.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (0.902ns logic, 3.009ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.682ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.673 - 0.720)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y186.AQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1<0>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1_0
    SLICE_X57Y195.C6     net (fanout=2)        1.083   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1<0>
    SLICE_X57Y195.C      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/drp_mux_di<43>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X54Y183.B1     net (fanout=1)        1.136   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT22
    SLICE_X54Y183.BMUX   Tilo                  0.289   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT24
    SLICE_X54Y183.A1     net (fanout=1)        0.561   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X54Y183.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (0.902ns logic, 2.780ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (SLICE_X53Y181.A1), 14 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.185ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.119 - 0.143)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y180.AQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<3>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X61Y197.A1     net (fanout=19)       1.824   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<2>
    SLICE_X61Y197.A      Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/usDMA_PA_Var<13>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X53Y181.B5     net (fanout=1)        0.975   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT22
    SLICE_X53Y181.BMUX   Tilo                  0.278   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT24
    SLICE_X53Y181.A1     net (fanout=1)        0.549   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X53Y181.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      4.185ns (0.837ns logic, 3.348ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.609ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y181.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X61Y197.A5     net (fanout=21)       1.248   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X61Y197.A      Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/usDMA_PA_Var<13>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X53Y181.B5     net (fanout=1)        0.975   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT22
    SLICE_X53Y181.BMUX   Tilo                  0.278   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT24
    SLICE_X53Y181.A1     net (fanout=1)        0.549   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X53Y181.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (0.837ns logic, 2.772ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.477ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.119 - 0.152)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y189.BQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2
    SLICE_X61Y197.A2     net (fanout=6)        1.116   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2
    SLICE_X61Y197.A      Tilo                  0.105   theTlpControl/rx_Itf/Upstream_DMA_Engine/usDMA_PA_Var<13>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X53Y181.B5     net (fanout=1)        0.975   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT22
    SLICE_X53Y181.BMUX   Tilo                  0.278   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT24
    SLICE_X53Y181.A1     net (fanout=1)        0.549   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT23
    SLICE_X53Y181.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.477ns (0.837ns logic, 2.640ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (SLICE_X54Y183.A4), 9 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.673 - 0.712)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y180.CQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<3>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X52Y193.D5     net (fanout=19)       1.106   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<2>
    SLICE_X52Y193.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_valid_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT121
    SLICE_X52Y193.C5     net (fanout=3)        0.232   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT12
    SLICE_X52Y193.C      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_valid_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT21
    SLICE_X54Y183.A4     net (fanout=1)        1.044   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT2
    SLICE_X54Y183.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.046ns (0.664ns logic, 2.382ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.910ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.121 - 0.152)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y189.AQ     Tcko                  0.379   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt<3>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    SLICE_X52Y193.D1     net (fanout=5)        0.970   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt<1>
    SLICE_X52Y193.D      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_valid_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT121
    SLICE_X52Y193.C5     net (fanout=3)        0.232   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT12
    SLICE_X52Y193.C      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_valid_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT21
    SLICE_X54Y183.A4     net (fanout=1)        1.044   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT2
    SLICE_X54Y183.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (0.664ns logic, 2.246ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/ratedone (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.673 - 0.716)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 0.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/ratedone to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y184.AQ     Tcko                  0.433   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/fsm_FSM_FFd1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/ratedone
    SLICE_X52Y193.C2     net (fanout=3)        1.226   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/ratedone
    SLICE_X52Y193.C      Tilo                  0.105   pcie_axi_trn_bridge_i/v7_pcie_i/pipe_rx1_valid_gt
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT21
    SLICE_X54Y183.A4     net (fanout=1)        1.044   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT2
    SLICE_X54Y183.CLK    Tas                   0.075   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_916_o_wide_mux_36_OUT25
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.613ns logic, 2.270ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" TS_CLK_USERCLK * 0.5;
--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (SLICE_X48Y181.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.319ns (1.469 - 1.150)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y185.CQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X48Y181.C6     net (fanout=21)       0.325   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm<1>
    SLICE_X48Y181.CLK    Tah         (-Th)     0.076   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg2
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_918_o_MUX_5031_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.065ns logic, 0.325ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (SLICE_X50Y180.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.320ns (1.467 - 1.147)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y180.DQ     Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<3>
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X50Y180.B3     net (fanout=19)       0.299   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm<3>
    SLICE_X50Y180.CLK    Tah         (-Th)     0.047   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_918_o_MUX_5029_o11
                                                       pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.094ns logic, 0.299ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (GTPE2_CHANNEL_X0Y4.TXRATE0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 (FF)
  Destination:          pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.581ns (1.110 - 0.529)
  Source Clock:         pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Destination Clock:    pcie_axi_trn_bridge_i/v7_pcie_i/pipe_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0 to pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X54Y188.DQ             Tcko                  0.141   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out_0
    GTPE2_CHANNEL_X0Y4.TXRATE0   net (fanout=3)        0.562   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/rate_rate<9>
    GTPE2_CHANNEL_X0Y4.TXUSRCLK2 Tgtpckc_TXRATE(-Th)     0.093   pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              0.610ns (0.048ns logic, 0.562ns route)
                                                               (7.9% logic, 92.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk_in_p = PERIOD TIMEGRP "adc_clk_in_p" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.170ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk_in_p = PERIOD TIMEGRP "adc_clk_in_p" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y29.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y29.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X8Y34.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 70007 paths analyzed, 3166 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.253ns.
--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y36.ADDRARDADDRL6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.161ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (1.199 - 1.256)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X88Y154.CQ           Tcko                  0.433   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    RAMB36_X2Y36.ADDRARDADDRL6 net (fanout=115)      5.238   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    RAMB36_X2Y36.CLKARDCLKL    Trcck_ADDRA           0.490   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            6.161ns (0.923ns logic, 5.238ns route)
                                                             (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y36.ADDRARDADDRU6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.161ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (1.199 - 1.256)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X88Y154.CQ           Tcko                  0.433   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    RAMB36_X2Y36.ADDRARDADDRU6 net (fanout=115)      5.238   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    RAMB36_X2Y36.CLKARDCLKU    Trcck_ADDRA           0.490   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            6.161ns (0.923ns logic, 5.238ns route)
                                                             (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y29.ADDRARDADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (1.430 - 1.381)
  Source Clock:         fifowr_clk rising at 0.000ns
  Destination Clock:    fifowr_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X89Y154.BQ           Tcko                  0.379   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6
    RAMB36_X0Y29.ADDRARDADDRL9 net (fanout=116)      5.311   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>
    RAMB36_X0Y29.CLKARDCLKL    Trcck_ADDRA           0.490   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            6.180ns (0.869ns logic, 5.311ns route)
                                                             (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5 (SLICE_X94Y150.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.846 - 0.583)
  Source Clock:         fifowr_clk rising at 10.000ns
  Destination Clock:    fifowr_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y148.BQ     Tcko                  0.141   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<11>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10
    SLICE_X94Y150.A6     net (fanout=10)       0.231   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<10>
    SLICE_X94Y150.CLK    Tah         (-Th)     0.075   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<6>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[14]_reduce_xor_301_xo<0>
                                                       LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.066ns logic, 0.231ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y29.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.315ns (0.884 - 0.569)
  Source Clock:         fifowr_clk rising at 10.000ns
  Destination Clock:    fifowr_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X89Y155.CMUX          Tshcko                0.181   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<14>
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11
    RAMB36_X5Y29.ADDRARDADDRU14 net (fanout=115)      0.352   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<11>
    RAMB36_X5Y29.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.350ns (-0.002ns logic, 0.352ns route)
                                                              (-0.6% logic, 100.6% route)

--------------------------------------------------------------------------------

Paths for end point LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y29.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11 (FF)
  Destination:          LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.315ns (0.884 - 0.569)
  Source Clock:         fifowr_clk rising at 10.000ns
  Destination Clock:    fifowr_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11 to LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X89Y155.CMUX          Tshcko                0.181   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<14>
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11
    RAMB36_X5Y29.ADDRARDADDRL14 net (fanout=115)      0.353   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<11>
    RAMB36_X5Y29.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                              LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.351ns (-0.002ns logic, 0.353ns route)
                                                              (-0.6% logic, 100.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_clk_in_n = PERIOD TIMEGRP "adc_clk_in_n" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y29.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y29.CLKARDCLKU
  Clock network: fifowr_clk
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X8Y34.CLKARDCLKL
  Clock network: fifowr_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.042ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            1.603ns pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Arrival 2:            1.276ns pcie_axi_trn_bridge_i/v7_pcie_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Clock Uncertainty:    0.191ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|      9.800ns|            0|            0|            0|       149546|
| TS_CLK_125                    |      8.000ns|      5.714ns|          N/A|            0|            0|         3689|            0|
| TS_CLK_USERCLK                |      8.000ns|      4.000ns|      2.277ns|            0|            0|          933|          726|
|  TS_PIPE_RATE                 |     16.000ns|      4.554ns|          N/A|            0|            0|          726|            0|
| TS_CLK_USERCLK2               |      8.000ns|      7.840ns|          N/A|            0|            0|       144198|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adc_clk_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_clk_in_n   |    6.253|         |         |         |
adc_clk_in_p   |    6.253|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_clk_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_clk_in_n   |    6.253|         |         |         |
adc_clk_in_p   |    6.253|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 219553 paths, 0 nets, and 38137 connections

Design statistics:
   Minimum period:   7.840ns{1}   (Maximum frequency: 127.551MHz)
   Maximum path delay from/to any node:   4.554ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 21 22:33:52 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1087 MB



