Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Wed Jan 14 09:18:48 2026
| Host         : ovi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_m_timing_summary_routed.rpt -pb top_m_timing_summary_routed.pb -rpx top_m_timing_summary_routed.rpx -warn_on_violation
| Design       : top_m
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-16  Warning   Large setup violation          110         
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.185     -224.512                    258                 3521        0.027        0.000                      0                 3521        4.500        0.000                       0                  1274  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.185     -224.512                    258                 2410        0.027        0.000                      0                 2410        4.500        0.000                       0                  1274  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.882        0.000                      0                 1111        0.839        0.000                      0                 1111  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          258  Failing Endpoints,  Worst Slack       -2.185ns,  Total Violation     -224.512ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 DUT/u_Arbiter/o_grant_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/u_RAM/mem_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.919ns  (logic 2.748ns (23.056%)  route 9.171ns (76.944%))
  Logic Levels:           12  (CARRY4=2 LUT6=10)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.557     5.078    DUT/u_Arbiter/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  DUT/u_Arbiter/o_grant_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  DUT/u_Arbiter/o_grant_id_reg[1]/Q
                         net (fo=38, routed)          1.017     6.551    DUT/u_Arbiter/s_grant_id[1]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  DUT/u_Arbiter/mem_reg_6_i_29/O
                         net (fo=49, routed)          1.129     7.804    DUT/u_Arbiter/s_snoop_addr[0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.928 r  DUT/u_Arbiter/r_cache_lines[1][33]_i_10__1/O
                         net (fo=1, routed)           0.000     7.928    DUT/gen_cores[2].u_Cache/S[0]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.460 r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.460    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.731 f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_5/CO[0]
                         net (fo=4, routed)           0.853     9.583    DUT/gen_cores[2].u_Cache/r_cache_lines[15]30
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.373     9.956 f  DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1/O
                         net (fo=13, routed)          0.950    10.906    DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1/O
                         net (fo=15, routed)          0.631    11.661    DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    11.785 r  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62/O
                         net (fo=2, routed)           0.900    12.685    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.809 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_comp/O
                         net (fo=1, routed)           0.575    13.384    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.508 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_comp/O
                         net (fo=4, routed)           0.695    14.203    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.327 r  DUT/gen_cores[2].u_Cache/mem_reg_6_i_63_comp/O
                         net (fo=5, routed)           0.775    15.102    DUT/u_Arbiter/mem_reg_7_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.226 r  DUT/u_Arbiter/mem_reg_6_i_35/O
                         net (fo=15, routed)          1.109    16.335    DUT/gen_cores[0].u_Cache/mem_reg_6_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.124    16.459 r  DUT/gen_cores[0].u_Cache/mem_reg_7_i_4/O
                         net (fo=1, routed)           0.538    16.997    DUT/u_RAM/i_data[4]
    RAMB36_X0Y2          RAMB36E1                                     r  DUT/u_RAM/mem_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.488    14.829    DUT/u_RAM/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  DUT/u_RAM/mem_reg_7/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.812    DUT/u_RAM/mem_reg_7
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -16.997    
  -------------------------------------------------------------------
                         slack                                 -2.185    

Slack (VIOLATED) :        -2.168ns  (required time - arrival time)
  Source:                 DUT/u_Arbiter/o_grant_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/u_RAM/mem_reg_7/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.902ns  (logic 2.748ns (23.089%)  route 9.154ns (76.911%))
  Logic Levels:           12  (CARRY4=2 LUT6=10)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.557     5.078    DUT/u_Arbiter/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  DUT/u_Arbiter/o_grant_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  DUT/u_Arbiter/o_grant_id_reg[1]/Q
                         net (fo=38, routed)          1.017     6.551    DUT/u_Arbiter/s_grant_id[1]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  DUT/u_Arbiter/mem_reg_6_i_29/O
                         net (fo=49, routed)          1.129     7.804    DUT/u_Arbiter/s_snoop_addr[0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.928 r  DUT/u_Arbiter/r_cache_lines[1][33]_i_10__1/O
                         net (fo=1, routed)           0.000     7.928    DUT/gen_cores[2].u_Cache/S[0]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.460 r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.460    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.731 f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_5/CO[0]
                         net (fo=4, routed)           0.853     9.583    DUT/gen_cores[2].u_Cache/r_cache_lines[15]30
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.373     9.956 f  DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1/O
                         net (fo=13, routed)          0.950    10.906    DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1/O
                         net (fo=15, routed)          0.631    11.661    DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    11.785 r  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62/O
                         net (fo=2, routed)           0.900    12.685    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.809 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_comp/O
                         net (fo=1, routed)           0.575    13.384    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.508 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_comp/O
                         net (fo=4, routed)           0.695    14.203    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.327 r  DUT/gen_cores[2].u_Cache/mem_reg_6_i_63_comp/O
                         net (fo=5, routed)           0.775    15.102    DUT/u_Arbiter/mem_reg_7_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.226 r  DUT/u_Arbiter/mem_reg_6_i_35/O
                         net (fo=15, routed)          1.184    16.410    DUT/gen_cores[0].u_Cache/mem_reg_6_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.124    16.534 r  DUT/gen_cores[0].u_Cache/mem_reg_7_i_2/O
                         net (fo=1, routed)           0.446    16.980    DUT/u_RAM/i_data[6]
    RAMB36_X0Y2          RAMB36E1                                     r  DUT/u_RAM/mem_reg_7/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.488    14.829    DUT/u_RAM/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  DUT/u_RAM/mem_reg_7/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.241    14.812    DUT/u_RAM/mem_reg_7
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -16.980    
  -------------------------------------------------------------------
                         slack                                 -2.168    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 DUT/u_Arbiter/o_grant_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/u_RAM/mem_reg_7/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.610ns  (logic 2.748ns (23.669%)  route 8.862ns (76.331%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT6=9)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.557     5.078    DUT/u_Arbiter/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  DUT/u_Arbiter/o_grant_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  DUT/u_Arbiter/o_grant_id_reg[1]/Q
                         net (fo=38, routed)          1.017     6.551    DUT/u_Arbiter/s_grant_id[1]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  DUT/u_Arbiter/mem_reg_6_i_29/O
                         net (fo=49, routed)          1.129     7.804    DUT/u_Arbiter/s_snoop_addr[0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.928 r  DUT/u_Arbiter/r_cache_lines[1][33]_i_10__1/O
                         net (fo=1, routed)           0.000     7.928    DUT/gen_cores[2].u_Cache/S[0]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.460 r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.460    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.731 f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_5/CO[0]
                         net (fo=4, routed)           0.853     9.583    DUT/gen_cores[2].u_Cache/r_cache_lines[15]30
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.373     9.956 f  DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1/O
                         net (fo=13, routed)          0.950    10.906    DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1/O
                         net (fo=15, routed)          0.631    11.661    DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    11.785 r  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62/O
                         net (fo=2, routed)           0.900    12.685    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.809 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_comp/O
                         net (fo=1, routed)           0.575    13.384    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.508 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_comp/O
                         net (fo=4, routed)           0.695    14.203    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.327 r  DUT/gen_cores[2].u_Cache/mem_reg_6_i_63_comp/O
                         net (fo=5, routed)           0.775    15.102    DUT/u_Arbiter/mem_reg_7_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.226 r  DUT/u_Arbiter/mem_reg_6_i_35/O
                         net (fo=15, routed)          0.647    15.874    DUT/u_Arbiter/r_cache_lines_reg[15][33]
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124    15.998 r  DUT/u_Arbiter/mem_reg_6_i_15/O
                         net (fo=2, routed)           0.691    16.688    DUT/u_RAM/WEA[0]
    RAMB36_X0Y2          RAMB36E1                                     r  DUT/u_RAM/mem_reg_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.488    14.829    DUT/u_RAM/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  DUT/u_RAM/mem_reg_7/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.521    DUT/u_RAM/mem_reg_7
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -16.688    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.165ns  (required time - arrival time)
  Source:                 DUT/u_Arbiter/o_grant_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/u_RAM/mem_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.894ns  (logic 2.748ns (23.104%)  route 9.146ns (76.896%))
  Logic Levels:           12  (CARRY4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.557     5.078    DUT/u_Arbiter/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  DUT/u_Arbiter/o_grant_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  DUT/u_Arbiter/o_grant_id_reg[1]/Q
                         net (fo=38, routed)          1.017     6.551    DUT/u_Arbiter/s_grant_id[1]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  DUT/u_Arbiter/mem_reg_6_i_29/O
                         net (fo=49, routed)          1.129     7.804    DUT/u_Arbiter/s_snoop_addr[0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.928 r  DUT/u_Arbiter/r_cache_lines[1][33]_i_10__1/O
                         net (fo=1, routed)           0.000     7.928    DUT/gen_cores[2].u_Cache/S[0]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.460 r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.460    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.731 f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_5/CO[0]
                         net (fo=4, routed)           0.853     9.583    DUT/gen_cores[2].u_Cache/r_cache_lines[15]30
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.373     9.956 f  DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1/O
                         net (fo=13, routed)          0.950    10.906    DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1/O
                         net (fo=15, routed)          0.631    11.661    DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    11.785 r  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62/O
                         net (fo=2, routed)           0.900    12.685    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.809 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_comp/O
                         net (fo=1, routed)           0.575    13.384    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.508 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_comp/O
                         net (fo=4, routed)           0.695    14.203    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.327 r  DUT/gen_cores[2].u_Cache/mem_reg_6_i_63_comp/O
                         net (fo=5, routed)           0.775    15.102    DUT/u_Arbiter/mem_reg_7_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.226 r  DUT/u_Arbiter/mem_reg_6_i_35/O
                         net (fo=15, routed)          1.138    16.365    DUT/gen_cores[0].u_Cache/mem_reg_6_1
    SLICE_X9Y16          LUT5 (Prop_lut5_I3_O)        0.124    16.489 r  DUT/gen_cores[0].u_Cache/mem_reg_6_i_14/O
                         net (fo=1, routed)           0.484    16.972    DUT/u_RAM/i_data[0]
    RAMB36_X0Y3          RAMB36E1                                     r  DUT/u_RAM/mem_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.483    14.824    DUT/u_RAM/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  DUT/u_RAM/mem_reg_6/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    14.807    DUT/u_RAM/mem_reg_6
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -16.972    
  -------------------------------------------------------------------
                         slack                                 -2.165    

Slack (VIOLATED) :        -2.159ns  (required time - arrival time)
  Source:                 DUT/u_Arbiter/o_grant_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.104ns  (logic 2.872ns (23.729%)  route 9.232ns (76.271%))
  Logic Levels:           13  (CARRY4=2 LUT6=11)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.557     5.078    DUT/u_Arbiter/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  DUT/u_Arbiter/o_grant_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  DUT/u_Arbiter/o_grant_id_reg[1]/Q
                         net (fo=38, routed)          1.017     6.551    DUT/u_Arbiter/s_grant_id[1]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  DUT/u_Arbiter/mem_reg_6_i_29/O
                         net (fo=49, routed)          1.129     7.804    DUT/u_Arbiter/s_snoop_addr[0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.928 r  DUT/u_Arbiter/r_cache_lines[1][33]_i_10__1/O
                         net (fo=1, routed)           0.000     7.928    DUT/gen_cores[2].u_Cache/S[0]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.460 r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.460    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.731 f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_5/CO[0]
                         net (fo=4, routed)           0.853     9.583    DUT/gen_cores[2].u_Cache/r_cache_lines[15]30
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.373     9.956 f  DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1/O
                         net (fo=13, routed)          0.950    10.906    DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1/O
                         net (fo=15, routed)          0.631    11.661    DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    11.785 r  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62/O
                         net (fo=2, routed)           0.900    12.685    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.809 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_comp/O
                         net (fo=1, routed)           0.575    13.384    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.508 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_comp/O
                         net (fo=4, routed)           0.695    14.203    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.327 r  DUT/gen_cores[2].u_Cache/mem_reg_6_i_63_comp/O
                         net (fo=5, routed)           0.775    15.102    DUT/u_Arbiter/mem_reg_7_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.226 r  DUT/u_Arbiter/mem_reg_6_i_35/O
                         net (fo=15, routed)          0.984    16.210    DUT/u_Arbiter/r_cache_lines_reg[15][33]
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.334 r  DUT/u_Arbiter/r_cache_lines[2][33]_i_4/O
                         net (fo=26, routed)          0.724    17.058    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][33]_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I3_O)        0.124    17.182 r  DUT/gen_cores[0].u_Cache/r_cache_lines[2][33]_i_1/O
                         net (fo=1, routed)           0.000    17.182    DUT/gen_cores[0].u_Cache/r_cache_lines[2][33]_i_1_n_0
    SLICE_X31Y24         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.428    14.769    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][33]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y24         FDCE (Setup_fdce_C_D)        0.029    15.023    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][33]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                 -2.159    

Slack (VIOLATED) :        -2.157ns  (required time - arrival time)
  Source:                 DUT/u_Arbiter/o_grant_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.102ns  (logic 2.872ns (23.733%)  route 9.230ns (76.267%))
  Logic Levels:           13  (CARRY4=2 LUT6=11)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.557     5.078    DUT/u_Arbiter/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  DUT/u_Arbiter/o_grant_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  DUT/u_Arbiter/o_grant_id_reg[1]/Q
                         net (fo=38, routed)          1.017     6.551    DUT/u_Arbiter/s_grant_id[1]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  DUT/u_Arbiter/mem_reg_6_i_29/O
                         net (fo=49, routed)          1.129     7.804    DUT/u_Arbiter/s_snoop_addr[0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.928 r  DUT/u_Arbiter/r_cache_lines[1][33]_i_10__1/O
                         net (fo=1, routed)           0.000     7.928    DUT/gen_cores[2].u_Cache/S[0]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.460 r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.460    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.731 f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_5/CO[0]
                         net (fo=4, routed)           0.853     9.583    DUT/gen_cores[2].u_Cache/r_cache_lines[15]30
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.373     9.956 f  DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1/O
                         net (fo=13, routed)          0.950    10.906    DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1/O
                         net (fo=15, routed)          0.631    11.661    DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    11.785 r  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62/O
                         net (fo=2, routed)           0.900    12.685    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.809 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_comp/O
                         net (fo=1, routed)           0.575    13.384    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.508 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_comp/O
                         net (fo=4, routed)           0.695    14.203    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.327 r  DUT/gen_cores[2].u_Cache/mem_reg_6_i_63_comp/O
                         net (fo=5, routed)           0.775    15.102    DUT/u_Arbiter/mem_reg_7_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.226 r  DUT/u_Arbiter/mem_reg_6_i_35/O
                         net (fo=15, routed)          0.984    16.210    DUT/u_Arbiter/r_cache_lines_reg[15][33]
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.334 r  DUT/u_Arbiter/r_cache_lines[2][33]_i_4/O
                         net (fo=26, routed)          0.722    17.056    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][33]_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.180 r  DUT/gen_cores[0].u_Cache/r_cache_lines[2][32]_i_1/O
                         net (fo=1, routed)           0.000    17.180    DUT/gen_cores[0].u_Cache/r_cache_lines[2][32]_i_1_n_0
    SLICE_X31Y25         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.428    14.769    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X31Y25         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][32]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDCE (Setup_fdce_C_D)        0.029    15.023    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][32]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -17.180    
  -------------------------------------------------------------------
                         slack                                 -2.157    

Slack (VIOLATED) :        -2.151ns  (required time - arrival time)
  Source:                 DUT/u_Arbiter/o_grant_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/u_RAM/mem_reg_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.589ns  (logic 2.748ns (23.712%)  route 8.841ns (76.288%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT6=9)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.557     5.078    DUT/u_Arbiter/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  DUT/u_Arbiter/o_grant_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  DUT/u_Arbiter/o_grant_id_reg[1]/Q
                         net (fo=38, routed)          1.017     6.551    DUT/u_Arbiter/s_grant_id[1]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  DUT/u_Arbiter/mem_reg_6_i_29/O
                         net (fo=49, routed)          1.129     7.804    DUT/u_Arbiter/s_snoop_addr[0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.928 r  DUT/u_Arbiter/r_cache_lines[1][33]_i_10__1/O
                         net (fo=1, routed)           0.000     7.928    DUT/gen_cores[2].u_Cache/S[0]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.460 r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.460    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.731 f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_5/CO[0]
                         net (fo=4, routed)           0.853     9.583    DUT/gen_cores[2].u_Cache/r_cache_lines[15]30
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.373     9.956 f  DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1/O
                         net (fo=13, routed)          0.950    10.906    DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1/O
                         net (fo=15, routed)          0.631    11.661    DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    11.785 r  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62/O
                         net (fo=2, routed)           0.900    12.685    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.809 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_comp/O
                         net (fo=1, routed)           0.575    13.384    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.508 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_comp/O
                         net (fo=4, routed)           0.695    14.203    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.327 r  DUT/gen_cores[2].u_Cache/mem_reg_6_i_63_comp/O
                         net (fo=5, routed)           0.775    15.102    DUT/u_Arbiter/mem_reg_7_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.226 r  DUT/u_Arbiter/mem_reg_6_i_35/O
                         net (fo=15, routed)          0.647    15.874    DUT/u_Arbiter/r_cache_lines_reg[15][33]
    SLICE_X8Y16          LUT3 (Prop_lut3_I1_O)        0.124    15.998 r  DUT/u_Arbiter/mem_reg_6_i_15/O
                         net (fo=2, routed)           0.670    16.667    DUT/u_RAM/WEA[0]
    RAMB36_X0Y3          RAMB36E1                                     r  DUT/u_RAM/mem_reg_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.483    14.824    DUT/u_RAM/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  DUT/u_RAM/mem_reg_6/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.516    DUT/u_RAM/mem_reg_6
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -16.667    
  -------------------------------------------------------------------
                         slack                                 -2.151    

Slack (VIOLATED) :        -2.147ns  (required time - arrival time)
  Source:                 DUT/u_Arbiter/o_grant_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[0].u_Cache/r_cache_lines_reg[5][32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.093ns  (logic 2.872ns (23.748%)  route 9.221ns (76.252%))
  Logic Levels:           13  (CARRY4=2 LUT6=11)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.557     5.078    DUT/u_Arbiter/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  DUT/u_Arbiter/o_grant_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  DUT/u_Arbiter/o_grant_id_reg[1]/Q
                         net (fo=38, routed)          1.017     6.551    DUT/u_Arbiter/s_grant_id[1]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  DUT/u_Arbiter/mem_reg_6_i_29/O
                         net (fo=49, routed)          1.129     7.804    DUT/u_Arbiter/s_snoop_addr[0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.928 r  DUT/u_Arbiter/r_cache_lines[1][33]_i_10__1/O
                         net (fo=1, routed)           0.000     7.928    DUT/gen_cores[2].u_Cache/S[0]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.460 r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.460    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.731 f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_5/CO[0]
                         net (fo=4, routed)           0.853     9.583    DUT/gen_cores[2].u_Cache/r_cache_lines[15]30
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.373     9.956 f  DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1/O
                         net (fo=13, routed)          0.950    10.906    DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1/O
                         net (fo=15, routed)          0.631    11.661    DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    11.785 r  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62/O
                         net (fo=2, routed)           0.900    12.685    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.809 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_comp/O
                         net (fo=1, routed)           0.575    13.384    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.508 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_comp/O
                         net (fo=4, routed)           0.695    14.203    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.327 r  DUT/gen_cores[2].u_Cache/mem_reg_6_i_63_comp/O
                         net (fo=5, routed)           0.775    15.102    DUT/u_Arbiter/mem_reg_7_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.226 r  DUT/u_Arbiter/mem_reg_6_i_35/O
                         net (fo=15, routed)          0.984    16.210    DUT/u_Arbiter/r_cache_lines_reg[15][33]
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.334 r  DUT/u_Arbiter/r_cache_lines[2][33]_i_4/O
                         net (fo=26, routed)          0.714    17.048    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][33]_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I2_O)        0.124    17.172 r  DUT/gen_cores[0].u_Cache/r_cache_lines[5][32]_i_1/O
                         net (fo=1, routed)           0.000    17.172    DUT/gen_cores[0].u_Cache/r_cache_lines[5][32]_i_1_n_0
    SLICE_X31Y26         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[5][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.430    14.771    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X31Y26         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[5][32]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y26         FDCE (Setup_fdce_C_D)        0.029    15.025    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[5][32]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -17.172    
  -------------------------------------------------------------------
                         slack                                 -2.147    

Slack (VIOLATED) :        -2.142ns  (required time - arrival time)
  Source:                 DUT/u_Arbiter/o_grant_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[0].u_Cache/r_cache_lines_reg[5][33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.090ns  (logic 2.872ns (23.754%)  route 9.218ns (76.246%))
  Logic Levels:           13  (CARRY4=2 LUT6=11)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.557     5.078    DUT/u_Arbiter/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  DUT/u_Arbiter/o_grant_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  DUT/u_Arbiter/o_grant_id_reg[1]/Q
                         net (fo=38, routed)          1.017     6.551    DUT/u_Arbiter/s_grant_id[1]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  DUT/u_Arbiter/mem_reg_6_i_29/O
                         net (fo=49, routed)          1.129     7.804    DUT/u_Arbiter/s_snoop_addr[0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.928 r  DUT/u_Arbiter/r_cache_lines[1][33]_i_10__1/O
                         net (fo=1, routed)           0.000     7.928    DUT/gen_cores[2].u_Cache/S[0]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.460 r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.460    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.731 f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_5/CO[0]
                         net (fo=4, routed)           0.853     9.583    DUT/gen_cores[2].u_Cache/r_cache_lines[15]30
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.373     9.956 f  DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1/O
                         net (fo=13, routed)          0.950    10.906    DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1/O
                         net (fo=15, routed)          0.631    11.661    DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    11.785 r  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62/O
                         net (fo=2, routed)           0.900    12.685    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.809 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_comp/O
                         net (fo=1, routed)           0.575    13.384    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.508 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_comp/O
                         net (fo=4, routed)           0.695    14.203    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.327 r  DUT/gen_cores[2].u_Cache/mem_reg_6_i_63_comp/O
                         net (fo=5, routed)           0.775    15.102    DUT/u_Arbiter/mem_reg_7_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.226 r  DUT/u_Arbiter/mem_reg_6_i_35/O
                         net (fo=15, routed)          0.984    16.210    DUT/u_Arbiter/r_cache_lines_reg[15][33]
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.334 r  DUT/u_Arbiter/r_cache_lines[2][33]_i_4/O
                         net (fo=26, routed)          0.711    17.045    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][33]_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I2_O)        0.124    17.169 r  DUT/gen_cores[0].u_Cache/r_cache_lines[5][33]_i_1/O
                         net (fo=1, routed)           0.000    17.169    DUT/gen_cores[0].u_Cache/r_cache_lines[5][33]_i_1_n_0
    SLICE_X31Y26         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[5][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.430    14.771    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X31Y26         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[5][33]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y26         FDCE (Setup_fdce_C_D)        0.031    15.027    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[5][33]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -17.169    
  -------------------------------------------------------------------
                         slack                                 -2.142    

Slack (VIOLATED) :        -2.130ns  (required time - arrival time)
  Source:                 DUT/u_Arbiter/o_grant_id_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[0].u_Cache/r_cache_lines_reg[7][32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.078ns  (logic 2.872ns (23.780%)  route 9.206ns (76.220%))
  Logic Levels:           13  (CARRY4=2 LUT6=11)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.557     5.078    DUT/u_Arbiter/clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  DUT/u_Arbiter/o_grant_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  DUT/u_Arbiter/o_grant_id_reg[1]/Q
                         net (fo=38, routed)          1.017     6.551    DUT/u_Arbiter/s_grant_id[1]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  DUT/u_Arbiter/mem_reg_6_i_29/O
                         net (fo=49, routed)          1.129     7.804    DUT/u_Arbiter/s_snoop_addr[0]
    SLICE_X11Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.928 r  DUT/u_Arbiter/r_cache_lines[1][33]_i_10__1/O
                         net (fo=1, routed)           0.000     7.928    DUT/gen_cores[2].u_Cache/S[0]
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.460 r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.460    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_6_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.731 f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[1][33]_i_5/CO[0]
                         net (fo=4, routed)           0.853     9.583    DUT/gen_cores[2].u_Cache/r_cache_lines[15]30
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.373     9.956 f  DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1/O
                         net (fo=13, routed)          0.950    10.906    DUT/gen_cores[2].u_Cache/r_cache_lines[2][33]_i_6__1_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I2_O)        0.124    11.030 f  DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1/O
                         net (fo=15, routed)          0.631    11.661    DUT/gen_cores[2].u_Cache/r_cache_lines[7][33]_i_7__1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124    11.785 r  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62/O
                         net (fo=2, routed)           0.900    12.685    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_62_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.809 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_comp/O
                         net (fo=1, routed)           0.575    13.384    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_21__0_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.508 f  DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_comp/O
                         net (fo=4, routed)           0.695    14.203    DUT/gen_cores[2].u_Cache/r_cache_lines[0][32]_i_17__0_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124    14.327 r  DUT/gen_cores[2].u_Cache/mem_reg_6_i_63_comp/O
                         net (fo=5, routed)           0.775    15.102    DUT/u_Arbiter/mem_reg_7_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.226 r  DUT/u_Arbiter/mem_reg_6_i_35/O
                         net (fo=15, routed)          0.984    16.210    DUT/u_Arbiter/r_cache_lines_reg[15][33]
    SLICE_X28Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.334 r  DUT/u_Arbiter/r_cache_lines[2][33]_i_4/O
                         net (fo=26, routed)          0.698    17.032    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[2][33]_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I2_O)        0.124    17.156 r  DUT/gen_cores[0].u_Cache/r_cache_lines[7][32]_i_1/O
                         net (fo=1, routed)           0.000    17.156    DUT/gen_cores[0].u_Cache/r_cache_lines[7][32]_i_1_n_0
    SLICE_X32Y24         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[7][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.428    14.769    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X32Y24         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[7][32]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X32Y24         FDCE (Setup_fdce_C_D)        0.032    15.026    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[7][32]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -17.156    
  -------------------------------------------------------------------
                         slack                                 -2.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 DUT/gen_cores[0].u_Cache/r_cache_lines_reg[3][31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[0].u_Cache/r_cache_lines_reg[4][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.209%)  route 0.192ns (50.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.555     1.438    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X37Y19         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[3][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[3][31]/Q
                         net (fo=3, routed)           0.192     1.771    DUT/gen_cores[0].u_Cache/r_cache_lines_reg_n_0_[3][31]
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.045     1.816 r  DUT/gen_cores[0].u_Cache/r_cache_lines[4][31]_i_1/O
                         net (fo=1, routed)           0.000     1.816    DUT/gen_cores[0].u_Cache/r_cache_lines[4]_7[31]
    SLICE_X35Y20         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.820     1.947    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X35Y20         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[4][31]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y20         FDCE (Hold_fdce_C_D)         0.091     1.789    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[4][31]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 DUT/gen_cores[0].u_Cache/r_cache_lines_reg[0][29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[0].u_Cache/o_read_data_cpu_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.260%)  route 0.254ns (57.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.560     1.443    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[0][29]/Q
                         net (fo=3, routed)           0.254     1.838    DUT/gen_cores[0].u_Cache/r_cache_lines_reg_n_0_[0][29]
    SLICE_X34Y10         LUT3 (Prop_lut3_I2_O)        0.045     1.883 r  DUT/gen_cores[0].u_Cache/o_read_data_cpu[5]_i_1/O
                         net (fo=1, routed)           0.000     1.883    DUT/gen_cores[0].u_Cache/o_read_data_cpu0_in[5]
    SLICE_X34Y10         FDCE                                         r  DUT/gen_cores[0].u_Cache/o_read_data_cpu_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.829     1.956    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X34Y10         FDCE                                         r  DUT/gen_cores[0].u_Cache/o_read_data_cpu_reg[5]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.121     1.828    DUT/gen_cores[0].u_Cache/o_read_data_cpu_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DUT/gen_cores[2].u_Cache/r_cache_lines_reg[14][46]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/r_cache_lines_reg[15][46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.227ns (54.489%)  route 0.190ns (45.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.551     1.434    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X37Y26         FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[14][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.128     1.562 r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[14][46]/Q
                         net (fo=4, routed)           0.190     1.752    DUT/gen_cores[2].u_Cache/p_1_in0_in[12]
    SLICE_X32Y27         LUT2 (Prop_lut2_I0_O)        0.099     1.851 r  DUT/gen_cores[2].u_Cache/r_cache_lines[15][46]_i_2__1/O
                         net (fo=1, routed)           0.000     1.851    DUT/gen_cores[2].u_Cache/r_cache_lines[15][46]_i_2__1_n_0
    SLICE_X32Y27         FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[15][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.819     1.946    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X32Y27         FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[15][46]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X32Y27         FDCE (Hold_fdce_C_D)         0.092     1.789    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[15][46]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 DUT/gen_cores[1].u_Cache/r_cache_lines_reg[15][39]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[1].u_Cache/o_data_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.634%)  route 0.255ns (64.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.562     1.445    DUT/gen_cores[1].u_Cache/clk_IBUF_BUFG
    SLICE_X31Y8          FDCE                                         r  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[15][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[15][39]/Q
                         net (fo=4, routed)           0.255     1.841    DUT/gen_cores[1].u_Cache/p_1_in[5]
    SLICE_X36Y10         FDRE                                         r  DUT/gen_cores[1].u_Cache/o_data_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.830     1.957    DUT/gen_cores[1].u_Cache/clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  DUT/gen_cores[1].u_Cache/o_data_out_reg[39]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.070     1.778    DUT/gen_cores[1].u_Cache/o_data_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DUT/gen_cores[0].u_Cache/r_cache_lines_reg[14][45]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[0].u_Cache/r_cache_lines_reg[15][45]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.709%)  route 0.271ns (59.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.559     1.442    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[14][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[14][45]/Q
                         net (fo=4, routed)           0.271     1.854    DUT/gen_cores[0].u_Cache/p_1_in0_in[11]
    SLICE_X34Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.899 r  DUT/gen_cores[0].u_Cache/r_cache_lines[15][45]_i_1/O
                         net (fo=1, routed)           0.000     1.899    DUT/gen_cores[0].u_Cache/r_cache_lines[15][45]_i_1_n_0
    SLICE_X34Y16         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[15][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.824     1.951    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[15][45]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y16         FDCE (Hold_fdce_C_D)         0.121     1.823    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[15][45]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DUT/gen_cores[2].u_Cache/r_cache_lines_reg[15][36]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/o_data_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.076%)  route 0.285ns (66.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.550     1.433    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[15][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[15][36]/Q
                         net (fo=4, routed)           0.285     1.859    DUT/gen_cores[2].u_Cache/p_1_in[2]
    SLICE_X37Y15         FDRE                                         r  DUT/gen_cores[2].u_Cache/o_data_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.826     1.953    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  DUT/gen_cores[2].u_Cache/o_data_out_reg[36]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.070     1.774    DUT/gen_cores[2].u_Cache/o_data_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DUT/gen_cores[1].u_Cache/r_cache_lines_reg[15][38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[1].u_Cache/o_data_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.349%)  route 0.219ns (59.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.562     1.445    DUT/gen_cores[1].u_Cache/clk_IBUF_BUFG
    SLICE_X30Y9          FDCE                                         r  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[15][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDCE (Prop_fdce_C_Q)         0.148     1.593 r  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[15][38]/Q
                         net (fo=4, routed)           0.219     1.812    DUT/gen_cores[1].u_Cache/p_1_in[4]
    SLICE_X36Y10         FDRE                                         r  DUT/gen_cores[1].u_Cache/o_data_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.830     1.957    DUT/gen_cores[1].u_Cache/clk_IBUF_BUFG
    SLICE_X36Y10         FDRE                                         r  DUT/gen_cores[1].u_Cache/o_data_out_reg[38]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.013     1.721    DUT/gen_cores[1].u_Cache/o_data_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DUT/gen_cores[0].u_Cache/r_cache_lines_reg[4][46]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[0].u_Cache/r_cache_lines_reg[5][46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.230ns (49.828%)  route 0.232ns (50.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.553     1.436    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X35Y20         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[4][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.128     1.564 r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[4][46]/Q
                         net (fo=4, routed)           0.232     1.796    DUT/gen_cores[0].u_Cache/p_1_in10_in[12]
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.102     1.898 r  DUT/gen_cores[0].u_Cache/r_cache_lines[5][46]_i_2/O
                         net (fo=1, routed)           0.000     1.898    DUT/gen_cores[0].u_Cache/r_cache_lines[5]_8[46]
    SLICE_X36Y20         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[5][46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.821     1.948    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[5][46]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y20         FDCE (Hold_fdce_C_D)         0.107     1.806    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[5][46]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DUT/gen_cores[0].u_Cache/r_cache_lines_reg[9][26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[0].u_Cache/r_cache_lines_reg[10][26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.167%)  route 0.266ns (58.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.555     1.438    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X35Y18         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[9][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[9][26]/Q
                         net (fo=3, routed)           0.266     1.845    DUT/gen_cores[0].u_Cache/r_cache_lines_reg_n_0_[9][26]
    SLICE_X36Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.890 r  DUT/gen_cores[0].u_Cache/r_cache_lines[10][26]_i_1/O
                         net (fo=1, routed)           0.000     1.890    DUT/gen_cores[0].u_Cache/r_cache_lines[10]_13[26]
    SLICE_X36Y17         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[10][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.824     1.951    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X36Y17         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[10][26]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.091     1.793    DUT/gen_cores[0].u_Cache/r_cache_lines_reg[10][26]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DUT/gen_cores[0].u_Cache/r_cache_lines_reg[15][43]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[0].u_Cache/o_data_out_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.312%)  route 0.309ns (68.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.557     1.440    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X35Y16         FDCE                                         r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[15][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  DUT/gen_cores[0].u_Cache/r_cache_lines_reg[15][43]/Q
                         net (fo=4, routed)           0.309     1.890    DUT/gen_cores[0].u_Cache/p_1_in[9]
    SLICE_X36Y12         FDRE                                         r  DUT/gen_cores[0].u_Cache/o_data_out_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.828     1.955    DUT/gen_cores[0].u_Cache/clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  DUT/gen_cores[0].u_Cache/o_data_out_reg[43]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.072     1.778    DUT/gen_cores[0].u_Cache/o_data_out_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    DUT/u_RAM/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    DUT/u_RAM/mem_reg_7/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y4     FSM_sequential_r_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y3     FSM_sequential_r_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y4     cmd_en_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y3     cmd_en_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y3     cmd_en_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y3     cmd_rw_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y3     cmd_rw_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4     FSM_sequential_r_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4     FSM_sequential_r_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     FSM_sequential_r_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4     cmd_en_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4     cmd_en_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     cmd_en_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     cmd_en_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     cmd_en_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     cmd_en_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4     FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4     FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4     cmd_en_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y4     cmd_en_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     cmd_en_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     cmd_en_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     cmd_en_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y3     cmd_en_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.839ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 DB_Rst/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_CPU/o_address_cpu_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 0.580ns (10.272%)  route 5.066ns (89.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    DB_Rst/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  DB_Rst/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  DB_Rst/q2_reg/Q
                         net (fo=2, routed)           1.364     6.979    DB_Rst/q2
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.124     7.103 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        3.702    10.805    DUT/gen_cores[2].u_CPU/rst
    SLICE_X10Y18         FDCE                                         f  DUT/gen_cores[2].u_CPU/o_address_cpu_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.441    14.782    DUT/gen_cores[2].u_CPU/clk_IBUF_BUFG
    SLICE_X10Y18         FDCE                                         r  DUT/gen_cores[2].u_CPU/o_address_cpu_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y18         FDCE (Recov_fdce_C_CLR)     -0.319    14.688    DUT/gen_cores[2].u_CPU/o_address_cpu_reg[3]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 DB_Rst/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][45]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 0.580ns (10.531%)  route 4.928ns (89.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    DB_Rst/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  DB_Rst/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  DB_Rst/q2_reg/Q
                         net (fo=2, routed)           1.364     6.979    DB_Rst/q2
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.124     7.103 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        3.564    10.667    DUT/gen_cores[2].u_Cache/rst
    SLICE_X10Y17         FDCE                                         f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.443    14.784    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X10Y17         FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][45]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y17         FDCE (Recov_fdce_C_CLR)     -0.319    14.690    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][45]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 DB_Rst/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][34]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 0.580ns (10.859%)  route 4.761ns (89.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    DB_Rst/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  DB_Rst/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  DB_Rst/q2_reg/Q
                         net (fo=2, routed)           1.364     6.979    DB_Rst/q2
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.124     7.103 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        3.397    10.500    DUT/gen_cores[2].u_Cache/rst
    SLICE_X9Y16          FDCE                                         f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.443    14.784    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][34]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X9Y16          FDCE (Recov_fdce_C_CLR)     -0.405    14.604    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][34]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 DB_Rst/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][35]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 0.580ns (10.859%)  route 4.761ns (89.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    DB_Rst/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  DB_Rst/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  DB_Rst/q2_reg/Q
                         net (fo=2, routed)           1.364     6.979    DB_Rst/q2
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.124     7.103 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        3.397    10.500    DUT/gen_cores[2].u_Cache/rst
    SLICE_X9Y16          FDCE                                         f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.443    14.784    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X9Y16          FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][35]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X9Y16          FDCE (Recov_fdce_C_CLR)     -0.405    14.604    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][35]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 DB_Rst/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_CPU/o_address_cpu_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 0.580ns (10.859%)  route 4.761ns (89.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    DB_Rst/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  DB_Rst/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  DB_Rst/q2_reg/Q
                         net (fo=2, routed)           1.364     6.979    DB_Rst/q2
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.124     7.103 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        3.397    10.500    DUT/gen_cores[2].u_CPU/rst
    SLICE_X8Y16          FDCE                                         f  DUT/gen_cores[2].u_CPU/o_address_cpu_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.443    14.784    DUT/gen_cores[2].u_CPU/clk_IBUF_BUFG
    SLICE_X8Y16          FDCE                                         r  DUT/gen_cores[2].u_CPU/o_address_cpu_reg[5]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X8Y16          FDCE (Recov_fdce_C_CLR)     -0.319    14.690    DUT/gen_cores[2].u_CPU/o_address_cpu_reg[5]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 DB_Rst/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/r_cache_lines_reg[4][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 0.580ns (11.245%)  route 4.578ns (88.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    DB_Rst/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  DB_Rst/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  DB_Rst/q2_reg/Q
                         net (fo=2, routed)           1.364     6.979    DB_Rst/q2
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.124     7.103 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        3.214    10.317    DUT/gen_cores[2].u_Cache/rst
    SLICE_X0Y13          FDCE                                         f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[4][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.514    14.855    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[4][26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDCE (Recov_fdce_C_CLR)     -0.405    14.689    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[4][26]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 DB_Rst/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/r_cache_lines_reg[4][28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 0.580ns (11.245%)  route 4.578ns (88.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    DB_Rst/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  DB_Rst/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  DB_Rst/q2_reg/Q
                         net (fo=2, routed)           1.364     6.979    DB_Rst/q2
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.124     7.103 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        3.214    10.317    DUT/gen_cores[2].u_Cache/rst
    SLICE_X0Y13          FDCE                                         f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[4][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.514    14.855    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[4][28]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDCE (Recov_fdce_C_CLR)     -0.405    14.689    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[4][28]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 DB_Rst/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 0.580ns (11.254%)  route 4.574ns (88.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    DB_Rst/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  DB_Rst/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  DB_Rst/q2_reg/Q
                         net (fo=2, routed)           1.364     6.979    DB_Rst/q2
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.124     7.103 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        3.210    10.313    DUT/gen_cores[2].u_Cache/rst
    SLICE_X1Y13          FDCE                                         f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.514    14.855    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDCE (Recov_fdce_C_CLR)     -0.405    14.689    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][26]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 DB_Rst/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 0.580ns (11.254%)  route 4.574ns (88.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    DB_Rst/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  DB_Rst/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  DB_Rst/q2_reg/Q
                         net (fo=2, routed)           1.364     6.979    DB_Rst/q2
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.124     7.103 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        3.210    10.313    DUT/gen_cores[2].u_Cache/rst
    SLICE_X1Y13          FDCE                                         f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.514    14.855    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][28]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDCE (Recov_fdce_C_CLR)     -0.405    14.689    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][28]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 DB_Rst/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[1].u_Cache/r_cache_lines_reg[4][45]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 0.580ns (11.493%)  route 4.466ns (88.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    DB_Rst/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  DB_Rst/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  DB_Rst/q2_reg/Q
                         net (fo=2, routed)           1.364     6.979    DB_Rst/q2
    SLICE_X0Y21          LUT2 (Prop_lut2_I0_O)        0.124     7.103 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        3.102    10.206    DUT/gen_cores[1].u_Cache/rst
    SLICE_X7Y13          FDCE                                         f  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[4][45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.512    14.853    DUT/gen_cores[1].u_Cache/clk_IBUF_BUFG
    SLICE_X7Y13          FDCE                                         r  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[4][45]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    DUT/gen_cores[1].u_Cache/r_cache_lines_reg[4][45]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  4.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 DB_Rst/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[1].u_Cache/r_cache_lines_reg[7][32]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.488%)  route 0.574ns (75.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.585     1.468    DB_Rst/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DB_Rst/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB_Rst/q3_reg/Q
                         net (fo=1, routed)           0.318     1.927    DB_Rst/q3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.972 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        0.256     2.228    DUT/gen_cores[1].u_Cache/rst
    SLICE_X1Y22          FDCE                                         f  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[7][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.853     1.980    DUT/gen_cores[1].u_Cache/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[7][32]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    DUT/gen_cores[1].u_Cache/r_cache_lines_reg[7][32]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 DB_Rst/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[1].u_Cache/r_cache_lines_reg[7][33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.488%)  route 0.574ns (75.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.585     1.468    DB_Rst/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DB_Rst/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB_Rst/q3_reg/Q
                         net (fo=1, routed)           0.318     1.927    DB_Rst/q3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.972 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        0.256     2.228    DUT/gen_cores[1].u_Cache/rst
    SLICE_X1Y22          FDCE                                         f  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[7][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.853     1.980    DUT/gen_cores[1].u_Cache/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[7][33]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    DUT/gen_cores[1].u_Cache/r_cache_lines_reg[7][33]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 DB_Rst/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[1].u_Cache/r_cache_lines_reg[8][32]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.488%)  route 0.574ns (75.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.585     1.468    DB_Rst/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DB_Rst/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB_Rst/q3_reg/Q
                         net (fo=1, routed)           0.318     1.927    DB_Rst/q3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.972 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        0.256     2.228    DUT/gen_cores[1].u_Cache/rst
    SLICE_X1Y22          FDCE                                         f  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[8][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.853     1.980    DUT/gen_cores[1].u_Cache/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[8][32]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    DUT/gen_cores[1].u_Cache/r_cache_lines_reg[8][32]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 DB_Rst/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[1].u_Cache/r_cache_lines_reg[8][33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.488%)  route 0.574ns (75.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.585     1.468    DB_Rst/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DB_Rst/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB_Rst/q3_reg/Q
                         net (fo=1, routed)           0.318     1.927    DB_Rst/q3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.972 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        0.256     2.228    DUT/gen_cores[1].u_Cache/rst
    SLICE_X1Y22          FDCE                                         f  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[8][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.853     1.980    DUT/gen_cores[1].u_Cache/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[8][33]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    DUT/gen_cores[1].u_Cache/r_cache_lines_reg[8][33]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 DB_Rst/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.348%)  route 0.578ns (75.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.585     1.468    DB_Rst/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DB_Rst/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB_Rst/q3_reg/Q
                         net (fo=1, routed)           0.318     1.927    DB_Rst/q3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.972 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        0.260     2.232    DUT/gen_cores[2].u_Cache/rst
    SLICE_X0Y22          FDCE                                         f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.853     1.980    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][27]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][27]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 DB_Rst/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.348%)  route 0.578ns (75.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.585     1.468    DB_Rst/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DB_Rst/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB_Rst/q3_reg/Q
                         net (fo=1, routed)           0.318     1.927    DB_Rst/q3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.972 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        0.260     2.232    DUT/gen_cores[2].u_Cache/rst
    SLICE_X0Y22          FDCE                                         f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.853     1.980    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][30]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][30]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 DB_Rst/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][38]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.348%)  route 0.578ns (75.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.585     1.468    DB_Rst/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DB_Rst/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB_Rst/q3_reg/Q
                         net (fo=1, routed)           0.318     1.927    DB_Rst/q3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.972 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        0.260     2.232    DUT/gen_cores[2].u_Cache/rst
    SLICE_X0Y22          FDCE                                         f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.853     1.980    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][38]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][38]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 DB_Rst/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][39]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.186ns (24.348%)  route 0.578ns (75.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.585     1.468    DB_Rst/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DB_Rst/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB_Rst/q3_reg/Q
                         net (fo=1, routed)           0.318     1.927    DB_Rst/q3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.972 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        0.260     2.232    DUT/gen_cores[2].u_Cache/rst
    SLICE_X0Y22          FDCE                                         f  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.853     1.980    DUT/gen_cores[2].u_Cache/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][39]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    DUT/gen_cores[2].u_Cache/r_cache_lines_reg[5][39]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 DB_Rst/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[1].u_Cache/r_cache_lines_reg[3][32]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.444%)  route 0.643ns (77.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.585     1.468    DB_Rst/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DB_Rst/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB_Rst/q3_reg/Q
                         net (fo=1, routed)           0.318     1.927    DB_Rst/q3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.972 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        0.325     2.297    DUT/gen_cores[1].u_Cache/rst
    SLICE_X5Y22          FDCE                                         f  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[3][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.851     1.978    DUT/gen_cores[1].u_Cache/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[3][32]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X5Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    DUT/gen_cores[1].u_Cache/r_cache_lines_reg[3][32]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 DB_Rst/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/gen_cores[1].u_Cache/r_cache_lines_reg[6][33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.444%)  route 0.643ns (77.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.585     1.468    DB_Rst/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  DB_Rst/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DB_Rst/q3_reg/Q
                         net (fo=1, routed)           0.318     1.927    DB_Rst/q3
    SLICE_X0Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.972 f  DB_Rst/FSM_sequential_r_state[1]_i_2/O
                         net (fo=1124, routed)        0.325     2.297    DUT/gen_cores[1].u_Cache/rst
    SLICE_X5Y22          FDCE                                         f  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[6][33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.851     1.978    DUT/gen_cores[1].u_Cache/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  DUT/gen_cores[1].u_Cache/r_cache_lines_reg[6][33]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X5Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    DUT/gen_cores[1].u_Cache/r_cache_lines_reg[6][33]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.889    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_error_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.047ns  (logic 4.039ns (40.207%)  route 6.007ns (59.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  r_error_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  r_error_flag_reg/Q
                         net (fo=1, routed)           6.007    11.685    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.206 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.206    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_last_read_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.586ns  (logic 4.101ns (42.784%)  route 5.485ns (57.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.635     5.156    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  r_last_read_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     5.575 r  r_last_read_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.485    11.060    r_last_read_reg[7]_lopt_replica_1
    N3                   OBUF (Prop_obuf_I_O)         3.682    14.743 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.743    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_last_read_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.204ns  (logic 4.109ns (44.645%)  route 5.095ns (55.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.635     5.156    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  r_last_read_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.419     5.575 r  r_last_read_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           5.095    10.670    r_last_read_reg[6]_lopt_replica_1
    P3                   OBUF (Prop_obuf_I_O)         3.690    14.360 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.360    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_last_read_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.451ns  (logic 3.964ns (46.909%)  route 4.487ns (53.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.635     5.156    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  r_last_read_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  r_last_read_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.487    10.099    r_last_read_reg[3]_lopt_replica_1
    V3                   OBUF (Prop_obuf_I_O)         3.508    13.607 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.607    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_last_read_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.205ns  (logic 3.981ns (48.525%)  route 4.223ns (51.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.639     5.160    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  r_last_read_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.456     5.616 r  r_last_read_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.223     9.840    r_last_read_reg[4]_lopt_replica_1
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.365 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.365    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_last_read_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.994ns  (logic 3.960ns (49.536%)  route 4.034ns (50.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.635     5.156    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  r_last_read_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  r_last_read_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.034     9.646    r_last_read_reg[5]_lopt_replica_1
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.150 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.150    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_rom_step_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 4.048ns (56.491%)  route 3.118ns (43.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  s_rom_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  s_rom_step_reg[1]/Q
                         net (fo=27, routed)          3.118     8.795    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.325 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.325    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_rom_step_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 4.158ns (59.867%)  route 2.787ns (40.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  s_rom_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  s_rom_step_reg[3]/Q
                         net (fo=25, routed)          2.787     8.425    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.680    12.105 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.105    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_rom_step_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.325ns  (logic 4.019ns (63.545%)  route 2.306ns (36.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  s_rom_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  s_rom_step_reg[2]/Q
                         net (fo=25, routed)          2.306     7.983    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.484 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.484    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_rom_step_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.262ns  (logic 4.159ns (66.407%)  route 2.104ns (33.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  s_rom_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.478     5.637 r  s_rom_step_reg[4]/Q
                         net (fo=24, routed)          2.104     7.741    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.681    11.422 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.422    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_last_read_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.673ns  (logic 1.346ns (80.469%)  route 0.327ns (19.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  r_last_read_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  r_last_read_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.947    r_last_read_reg[2]_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.152 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.152    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_last_read_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.366ns (80.731%)  route 0.326ns (19.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.596     1.479    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  r_last_read_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y2           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  r_last_read_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.969    r_last_read_reg[1]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.171 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.171    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_last_read_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.348ns (79.537%)  route 0.347ns (20.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  r_last_read_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  r_last_read_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.967    r_last_read_reg[0]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.174 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.174    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_rom_step_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.370ns (72.402%)  route 0.522ns (27.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  s_rom_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  s_rom_step_reg[0]/Q
                         net (fo=25, routed)          0.522     2.164    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.370 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.370    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_rom_step_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.411ns (72.816%)  route 0.527ns (27.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  s_rom_step_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.148     1.626 r  s_rom_step_reg[4]/Q
                         net (fo=24, routed)          0.527     2.153    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.263     3.415 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.415    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_rom_step_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.366ns (68.245%)  route 0.636ns (31.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  s_rom_step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  s_rom_step_reg[2]/Q
                         net (fo=25, routed)          0.636     2.278    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.480 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.480    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_rom_step_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.411ns (62.756%)  route 0.837ns (37.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  s_rom_step_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.148     1.626 r  s_rom_step_reg[3]/Q
                         net (fo=25, routed)          0.837     2.464    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.263     3.727 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.727    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_rom_step_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.395ns (58.470%)  route 0.991ns (41.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.595     1.478    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  s_rom_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164     1.642 r  s_rom_step_reg[1]/Q
                         net (fo=27, routed)          0.991     2.633    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.863 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.863    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_last_read_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.346ns (46.883%)  route 1.525ns (53.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.593     1.476    clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  r_last_read_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  r_last_read_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.525     3.142    r_last_read_reg[5]_lopt_replica_1
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.347 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.347    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_last_read_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.367ns (46.463%)  route 1.575ns (53.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  r_last_read_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  r_last_read_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.575     3.196    r_last_read_reg[4]_lopt_replica_1
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.422 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.422    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            DB_Rst/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.752ns  (logic 1.454ns (52.816%)  route 1.299ns (47.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.299     2.752    DB_Rst/btnU_IBUF
    SLICE_X0Y5           FDRE                                         r  DB_Rst/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.519     4.860    DB_Rst/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  DB_Rst/q1_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DB_Step/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.691ns  (logic 1.441ns (53.561%)  route 1.250ns (46.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.250     2.691    DB_Step/btnC_IBUF
    SLICE_X0Y5           FDRE                                         r  DB_Step/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        1.519     4.860    DB_Step/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  DB_Step/q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            DB_Step/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.210ns (30.402%)  route 0.480ns (69.598%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.689    DB_Step/btnC_IBUF
    SLICE_X0Y5           FDRE                                         r  DB_Step/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     1.993    DB_Step/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  DB_Step/q1_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            DB_Rst/q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.222ns (29.999%)  route 0.518ns (70.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.740    DB_Rst/btnU_IBUF
    SLICE_X0Y5           FDRE                                         r  DB_Rst/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1273, routed)        0.866     1.993    DB_Rst/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  DB_Rst/q1_reg/C





