#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x180c670 .scope module, "top" "top" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x1845010_0 .net "ALUOp", 2 0, v0x1843f70_0;  1 drivers
v0x1845120_0 .net "ALUSrc", 0 0, v0x1843eb0_0;  1 drivers
v0x1845230_0 .net "Branch", 0 0, v0x1844040_0;  1 drivers
v0x1845320_0 .net "Jump", 0 0, v0x18441e0_0;  1 drivers
v0x1845410_0 .net "MemRead", 0 0, v0x18442d0_0;  1 drivers
v0x1845550_0 .net "MemWrite", 0 0, v0x1844470_0;  1 drivers
v0x1845640_0 .net "MemtoReg", 0 0, v0x18443a0_0;  1 drivers
v0x1845730_0 .net "PC", 31 0, v0x1844ef0_0;  1 drivers
v0x1845820_0 .net "ReadData", 31 0, v0x1840730_0;  1 drivers
o0x7f304f6f7698 .functor BUFZ 1, C4<z>; HiZ drive
v0x1845950_0 .net "RegDst", 0 0, o0x7f304f6f7698;  0 drivers
L_0x7f304f6aa018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x18459f0_0 .net *"_s15", 3 0, L_0x7f304f6aa018;  1 drivers
v0x1845ab0_0 .net *"_s19", 25 0, L_0x18484b0;  1 drivers
L_0x7f304f6aa060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1845b90_0 .net *"_s23", 1 0, L_0x7f304f6aa060;  1 drivers
v0x1845c70_0 .net *"_s25", 27 0, L_0x1848690;  1 drivers
v0x1845d50_0 .net *"_s26", 31 0, L_0x18487c0;  1 drivers
L_0x7f304f6aa0a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1845e30_0 .net *"_s29", 3 0, L_0x7f304f6aa0a8;  1 drivers
v0x1845f10_0 .net *"_s32", 31 0, L_0x1848a80;  1 drivers
L_0x7f304f6aa0f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x18460c0_0 .net *"_s35", 3 0, L_0x7f304f6aa0f0;  1 drivers
v0x1846160_0 .net "aludata2", 31 0, L_0x1849150;  1 drivers
v0x1846270_0 .net "aluresult", 31 0, v0x1843930_0;  1 drivers
v0x1846330_0 .net "branchPC", 31 0, L_0x185a020;  1 drivers
o0x7f304f6f3108 .functor BUFZ 1, C4<z>; HiZ drive
v0x1846440_0 .net "clk", 0 0, o0x7f304f6f3108;  0 drivers
v0x18464e0_0 .net "data", 31 0, L_0x1849280;  1 drivers
v0x18465f0_0 .net "data1", 31 0, v0x183a130_0;  1 drivers
v0x1846700_0 .net "data2", 31 0, v0x183a220_0;  1 drivers
v0x18467c0_0 .net "fullinstr32", 31 0, L_0x18481c0;  1 drivers
v0x1846880_0 .net "func", 5 0, L_0x1847fa0;  1 drivers
v0x1846920_0 .net "immediate", 15 0, L_0x1848300;  1 drivers
v0x18469c0_0 .net "immediate32", 31 0, L_0x1859c20;  1 drivers
v0x1846ab0_0 .net "instr32", 25 0, L_0x1848090;  1 drivers
v0x1846b70_0 .net "instruction", 31 0, v0x183cb20_0;  1 drivers
v0x1846c10_0 .net "jump", 31 0, L_0x1848c40;  1 drivers
v0x1846cb0_0 .net "jumpPC", 31 0, v0x1840090_0;  1 drivers
v0x1846000_0 .net "leftinstr32", 27 0, L_0x1859ee0;  1 drivers
v0x1846f60_0 .net "lowerjump", 27 0, L_0x1848550;  1 drivers
v0x1847020_0 .net "nextPC", 31 0, L_0x1859590;  1 drivers
v0x1847130_0 .net "opcode", 5 0, L_0x1847f00;  1 drivers
v0x18471f0_0 .net "pcPlus", 31 0, L_0x18594f0;  1 drivers
v0x1847290_0 .net "rd", 4 0, L_0x1847d80;  1 drivers
v0x1847350_0 .net "regDst", 0 0, v0x1844670_0;  1 drivers
v0x18473f0_0 .net "regWrite", 0 0, v0x1844710_0;  1 drivers
o0x7f304f6f3828 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1847490_0 .net "rega", 31 0, o0x7f304f6f3828;  0 drivers
v0x183a430_2 .array/port v0x183a430, 2;
v0x183a430_4 .array/port v0x183a430, 4;
RS_0x7f304f6f38b8 .resolv tri, v0x183a430_2, v0x183a430_4;
v0x1847580_0 .net8 "regv", 31 0, RS_0x7f304f6f38b8;  2 drivers
o0x7f304f6f37f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1847670_0 .net "regwrite", 0 0, o0x7f304f6f37f8;  0 drivers
v0x1847710_0 .net "rs", 4 0, L_0x1847ba0;  1 drivers
v0x18477b0_0 .net "rt", 4 0, L_0x1847ce0;  1 drivers
v0x18478a0_0 .net "sys", 0 0, v0x18447b0_0;  1 drivers
v0x1847990_0 .net "upperjump", 31 0, L_0x1848920;  1 drivers
v0x1847a50_0 .net "writereg", 4 0, L_0x1848dd0;  1 drivers
L_0x1847ba0 .part v0x183cb20_0, 21, 5;
L_0x1847ce0 .part v0x183cb20_0, 16, 5;
L_0x1847d80 .part v0x183cb20_0, 11, 5;
L_0x1847f00 .part v0x183cb20_0, 26, 6;
L_0x1847fa0 .part v0x183cb20_0, 0, 6;
L_0x1848090 .part v0x183cb20_0, 0, 26;
L_0x18481c0 .concat [ 28 4 0 0], L_0x1859ee0, L_0x7f304f6aa018;
L_0x1848300 .part v0x183cb20_0, 0, 16;
L_0x18484b0 .part v0x183cb20_0, 0, 26;
L_0x1848550 .concat [ 26 2 0 0], L_0x18484b0, L_0x7f304f6aa060;
L_0x1848690 .part L_0x18594f0, 0, 28;
L_0x18487c0 .concat [ 28 4 0 0], L_0x1848690, L_0x7f304f6aa0a8;
L_0x1848920 .arith/sub 32, L_0x18594f0, L_0x18487c0;
L_0x1848a80 .concat [ 28 4 0 0], L_0x1848550, L_0x7f304f6aa0f0;
L_0x1848c40 .arith/sum 32, L_0x1848920, L_0x1848a80;
L_0x1849320 .part v0x1844ef0_0, 2, 30;
S_0x17b3d50 .scope module, "Adder" "adder" 2 52, 3 3 0, S_0x180c670;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "pc_out"
    .port_info 1 /OUTPUT 32 "pc_in"
L_0x7f304f6aa138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x180f3a0_0 .net/2u *"_s0", 31 0, L_0x7f304f6aa138;  1 drivers
v0x1839950_0 .net "pc_in", 31 0, L_0x18594f0;  alias, 1 drivers
v0x1839a30_0 .net "pc_out", 31 0, v0x1844ef0_0;  alias, 1 drivers
L_0x18594f0 .arith/sum 32, v0x1844ef0_0, L_0x7f304f6aa138;
S_0x1839b80 .scope module, "Registers" "register" 2 46, 4 2 0, S_0x180c670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "register1"
    .port_info 2 /INPUT 5 "register2"
    .port_info 3 /INPUT 5 "writeregister"
    .port_info 4 /INPUT 32 "data"
    .port_info 5 /INPUT 1 "regWrite"
    .port_info 6 /OUTPUT 32 "data1"
    .port_info 7 /OUTPUT 32 "data2"
    .port_info 8 /OUTPUT 32 "regv"
    .port_info 9 /OUTPUT 32 "rega"
v0x1839f70_0 .net "clk", 0 0, o0x7f304f6f3108;  alias, 0 drivers
v0x183a050_0 .net "data", 31 0, L_0x1849280;  alias, 1 drivers
v0x183a130_0 .var "data1", 31 0;
v0x183a220_0 .var "data2", 31 0;
v0x183a300_0 .var/i "i", 31 0;
v0x183a430 .array "mymem", 0 31, 31 0;
v0x183aa00_0 .net "regWrite", 0 0, o0x7f304f6f37f8;  alias, 0 drivers
v0x183aac0_0 .net "rega", 31 0, o0x7f304f6f3828;  alias, 0 drivers
v0x183aba0_0 .net "register1", 4 0, L_0x1847ba0;  alias, 1 drivers
v0x183ad10_0 .net "register2", 4 0, L_0x1847ce0;  alias, 1 drivers
v0x183adf0_0 .net8 "regv", 31 0, RS_0x7f304f6f38b8;  alias, 2 drivers
v0x183aed0_0 .net "writeregister", 4 0, L_0x1848dd0;  alias, 1 drivers
E_0x1839eb0 .event posedge, v0x183aa00_0;
E_0x1839f10 .event posedge, v0x1839f70_0;
S_0x183b150 .scope module, "extender" "extend" 2 54, 5 1 0, S_0x180c670;
 .timescale -9 -9;
    .port_info 0 /INPUT 16 "immediate"
    .port_info 1 /OUTPUT 32 "extened"
v0x183b310_0 .net *"_s10", 0 0, L_0x1859770;  1 drivers
v0x183b3f0_0 .net *"_s12", 31 0, L_0x1859810;  1 drivers
L_0x7f304f6aa258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x183b4d0_0 .net *"_s15", 15 0, L_0x7f304f6aa258;  1 drivers
v0x183b5c0_0 .net *"_s16", 31 0, L_0x18599d0;  1 drivers
L_0x7f304f6aa2a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x183b6a0_0 .net *"_s19", 15 0, L_0x7f304f6aa2a0;  1 drivers
v0x183b7d0_0 .net *"_s20", 31 0, L_0x1859a70;  1 drivers
v0x183b8b0_0 .net *"_s3", 0 0, L_0x1859630;  1 drivers
v0x183b990_0 .net *"_s4", 31 0, L_0x18596d0;  1 drivers
L_0x7f304f6aa1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x183ba70_0 .net *"_s7", 30 0, L_0x7f304f6aa1c8;  1 drivers
L_0x7f304f6aa210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x183bbe0_0 .net/2u *"_s8", 31 0, L_0x7f304f6aa210;  1 drivers
L_0x7f304f6aa180 .functor BUFT 1, C4<11111111111111110000000000000000>, C4<0>, C4<0>, C4<0>;
v0x183bcc0_0 .net "all1", 31 0, L_0x7f304f6aa180;  1 drivers
v0x183bda0_0 .net "extened", 31 0, L_0x1859c20;  alias, 1 drivers
v0x183be80_0 .net "immediate", 15 0, L_0x1848300;  alias, 1 drivers
L_0x1859630 .part L_0x1848300, 15, 1;
L_0x18596d0 .concat [ 1 31 0 0], L_0x1859630, L_0x7f304f6aa1c8;
L_0x1859770 .cmp/eq 32, L_0x18596d0, L_0x7f304f6aa210;
L_0x1859810 .concat [ 16 16 0 0], L_0x1848300, L_0x7f304f6aa258;
L_0x18599d0 .concat [ 16 16 0 0], L_0x1848300, L_0x7f304f6aa2a0;
L_0x1859a70 .arith/sum 32, L_0x18599d0, L_0x7f304f6aa180;
L_0x1859c20 .functor MUXZ 32, L_0x1859a70, L_0x1859810, L_0x1859770, C4<>;
S_0x183bfc0 .scope module, "instructionMem" "instruction" 2 51, 6 1 0, S_0x180c670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "regv"
    .port_info 1 /INPUT 32 "rega"
    .port_info 2 /INPUT 1 "sys"
    .port_info 3 /INPUT 30 "pc"
    .port_info 4 /OUTPUT 32 "inst"
v0x183ca80_0 .var "counter", 0 0;
v0x183cb20_0 .var "inst", 31 0;
v0x183cbe0 .array "instfile", 1048832 1048576, 31 0;
v0x183f4e0_0 .var "loc", 31 0;
v0x183f5c0_0 .net "pc", 29 0, L_0x1849320;  1 drivers
v0x183f6f0_0 .net "rega", 31 0, o0x7f304f6f3828;  alias, 0 drivers
v0x183f7b0_0 .net8 "regv", 31 0, RS_0x7f304f6f38b8;  alias, 2 drivers
v0x183f880_0 .net "sys", 0 0, v0x18447b0_0;  alias, 1 drivers
E_0x183c1c0 .event edge, v0x183f880_0;
v0x183cbe0_0 .array/port v0x183cbe0, 0;
v0x183cbe0_1 .array/port v0x183cbe0, 1;
v0x183cbe0_2 .array/port v0x183cbe0, 2;
E_0x183c220/0 .event edge, v0x183f5c0_0, v0x183cbe0_0, v0x183cbe0_1, v0x183cbe0_2;
v0x183cbe0_3 .array/port v0x183cbe0, 3;
v0x183cbe0_4 .array/port v0x183cbe0, 4;
v0x183cbe0_5 .array/port v0x183cbe0, 5;
v0x183cbe0_6 .array/port v0x183cbe0, 6;
E_0x183c220/1 .event edge, v0x183cbe0_3, v0x183cbe0_4, v0x183cbe0_5, v0x183cbe0_6;
v0x183cbe0_7 .array/port v0x183cbe0, 7;
v0x183cbe0_8 .array/port v0x183cbe0, 8;
v0x183cbe0_9 .array/port v0x183cbe0, 9;
v0x183cbe0_10 .array/port v0x183cbe0, 10;
E_0x183c220/2 .event edge, v0x183cbe0_7, v0x183cbe0_8, v0x183cbe0_9, v0x183cbe0_10;
v0x183cbe0_11 .array/port v0x183cbe0, 11;
v0x183cbe0_12 .array/port v0x183cbe0, 12;
v0x183cbe0_13 .array/port v0x183cbe0, 13;
v0x183cbe0_14 .array/port v0x183cbe0, 14;
E_0x183c220/3 .event edge, v0x183cbe0_11, v0x183cbe0_12, v0x183cbe0_13, v0x183cbe0_14;
v0x183cbe0_15 .array/port v0x183cbe0, 15;
v0x183cbe0_16 .array/port v0x183cbe0, 16;
v0x183cbe0_17 .array/port v0x183cbe0, 17;
v0x183cbe0_18 .array/port v0x183cbe0, 18;
E_0x183c220/4 .event edge, v0x183cbe0_15, v0x183cbe0_16, v0x183cbe0_17, v0x183cbe0_18;
v0x183cbe0_19 .array/port v0x183cbe0, 19;
v0x183cbe0_20 .array/port v0x183cbe0, 20;
v0x183cbe0_21 .array/port v0x183cbe0, 21;
v0x183cbe0_22 .array/port v0x183cbe0, 22;
E_0x183c220/5 .event edge, v0x183cbe0_19, v0x183cbe0_20, v0x183cbe0_21, v0x183cbe0_22;
v0x183cbe0_23 .array/port v0x183cbe0, 23;
v0x183cbe0_24 .array/port v0x183cbe0, 24;
v0x183cbe0_25 .array/port v0x183cbe0, 25;
v0x183cbe0_26 .array/port v0x183cbe0, 26;
E_0x183c220/6 .event edge, v0x183cbe0_23, v0x183cbe0_24, v0x183cbe0_25, v0x183cbe0_26;
v0x183cbe0_27 .array/port v0x183cbe0, 27;
v0x183cbe0_28 .array/port v0x183cbe0, 28;
v0x183cbe0_29 .array/port v0x183cbe0, 29;
v0x183cbe0_30 .array/port v0x183cbe0, 30;
E_0x183c220/7 .event edge, v0x183cbe0_27, v0x183cbe0_28, v0x183cbe0_29, v0x183cbe0_30;
v0x183cbe0_31 .array/port v0x183cbe0, 31;
v0x183cbe0_32 .array/port v0x183cbe0, 32;
v0x183cbe0_33 .array/port v0x183cbe0, 33;
v0x183cbe0_34 .array/port v0x183cbe0, 34;
E_0x183c220/8 .event edge, v0x183cbe0_31, v0x183cbe0_32, v0x183cbe0_33, v0x183cbe0_34;
v0x183cbe0_35 .array/port v0x183cbe0, 35;
v0x183cbe0_36 .array/port v0x183cbe0, 36;
v0x183cbe0_37 .array/port v0x183cbe0, 37;
v0x183cbe0_38 .array/port v0x183cbe0, 38;
E_0x183c220/9 .event edge, v0x183cbe0_35, v0x183cbe0_36, v0x183cbe0_37, v0x183cbe0_38;
v0x183cbe0_39 .array/port v0x183cbe0, 39;
v0x183cbe0_40 .array/port v0x183cbe0, 40;
v0x183cbe0_41 .array/port v0x183cbe0, 41;
v0x183cbe0_42 .array/port v0x183cbe0, 42;
E_0x183c220/10 .event edge, v0x183cbe0_39, v0x183cbe0_40, v0x183cbe0_41, v0x183cbe0_42;
v0x183cbe0_43 .array/port v0x183cbe0, 43;
v0x183cbe0_44 .array/port v0x183cbe0, 44;
v0x183cbe0_45 .array/port v0x183cbe0, 45;
v0x183cbe0_46 .array/port v0x183cbe0, 46;
E_0x183c220/11 .event edge, v0x183cbe0_43, v0x183cbe0_44, v0x183cbe0_45, v0x183cbe0_46;
v0x183cbe0_47 .array/port v0x183cbe0, 47;
v0x183cbe0_48 .array/port v0x183cbe0, 48;
v0x183cbe0_49 .array/port v0x183cbe0, 49;
v0x183cbe0_50 .array/port v0x183cbe0, 50;
E_0x183c220/12 .event edge, v0x183cbe0_47, v0x183cbe0_48, v0x183cbe0_49, v0x183cbe0_50;
v0x183cbe0_51 .array/port v0x183cbe0, 51;
v0x183cbe0_52 .array/port v0x183cbe0, 52;
v0x183cbe0_53 .array/port v0x183cbe0, 53;
v0x183cbe0_54 .array/port v0x183cbe0, 54;
E_0x183c220/13 .event edge, v0x183cbe0_51, v0x183cbe0_52, v0x183cbe0_53, v0x183cbe0_54;
v0x183cbe0_55 .array/port v0x183cbe0, 55;
v0x183cbe0_56 .array/port v0x183cbe0, 56;
v0x183cbe0_57 .array/port v0x183cbe0, 57;
v0x183cbe0_58 .array/port v0x183cbe0, 58;
E_0x183c220/14 .event edge, v0x183cbe0_55, v0x183cbe0_56, v0x183cbe0_57, v0x183cbe0_58;
v0x183cbe0_59 .array/port v0x183cbe0, 59;
v0x183cbe0_60 .array/port v0x183cbe0, 60;
v0x183cbe0_61 .array/port v0x183cbe0, 61;
v0x183cbe0_62 .array/port v0x183cbe0, 62;
E_0x183c220/15 .event edge, v0x183cbe0_59, v0x183cbe0_60, v0x183cbe0_61, v0x183cbe0_62;
v0x183cbe0_63 .array/port v0x183cbe0, 63;
v0x183cbe0_64 .array/port v0x183cbe0, 64;
v0x183cbe0_65 .array/port v0x183cbe0, 65;
v0x183cbe0_66 .array/port v0x183cbe0, 66;
E_0x183c220/16 .event edge, v0x183cbe0_63, v0x183cbe0_64, v0x183cbe0_65, v0x183cbe0_66;
v0x183cbe0_67 .array/port v0x183cbe0, 67;
v0x183cbe0_68 .array/port v0x183cbe0, 68;
v0x183cbe0_69 .array/port v0x183cbe0, 69;
v0x183cbe0_70 .array/port v0x183cbe0, 70;
E_0x183c220/17 .event edge, v0x183cbe0_67, v0x183cbe0_68, v0x183cbe0_69, v0x183cbe0_70;
v0x183cbe0_71 .array/port v0x183cbe0, 71;
v0x183cbe0_72 .array/port v0x183cbe0, 72;
v0x183cbe0_73 .array/port v0x183cbe0, 73;
v0x183cbe0_74 .array/port v0x183cbe0, 74;
E_0x183c220/18 .event edge, v0x183cbe0_71, v0x183cbe0_72, v0x183cbe0_73, v0x183cbe0_74;
v0x183cbe0_75 .array/port v0x183cbe0, 75;
v0x183cbe0_76 .array/port v0x183cbe0, 76;
v0x183cbe0_77 .array/port v0x183cbe0, 77;
v0x183cbe0_78 .array/port v0x183cbe0, 78;
E_0x183c220/19 .event edge, v0x183cbe0_75, v0x183cbe0_76, v0x183cbe0_77, v0x183cbe0_78;
v0x183cbe0_79 .array/port v0x183cbe0, 79;
v0x183cbe0_80 .array/port v0x183cbe0, 80;
v0x183cbe0_81 .array/port v0x183cbe0, 81;
v0x183cbe0_82 .array/port v0x183cbe0, 82;
E_0x183c220/20 .event edge, v0x183cbe0_79, v0x183cbe0_80, v0x183cbe0_81, v0x183cbe0_82;
v0x183cbe0_83 .array/port v0x183cbe0, 83;
v0x183cbe0_84 .array/port v0x183cbe0, 84;
v0x183cbe0_85 .array/port v0x183cbe0, 85;
v0x183cbe0_86 .array/port v0x183cbe0, 86;
E_0x183c220/21 .event edge, v0x183cbe0_83, v0x183cbe0_84, v0x183cbe0_85, v0x183cbe0_86;
v0x183cbe0_87 .array/port v0x183cbe0, 87;
v0x183cbe0_88 .array/port v0x183cbe0, 88;
v0x183cbe0_89 .array/port v0x183cbe0, 89;
v0x183cbe0_90 .array/port v0x183cbe0, 90;
E_0x183c220/22 .event edge, v0x183cbe0_87, v0x183cbe0_88, v0x183cbe0_89, v0x183cbe0_90;
v0x183cbe0_91 .array/port v0x183cbe0, 91;
v0x183cbe0_92 .array/port v0x183cbe0, 92;
v0x183cbe0_93 .array/port v0x183cbe0, 93;
v0x183cbe0_94 .array/port v0x183cbe0, 94;
E_0x183c220/23 .event edge, v0x183cbe0_91, v0x183cbe0_92, v0x183cbe0_93, v0x183cbe0_94;
v0x183cbe0_95 .array/port v0x183cbe0, 95;
v0x183cbe0_96 .array/port v0x183cbe0, 96;
v0x183cbe0_97 .array/port v0x183cbe0, 97;
v0x183cbe0_98 .array/port v0x183cbe0, 98;
E_0x183c220/24 .event edge, v0x183cbe0_95, v0x183cbe0_96, v0x183cbe0_97, v0x183cbe0_98;
v0x183cbe0_99 .array/port v0x183cbe0, 99;
v0x183cbe0_100 .array/port v0x183cbe0, 100;
v0x183cbe0_101 .array/port v0x183cbe0, 101;
v0x183cbe0_102 .array/port v0x183cbe0, 102;
E_0x183c220/25 .event edge, v0x183cbe0_99, v0x183cbe0_100, v0x183cbe0_101, v0x183cbe0_102;
v0x183cbe0_103 .array/port v0x183cbe0, 103;
v0x183cbe0_104 .array/port v0x183cbe0, 104;
v0x183cbe0_105 .array/port v0x183cbe0, 105;
v0x183cbe0_106 .array/port v0x183cbe0, 106;
E_0x183c220/26 .event edge, v0x183cbe0_103, v0x183cbe0_104, v0x183cbe0_105, v0x183cbe0_106;
v0x183cbe0_107 .array/port v0x183cbe0, 107;
v0x183cbe0_108 .array/port v0x183cbe0, 108;
v0x183cbe0_109 .array/port v0x183cbe0, 109;
v0x183cbe0_110 .array/port v0x183cbe0, 110;
E_0x183c220/27 .event edge, v0x183cbe0_107, v0x183cbe0_108, v0x183cbe0_109, v0x183cbe0_110;
v0x183cbe0_111 .array/port v0x183cbe0, 111;
v0x183cbe0_112 .array/port v0x183cbe0, 112;
v0x183cbe0_113 .array/port v0x183cbe0, 113;
v0x183cbe0_114 .array/port v0x183cbe0, 114;
E_0x183c220/28 .event edge, v0x183cbe0_111, v0x183cbe0_112, v0x183cbe0_113, v0x183cbe0_114;
v0x183cbe0_115 .array/port v0x183cbe0, 115;
v0x183cbe0_116 .array/port v0x183cbe0, 116;
v0x183cbe0_117 .array/port v0x183cbe0, 117;
v0x183cbe0_118 .array/port v0x183cbe0, 118;
E_0x183c220/29 .event edge, v0x183cbe0_115, v0x183cbe0_116, v0x183cbe0_117, v0x183cbe0_118;
v0x183cbe0_119 .array/port v0x183cbe0, 119;
v0x183cbe0_120 .array/port v0x183cbe0, 120;
v0x183cbe0_121 .array/port v0x183cbe0, 121;
v0x183cbe0_122 .array/port v0x183cbe0, 122;
E_0x183c220/30 .event edge, v0x183cbe0_119, v0x183cbe0_120, v0x183cbe0_121, v0x183cbe0_122;
v0x183cbe0_123 .array/port v0x183cbe0, 123;
v0x183cbe0_124 .array/port v0x183cbe0, 124;
v0x183cbe0_125 .array/port v0x183cbe0, 125;
v0x183cbe0_126 .array/port v0x183cbe0, 126;
E_0x183c220/31 .event edge, v0x183cbe0_123, v0x183cbe0_124, v0x183cbe0_125, v0x183cbe0_126;
v0x183cbe0_127 .array/port v0x183cbe0, 127;
v0x183cbe0_128 .array/port v0x183cbe0, 128;
v0x183cbe0_129 .array/port v0x183cbe0, 129;
v0x183cbe0_130 .array/port v0x183cbe0, 130;
E_0x183c220/32 .event edge, v0x183cbe0_127, v0x183cbe0_128, v0x183cbe0_129, v0x183cbe0_130;
v0x183cbe0_131 .array/port v0x183cbe0, 131;
v0x183cbe0_132 .array/port v0x183cbe0, 132;
v0x183cbe0_133 .array/port v0x183cbe0, 133;
v0x183cbe0_134 .array/port v0x183cbe0, 134;
E_0x183c220/33 .event edge, v0x183cbe0_131, v0x183cbe0_132, v0x183cbe0_133, v0x183cbe0_134;
v0x183cbe0_135 .array/port v0x183cbe0, 135;
v0x183cbe0_136 .array/port v0x183cbe0, 136;
v0x183cbe0_137 .array/port v0x183cbe0, 137;
v0x183cbe0_138 .array/port v0x183cbe0, 138;
E_0x183c220/34 .event edge, v0x183cbe0_135, v0x183cbe0_136, v0x183cbe0_137, v0x183cbe0_138;
v0x183cbe0_139 .array/port v0x183cbe0, 139;
v0x183cbe0_140 .array/port v0x183cbe0, 140;
v0x183cbe0_141 .array/port v0x183cbe0, 141;
v0x183cbe0_142 .array/port v0x183cbe0, 142;
E_0x183c220/35 .event edge, v0x183cbe0_139, v0x183cbe0_140, v0x183cbe0_141, v0x183cbe0_142;
v0x183cbe0_143 .array/port v0x183cbe0, 143;
v0x183cbe0_144 .array/port v0x183cbe0, 144;
v0x183cbe0_145 .array/port v0x183cbe0, 145;
v0x183cbe0_146 .array/port v0x183cbe0, 146;
E_0x183c220/36 .event edge, v0x183cbe0_143, v0x183cbe0_144, v0x183cbe0_145, v0x183cbe0_146;
v0x183cbe0_147 .array/port v0x183cbe0, 147;
v0x183cbe0_148 .array/port v0x183cbe0, 148;
v0x183cbe0_149 .array/port v0x183cbe0, 149;
v0x183cbe0_150 .array/port v0x183cbe0, 150;
E_0x183c220/37 .event edge, v0x183cbe0_147, v0x183cbe0_148, v0x183cbe0_149, v0x183cbe0_150;
v0x183cbe0_151 .array/port v0x183cbe0, 151;
v0x183cbe0_152 .array/port v0x183cbe0, 152;
v0x183cbe0_153 .array/port v0x183cbe0, 153;
v0x183cbe0_154 .array/port v0x183cbe0, 154;
E_0x183c220/38 .event edge, v0x183cbe0_151, v0x183cbe0_152, v0x183cbe0_153, v0x183cbe0_154;
v0x183cbe0_155 .array/port v0x183cbe0, 155;
v0x183cbe0_156 .array/port v0x183cbe0, 156;
v0x183cbe0_157 .array/port v0x183cbe0, 157;
v0x183cbe0_158 .array/port v0x183cbe0, 158;
E_0x183c220/39 .event edge, v0x183cbe0_155, v0x183cbe0_156, v0x183cbe0_157, v0x183cbe0_158;
v0x183cbe0_159 .array/port v0x183cbe0, 159;
v0x183cbe0_160 .array/port v0x183cbe0, 160;
v0x183cbe0_161 .array/port v0x183cbe0, 161;
v0x183cbe0_162 .array/port v0x183cbe0, 162;
E_0x183c220/40 .event edge, v0x183cbe0_159, v0x183cbe0_160, v0x183cbe0_161, v0x183cbe0_162;
v0x183cbe0_163 .array/port v0x183cbe0, 163;
v0x183cbe0_164 .array/port v0x183cbe0, 164;
v0x183cbe0_165 .array/port v0x183cbe0, 165;
v0x183cbe0_166 .array/port v0x183cbe0, 166;
E_0x183c220/41 .event edge, v0x183cbe0_163, v0x183cbe0_164, v0x183cbe0_165, v0x183cbe0_166;
v0x183cbe0_167 .array/port v0x183cbe0, 167;
v0x183cbe0_168 .array/port v0x183cbe0, 168;
v0x183cbe0_169 .array/port v0x183cbe0, 169;
v0x183cbe0_170 .array/port v0x183cbe0, 170;
E_0x183c220/42 .event edge, v0x183cbe0_167, v0x183cbe0_168, v0x183cbe0_169, v0x183cbe0_170;
v0x183cbe0_171 .array/port v0x183cbe0, 171;
v0x183cbe0_172 .array/port v0x183cbe0, 172;
v0x183cbe0_173 .array/port v0x183cbe0, 173;
v0x183cbe0_174 .array/port v0x183cbe0, 174;
E_0x183c220/43 .event edge, v0x183cbe0_171, v0x183cbe0_172, v0x183cbe0_173, v0x183cbe0_174;
v0x183cbe0_175 .array/port v0x183cbe0, 175;
v0x183cbe0_176 .array/port v0x183cbe0, 176;
v0x183cbe0_177 .array/port v0x183cbe0, 177;
v0x183cbe0_178 .array/port v0x183cbe0, 178;
E_0x183c220/44 .event edge, v0x183cbe0_175, v0x183cbe0_176, v0x183cbe0_177, v0x183cbe0_178;
v0x183cbe0_179 .array/port v0x183cbe0, 179;
v0x183cbe0_180 .array/port v0x183cbe0, 180;
v0x183cbe0_181 .array/port v0x183cbe0, 181;
v0x183cbe0_182 .array/port v0x183cbe0, 182;
E_0x183c220/45 .event edge, v0x183cbe0_179, v0x183cbe0_180, v0x183cbe0_181, v0x183cbe0_182;
v0x183cbe0_183 .array/port v0x183cbe0, 183;
v0x183cbe0_184 .array/port v0x183cbe0, 184;
v0x183cbe0_185 .array/port v0x183cbe0, 185;
v0x183cbe0_186 .array/port v0x183cbe0, 186;
E_0x183c220/46 .event edge, v0x183cbe0_183, v0x183cbe0_184, v0x183cbe0_185, v0x183cbe0_186;
v0x183cbe0_187 .array/port v0x183cbe0, 187;
v0x183cbe0_188 .array/port v0x183cbe0, 188;
v0x183cbe0_189 .array/port v0x183cbe0, 189;
v0x183cbe0_190 .array/port v0x183cbe0, 190;
E_0x183c220/47 .event edge, v0x183cbe0_187, v0x183cbe0_188, v0x183cbe0_189, v0x183cbe0_190;
v0x183cbe0_191 .array/port v0x183cbe0, 191;
v0x183cbe0_192 .array/port v0x183cbe0, 192;
v0x183cbe0_193 .array/port v0x183cbe0, 193;
v0x183cbe0_194 .array/port v0x183cbe0, 194;
E_0x183c220/48 .event edge, v0x183cbe0_191, v0x183cbe0_192, v0x183cbe0_193, v0x183cbe0_194;
v0x183cbe0_195 .array/port v0x183cbe0, 195;
v0x183cbe0_196 .array/port v0x183cbe0, 196;
v0x183cbe0_197 .array/port v0x183cbe0, 197;
v0x183cbe0_198 .array/port v0x183cbe0, 198;
E_0x183c220/49 .event edge, v0x183cbe0_195, v0x183cbe0_196, v0x183cbe0_197, v0x183cbe0_198;
v0x183cbe0_199 .array/port v0x183cbe0, 199;
v0x183cbe0_200 .array/port v0x183cbe0, 200;
v0x183cbe0_201 .array/port v0x183cbe0, 201;
v0x183cbe0_202 .array/port v0x183cbe0, 202;
E_0x183c220/50 .event edge, v0x183cbe0_199, v0x183cbe0_200, v0x183cbe0_201, v0x183cbe0_202;
v0x183cbe0_203 .array/port v0x183cbe0, 203;
v0x183cbe0_204 .array/port v0x183cbe0, 204;
v0x183cbe0_205 .array/port v0x183cbe0, 205;
v0x183cbe0_206 .array/port v0x183cbe0, 206;
E_0x183c220/51 .event edge, v0x183cbe0_203, v0x183cbe0_204, v0x183cbe0_205, v0x183cbe0_206;
v0x183cbe0_207 .array/port v0x183cbe0, 207;
v0x183cbe0_208 .array/port v0x183cbe0, 208;
v0x183cbe0_209 .array/port v0x183cbe0, 209;
v0x183cbe0_210 .array/port v0x183cbe0, 210;
E_0x183c220/52 .event edge, v0x183cbe0_207, v0x183cbe0_208, v0x183cbe0_209, v0x183cbe0_210;
v0x183cbe0_211 .array/port v0x183cbe0, 211;
v0x183cbe0_212 .array/port v0x183cbe0, 212;
v0x183cbe0_213 .array/port v0x183cbe0, 213;
v0x183cbe0_214 .array/port v0x183cbe0, 214;
E_0x183c220/53 .event edge, v0x183cbe0_211, v0x183cbe0_212, v0x183cbe0_213, v0x183cbe0_214;
v0x183cbe0_215 .array/port v0x183cbe0, 215;
v0x183cbe0_216 .array/port v0x183cbe0, 216;
v0x183cbe0_217 .array/port v0x183cbe0, 217;
v0x183cbe0_218 .array/port v0x183cbe0, 218;
E_0x183c220/54 .event edge, v0x183cbe0_215, v0x183cbe0_216, v0x183cbe0_217, v0x183cbe0_218;
v0x183cbe0_219 .array/port v0x183cbe0, 219;
v0x183cbe0_220 .array/port v0x183cbe0, 220;
v0x183cbe0_221 .array/port v0x183cbe0, 221;
v0x183cbe0_222 .array/port v0x183cbe0, 222;
E_0x183c220/55 .event edge, v0x183cbe0_219, v0x183cbe0_220, v0x183cbe0_221, v0x183cbe0_222;
v0x183cbe0_223 .array/port v0x183cbe0, 223;
v0x183cbe0_224 .array/port v0x183cbe0, 224;
v0x183cbe0_225 .array/port v0x183cbe0, 225;
v0x183cbe0_226 .array/port v0x183cbe0, 226;
E_0x183c220/56 .event edge, v0x183cbe0_223, v0x183cbe0_224, v0x183cbe0_225, v0x183cbe0_226;
v0x183cbe0_227 .array/port v0x183cbe0, 227;
v0x183cbe0_228 .array/port v0x183cbe0, 228;
v0x183cbe0_229 .array/port v0x183cbe0, 229;
v0x183cbe0_230 .array/port v0x183cbe0, 230;
E_0x183c220/57 .event edge, v0x183cbe0_227, v0x183cbe0_228, v0x183cbe0_229, v0x183cbe0_230;
v0x183cbe0_231 .array/port v0x183cbe0, 231;
v0x183cbe0_232 .array/port v0x183cbe0, 232;
v0x183cbe0_233 .array/port v0x183cbe0, 233;
v0x183cbe0_234 .array/port v0x183cbe0, 234;
E_0x183c220/58 .event edge, v0x183cbe0_231, v0x183cbe0_232, v0x183cbe0_233, v0x183cbe0_234;
v0x183cbe0_235 .array/port v0x183cbe0, 235;
v0x183cbe0_236 .array/port v0x183cbe0, 236;
v0x183cbe0_237 .array/port v0x183cbe0, 237;
v0x183cbe0_238 .array/port v0x183cbe0, 238;
E_0x183c220/59 .event edge, v0x183cbe0_235, v0x183cbe0_236, v0x183cbe0_237, v0x183cbe0_238;
v0x183cbe0_239 .array/port v0x183cbe0, 239;
v0x183cbe0_240 .array/port v0x183cbe0, 240;
v0x183cbe0_241 .array/port v0x183cbe0, 241;
v0x183cbe0_242 .array/port v0x183cbe0, 242;
E_0x183c220/60 .event edge, v0x183cbe0_239, v0x183cbe0_240, v0x183cbe0_241, v0x183cbe0_242;
v0x183cbe0_243 .array/port v0x183cbe0, 243;
v0x183cbe0_244 .array/port v0x183cbe0, 244;
v0x183cbe0_245 .array/port v0x183cbe0, 245;
v0x183cbe0_246 .array/port v0x183cbe0, 246;
E_0x183c220/61 .event edge, v0x183cbe0_243, v0x183cbe0_244, v0x183cbe0_245, v0x183cbe0_246;
v0x183cbe0_247 .array/port v0x183cbe0, 247;
v0x183cbe0_248 .array/port v0x183cbe0, 248;
v0x183cbe0_249 .array/port v0x183cbe0, 249;
v0x183cbe0_250 .array/port v0x183cbe0, 250;
E_0x183c220/62 .event edge, v0x183cbe0_247, v0x183cbe0_248, v0x183cbe0_249, v0x183cbe0_250;
v0x183cbe0_251 .array/port v0x183cbe0, 251;
v0x183cbe0_252 .array/port v0x183cbe0, 252;
v0x183cbe0_253 .array/port v0x183cbe0, 253;
v0x183cbe0_254 .array/port v0x183cbe0, 254;
E_0x183c220/63 .event edge, v0x183cbe0_251, v0x183cbe0_252, v0x183cbe0_253, v0x183cbe0_254;
v0x183cbe0_255 .array/port v0x183cbe0, 255;
v0x183cbe0_256 .array/port v0x183cbe0, 256;
E_0x183c220/64 .event edge, v0x183cbe0_255, v0x183cbe0_256;
E_0x183c220 .event/or E_0x183c220/0, E_0x183c220/1, E_0x183c220/2, E_0x183c220/3, E_0x183c220/4, E_0x183c220/5, E_0x183c220/6, E_0x183c220/7, E_0x183c220/8, E_0x183c220/9, E_0x183c220/10, E_0x183c220/11, E_0x183c220/12, E_0x183c220/13, E_0x183c220/14, E_0x183c220/15, E_0x183c220/16, E_0x183c220/17, E_0x183c220/18, E_0x183c220/19, E_0x183c220/20, E_0x183c220/21, E_0x183c220/22, E_0x183c220/23, E_0x183c220/24, E_0x183c220/25, E_0x183c220/26, E_0x183c220/27, E_0x183c220/28, E_0x183c220/29, E_0x183c220/30, E_0x183c220/31, E_0x183c220/32, E_0x183c220/33, E_0x183c220/34, E_0x183c220/35, E_0x183c220/36, E_0x183c220/37, E_0x183c220/38, E_0x183c220/39, E_0x183c220/40, E_0x183c220/41, E_0x183c220/42, E_0x183c220/43, E_0x183c220/44, E_0x183c220/45, E_0x183c220/46, E_0x183c220/47, E_0x183c220/48, E_0x183c220/49, E_0x183c220/50, E_0x183c220/51, E_0x183c220/52, E_0x183c220/53, E_0x183c220/54, E_0x183c220/55, E_0x183c220/56, E_0x183c220/57, E_0x183c220/58, E_0x183c220/59, E_0x183c220/60, E_0x183c220/61, E_0x183c220/62, E_0x183c220/63, E_0x183c220/64;
S_0x183f9f0 .scope module, "jumpALU" "alu" 2 56, 7 3 0, S_0x180c670;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode"
    .port_info 1 /INPUT 32 "rs"
    .port_info 2 /INPUT 32 "rt"
    .port_info 3 /OUTPUT 32 "out"
L_0x7f304f6aa378 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x183fd00_0 .net "opcode", 2 0, L_0x7f304f6aa378;  1 drivers
v0x183fe00_0 .net "out", 31 0, v0x1840090_0;  alias, 1 drivers
v0x183fee0_0 .net "rs", 31 0, L_0x18481c0;  alias, 1 drivers
v0x183ffa0_0 .net "rt", 31 0, L_0x18594f0;  alias, 1 drivers
v0x1840090_0 .var "temp", 31 0;
E_0x183fc80 .event edge, v0x183fd00_0, v0x183fee0_0, v0x1839950_0;
S_0x1840220 .scope module, "mem" "datamem" 2 49, 8 4 0, S_0x180c670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "MemWrite"
    .port_info 2 /INPUT 1 "MemRead"
    .port_info 3 /INPUT 32 "Addr"
    .port_info 4 /INPUT 32 "Wdata"
    .port_info 5 /OUTPUT 32 "Rdata"
v0x18404d0_0 .net "Addr", 31 0, v0x1843930_0;  alias, 1 drivers
v0x18405d0_0 .net "MemRead", 0 0, v0x18442d0_0;  alias, 1 drivers
v0x1840690_0 .net "MemWrite", 0 0, v0x1844470_0;  alias, 1 drivers
v0x1840730_0 .var "Rdata", 31 0;
v0x1840810_0 .net "Wdata", 31 0, v0x183a220_0;  alias, 1 drivers
v0x1840920_0 .net "clk", 0 0, o0x7f304f6f3108;  alias, 0 drivers
v0x18409f0 .array "mem", 1048580 1048576, 31 0;
S_0x1840b70 .scope module, "mux1" "mux" 2 48, 9 1 0, S_0x180c670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1840de0_0 .net "in1", 31 0, v0x183a220_0;  alias, 1 drivers
v0x1840f10_0 .net "in2", 31 0, L_0x1859c20;  alias, 1 drivers
v0x1840fd0_0 .net "out", 31 0, L_0x1849150;  alias, 1 drivers
v0x18410a0_0 .net "select", 0 0, v0x1843eb0_0;  alias, 1 drivers
L_0x1849150 .functor MUXZ 32, L_0x1859c20, v0x183a220_0, v0x1843eb0_0, C4<>;
S_0x1841210 .scope module, "mux2" "mux" 2 50, 9 1 0, S_0x180c670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1841450_0 .net "in1", 31 0, v0x1843930_0;  alias, 1 drivers
v0x1841560_0 .net "in2", 31 0, v0x1840730_0;  alias, 1 drivers
v0x1841630_0 .net "out", 31 0, L_0x1849280;  alias, 1 drivers
v0x1841730_0 .net "select", 0 0, v0x18443a0_0;  alias, 1 drivers
L_0x1849280 .functor MUXZ 32, v0x1840730_0, v0x1843930_0, v0x18443a0_0, C4<>;
S_0x1841860 .scope module, "muxBranch" "mux" 2 58, 9 1 0, S_0x180c670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x1841b30_0 .net "in1", 31 0, L_0x18594f0;  alias, 1 drivers
v0x1841c10_0 .net "in2", 31 0, v0x1840090_0;  alias, 1 drivers
v0x1841cd0_0 .net "out", 31 0, L_0x185a020;  alias, 1 drivers
v0x1841da0_0 .net "select", 0 0, v0x1844040_0;  alias, 1 drivers
L_0x185a020 .functor MUXZ 32, v0x1840090_0, L_0x18594f0, v0x1844040_0, C4<>;
S_0x1841f10 .scope module, "muxInstr" "mux5" 2 43, 10 1 0, S_0x180c670;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
v0x1842150_0 .net "in1", 4 0, L_0x1847ce0;  alias, 1 drivers
v0x1842260_0 .net "in2", 4 0, L_0x1847d80;  alias, 1 drivers
v0x1842320_0 .net "out", 4 0, L_0x1848dd0;  alias, 1 drivers
v0x1842420_0 .net "select", 0 0, o0x7f304f6f7698;  alias, 0 drivers
L_0x1848dd0 .functor MUXZ 5, L_0x1847d80, L_0x1847ce0, o0x7f304f6f7698, C4<>;
S_0x1842570 .scope module, "muxJump" "mux" 2 53, 9 1 0, S_0x180c670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x18427b0_0 .net "in1", 31 0, L_0x185a020;  alias, 1 drivers
v0x18428c0_0 .net "in2", 31 0, L_0x1848c40;  alias, 1 drivers
v0x1842980_0 .net "out", 31 0, L_0x1859590;  alias, 1 drivers
v0x1842a70_0 .net "select", 0 0, v0x18441e0_0;  alias, 1 drivers
L_0x1859590 .functor MUXZ 32, L_0x1848c40, L_0x185a020, v0x18441e0_0, C4<>;
S_0x1842be0 .scope module, "sl" "shiftleft2" 2 55, 11 1 0, S_0x180c670;
 .timescale -9 -9;
    .port_info 0 /INPUT 26 "instr"
    .port_info 1 /OUTPUT 28 "newinstr"
v0x1842dd0_0 .net *"_s0", 27 0, L_0x1859df0;  1 drivers
L_0x7f304f6aa2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1842ed0_0 .net *"_s3", 1 0, L_0x7f304f6aa2e8;  1 drivers
L_0x7f304f6aa330 .functor BUFT 1, C4<0000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1842fb0_0 .net/2u *"_s4", 27 0, L_0x7f304f6aa330;  1 drivers
v0x1843070_0 .net "instr", 25 0, L_0x1848090;  alias, 1 drivers
v0x1843150_0 .net "newinstr", 27 0, L_0x1859ee0;  alias, 1 drivers
L_0x1859df0 .concat [ 26 2 0 0], L_0x1848090, L_0x7f304f6aa2e8;
L_0x1859ee0 .arith/mult 28, L_0x1859df0, L_0x7f304f6aa330;
S_0x18432e0 .scope module, "theALU" "alu" 2 47, 7 3 0, S_0x180c670;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "opcode"
    .port_info 1 /INPUT 32 "rs"
    .port_info 2 /INPUT 32 "rt"
    .port_info 3 /OUTPUT 32 "out"
v0x1843580_0 .net "opcode", 2 0, v0x1843f70_0;  alias, 1 drivers
v0x1843680_0 .net "out", 31 0, v0x1843930_0;  alias, 1 drivers
v0x1843790_0 .net "rs", 31 0, v0x183a130_0;  alias, 1 drivers
v0x1843860_0 .net "rt", 31 0, L_0x1849150;  alias, 1 drivers
v0x1843930_0 .var "temp", 31 0;
E_0x1843520 .event edge, v0x1843580_0, v0x183a130_0, v0x1840fd0_0;
S_0x1843ac0 .scope module, "theControl" "control" 2 44, 12 4 0, S_0x180c670;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "func"
    .port_info 2 /OUTPUT 1 "regDst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "branch"
    .port_info 5 /OUTPUT 1 "memRead"
    .port_info 6 /OUTPUT 1 "memToReg"
    .port_info 7 /OUTPUT 3 "ALUop"
    .port_info 8 /OUTPUT 1 "regWrite"
    .port_info 9 /OUTPUT 1 "ALUSrc"
    .port_info 10 /OUTPUT 1 "memWrite"
    .port_info 11 /OUTPUT 1 "sys"
v0x1843eb0_0 .var "ALUSrc", 0 0;
v0x1843f70_0 .var "ALUop", 2 0;
v0x1844040_0 .var "branch", 0 0;
v0x1844140_0 .net "func", 5 0, L_0x1847fa0;  alias, 1 drivers
v0x18441e0_0 .var "jump", 0 0;
v0x18442d0_0 .var "memRead", 0 0;
v0x18443a0_0 .var "memToReg", 0 0;
v0x1844470_0 .var "memWrite", 0 0;
v0x1844540_0 .net "opcode", 5 0, L_0x1847f00;  alias, 1 drivers
v0x1844670_0 .var "regDst", 0 0;
v0x1844710_0 .var "regWrite", 0 0;
v0x18447b0_0 .var "sys", 0 0;
E_0x1843e30 .event edge, v0x1844540_0, v0x1844140_0;
S_0x1844a30 .scope module, "thePC" "pc" 2 45, 13 1 0, S_0x180c670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "PC"
v0x1844c20_0 .net "PC", 31 0, v0x1844ef0_0;  alias, 1 drivers
v0x1844d30_0 .net "clk", 0 0, o0x7f304f6f3108;  alias, 0 drivers
v0x1844e20_0 .net "nextPC", 31 0, L_0x1859590;  alias, 1 drivers
v0x1844ef0_0 .var "temp", 31 0;
    .scope S_0x1843ac0;
T_0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1844670_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18441e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1844040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18442d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18443a0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1843f70_0, 0, 3;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1844710_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1843eb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1844470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18447b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x1843ac0;
T_1 ;
    %wait E_0x1843e30;
    %load/vec4 v0x1844540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.12;
T_1.0 ;
    %load/vec4 v0x1844140_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %jmp T_1.21;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1844670_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18441e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1844040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18442d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x18443a0_0, 0, 1;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x1843f70_0, 0, 3;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1844710_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1843eb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1844470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.12;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1844670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18441e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18442d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18443a0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x1843f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844710_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1843eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1844470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18447b0_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1844a30;
T_2 ;
    %pushi/vec4 1048588, 0, 32;
    %store/vec4 v0x1844ef0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x1844a30;
T_3 ;
    %wait E_0x1839f10;
    %load/vec4 v0x1844e20_0;
    %store/vec4 v0x1844ef0_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1839b80;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x183a300_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x183a300_0;
    %cmpi/u 31, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x183a300_0;
    %store/vec4a v0x183a430, 4, 0;
    %load/vec4 v0x183a300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x183a300_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1839b80;
T_5 ;
    %wait E_0x1839f10;
    %load/vec4 v0x183aba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x183a430, 4;
    %store/vec4 v0x183a130_0, 0, 32;
    %load/vec4 v0x183ad10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x183a430, 4;
    %store/vec4 v0x183a220_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1839b80;
T_6 ;
    %wait E_0x1839eb0;
    %load/vec4 v0x183aa00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x183a050_0;
    %load/vec4 v0x183aed0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x183a430, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x18432e0;
T_7 ;
    %wait E_0x1843520;
    %load/vec4 v0x1843580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1843930_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x1843790_0;
    %load/vec4 v0x1843860_0;
    %and;
    %store/vec4 v0x1843930_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x1843790_0;
    %load/vec4 v0x1843860_0;
    %or;
    %store/vec4 v0x1843930_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x1843790_0;
    %load/vec4 v0x1843860_0;
    %add;
    %store/vec4 v0x1843930_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x1843860_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1843930_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x1843790_0;
    %load/vec4 v0x1843860_0;
    %sub;
    %store/vec4 v0x1843930_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x1843790_0;
    %load/vec4 v0x1843860_0;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1843930_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1843930_0, 0, 32;
T_7.9 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1840220;
T_8 ;
    %vpi_call 8 16 "$readmemh", "inputmem.hex", v0x18409f0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1840220;
T_9 ;
    %wait E_0x1839f10;
    %load/vec4 v0x1840690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1840810_0;
    %load/vec4 v0x18404d0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x18409f0, 4, 0;
    %vpi_call 8 27 "$writememh", "inputmem.hex", v0x18409f0 {0 0 0};
T_9.0 ;
    %load/vec4 v0x18405d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x18404d0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x18409f0, 4;
    %store/vec4 v0x1840730_0, 0, 32;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x183bfc0;
T_10 ;
    %vpi_call 6 6 "$readmemh", "mem.in", v0x183cbe0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x183bfc0;
T_11 ;
    %wait E_0x183c220;
    %load/vec4 v0x183f5c0_0;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x183cbe0, 4;
    %store/vec4 v0x183cb20_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x183bfc0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x183ca80_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x183bfc0;
T_13 ;
    %wait E_0x183c1c0;
    %load/vec4 v0x183f880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x183f7b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_call 6 23 "$display", "%d", v0x183f6f0_0 {0 0 0};
T_13.2 ;
    %load/vec4 v0x183f7b0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x183f6f0_0;
    %store/vec4 v0x183f4e0_0, 0, 32;
T_13.6 ;
    %load/vec4 v0x183f4e0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x183cbe0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_13.7, 4;
    %load/vec4 v0x183f4e0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x183cbe0, 4;
    %parti/s 8, 0, 2;
    %load/vec4 v0x183f4e0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x183cbe0, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x183f4e0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x183cbe0, 4;
    %parti/s 8, 16, 6;
    %load/vec4 v0x183f4e0_0;
    %subi 1048576, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x183cbe0, 4;
    %parti/s 8, 24, 6;
    %vpi_call 6 36 "$write", "%s%s%s%s", S<3,vec4,u8>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x183f4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x183f4e0_0, 0, 32;
    %jmp T_13.6;
T_13.7 ;
    %vpi_call 6 41 "$display", "\000" {0 0 0};
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x183f7b0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %vpi_call 6 45 "$finish" {0 0 0};
T_13.8 ;
T_13.5 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x183f9f0;
T_14 ;
    %wait E_0x183fc80;
    %load/vec4 v0x183fd00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1840090_0, 0, 32;
    %jmp T_14.7;
T_14.0 ;
    %load/vec4 v0x183fee0_0;
    %load/vec4 v0x183ffa0_0;
    %and;
    %store/vec4 v0x1840090_0, 0, 32;
    %jmp T_14.7;
T_14.1 ;
    %load/vec4 v0x183fee0_0;
    %load/vec4 v0x183ffa0_0;
    %or;
    %store/vec4 v0x1840090_0, 0, 32;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v0x183fee0_0;
    %load/vec4 v0x183ffa0_0;
    %add;
    %store/vec4 v0x1840090_0, 0, 32;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0x183ffa0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1840090_0, 0, 32;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0x183fee0_0;
    %load/vec4 v0x183ffa0_0;
    %sub;
    %store/vec4 v0x1840090_0, 0, 32;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0x183fee0_0;
    %load/vec4 v0x183ffa0_0;
    %cmp/u;
    %jmp/0xz  T_14.8, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1840090_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1840090_0, 0, 32;
T_14.9 ;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "top.v";
    "adder.v";
    "register.v";
    "extend.v";
    "instruction.v";
    "alu.v";
    "datamem.v";
    "mux.v";
    "mux5.v";
    "shiftleft2.v";
    "control.v";
    "pc.v";
