

================================================================
== Vivado HLS Report for 'fireWall64'
================================================================
* Date:           Thu May  3 11:49:49 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        fireWall64
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.39|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    4|    4|         2|          -|          -|     2|    no    |
        | + Loop 1.2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|     230|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     185|
|Register             |        -|      -|      444|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      444|     415|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_180_p2                         |     +    |      0|  0|   9|           2|           1|
    |stream_in_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_174_p2                    |   icmp   |      0|  0|   9|           2|           3|
    |match_out_V                           |   icmp   |      0|  0|  24|          48|          48|
    |stream_in_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_in_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |header_1_V_1_fu_222_p3                |  select  |      0|  0|  64|           1|          64|
    |p_Val2_2_fu_229_p3                    |  select  |      0|  0|  64|           1|          64|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 230|          74|         195|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |i_reg_153                       |   9|          2|    2|          4|
    |stream_in_TDATA_blk_n           |   9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out   |   9|          2|   64|        128|
    |stream_in_V_data_V_0_state      |  15|          3|    2|          6|
    |stream_in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |stream_in_V_last_V_0_state      |  15|          3|    2|          6|
    |stream_out_TDATA_blk_n          |   9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out  |   9|          2|   64|        128|
    |stream_out_V_data_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_dest_V_1_data_out  |   9|          2|    8|         16|
    |stream_out_V_dest_V_1_state     |  15|          3|    2|          6|
    |stream_out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |stream_out_V_last_V_1_state     |  15|          3|    2|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 185|         38|  153|        321|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |i_1_reg_361                      |   2|   0|    2|          0|
    |i_reg_153                        |   2|   0|    2|          0|
    |p_Val2_1_fu_108                  |  64|   0|   64|          0|
    |p_Val2_s_fu_104                  |  64|   0|   64|          0|
    |packetOut_dest_V_reg_372         |   8|   0|    8|          0|
    |stream_in_V_data_V_0_payload_A   |  64|   0|   64|          0|
    |stream_in_V_data_V_0_payload_B   |  64|   0|   64|          0|
    |stream_in_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state       |   2|   0|    2|          0|
    |stream_in_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |stream_in_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |stream_in_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |stream_in_V_last_V_0_state       |   2|   0|    2|          0|
    |stream_out_V_data_V_1_payload_A  |  64|   0|   64|          0|
    |stream_out_V_data_V_1_payload_B  |  64|   0|   64|          0|
    |stream_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_dest_V_1_payload_A  |   8|   0|    8|          0|
    |stream_out_V_dest_V_1_payload_B  |   8|   0|    8|          0|
    |stream_out_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_dest_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_last_V_1_state      |   2|   0|    2|          0|
    |tmp_2_reg_366                    |   1|   0|    1|          0|
    |tmp_last_V_reg_377               |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 444|   0|  444|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+-----------------------+-----+-----+--------------+-----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_none |       fireWall64      | return value |
|ap_rst_n               |  in |    1| ap_ctrl_none |       fireWall64      | return value |
|eth_address_V          |  in |   48|    ap_none   |     eth_address_V     |    pointer   |
|stream_in_TDATA        |  in |   64|     axis     |   stream_in_V_data_V  |    pointer   |
|stream_in_TVALID       |  in |    1|     axis     |   stream_in_V_last_V  |    pointer   |
|stream_in_TREADY       | out |    1|     axis     |   stream_in_V_last_V  |    pointer   |
|stream_in_TLAST        |  in |    1|     axis     |   stream_in_V_last_V  |    pointer   |
|stream_out_TDATA       | out |   64|     axis     |  stream_out_V_data_V  |    pointer   |
|stream_out_TVALID      | out |    1|     axis     |  stream_out_V_last_V  |    pointer   |
|stream_out_TREADY      |  in |    1|     axis     |  stream_out_V_last_V  |    pointer   |
|stream_out_TLAST       | out |    1|     axis     |  stream_out_V_last_V  |    pointer   |
|stream_out_TDEST       | out |    8|     axis     |  stream_out_V_dest_V  |    pointer   |
|observedAddress_out_V  |  in |   48|    ap_none   | observedAddress_out_V |    pointer   |
|dest_out_V             | out |   16|    ap_vld    |       dest_out_V      |    pointer   |
|dest_out_V_ap_vld      | out |    1|    ap_vld    |       dest_out_V      |    pointer   |
|match_out_V            | out |    1|    ap_vld    |      match_out_V      |    pointer   |
|match_out_V_ap_vld     | out |    1|    ap_vld    |      match_out_V      |    pointer   |
+-----------------------+-----+-----+--------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
	5  / (exitcond)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	5  / (!tmp_last_V)
	2  / (tmp_last_V)

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i64"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i64"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %eth_address_V), !map !123"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_in_V_data_V), !map !127"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_V_last_V), !map !131"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream_out_V_data_V), !map !135"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %stream_out_V_dest_V), !map !139"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_V_last_V), !map !143"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %observedAddress_out_V), !map !147"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %dest_out_V), !map !151"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %match_out_V), !map !155"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @fireWall64_str) nounwind"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64.cpp:43]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64.cpp:43]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64.cpp:43]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %eth_address_V, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/fireWall64.cpp:43]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/fireWall64.cpp:62]

 <State 2> : 0.83ns
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [../hlsSources/srcs/fireWall64.cpp:62]
ST_2 : Operation 26 [1/1] (0.83ns)   --->   "br label %2" [../hlsSources/srcs/fireWall64.cpp:65]

 <State 3> : 1.39ns
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %1 ], [ %i_1, %3 ]"
ST_3 : Operation 28 [1/1] (0.53ns)   --->   "%exitcond = icmp eq i2 %i, -2" [../hlsSources/srcs/fireWall64.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_3 : Operation 30 [1/1] (0.72ns)   --->   "%i_1 = add i2 %i, 1" [../hlsSources/srcs/fireWall64.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.critedge, label %3" [../hlsSources/srcs/fireWall64.cpp:65]
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "%empty_5 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V)" [../hlsSources/srcs/fireWall64.cpp:66]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i2 %i to i1" [../hlsSources/srcs/fireWall64.cpp:65]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_load = load i64* %p_Val2_s" [../hlsSources/srcs/fireWall64.cpp:77]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i64* %p_Val2_1" [../hlsSources/srcs/fireWall64.cpp:100]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%observedAddress_V = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %p_Val2_load, i32 16, i32 63)" [../hlsSources/srcs/fireWall64.cpp:77]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../hlsSources/srcs/fireWall64.cpp:86]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%eth_address_V_read = call i48 @_ssdm_op_Read.ap_none.i48P(i48* %eth_address_V)" [../hlsSources/srcs/fireWall64.cpp:88]
ST_3 : Operation 39 [1/1] (1.38ns)   --->   "%tmp = icmp eq i48 %observedAddress_V, %eth_address_V_read" [../hlsSources/srcs/fireWall64.cpp:88]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %match_out_V, i1 %tmp)" [../hlsSources/srcs/fireWall64.cpp:96]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%packetOut_dest_V = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_1_load, i32 8, i32 15)" [../hlsSources/srcs/fireWall64.cpp:100]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%dest_V = zext i8 %packetOut_dest_V to i16" [../hlsSources/srcs/fireWall64.cpp:100]
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %dest_out_V, i16 %dest_V)" [../hlsSources/srcs/fireWall64.cpp:105]
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %._crit_edge"

 <State 4> : 0.46ns
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i64* %p_Val2_s" [../hlsSources/srcs/fireWall64.cpp:67]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i64* %p_Val2_1" [../hlsSources/srcs/fireWall64.cpp:67]
ST_4 : Operation 47 [1/2] (0.00ns)   --->   "%empty_5 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V)" [../hlsSources/srcs/fireWall64.cpp:66]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i64, i1 } %empty_5, 0" [../hlsSources/srcs/fireWall64.cpp:66]
ST_4 : Operation 49 [1/1] (0.45ns)   --->   "%header_1_V_1 = select i1 %tmp_2, i64 %tmp_data_V_1, i64 %p_Val2_1_load_1" [../hlsSources/srcs/fireWall64.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.45ns)   --->   "%p_Val2_2 = select i1 %tmp_2, i64 %p_Val2_load_1, i64 %tmp_data_V_1" [../hlsSources/srcs/fireWall64.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "store i64 %header_1_V_1, i64* %p_Val2_1" [../hlsSources/srcs/fireWall64.cpp:67]
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "store i64 %p_Val2_2, i64* %p_Val2_s" [../hlsSources/srcs/fireWall64.cpp:67]
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %2" [../hlsSources/srcs/fireWall64.cpp:65]

 <State 5> : 0.00ns
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_6 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %stream_in_V_data_V, i1* %stream_in_V_last_V)" [../hlsSources/srcs/fireWall64.cpp:112]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i64, i1 } %empty_6, 0" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i64, i1 } %empty_6, 1" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %tmp_data_V_2 to i8" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 56, i32 63)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 8, i32 15)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 24, i32 31)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 40, i32 47)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 16, i32 23)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 32, i32 39)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 48, i32 55)" [../hlsSources/srcs/fireWall64.cpp:112]
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%x_V = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %tmp_10, i8 %tmp_4, i8 %tmp_7, i8 %tmp_5, i8 %tmp_8, i8 %tmp_6, i8 %tmp_9, i8 %tmp_3)" [../hlsSources/srcs/fireWall64.cpp:29->../hlsSources/srcs/fireWall64.cpp:114]
ST_5 : Operation 66 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, i64 %x_V, i8 %packetOut_dest_V, i1 %tmp_last_V)" [../hlsSources/srcs/fireWall64.cpp:118]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 67 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %stream_out_V_data_V, i8* %stream_out_V_dest_V, i1* %stream_out_V_last_V, i64 %x_V, i8 %packetOut_dest_V, i1 %tmp_last_V)" [../hlsSources/srcs/fireWall64.cpp:118]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %4, label %._crit_edge" [../hlsSources/srcs/fireWall64.cpp:111]
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)" [../hlsSources/srcs/fireWall64.cpp:124]
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/fireWall64.cpp:124]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ eth_address_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ observedAddress_out_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dest_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ match_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s           (alloca           ) [ 0011111]
p_Val2_1           (alloca           ) [ 0011111]
StgValue_9         (specbitsmap      ) [ 0000000]
StgValue_10        (specbitsmap      ) [ 0000000]
StgValue_11        (specbitsmap      ) [ 0000000]
StgValue_12        (specbitsmap      ) [ 0000000]
StgValue_13        (specbitsmap      ) [ 0000000]
StgValue_14        (specbitsmap      ) [ 0000000]
StgValue_15        (specbitsmap      ) [ 0000000]
StgValue_16        (specbitsmap      ) [ 0000000]
StgValue_17        (specbitsmap      ) [ 0000000]
StgValue_18        (spectopmodule    ) [ 0000000]
StgValue_19        (specinterface    ) [ 0000000]
StgValue_20        (specinterface    ) [ 0000000]
StgValue_21        (specinterface    ) [ 0000000]
StgValue_22        (specinterface    ) [ 0000000]
StgValue_23        (br               ) [ 0000000]
loop_begin         (specloopbegin    ) [ 0000000]
tmp_1              (specregionbegin  ) [ 0001111]
StgValue_26        (br               ) [ 0011111]
i                  (phi              ) [ 0001000]
exitcond           (icmp             ) [ 0011111]
empty              (speclooptripcount) [ 0000000]
i_1                (add              ) [ 0011111]
StgValue_31        (br               ) [ 0000000]
tmp_2              (trunc            ) [ 0000100]
p_Val2_load        (load             ) [ 0000000]
p_Val2_1_load      (load             ) [ 0000000]
observedAddress_V  (partselect       ) [ 0000000]
StgValue_37        (wait             ) [ 0000000]
eth_address_V_read (read             ) [ 0000000]
tmp                (icmp             ) [ 0000000]
StgValue_40        (write            ) [ 0000000]
packetOut_dest_V   (partselect       ) [ 0000011]
dest_V             (zext             ) [ 0000000]
StgValue_43        (write            ) [ 0000000]
StgValue_44        (br               ) [ 0000000]
p_Val2_load_1      (load             ) [ 0000000]
p_Val2_1_load_1    (load             ) [ 0000000]
empty_5            (read             ) [ 0000000]
tmp_data_V_1       (extractvalue     ) [ 0000000]
header_1_V_1       (select           ) [ 0000000]
p_Val2_2           (select           ) [ 0000000]
StgValue_51        (store            ) [ 0000000]
StgValue_52        (store            ) [ 0000000]
StgValue_53        (br               ) [ 0011111]
empty_6            (read             ) [ 0000000]
tmp_data_V_2       (extractvalue     ) [ 0000000]
tmp_last_V         (extractvalue     ) [ 0000001]
tmp_10             (trunc            ) [ 0000000]
tmp_3              (partselect       ) [ 0000000]
tmp_4              (partselect       ) [ 0000000]
tmp_5              (partselect       ) [ 0000000]
tmp_6              (partselect       ) [ 0000000]
tmp_7              (partselect       ) [ 0000000]
tmp_8              (partselect       ) [ 0000000]
tmp_9              (partselect       ) [ 0000000]
x_V                (bitconcatenate   ) [ 0000001]
StgValue_67        (write            ) [ 0000000]
StgValue_68        (br               ) [ 0000000]
empty_7            (specregionend    ) [ 0000000]
StgValue_70        (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="eth_address_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_address_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_V_dest_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="observedAddress_out_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="observedAddress_out_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dest_out_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest_out_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="match_out_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_out_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fireWall64_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i48P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="p_Val2_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_Val2_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="65" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/3 empty_6/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="eth_address_V_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="48" slack="0"/>
<pin id="122" dir="0" index="1" bw="48" slack="0"/>
<pin id="123" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eth_address_V_read/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="StgValue_40_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="StgValue_43_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="0" index="3" bw="1" slack="0"/>
<pin id="145" dir="0" index="4" bw="64" slack="0"/>
<pin id="146" dir="0" index="5" bw="8" slack="1"/>
<pin id="147" dir="0" index="6" bw="1" slack="0"/>
<pin id="148" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_66/5 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="1"/>
<pin id="155" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="2"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/3 p_Val2_load_1/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="2"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1_load/3 p_Val2_1_load_1/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="65" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/4 tmp_data_V_2/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="exitcond_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="0" index="1" bw="2" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="observedAddress_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="48" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="0" index="3" bw="7" slack="0"/>
<pin id="195" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="observedAddress_V/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="48" slack="0"/>
<pin id="202" dir="0" index="1" bw="48" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="packetOut_dest_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="0" index="3" bw="5" slack="0"/>
<pin id="212" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="packetOut_dest_V/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="dest_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dest_V/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="header_1_V_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="0" index="2" bw="64" slack="0"/>
<pin id="226" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="header_1_V_1/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Val2_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="0" index="2" bw="64" slack="0"/>
<pin id="233" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="StgValue_51_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="3"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="StgValue_52_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="3"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_last_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="65" slack="0"/>
<pin id="248" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_10_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="0" index="2" bw="7" slack="0"/>
<pin id="259" dir="0" index="3" bw="7" slack="0"/>
<pin id="260" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_4_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="0" index="3" bw="5" slack="0"/>
<pin id="270" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_5_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="0" index="2" bw="7" slack="0"/>
<pin id="289" dir="0" index="3" bw="7" slack="0"/>
<pin id="290" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_7_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="0" index="3" bw="6" slack="0"/>
<pin id="300" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_8_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_9_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="64" slack="0"/>
<pin id="318" dir="0" index="2" bw="7" slack="0"/>
<pin id="319" dir="0" index="3" bw="7" slack="0"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="x_V_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="0" index="3" bw="8" slack="0"/>
<pin id="330" dir="0" index="4" bw="8" slack="0"/>
<pin id="331" dir="0" index="5" bw="8" slack="0"/>
<pin id="332" dir="0" index="6" bw="8" slack="0"/>
<pin id="333" dir="0" index="7" bw="8" slack="0"/>
<pin id="334" dir="0" index="8" bw="8" slack="0"/>
<pin id="335" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_V/5 "/>
</bind>
</comp>

<comp id="346" class="1005" name="p_Val2_s_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="2"/>
<pin id="348" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="352" class="1005" name="p_Val2_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="2"/>
<pin id="354" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="372" class="1005" name="packetOut_dest_V_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="packetOut_dest_V "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_last_V_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="382" class="1005" name="x_V_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="1"/>
<pin id="384" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="66" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="76" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="149"><net_src comp="100" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="173"><net_src comp="112" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="157" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="157" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="157" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="164" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="204"><net_src comp="190" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="120" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="200" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="167" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="72" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="74" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="207" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="227"><net_src comp="170" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="167" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="164" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="170" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="222" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="229" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="112" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="140" pin=6"/></net>

<net id="254"><net_src comp="170" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="70" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="170" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="78" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="271"><net_src comp="70" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="170" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="72" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="74" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="281"><net_src comp="70" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="170" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="80" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="82" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="170" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="84" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="86" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="170" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="88" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="170" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="90" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="92" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="70" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="170" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="94" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="96" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="336"><net_src comp="98" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="337"><net_src comp="251" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="338"><net_src comp="265" pin="4"/><net_sink comp="325" pin=2"/></net>

<net id="339"><net_src comp="295" pin="4"/><net_sink comp="325" pin=3"/></net>

<net id="340"><net_src comp="275" pin="4"/><net_sink comp="325" pin=4"/></net>

<net id="341"><net_src comp="305" pin="4"/><net_sink comp="325" pin=5"/></net>

<net id="342"><net_src comp="285" pin="4"/><net_sink comp="325" pin=6"/></net>

<net id="343"><net_src comp="315" pin="4"/><net_sink comp="325" pin=7"/></net>

<net id="344"><net_src comp="255" pin="4"/><net_sink comp="325" pin=8"/></net>

<net id="345"><net_src comp="325" pin="9"/><net_sink comp="140" pin=4"/></net>

<net id="349"><net_src comp="104" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="355"><net_src comp="108" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="364"><net_src comp="180" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="369"><net_src comp="186" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="375"><net_src comp="207" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="140" pin=5"/></net>

<net id="380"><net_src comp="246" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="140" pin=6"/></net>

<net id="385"><net_src comp="325" pin="9"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="140" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {6 }
	Port: stream_out_V_dest_V | {6 }
	Port: stream_out_V_last_V | {6 }
	Port: dest_out_V | {3 }
	Port: match_out_V | {3 }
 - Input state : 
	Port: fireWall64 : eth_address_V | {3 }
	Port: fireWall64 : stream_in_V_data_V | {3 5 }
	Port: fireWall64 : stream_in_V_last_V | {3 5 }
  - Chain level:
	State 1
	State 2
	State 3
		exitcond : 1
		i_1 : 1
		StgValue_31 : 2
		tmp_2 : 1
		observedAddress_V : 1
		tmp : 2
		StgValue_40 : 3
		packetOut_dest_V : 1
		dest_V : 2
		StgValue_43 : 3
	State 4
		header_1_V_1 : 1
		p_Val2_2 : 1
		StgValue_51 : 2
		StgValue_52 : 2
	State 5
		tmp_10 : 1
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 1
		tmp_8 : 1
		tmp_9 : 1
		x_V : 2
		StgValue_66 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|  select  |       header_1_V_1_fu_222      |    0    |    64   |
|          |         p_Val2_2_fu_229        |    0    |    64   |
|----------|--------------------------------|---------|---------|
|   icmp   |         exitcond_fu_174        |    0    |    8    |
|          |           tmp_fu_200           |    0    |    24   |
|----------|--------------------------------|---------|---------|
|    add   |           i_1_fu_180           |    0    |    9    |
|----------|--------------------------------|---------|---------|
|   read   |         grp_read_fu_112        |    0    |    0    |
|          | eth_address_V_read_read_fu_120 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    StgValue_40_write_fu_126    |    0    |    0    |
|   write  |    StgValue_43_write_fu_133    |    0    |    0    |
|          |        grp_write_fu_140        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|extractvalue|           grp_fu_170           |    0    |    0    |
|          |        tmp_last_V_fu_246       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |          tmp_2_fu_186          |    0    |    0    |
|          |          tmp_10_fu_251         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    observedAddress_V_fu_190    |    0    |    0    |
|          |     packetOut_dest_V_fu_207    |    0    |    0    |
|          |          tmp_3_fu_255          |    0    |    0    |
|          |          tmp_4_fu_265          |    0    |    0    |
|partselect|          tmp_5_fu_275          |    0    |    0    |
|          |          tmp_6_fu_285          |    0    |    0    |
|          |          tmp_7_fu_295          |    0    |    0    |
|          |          tmp_8_fu_305          |    0    |    0    |
|          |          tmp_9_fu_315          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |          dest_V_fu_217         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|           x_V_fu_325           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   169   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_1_reg_361      |    2   |
|        i_reg_153       |    2   |
|    p_Val2_1_reg_352    |   64   |
|    p_Val2_s_reg_346    |   64   |
|packetOut_dest_V_reg_372|    8   |
|      tmp_2_reg_366     |    1   |
|   tmp_last_V_reg_377   |    1   |
|       x_V_reg_382      |   64   |
+------------------------+--------+
|          Total         |   206  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_140 |  p4  |   2  |  64  |   128  ||    9    |
| grp_write_fu_140 |  p6  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   130  ||   1.67  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   169  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   206  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   206  |   187  |
+-----------+--------+--------+--------+
