*$

* TPS54308
*****************************************************************************
* (C) Copyright 2017 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: Analog eLab Design Center, Texas Instruments Inc.
* Part: TPS54308
* Date: 06JUN2017
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: TPS54308EVM-876
* EVM Users Guide: SLUUBO2–May 2017
* Datasheet: SLUSCV2 – JUNE 2017
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Overvoltage protection
*      b. Overcurrent protection
*      c. SHDN functionality
*      d. Forced Continuous Conduction Mode
*	   e. FCCM Sinking current limit on LS device 	
* 2. Temperature effects are not modeled. 
* 3. Ground pins have been tied to 0V internally. 
*    Therefore, this model cannot be used for inverting topologies
*
*****************************************************************************
.SUBCKT TPS54308_TRANS VIN VSENSE EN PH BOOT GND PARAMS: STEADY_STATE=0
C_U5_C8         0 N16888001  2p  
E_U5_ABM9         U5_LOW_CLMP 0 VALUE { {IF(V(SDWN) > 0.5,0,0.439)}    }
C_U5_C11         0 OCB  1n  
R_U5_R6         U5_N16755015 N16888001  15k  
G_U5_ABM2I1         0 N16888001 VALUE { {LIMIT((V(VREF_GM) -
+  V(VSENSE_INT))*200u, -V(U5_TAIL_CUR),V(U5_TAIL_CUR))}    }
V_U5_Vupper_CLMP         U5_N16757488 0 2.3
E_U5_ABM169         U5_GM 0 VALUE { {IF(V(ULQ_MODE) > 0.5 , 0 , 20u)}    }
R_U5_Ro         0 N16888001  4MEG  
X_U5_S2    ULQ_MODE 0 N16888001 U5_N16739044 ErrorAmp_U5_S2 
D_U5_D10         N16888001 U5_N16757488 D_D 
G_U5_ABM2I3         U5_N16755015 0 VALUE {
+  LIMIT((V(U5_N16755015)-V(U5_N16739044))*66u , -V(U5_GM), V(U5_GM) )    }
C_U5_C7         0 U5_N16739044  18p  
R_U5_R12         U5_N7406885 OCB  1  
R_U5_R274         U5_N16739044 U5_N16755015  1.875Meg  
D_U5_D9         U5_LOW_CLMP N16888001 D_D 
E_U5_ABM8         U5_N7406885 0 VALUE { {IF(V(N16888001) > 1.75,5,0)}    }
E_U5_ABM10         U5_TAIL_CUR 0 VALUE { {IF(V(ULQ_MODE) > 0.5 , 2u , 40u)}   
+  }
X_U11_U2         EN U11_N16640225 U11_N166402810 ENAB COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U11_ABM174         U11_N16640447 0 VALUE { {IF(V(U11_VINUV) > 0.5,3,0)}    }
V_U11_V1         U11_N166402810 0 0.02
X_U11_U605         U11_VINUV U11_N6045102 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U11_V65         U11_N16642234 0 0.5
X_U11_U606         VIN U11_N16643745 U11_N16642234 U11_VINUV COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U11_V2         U11_N16640225 0 1.21
G_U11_ABMII1         VIN EN VALUE { {0.7u+ 1.55u*V(ENAB)}    }
X_U11_U604         ENAB U11_N16496294 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U11_D9         EN VIN D_D2 
D_U11_D8         EN U11_N16640447 D_D2 
X_U11_U136         U11_N16496294 U11_N6045102 SDWN OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U11_V64         U11_N16643745 0 4.1
R_U11_R256         EN U11_N16640447  100MEG  
V_V1         N16888001 COMP 0Vdc
I_U10_I3         U10_N16854825 U10_H_CHECK DC 5u  
X_U10_U622         U10_CLR_HICCUP U10_N16880073 U10_N16864560 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U10_R4         U10_N16864713 U10_N16864539  8k  
V_U10_V10         U10_N16878597 0 3.98
X_U10_U650         SYSCLK U10_500N N16878734 MONONEG_PS PARAMS: PW=500N
X_U10_U620         U10_N16854953 U10_N16854955 U10_H_END AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U613         SDWN U10_H_END U10_N16864651 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U10_C5         U10_N16864539 0  1.443n  
X_U10_S2    U10_N16864770 0 U10_N16864691 0 Hiccup_U10_S2 
E_U10_ABM1         U10_N16864713 0 VALUE { IF( V(OCB) > 0.5 , 1 , 0 )    }
X_U10_U608         HICCUP U10_N16864664 U10_N16864552 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U621         U10_N16854953 U10_N16854955 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
C_U10_C3         0 U10_N16878554  500n IC=0 
X_U10_S36    U10_N16854816 0 U10_H_CHECK 0 Hiccup_U10_S36 
V_U10_V2         U10_N16864680 0 512
X_U10_U625         U10_N16878554 U10_N16878597 U10_CLR_HICCUP COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U10_V5         U10_N16864604 0  
+PULSE 0 {STEADY_STATE} 0 1n 1n 200u 1
X_U10_U609         U10_N16864691 U10_N16864680 U10_N16864671 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U652         U10_N16864713 U10_N16864533 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U648         U10_OUT1 U10_OUT2 N16864942 MONONEG_PS PARAMS: PW=500N
V_U10_V6         U10_N16855026 0 10
E_U10_ABM171         U10_N16878651 0 VALUE { if(v(HDRVIN) >0.5 , 0 , 1 )    }
X_U10_U616         U10_N16864539 U10_N16864533 U10_N16864543 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U10_D15         U10_N16878554 U10_N16878590 D_D2 
X_U10_U618         HICCUP U10_N16854816 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
V_U10_V48         U10_N16854825 0 12
G_U10_G5         0 U10_N16878554 U10_500N 0 1
C_U10_C1         0 U10_N16864691  500n IC=0 
D_U10_D10         U10_N16864691 U10_N16864688 D_D2 
G_U10_G3         0 U10_N16864691 U10_OUT2 0 1
X_U10_U615         U10_N16864543 U10_N16864560 U10_N16864770 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_C83         U10_H_CHECK 0  1.6384E-08 IC=0 
X_U10_U30         U10_N16864671 U10_N16864651 HICCUP U10_HICCUP_N SRLATCHRHP
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U10_D14         U10_H_CHECK U10_N16854825 D_D2 
X_U10_U617         U10_N16864604 U10_N16864552 U10_N16880073 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_S5    U10_N16878651 0 U10_N16878554 0 Hiccup_U10_S5 
V_U10_V9         U10_N16878590 0 5
X_U10_U614         U10_N16864713 SYSCLK U10_HICCUP_N U10_OUT1 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U619         U10_H_CHECK U10_N16855026 U10_N16854953 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U607         HICCUP U10_N16864664 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
V_U10_V1         U10_N16864688 0 515
V_U6_V86         U6_N17235766 SS_TR 1m
V_U6_V89         U6_N17162707 U6_N17152274 450m
X_U6_U823         U6_N17090706 U6_PWM_CLK U6_N17026806 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U6_C3         0 U6_N17027268  1n  
X_U6_U827         SYSCLK U6_N17096258 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=30n
E_U6_ABM5         U6_ISLOPE_INT 0 VALUE { MAX(V(RAMP),0)*7u    }
X_U6_U632         U6_S_HIGH U6_2 U6_N17027085 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U609         U6_SKIP_N ILIM U6_OVP BOOT_UVLO U6_CLK_LOW AND4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U623         U6_N17096095 U6_N17096138 ULQ_MODE_PRE COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U6_U652         U6_CLK_LOW LS_CL U6_N17234067 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_U600         U6_ICTRL U6_ISWF U6_CTRL COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U6_R3         U6_CLK U6_N17027268  173.16  
R_U6_R275         ULQ_MODE_PRE U6_N17140876  2k  
X_U6_U628         VREF_GM VSENSE_INT U6_HIGH COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U6_V46         U6_SET1 0 1
X_U6_U629         VREF_GM U6_N17027150 U6_S_HIGH COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
D_U6_D12         U6_N17096095 U6_N17096122 D_D2 
R_U6_R256         U6_N17027128 U6_DISABLE  144k  
V_U6_V88         U6_N17027502 0 0.45
C_U6_C2         0 U6_CLK1  1n  
E_U6_E1         U6_N17152274 0 U6_SKIP_MODEB 0 -10m
X_U6_U828         U6_N17096258 SYSCLK U6_N17108478 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U6_VOVP_THRESH         U6_N17026546 0 0.70924
V_U6_V7         U6_N17096122 0 5
E_U6_ABM171         U6_N17096178 0 VALUE { {IF(V(SS_TR) < 1.4 |
+  V(U6_SKIP_MODEB) > 0.5, 1 , 0)}    }
R_U6_R272         U6_N17026806 U6_INDELAYED1  95  
X_U6_U2         COMP U6_N17027502 U6_N17027443 U6_N17027128 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U6_R257         SYSCLK U6_N17027029  20  
E_U6_ABM165         U6_N17027461 0 VALUE { IF(V(U6_DISABLE)<0.5 & V(SS_TR)<1.4,
+  V(SYSCLK), 0)    }
X_U6_U831         U6_N17152310 U6_SKIP_MODEB BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U6_V85         U6_N17027150 VSENSE_INT 10m
G_U6_G3         0 U6_N17096095 U6_500N 0 1
X_U6_U647         U6_2 U6_N17027498 U6_N17027268 U6_N17027351 SDWN DFF_R
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U6_U3         U6_N17026546 VSENSE_INT U6_N17026548 U6_OVP COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U822         U6_PWM_CLK U6_N17090706 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=15n
C_U6_C148         0 U6_N17027029  1.443n  
X_U6_U648         U6_N17027477 U6_CLK N17027239 MONONEG_PS PARAMS: PW=200N
R_U6_R255         U6_N17026611 U6_N17026643  90  
V_U6_V87         U6_N17027443 0 10m
E_U6_ABM170         U6_SLEEP_N 0 VALUE { {IF(V(SS_TR) >
+  1.4,V(U6_SKIP_MODEB),V(U6_N17027096))}    }
X_U6_U643         U6_SKIP_MODEB U6_N17027085 U6_N17027087 U6_N17027096
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U6_V8         U6_N17096138 0 3.98
D_U6_D13         ULQ_MODE_PRE U6_N17140876 D_D2 
R_U6_R273         U6_N17027461 U6_N17027477  1  
E_U6_ABM151         U6_N17026611 0 VALUE { {IF(V(HDRVIN) > 0.5, 1,0)}    }
X_U6_U824         U6_N17026806 U6_INDELAYED1 U6_PWM_CLK PWM_FINAL OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R276         U6_N17152306 U6_N17152310  1k  
X_U6_U634         U6_CTRL U6_SLEEP_N U6_SKIP_N AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U6_S2    U6_N17096178 0 U6_N17096095 0 GmIphase_U6_S2 
R_U6_R2         U6_CLK U6_CLK1  216.45  
D_U6_D60         SYSCLK U6_N17027029 D_D1 
X_U6_U30         U6_N17027029 SYSCLK U6_SLOPE_EN N17027039 SRLATCHRHP PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U6_VOVP_HYS         U6_N17026548 0 0.0894
C_U6_C176         0 U6_N17152310  1.443n  
X_U6_U829         U6_N17140876 ULQ_MODE BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U6_C146         0 U6_N17026643  1.443n  
C_U6_C175         0 U6_N17140876  1.443n  
D_U6_D9         U6_N17026806 U6_INDELAYED1 D_Dtmin 
C_U6_C174         0 U6_N17096275  1.443n  
X_U6_U644         U6_N17235766 VSENSE_INT U6_N17235776 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U6_C173         0 U6_N17027477  1n  
E_U6_ABM153         U6_ICTRL 0 VALUE { (((((V(COMP)/112.5k)
+  -2.75u)*3)-V(U6_ISLOPE))*14-8u)*28000    }
C_U6_C147         U6_DISABLE 0  1n  
E_U6_ABM152         U6_ISWF 0 VALUE { {IF(V(U6_N17026643) > 0.5, V(ISW), -50)} 
+    }
D_U6_D59         U6_DISABLE U6_N17027128 D_D2 
X_U6_U646         U6_N17027351 N17027164 U6_CLK1 PH SDWN DFF_R PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
C_U6_C1         0 U6_N17096095  500n IC=0 
D_U6_D10         U6_N17108478 U6_N17096275 D_D 
X_U6_U630         COMP U6_N17162707 U6_N17152306 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U6_R274         U6_N17108478 U6_N17096275  470  
D_U6_D58         U6_N17026643 U6_N17026611 D_D1 
E_U6_ABM6         U6_ISLOPE 0 VALUE { IF( V(U6_SLOPE_EN) > 0.5 ,
+  V(U6_ISLOPE_INT) , 0)    }
X_U6_U631         U6_N17027498 U6_HIGH U6_N17027087 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U650         SDWN U6_N17235776 N17235774 LDRV_MASK srlatchshp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U6_C172         0 U6_INDELAYED1  1.443n  
D_U6_D16         U6_N17152306 U6_N17152310 D_D2 
E_U6_ABM169         U6_500N 0 VALUE { if(V(U6_N17096275) >0.5, 1 , 0)    }
X_U6_U603         U6_PWM_CLK N17026674 SYSCLK U6_SET1 U6_N17234067 U6_SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U621         PWM_FINAL U8_N16881765 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U627         U8_N16908640 U8_LS_SOUR_CL LS_CL COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U8_S35    U8_BOOT_ON 0 VIN BOOT Driver_U8_S35 
X_U8_H1    VIN U8_N16881320 ISW 0 Driver_U8_H1 
E_U8_ABM79         U8_N16881756 0 VALUE { {IF((V(HDRV) - V(PH)) > 1.1,0,1)}   
+  }
X_U8_U617         HDRVIN U8_N16881438 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_D15         PH U8_N16881320 d_nideal PARAMS: 
V_U8_V81         U8_N16908640 0 4
X_U8_U616         LDRVIN U8_N16881411 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U622         U8_SDWN_N U8_N16881765 OCLOWLIMIT U8_N16881752 U8_BOOT_ON
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U8_R245         0 BOOT  10Meg  
X_U8_U624         U8_FIRST_HI_PULSE N16909281 U8_N16909247 HDRVIN 0 HDRVIN
+  DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U8_R144         U8_N16881756 U8_N16881752  35  
E_U8_ABM170         U8_N16882064 0 VALUE { {IF(V(LDRV) > 1.1,0,1)}    }
X_U8_H3    U8_N16908226 0 0 OCLOW Driver_U8_H3 
V_U8_V50         U8_N16909247 0 1
X_U8_S6    HDRVIN 0 BOOT HDRV Driver_U8_S6 
X_U8_D16         U8_N16882039 PH d_nideal PARAMS: 
X_U8_U619         U8_SDWN_N PWM_FINAL U8_N16882062 HDRVIN AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_H4    U8_N16882039 U8_N16908226 U8_LS_SOUR_CL 0 Driver_U8_H4 
D_U8_D61         U8_N16881752 U8_N16881756 D_D2 
V_U8_V49         U8_N16881594 0 5
X_U8_U613         SDWN U8_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_S7    U8_N16881438 0 HDRV PH Driver_U8_S7 
R_U8_R244         U8_N16881692 BOOT_UVLO  1  
X_U8_S4    LDRVIN 0 U8_N16881594 LDRV Driver_U8_S4 
E_U8_ABM167         U8_N16881692 0 VALUE { {IF((V(BOOT) - V(PH)) < 2.1,0,1)}   
+  }
C_U8_C77         U8_N16882062 0  1.443n  
C_U8_C140         0 BOOT_UVLO  1n  
X_U8_S31    LDRV 0 PH U8_N16882039 Driver_U8_S31 
R_U8_R143         U8_N16882064 U8_N16882062  35  
X_U8_U630         U8_BOOT_ON VIN LDRV_MASK U8_FIRST_HI_PULSE LDRVIN
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U8_S5    U8_N16881411 0 LDRV 0 Driver_U8_S5 
X_U8_S30    HDRV PH U8_N16881320 PH Driver_U8_S30 
D_U8_D60         U8_N16882062 U8_N16882064 D_D2 
C_U8_C78         U8_N16881752 0  1.443n  
D_U12_D59         U12_N16784625 U12_N16784680 D_D1 
X_U12_U618         SYSCLK U12_N16784621 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U12_U616         U12_N16784639 U12_N16784659 U12_N16784656 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U12_V67         U12_N16784659 0 2.8
X_U12_U609         ENAB U12_N16784621 U12_N16784617 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U12_VOCHLM         U12_N16779389 0 5
C_U12_C154         0 U12_N16784625  10p  
V_U12_V46         U12_SET1 0 1
E_U12_ABM158         U12_N16784680 0 VALUE { {IF(V(LDRVIN) > 0.5, 1,0)}    }
X_U12_U617         N16784700 OCLOWLIMIT U12_N16784656 U12_SET1 U12_N16784617
+  U12_SET1 DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U12_U605         U12_N16779389 ISW U12_CBC_ILIMIT COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U12_V47         U12_SET0 0 0
X_U12_U651         U12_CBC_ILIMIT U12_N16779318 ILIM AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U12_ABM157         U12_N16784639 0 VALUE { {IF(V(U12_N16784625) > 0.5,   
+ V(OCLOW),0)}   }
X_U12_U620         HICCUP U12_N16779318 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U12_R272         U12_N16784680 U12_N16784625  14.4k  
X_U3_U136         SDWN U3_BLANK U3_N16810628 U3_N16807586 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U3_VRAMP_MAX         U3_N16692390 0 1.75
R_U3_R1         U3_N16817384 U3_BLANK  1k  
E_U3_E1         U3_N16817384 0 ULQ_MODE 0 1
C_U3_CRAMP         RAMP 0  7.14286p  
X_U3_U131         RAMP U3_N16692390 U3_CLK_500K COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U3_U137         U3_CLK_500K U3_ULQ_CLK ULQ_MODE SYSCLK MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
D_U3_D11         RAMP U3_N16804971 D_D2 
C_U3_C1         0 U3_BLANK  1.443n  
V_U3_V45         U3_N16804971 0 5
V_U3_V47         U3_ULQ_CLK 0  
+PULSE 0 1 0 1n 1n 12.5u 25u
X_U3_U135         U3_CLK_500K U3_N16810628 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=20n
X_U3_S26    U3_N16807586 0 RAMP 0 Oscillator_U3_S26 
I_U3_I1         U3_N16804971 RAMP DC 4.375u  
D_U3_D12         U3_N16817384 U3_BLANK D_D2 
R_U4_R15         U4_N16681297 U4_N16681349  100  
C_U4_C9         SS_TR 0  1.51007n IC={1.7*STEADY_STATE} 
D_U4_D63         0 SS_TR D_D2 
X_U4_U827         U4_HICCUP_N U4_N16661855 U4_N16678220 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_S68    U4_N16681349 0 SS_TR U4_N16681263 SoftStart_U4_S68 
G_U4_ABMII1         U4_N7397984 SS_TR VALUE { {IF(V(U4_N16678220) >
+  0.5,0.18u,0)}    }
X_U4_U828         SDWN HICCUP U4_N16681297 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D62         SS_TR U4_N7397984 D_D2 
X_U4_U1         SDWN U4_N16661855 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U4_V72         U4_N16681263 0 -0.1mVdc
V_U4_V70         U4_N7397984 0 1.7
X_U4_U2         HICCUP U4_HICCUP_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM174         VREF_GM 0 VALUE { IF( {STEADY_STATE} > 0.5, 596m,
+  IF(V(SS_TR) < 595m, V(SS_TR),595m))    }
C_U4_C15         0 U4_N16681349  1.443n  
R_R275         VSENSE VSENSE_INT  400k  
C_C12         0 VSENSE_INT  2p  
.IC         V(EN )=0
.ENDS TPS54308_TRANS
*$

.subckt ErrorAmp_U5_S2 1 2 3 4  
S_U5_S2         3 4 1 2 _U5_S2
RS_U5_S2         1 2 1G
.MODEL         _U5_S2 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.5
.ends ErrorAmp_U5_S2
*$

.subckt Hiccup_U10_S2 1 2 3 4  
S_U10_S2         3 4 1 2 _U10_S2
RS_U10_S2         1 2 1G
.MODEL         _U10_S2 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends Hiccup_U10_S2
*$

.subckt Hiccup_U10_S36 1 2 3 4  
S_U10_S36         3 4 1 2 _U10_S36
RS_U10_S36         1 2 1G
.MODEL         _U10_S36 VSWITCH Roff=1G Ron=1.0m Voff=0.2V Von=0.8V
.ends Hiccup_U10_S36
*$

.subckt Hiccup_U10_S5 1 2 3 4  
S_U10_S5         3 4 1 2 _U10_S5
RS_U10_S5         1 2 1G
.MODEL         _U10_S5 VSWITCH Roff=1e9 Ron=1.0m Voff=0.25 Von=0.75
.ends Hiccup_U10_S5
*$

.subckt GmIphase_U6_S2 1 2 3 4  
S_U6_S2         3 4 1 2 _U6_S2
RS_U6_S2         1 2 1G
.MODEL         _U6_S2 VSWITCH Roff=1e9 Ron=1.0m Voff=0.25 Von=0.75
.ends GmIphase_U6_S2
*$

.subckt Driver_U8_S35 1 2 3 4  
S_U8_S35         3 4 1 2 _U8_S35
RS_U8_S35         1 2 1G
.MODEL         _U8_S35 VSWITCH Roff=1000e6 Ron=1m Voff=0.2 Von=0.8
.ends Driver_U8_S35
*$

.subckt Driver_U8_H1 1 2 3 4  
H_U8_H1         3 4 VH_U8_H1 1
VH_U8_H1         1 2 0V
.ends Driver_U8_H1
*$

.subckt Driver_U8_H3 1 2 3 4  
H_U8_H3         3 4 VH_U8_H3 -1
VH_U8_H3         1 2 0V
.ends Driver_U8_H3
*$

.subckt Driver_U8_S6 1 2 3 4  
S_U8_S6         3 4 1 2 _U8_S6
RS_U8_S6         1 2 1G
.MODEL         _U8_S6 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U8_S6
*$

.subckt Driver_U8_H4 1 2 3 4  
H_U8_H4         3 4 VH_U8_H4 -1
VH_U8_H4         1 2 0V
.ends Driver_U8_H4
*$

.subckt Driver_U8_S7 1 2 3 4  
S_U8_S7         3 4 1 2 _U8_S7
RS_U8_S7         1 2 1G
.MODEL         _U8_S7 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U8_S7
*$

.subckt Driver_U8_S4 1 2 3 4  
S_U8_S4         3 4 1 2 _U8_S4
RS_U8_S4         1 2 1G
.MODEL         _U8_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U8_S4
*$

.subckt Driver_U8_S31 1 2 3 4  
S_U8_S31         3 4 1 2 _U8_S31
RS_U8_S31         1 2 1G
.MODEL         _U8_S31 VSWITCH Roff=10e6 Ron=40m Voff=0.4 Von=1.1
.ends Driver_U8_S31
*$

.subckt Driver_U8_S5 1 2 3 4  
S_U8_S5         3 4 1 2 _U8_S5
RS_U8_S5         1 2 1G
.MODEL         _U8_S5 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U8_S5
*$

.subckt Driver_U8_S30 1 2 3 4  
S_U8_S30         3 4 1 2 _U8_S30
RS_U8_S30         1 2 1G
.MODEL         _U8_S30 VSWITCH Roff=10e6 Ron=85m Voff=0.4 Von=1.1
.ends Driver_U8_S30
*$

.subckt Oscillator_U3_S26 1 2 3 4  
S_U3_S26         3 4 1 2 _U3_S26
RS_U3_S26         1 2 1G
.MODEL         _U3_S26 VSWITCH Roff=100e6 Ron=100m Voff=0.2 Von=0.8
.ends Oscillator_U3_S26
*$

.subckt SoftStart_U4_S68 1 2 3 4  
S_U4_S68         3 4 1 2 _U4_S68
RS_U4_S68         1 2 1G
.MODEL         _U4_S68 VSWITCH Roff=100e6 Ron=3571 Voff=0.2 Von=0.8
.ends SoftStart_U4_S68
*$


** Wrapper definitions for AA legacy support **


.model D_D d

+ is=1e-015
+ n=1e-005
+ tt=1e-011


.model D_D2 d

+ is=1e-015
+ n=0.1
+ tt=1e-011


.model D_D1 d

+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1


.model D_Dtmin d

+ is=1e-015
+ n=0.01
+ tt=1e-011
*$

.subckt srlatchshp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(s) > {vthresh},5,if(v(r)>{vthresh},-5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n 
.ic v(qint) {vss}

.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1

.ends srlatchshp_basic_gen
*$

.subckt d_nideal 1 2

d1 1 3 dd1
vdc 2 3 1m

.model dd1 d

.ends d_nideal

*$

.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABM Yint 0 VALUE {IF (V(INP) >
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$

.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$

.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$

.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$

.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$

.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$

.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$

.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$

.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} ,
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$

.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$

.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} ,
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$

.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D2
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D2
V2 MYVSS 0 {VSS}
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1
Cdummy1 Q 0 1n
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$

.SUBCKT SRLATCHRHP S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
EQB 10 0 Value ={ IF( V(R) > 0.6, 1,IF (  V(R)< 0.6 & V(Q)>0.5 , 0 , 1)) }
EQ 20 0 Value ={ IF( V(R) > 0.6, 0, IF ( V(S) < 0.4 & V(QB) > 0.5 , 0 , 1)) }
RD1 10 QB 5
CD1 QB 0 1E-9 IC = 1
RD2 20 Q 5
CD2 Q 0 1E-9 IC=0
.ENDS SRLATCHRHP
*$

.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH},
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D2
V1 MY5 0 5
D_D11 0 Qint D_D2
EQ Qqq 0 Qint 0 1
X3 Qqq Q BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 5n
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1
Cdummy2 QB 0 1nF
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$

.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH},
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D2
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D2
V2 MYVSS 0 {VSS}
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1
Cdummy1 Q 0 1nF
Cdummy2 QB 0 1nF
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$

.SUBCKT MONONEG_PS in Q Qn PARAMS: PW=1u
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)<0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)<0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 0, 1)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(YTD)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p IC=0
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONONEG_PS
*$

.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$

.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$

.SUBCKT DFF_R Q QB CLK D R PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(CLKint)> {VTHRESH},
+ IF(V(D)> {VTHRESH},5,-5),0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D2
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D2                          	
V2 MYVSS 0 {VSS}
EQ Qqq 0 Qint 0 1
X3 Qqq Q BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1
Cdummy2 QB 0 1nF
.IC V(Qint) {VSS}
.ENDS DFF_R
*$