#-----------------------------------------------------------
# Vivado v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Thu Jan 29 14:29:50 2026
# Process ID         : 337126
# Current directory  : /nethome/shanda34/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip
# Command line       : vivado -notrace -mode batch -source run_ippack.tcl
# Log file           : /nethome/shanda34/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/vivado.log
# Journal file       : /nethome/shanda34/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/vivado.jou
# Running On         : ece-linlabsrv01
# Platform           : RedHatEnterprise
# Operating System   : Red Hat Enterprise Linux release 8.10 (Ootpa)
# Processor Detail   : Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz
# CPU Frequency      : 2389.566 MHz
# CPU Physical cores : 56
# CPU Logical cores  : 112
# Host memory        : 201166 MB
# Swap memory        : 68719 MB
# Total Virtual      : 269885 MB
# Available Virtual  : 175835 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/shanda34/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls_data.json outdir=/nethome/shanda34/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip srcdir=/nethome/shanda34/FPGA_ECE8893/2026_Spring/lab1/project_1/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /nethome/shanda34/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/misc
INFO: Copied 13 verilog file(s) to /nethome/shanda34/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/hdl/verilog
INFO: Copied 11 vhdl file(s) to /nethome/shanda34/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/hdl/vhdl
ipx::create_core: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 33798 ; free virtual = 166122
INFO: Import ports from HDL: /nethome/shanda34/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/hdl/vhdl/top_kernel.vhd (top_kernel)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface A_address0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
INFO: Add data interface A_q0
INFO: Add data interface C_address0
INFO: Add data interface C_d0
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/shanda34/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/component.xml
INFO: Created IP archive /nethome/shanda34/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/xilinx_com_hls_top_kernel_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 14:30:08 2026...
