{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7434, "design__instance__area": 109613, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 167, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 10, "power__internal__total": 0.009191702120006084, "power__switching__total": 0.0049693468026816845, "power__leakage__total": 1.8104575474353624e-06, "power__total": 0.014162858948111534, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.41695, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.41695, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.57458, "timing__setup__ws__corner:nom_tt_025C_5v00": 51.040546, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.57458, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 167, "design__max_cap_violation__count": 14, "clock__skew__worst_hold": 0.752441, "clock__skew__worst_setup": 0.267818, "timing__hold__ws": 0.254648, "timing__setup__ws": 43.387096, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.254648, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 51.14019, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 553.33 571.25", "design__core__bbox": "6.72 15.68 546.56 552.72", "design__io": 77, "design__die__area": 316090, "design__core__area": 289916, "design__instance__count__stdcell": 7434, "design__instance__area__stdcell": 109613, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.378086, "design__instance__utilization__stdcell": 0.378086, "floorplan__design__io": 75, "design__io__hpwl": 26805713, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 36059, "design__instance__displacement__mean": 4.8505, "design__instance__displacement__max": 63.84, "route__wirelength__estimated": 144920, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3478, "route__net__special": 2, "route__drc_errors__iter:1": 1790, "route__wirelength__iter:1": 179365, "route__drc_errors__iter:2": 308, "route__wirelength__iter:2": 177690, "route__drc_errors__iter:3": 255, "route__wirelength__iter:3": 177191, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 176952, "route__drc_errors": 0, "route__wirelength": 176952, "route__vias": 26256, "route__vias__singlecut": 26256, "route__vias__multicut": 0, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 167, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.734799, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.734799, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.294637, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.692085, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0.0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.294637, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 51.51992, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 167, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.27444, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.27444, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.256865, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.276791, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.256865, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 167, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 7, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.407777, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.407777, "timing__hold__ws__corner:min_tt_025C_5v00": 0.571187, "timing__setup__ws__corner:min_tt_025C_5v00": 51.182953, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.571187, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 167, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.719741, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.719741, "timing__hold__ws__corner:min_ss_125C_4v50": 1.288705, "timing__setup__ws__corner:min_ss_125C_4v50": 43.946686, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": 0.0, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.288705, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.839096, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 167, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.267818, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.267818, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.254648, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.371223, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.254648, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 167, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 12, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.427807, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.427807, "timing__hold__ws__corner:max_tt_025C_5v00": 0.57857, "timing__setup__ws__corner:max_tt_025C_5v00": 50.866127, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.57857, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 167, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.752441, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.752441, "timing__hold__ws__corner:max_ss_125C_4v50": 1.30154, "timing__setup__ws__corner:max_ss_125C_4v50": 43.387096, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": 0.0, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.30154, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 51.14019, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 167, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.282192, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.282192, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.259441, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.163601, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.259441, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99833, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.000201914, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00167316, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00165608, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000200726, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00165608, "ir__voltage__worst": 5, "ir__drop__avg": 0.000202, "ir__drop__worst": 0.00167, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}