# ğŸš€ 5-Stage Pipelined RISC-V Processor

## ğŸ“Œ Project Overview

This repository contains the RTL design and simulation of a 5-stage pipelined 32-bit RISC-V processor. The processor supports a subset of the RV32I instruction set and follows the classic pipeline architecture with the following stages:

- **Instruction Fetch (IF)**
- **Instruction Decode (ID)**
- **Execute (EX)**
- **Memory Access (MEM)**
- **Write Back (WB)**

The design includes basic hazard handling through data forwarding, enabling improved performance by avoiding unnecessary stalls.

---

## ğŸ› ï¸ Technologies Used

- âœ… Verilog HDL
- âœ… Icarus Verilog (for simulation)
- âœ… GTKWave (for waveform visualization)
- âœ… VS Code (for development)

---

## ğŸ§® Supported Instruction Types

- âœ… **R-Type** 
- âœ… **I-Type** 
- âœ… **S-Type**

---

## ğŸ§  Arithmetic and Logical Operations Supported

- âœ… **Addition** (`ADD`)
- âœ… **Subtraction** (`SUB`)
- âœ… **Bitwise AND** (`AND`)
- âœ… **Bitwise OR** (`OR`)
- âœ… **Set Less Than** (`SLT`)

---

## ğŸ“¦ Pipeline Stage Details

### ğŸŸ¦ Instruction Fetch (IF)
- Fetches instructions from memory using the Program Counter (PC).
- PC increments sequentially (no control flow instructions yet).

### ğŸŸ© Instruction Decode (ID)
- Decodes instruction opcode and fields.
- Reads operands from the register file.
- Generates control signals for later stages.

### ğŸŸ¨ Execute (EX)
- ALU performs arithmetic, logical, and address computations.
- Implements **data forwarding** to resolve Read After Write (RAW) hazards.

### ğŸŸ§ Memory Access (MEM)
- Performs memory reads and writes (load/store).
- Uses simple synchronous memory interface.

### ğŸŸ¥ Write Back (WB)
- Writes the result back to the destination register if applicable.

---

## âš ï¸ Hazard Handling

- âœ… **Data Hazards**: Handled using forwarding logic from EX/MEM and MEM/WB pipeline stages to eliminate stalls.
- âŒ **Control Hazards**: Not handled in the current version (no branches or jumps yet).

---

## ğŸš€ Future Enhancements

- â© Add **branch and jump instruction** support (`BEQ`, `JAL`, `JALR`)
- ğŸ“ˆ Implement **branch prediction** to reduce control hazards
- ğŸ”§ Expand support for more **RV32I** instructions

---

## ğŸ“„ License

This project is licensed under the MIT License â€” see the [LICENSE](./LICENSE) file for details.

---

## ğŸ”— References

- Patterson, D. A., & Hennessy, J. L. (2017). *Computer Organization and Design RISC-V Edition: The Hardware Software Interface*. Morgan Kaufmann.
- [RISC-V ISA Manual (Volume I: User-Level ISA)](https://riscv.org/technical/specifications/)
- [Icarus Verilog](http://iverilog.icarus.com/)
- [GTKWave](http://gtkwave.sourceforge.net/)
- [RISC-V Wikipedia](https://en.wikipedia.org/wiki/RISC-V)
