#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Sep 13 17:32:59 2017
# Process ID: 5564
# Current directory: C:/Users/Alex/MP1_B/MP1_B.runs/synth_1
# Command line: vivado.exe -log demo1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source demo1.tcl
# Log file: C:/Users/Alex/MP1_B/MP1_B.runs/synth_1/demo1.vds
# Journal file: C:/Users/Alex/MP1_B/MP1_B.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source demo1.tcl -notrace
Command: synth_design -top demo1 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 307.512 ; gain = 76.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'demo1' [C:/Users/Alex/MP1_B/MP1_B.srcs/sources_1/new/demo1.sv:23]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Alex/MP1_B/MP1_B.srcs/sources_1/new/controller.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Alex/MP1_B/MP1_B.srcs/sources_1/new/controller.sv:65]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [C:/Users/Alex/MP1_B/MP1_B.srcs/sources_1/new/controller.sv:23]
INFO: [Synth 8-256] done synthesizing module 'demo1' (2#1) [C:/Users/Alex/MP1_B/MP1_B.srcs/sources_1/new/demo1.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.586 ; gain = 116.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.586 ; gain = 116.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alex/MP1_B/MP1_B.srcs/constrs_1/new/pins_assign.xdc]
Finished Parsing XDC File [C:/Users/Alex/MP1_B/MP1_B.srcs/constrs_1/new/pins_assign.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alex/MP1_B/MP1_B.srcs/constrs_1/new/pins_assign.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/demo1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/demo1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 666.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[19]' (FDRE) to 'controller0/state_reg[18]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[18]' (FDRE) to 'controller0/state_reg[17]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[17]' (FDRE) to 'controller0/state_reg[23]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[23]' (FDRE) to 'controller0/state_reg[22]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[22]' (FDRE) to 'controller0/state_reg[21]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[21]' (FDRE) to 'controller0/state_reg[20]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[20]' (FDRE) to 'controller0/state_reg[29]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[29]' (FDRE) to 'controller0/state_reg[28]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[28]' (FDRE) to 'controller0/state_reg[31]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[31]' (FDRE) to 'controller0/state_reg[30]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[30]' (FDRE) to 'controller0/state_reg[25]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[25]' (FDRE) to 'controller0/state_reg[24]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[24]' (FDRE) to 'controller0/state_reg[27]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[27]' (FDRE) to 'controller0/state_reg[26]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[26]' (FDRE) to 'controller0/state_reg[5]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[5]' (FDRE) to 'controller0/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[3]' (FDRE) to 'controller0/state_reg[4]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[4]' (FDRE) to 'controller0/state_reg[9]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[9]' (FDRE) to 'controller0/state_reg[8]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[8]' (FDRE) to 'controller0/state_reg[7]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[7]' (FDRE) to 'controller0/state_reg[6]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[6]' (FDRE) to 'controller0/state_reg[14]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[14]' (FDRE) to 'controller0/state_reg[13]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[13]' (FDRE) to 'controller0/state_reg[16]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[16]' (FDRE) to 'controller0/state_reg[15]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[15]' (FDRE) to 'controller0/state_reg[12]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[12]' (FDRE) to 'controller0/state_reg[11]'
INFO: [Synth 8-3886] merging instance 'controller0/state_reg[11]' (FDRE) to 'controller0/state_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\controller0/state_reg[10] )
WARNING: [Synth 8-3332] Sequential element (controller0/state_reg[10]) is unused and will be removed from module demo1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT5 |     2|
|5     |LUT6 |     8|
|6     |FDRE |    11|
|7     |IBUF |    14|
|8     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |    47|
|2     |  controller0 |controller |    24|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 666.648 ; gain = 436.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 666.648 ; gain = 116.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 666.648 ; gain = 436.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 666.648 ; gain = 444.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alex/MP1_B/MP1_B.runs/synth_1/demo1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 666.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 13 17:33:34 2017...
