#--  Synopsys, Inc.
#--  Version P-2019.03P-Beta2
#--  Project file E:\Image_Rotat_master\Image\synthesize\synplify_impl\scratchproject.prs

#project files
add_file -verilog "E:/Image_Rotat_master/Image/source/coor_trans/hdl/coor_trans.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/coor_trans/hdl/coor_trans_forward.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/coor_trans/hdl/coor_trans_reverse.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/coor_trans/hdl/cos_table.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/coor_trans/hdl/sin_table.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/ddr3/ddr3.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/ddr3/rtl/ipsl_ddrc_apb_reset.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/ddr3/rtl/ipsl_ddrc_reset_ctrl.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/ddr3/rtl/ipsl_ddrphy_dll_update_ctrl.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/ddr3/rtl/ipsl_ddrphy_reset_ctrl.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/ddr3/rtl/ipsl_ddrphy_training_ctrl.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/ddr3/rtl/ipsl_ddrphy_update_ctrl.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/ddr3/rtl/ipsl_hmemc_ddrc_top.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/ddr3/rtl/ipsl_hmemc_phy_top.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/ddr3/rtl/ipsl_phy_io.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/ddr3/rtl/pll/pll_50_400.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/display_module/char_array_decode.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/display_module/Char_Pic_Disply.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/display_module/char2_array_decode.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/display_module/RGB_Gary_Binary.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/display_module/timing_gen_xy.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/display_module/video_timing_data.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/dvi_tx/dvi_encoder.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/dvi_tx/encode.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/dvi_tx/serdes_4b_10to1.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/i2c_master/i2c_config.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/i2c_master/i2c_master_bit_ctrl.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/i2c_master/i2c_master_byte_ctrl.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/i2c_master/i2c_master_defines.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/i2c_master/i2c_master_top.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/sources_1/aq_axi_master.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/sources_1/cmos_8_16bit.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/sources_1/cmos_write_req_gen.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/sources_1/frame_fifo_read.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/sources_1/frame_fifo_write.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/sources_1/frame_read_write.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/sources_1/Key_Module.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/sources_1/lut_ov5640_rgb565_1024_768.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/sources_1/top.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/display_module/color_bar.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/display_module/video_define.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/sources_1/image_processing.v"
add_file -verilog "E:/Image_Rotat_master/Image/source/div.v"
add_file -verilog "E:/Image_Rotat_master/Image/ipcore/osd_rom/osd_rom.v"
add_file -verilog "E:/Image_Rotat_master/Image/ipcore/osd_rom/rtl/ipml_rom_v1_3_osd_rom.v"
add_file -verilog "E:/Image_Rotat_master/Image/ipcore/afifo_16i_16o_512/rtl/ipml_fifo_v1_4_afifo_16i_16o_512.v"
add_file -verilog "E:/Image_Rotat_master/Image/ipcore/afifo_16i_16o_512/afifo_16i_16o_512.v"
add_file -verilog "E:/Image_Rotat_master/Image/ipcore/video_pll/video_pll.v"
add_file -verilog "E:/Image_Rotat_master/Image/ipcore/afifo_16i_16o_512/rtl/ipml_fifo_ctrl_v1_3.v"
add_file -verilog "E:/Image_Rotat_master/Image/ipcore/osd_rom/rtl/ipml_spram_v1_3_osd_rom.v"
add_file -verilog "E:/Image_Rotat_master/Image/ipcore/afifo_16i_16o_512/rtl/ipml_sdpram_v1_4_afifo_16i_16o_512.v"
add_file -fpga_constraint "E:/Image_Rotat_master/Image/source/Image_Rotate.fdc"



#implementation: "synplify_impl"
impl -add E:\Image_Rotat_master\Image\synthesize\synplify_impl -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -num_critical_paths 3
set_option -project_relative_includes 1
set_option -include_path {E:/Image_Rotat_master/Image/synthesize/}
set_option -include_path {E:/Image_Rotat_master/Image}

#device options
set_option -technology Logos
set_option -part PGL22G
set_option -package BG324
set_option -speed_grade -6
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "top"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# Pango Logos
set_option -write_verilog 1
set_option -maxfan 10000
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -run_prop_extract 1
set_option -fix_gated_and_generated_clocks 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "E:/Image_Rotat_master/Image/synthesize/synplify_impl/synplify.vm"

#set log file 
set_option log_file "E:/Image_Rotat_master/Image/synthesize/synplify.log" 
impl -active "synplify_impl"
