

================================================================
== Vivado HLS Report for 'xFfastnms5781'
================================================================
* Date:           Thu Apr 23 12:10:56 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fast
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.901 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  8328741|  8328741| 83.287 ms | 83.287 ms |  8328741|  8328741|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |        3|        3|         1|          -|          -|     3|    no    |
        |- read_lines     |    11532|    11532|      3844|          -|          -|     3|    no    |
        | + read_lines.1  |     3841|     3841|         2|          1|          1|  3841|    yes   |
        |- Loop 3         |     7682|     7682|         2|          -|          -|  3841|    no    |
        |- Row_Loop       |  8309520|  8309520|      3847|          -|          -|  2160|    no    |
        | + Col_Loop      |     3844|     3844|         5|          1|          1|  3841|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    461|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    104|    -|
|Memory           |        6|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    129|    -|
|Register         |        0|      -|     698|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      0|     698|    758|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |fast_accel_mux_32ncg_U41  |fast_accel_mux_32ncg  |        0|      0|  0|  13|    0|
    |fast_accel_mux_32ncg_U43  |fast_accel_mux_32ncg  |        0|      0|  0|  13|    0|
    |fast_accel_mux_32ncg_U44  |fast_accel_mux_32ncg  |        0|      0|  0|  13|    0|
    |fast_accel_mux_32ncg_U45  |fast_accel_mux_32ncg  |        0|      0|  0|  13|    0|
    |fast_accel_mux_32ncg_U46  |fast_accel_mux_32ncg  |        0|      0|  0|  13|    0|
    |fast_accel_mux_32ncg_U47  |fast_accel_mux_32ncg  |        0|      0|  0|  13|    0|
    |fast_accel_mux_32ncg_U48  |fast_accel_mux_32ncg  |        0|      0|  0|  13|    0|
    |fast_accel_mux_32ocq_U42  |fast_accel_mux_32ocq  |        0|      0|  0|  13|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |Total                     |                      |        0|      0|  0| 104|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_0_V_U  |xFfast7x75682_bufbkb  |        2|  0|   0|    0|  3840|    8|     1|        30720|
    |buf_1_V_U  |xFfast7x75682_bufbkb  |        2|  0|   0|    0|  3840|    8|     1|        30720|
    |buf_2_V_U  |xFfast7x75682_bufbkb  |        2|  0|   0|    0|  3840|    8|     1|        30720|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                      |        6|  0|   0|    0| 11520|   24|     3|        92160|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln758_fu_617_p2                |     +    |      0|  0|  13|          13|           2|
    |add_ln846_fu_580_p2                |     +    |      0|  0|  32|          32|          32|
    |add_ln856_fu_537_p2                |     +    |      0|  0|  32|          32|          32|
    |add_ln875_1_fu_611_p2              |     +    |      0|  0|  13|          13|           1|
    |add_ln875_fu_603_p2                |     +    |      0|  0|  13|          13|           1|
    |col_V_1_fu_555_p2                  |     +    |      0|  0|  12|          12|           1|
    |col_V_2_fu_732_p2                  |     +    |      0|  0|  13|          13|           1|
    |col_V_fu_590_p2                    |     +    |      0|  0|  12|          12|           1|
    |init_buf_1_fu_574_p2               |     +    |      0|  0|  32|          32|           1|
    |init_row_ind_fu_485_p2             |     +    |      0|  0|   3|           2|           1|
    |readind_val_fu_561_p2              |     +    |      0|  0|  32|          32|           1|
    |row_V_fu_1013_p2                   |     +    |      0|  0|  13|          13|           1|
    |ret_V_1_fu_663_p2                  |     -    |      0|  0|  14|           2|          14|
    |ret_V_fu_658_p2                    |     -    |      0|  0|  14|          14|          14|
    |and_ln636_fu_743_p2                |    and   |      0|  0|   1|           1|           1|
    |and_ln758_1_fu_697_p2              |    and   |      0|  0|   1|           1|           1|
    |and_ln758_2_fu_709_p2              |    and   |      0|  0|   1|           1|           1|
    |and_ln758_fu_685_p2                |    and   |      0|  0|   1|           1|           1|
    |and_ln883_1_fu_997_p2              |    and   |      0|  0|   1|           1|           1|
    |and_ln883_2_fu_1001_p2             |    and   |      0|  0|   1|           1|           1|
    |and_ln883_3_fu_948_p2              |    and   |      0|  0|   1|           1|           1|
    |and_ln883_4_fu_954_p2              |    and   |      0|  0|   1|           1|           1|
    |and_ln883_5_fu_960_p2              |    and   |      0|  0|   1|           1|           1|
    |and_ln883_6_fu_966_p2              |    and   |      0|  0|   1|           1|           1|
    |and_ln883_fu_993_p2                |    and   |      0|  0|   1|           1|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   1|           1|           1|
    |ap_block_state11_pp1_stage0_iter1  |    and   |      0|  0|   1|           1|           1|
    |ap_block_state14_pp1_stage0_iter4  |    and   |      0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage0_iter1   |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op169_read_state11    |    and   |      0|  0|   1|           1|           1|
    |p_dst_mat_data_V_din               |    and   |      0|  0|   1|           1|           1|
    |icmp_ln630_fu_727_p2               |   icmp   |      0|  0|   6|          13|          13|
    |icmp_ln836_fu_479_p2               |   icmp   |      0|  0|   1|           2|           2|
    |icmp_ln850_fu_549_p2               |   icmp   |      0|  0|  12|          32|          32|
    |icmp_ln861_fu_585_p2               |   icmp   |      0|  0|   5|          12|          12|
    |icmp_ln875_fu_643_p2               |   icmp   |      0|  0|   6|          13|          13|
    |icmp_ln883_fu_942_p2               |   icmp   |      0|  0|   4|           8|           1|
    |icmp_ln887_1_fu_648_p2             |   icmp   |      0|  0|   6|          13|          13|
    |icmp_ln887_2_fu_738_p2             |   icmp   |      0|  0|   6|          13|          13|
    |icmp_ln887_fu_532_p2               |   icmp   |      0|  0|  12|          32|          32|
    |icmp_ln891_fu_762_p2               |   icmp   |      0|  0|   6|          13|           1|
    |icmp_ln895_10_fu_936_p2            |   icmp   |      0|  0|   4|           8|           8|
    |icmp_ln895_1_fu_691_p2             |   icmp   |      0|  0|   6|          13|           1|
    |icmp_ln895_2_fu_703_p2             |   icmp   |      0|  0|   6|          14|           1|
    |icmp_ln895_3_fu_894_p2             |   icmp   |      0|  0|   4|           8|           8|
    |icmp_ln895_4_fu_900_p2             |   icmp   |      0|  0|   4|           8|           8|
    |icmp_ln895_5_fu_906_p2             |   icmp   |      0|  0|   4|           8|           8|
    |icmp_ln895_6_fu_912_p2             |   icmp   |      0|  0|   4|           8|           8|
    |icmp_ln895_7_fu_918_p2             |   icmp   |      0|  0|   4|           8|           8|
    |icmp_ln895_8_fu_924_p2             |   icmp   |      0|  0|   4|           8|           8|
    |icmp_ln895_9_fu_930_p2             |   icmp   |      0|  0|   4|           8|           8|
    |icmp_ln895_fu_653_p2               |   icmp   |      0|  0|   6|          14|          14|
    |ap_block_pp1_stage0_01001          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   1|           1|           1|
    |buf_cop_0_V_fu_806_p3              |  select  |      0|  0|   8|           1|           8|
    |buf_cop_1_V_fu_836_p3              |  select  |      0|  0|   8|           1|           8|
    |buf_cop_2_V_fu_866_p3              |  select  |      0|  0|   8|           1|           8|
    |select_ln769_1_fu_880_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln769_2_fu_887_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln769_fu_873_p3             |  select  |      0|  0|   8|           1|           8|
    |select_ln791_1_fu_979_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln791_2_fu_986_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln791_fu_972_p3             |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 461|         525|         412|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |   6|         11|    1|         11|
    |ap_done                                     |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   3|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                     |   3|          2|    1|          2|
    |ap_enable_reg_pp1_iter4                     |   3|          2|    1|          2|
    |ap_phi_mux_src_buf_0_0_0_i_i_phi_fu_426_p4  |   3|          2|    8|         16|
    |ap_phi_mux_src_buf_0_1_0_i_i_phi_fu_414_p4  |   3|          2|    8|         16|
    |ap_phi_mux_src_buf_1_0_0_i_i_phi_fu_402_p4  |   3|          2|    8|         16|
    |ap_phi_mux_src_buf_1_1_0_i_i_phi_fu_390_p4  |   3|          2|    8|         16|
    |ap_phi_mux_src_buf_2_0_0_i_i_phi_fu_438_p4  |   3|          2|    8|         16|
    |ap_phi_mux_src_buf_2_1_0_i_i_phi_fu_450_p4  |   3|          2|    8|         16|
    |ap_phi_mux_t_V_1_phi_fu_322_p4              |   3|          2|   12|         24|
    |ap_phi_mux_t_V_3_phi_fu_462_p4              |   3|          2|   13|         26|
    |buf_0_V_address0                            |   3|          3|   12|         36|
    |buf_0_V_address1                            |   3|          4|   12|         48|
    |buf_0_V_d1                                  |   3|          3|    8|         24|
    |buf_1_V_address0                            |   3|          3|   12|         36|
    |buf_1_V_address1                            |   3|          3|   12|         36|
    |buf_2_V_address0                            |   3|          3|   12|         36|
    |buf_2_V_address1                            |   3|          3|   12|         36|
    |i_op_assign_1_reg_298                       |   3|          2|   32|         64|
    |i_op_assign_reg_265                         |   3|          2|    2|          4|
    |index_assign_reg_308                        |   3|          2|   32|         64|
    |indvars_iv_i_i_reg_276                      |   3|          2|   32|         64|
    |p_dst_data_V_blk_n                          |   3|          2|    1|          2|
    |p_dst_mat_data_V_blk_n                      |   3|          2|    1|          2|
    |p_image_height_blk_n                        |   3|          2|    1|          2|
    |p_image_width_blk_n                         |   3|          2|    1|          2|
    |readind_val_0_i_i_reg_286                   |   3|          2|   32|         64|
    |row_ind_0_V_reg_351                         |   3|          2|   13|         26|
    |row_ind_1_V_1_reg_341                       |   3|          2|   13|         26|
    |src_buf_0_0_0_i_i_reg_422                   |   3|          2|    8|         16|
    |src_buf_0_1_0_i_i_reg_410                   |   3|          2|    8|         16|
    |src_buf_1_0_0_i_i_reg_398                   |   3|          2|    8|         16|
    |src_buf_1_1_0_i_i_reg_386                   |   3|          2|    8|         16|
    |src_buf_2_0_0_i_i_reg_434                   |   3|          2|    8|         16|
    |src_buf_2_1_0_i_i_reg_446                   |   3|          2|    8|         16|
    |t_V_1_reg_318                               |   3|          2|   12|         24|
    |t_V_2_reg_374                               |   3|          2|   13|         26|
    |t_V_3_reg_458                               |   3|          2|   13|         26|
    |t_V_reg_330                                 |   3|          2|   12|         24|
    |zero_ind_V_reg_362                          |   3|          2|   13|         26|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 129|        102|  429|        960|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln856_reg_1106                 |  32|   0|   32|          0|
    |add_ln875_1_reg_1178               |  13|   0|   13|          0|
    |add_ln875_reg_1168                 |  13|   0|   13|          0|
    |and_ln636_reg_1249                 |   1|   0|    1|          0|
    |and_ln758_1_reg_1208               |   1|   0|    1|          0|
    |and_ln758_2_reg_1213               |   1|   0|    1|          0|
    |and_ln758_reg_1203                 |   1|   0|    1|          0|
    |and_ln883_6_reg_1310               |   1|   0|    1|          0|
    |ap_CS_fsm                          |  10|   0|   10|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4            |   1|   0|    1|          0|
    |buf_0_V_addr_1_reg_1152            |  12|   0|   12|          0|
    |col_V_1_reg_1124                   |  12|   0|   12|          0|
    |col_V_2_reg_1237                   |  13|   0|   13|          0|
    |col_V_reg_1147                     |  12|   0|   12|          0|
    |empty_12_reg_1173                  |  12|   0|   13|          1|
    |i_op_assign_1_reg_298              |  32|   0|   32|          0|
    |i_op_assign_reg_265                |   2|   0|    2|          0|
    |icmp_ln630_reg_1233                |   1|   0|    1|          0|
    |icmp_ln850_reg_1120                |   1|   0|    1|          0|
    |icmp_ln887_1_reg_1193              |   1|   0|    1|          0|
    |icmp_ln887_2_reg_1242              |   1|   0|    1|          0|
    |icmp_ln891_reg_1268                |   1|   0|    1|          0|
    |icmp_ln891_reg_1268_pp1_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln895_3_reg_1290              |   1|   0|    1|          0|
    |icmp_ln895_4_reg_1295              |   1|   0|    1|          0|
    |icmp_ln895_5_reg_1300              |   1|   0|    1|          0|
    |icmp_ln895_6_reg_1305              |   1|   0|    1|          0|
    |index_assign_reg_308               |  32|   0|   32|          0|
    |indvars_iv_i_i_reg_276             |  32|   0|   32|          0|
    |p_image_height_read_reg_1043       |  12|   0|   12|          0|
    |p_image_width_read_reg_1048        |  12|   0|   12|          0|
    |readind_val_0_i_i_reg_286          |  32|   0|   32|          0|
    |row_ind_0_V_reg_351                |  13|   0|   13|          0|
    |row_ind_1_V_1_reg_341              |  13|   0|   13|          0|
    |row_ind_2_V_1_fu_102               |   2|   0|   13|         11|
    |row_ind_2_V_1_load_reg_1060        |   2|   0|   13|         11|
    |row_ind_2_V_2_fu_106               |   2|   0|   13|         11|
    |row_ind_2_V_2_load_reg_1066        |   2|   0|   13|         11|
    |row_ind_2_V_3_fu_110               |   2|   0|   13|         11|
    |row_ind_2_V_fu_98                  |   2|   0|   13|         11|
    |row_ind_2_V_load_reg_1055          |   2|   0|   13|         11|
    |select_ln769_1_reg_1280            |   8|   0|    8|          0|
    |select_ln769_2_reg_1285            |   8|   0|    8|          0|
    |select_ln769_reg_1275              |   8|   0|    8|          0|
    |select_ln791_1_reg_1320            |   8|   0|    8|          0|
    |select_ln791_2_reg_1325            |   8|   0|    8|          0|
    |select_ln791_reg_1315              |   8|   0|    8|          0|
    |sext_ln758_reg_1183                |  14|   0|   14|          0|
    |src_buf_0_0_0_i_i_reg_422          |   8|   0|    8|          0|
    |src_buf_0_1_0_i_i_reg_410          |   8|   0|    8|          0|
    |src_buf_1_0_0_i_i_reg_398          |   8|   0|    8|          0|
    |src_buf_1_1_0_i_i_reg_386          |   8|   0|    8|          0|
    |src_buf_2_0_0_i_i_reg_434          |   8|   0|    8|          0|
    |src_buf_2_1_0_i_i_reg_446          |   8|   0|    8|          0|
    |t_V_1_reg_318                      |  12|   0|   12|          0|
    |t_V_2_reg_374                      |  13|   0|   13|          0|
    |t_V_3_reg_458                      |  13|   0|   13|          0|
    |t_V_3_reg_458_pp1_iter1_reg        |  13|   0|   13|          0|
    |t_V_reg_330                        |  12|   0|   12|          0|
    |trunc_ln321_1_reg_1115             |   2|   0|    2|          0|
    |trunc_ln321_2_reg_1218             |   2|   0|    2|          0|
    |trunc_ln321_3_reg_1223             |   2|   0|    2|          0|
    |trunc_ln321_4_reg_1228             |   2|   0|    2|          0|
    |trunc_ln321_reg_1111               |   2|   0|    2|          0|
    |trunc_ln544_reg_1198               |   2|   0|    2|          0|
    |zero_ind_V_reg_362                 |  13|   0|   13|          0|
    |zext_ln850_reg_1084                |  12|   0|   32|         20|
    |zext_ln887_1_reg_1091              |  12|   0|   13|          1|
    |zext_ln887_reg_1097                |   2|   0|   32|         30|
    |icmp_ln630_reg_1233                |  64|  32|    1|          0|
    |icmp_ln887_2_reg_1242              |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 698|  64|  701|        129|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   xFfastnms5781  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   xFfastnms5781  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   xFfastnms5781  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   xFfastnms5781  | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   xFfastnms5781  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   xFfastnms5781  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   xFfastnms5781  | return value |
|p_dst_data_V_dout        |  in |    8|   ap_fifo  |   p_dst_data_V   |    pointer   |
|p_dst_data_V_empty_n     |  in |    1|   ap_fifo  |   p_dst_data_V   |    pointer   |
|p_dst_data_V_read        | out |    1|   ap_fifo  |   p_dst_data_V   |    pointer   |
|p_dst_mat_data_V_din     | out |    1|   ap_fifo  | p_dst_mat_data_V |    pointer   |
|p_dst_mat_data_V_full_n  |  in |    1|   ap_fifo  | p_dst_mat_data_V |    pointer   |
|p_dst_mat_data_V_write   | out |    1|   ap_fifo  | p_dst_mat_data_V |    pointer   |
|p_image_height_dout      |  in |   12|   ap_fifo  |  p_image_height  |    pointer   |
|p_image_height_empty_n   |  in |    1|   ap_fifo  |  p_image_height  |    pointer   |
|p_image_height_read      | out |    1|   ap_fifo  |  p_image_height  |    pointer   |
|p_image_width_dout       |  in |   12|   ap_fifo  |   p_image_width  |    pointer   |
|p_image_width_empty_n    |  in |    1|   ap_fifo  |   p_image_width  |    pointer   |
|p_image_width_read       | out |    1|   ap_fifo  |   p_image_width  |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 5, States = { 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 7 
4 --> 6 5 
5 --> 4 
6 --> 3 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 15 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 10 
15 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%row_ind_2_V = alloca i13"   --->   Operation 16 'alloca' 'row_ind_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%row_ind_2_V_1 = alloca i13"   --->   Operation 17 'alloca' 'row_ind_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_ind_2_V_2 = alloca i13"   --->   Operation 18 'alloca' 'row_ind_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%row_ind_2_V_3 = alloca i13"   --->   Operation 19 'alloca' 'row_ind_2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %p_dst_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.77ns)   --->   "%buf_0_V = alloca [3840 x i8], align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 22 'alloca' 'buf_0_V' <Predicate = true> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_1 : Operation 23 [1/1] (2.77ns)   --->   "%buf_1_V = alloca [3840 x i8], align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 23 'alloca' 'buf_1_V' <Predicate = true> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_1 : Operation 24 [1/1] (2.77ns)   --->   "%buf_2_V = alloca [3840 x i8], align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 24 'alloca' 'buf_2_V' <Predicate = true> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_image_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_image_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.40ns)   --->   "%p_image_height_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_image_height)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:924]   --->   Operation 27 'read' 'p_image_height_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 28 [1/1] (3.40ns)   --->   "%p_image_width_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_image_width)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:924]   --->   Operation 28 'read' 'p_image_width_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3840 x i8]* %buf_0_V, [3840 x i8]* %buf_1_V, [3840 x i8]* %buf_2_V, [1 x i8]* @p_str, [13 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:831->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 29 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "br label %0" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_op_assign = phi i2 [ 0, %entry ], [ %init_row_ind, %hls_label_32_end ]"   --->   Operation 31 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row_ind_2_V_load = load i13* %row_ind_2_V"   --->   Operation 32 'load' 'row_ind_2_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%row_ind_2_V_1_load = load i13* %row_ind_2_V_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 33 'load' 'row_ind_2_V_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%row_ind_2_V_2_load = load i13* %row_ind_2_V_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 34 'load' 'row_ind_2_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.50ns)   --->   "%icmp_ln836 = icmp eq i2 %i_op_assign, -1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 35 'icmp' 'icmp_ln836' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.63ns)   --->   "%init_row_ind = add i2 %i_op_assign, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 36 'add' 'init_row_ind' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln836, label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i, label %hls_label_32_begin" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str9)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 38 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 3, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:838->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 39 'speclooptripcount' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%row_ind_0_V_2 = zext i2 %i_op_assign to i13" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 40 'zext' 'row_ind_0_V_2' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.98ns)   --->   "switch i2 %i_op_assign, label %branch2.i.i [
    i2 0, label %hls_label_32_begin.hls_label_32_end_crit_edge
    i2 1, label %branch1.i.i
  ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 41 'switch' <Predicate = (!icmp_ln836)> <Delay = 0.98>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i13 %row_ind_0_V_2, i13* %row_ind_2_V_3" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 42 'store' <Predicate = (!icmp_ln836 & i_op_assign == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i13 %row_ind_0_V_2, i13* %row_ind_2_V_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 43 'store' <Predicate = (!icmp_ln836 & i_op_assign == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %hls_label_32_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 44 'br' <Predicate = (!icmp_ln836 & i_op_assign == 1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i13 %row_ind_0_V_2, i13* %row_ind_2_V" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 45 'store' <Predicate = (!icmp_ln836 & i_op_assign == 0)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %hls_label_32_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 46 'br' <Predicate = (!icmp_ln836 & i_op_assign == 0)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store i13 %row_ind_0_V_2, i13* %row_ind_2_V_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 47 'store' <Predicate = (!icmp_ln836 & i_op_assign != 0 & i_op_assign != 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %hls_label_32_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 48 'br' <Predicate = (!icmp_ln836 & i_op_assign != 0 & i_op_assign != 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str9, i32 %tmp_i_i)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:841->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 49 'specregionend' 'empty' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %0" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 50 'br' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%row_ind_2_V_3_load = load i13* %row_ind_2_V_3" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 51 'load' 'row_ind_2_V_3_load' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%init_buf = zext i13 %row_ind_2_V_3_load to i32" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 52 'zext' 'init_buf' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln850 = zext i12 %p_image_width_read to i32" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 53 'zext' 'zext_ln850' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln887_1 = zext i12 %p_image_width_read to i13" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 54 'zext' 'zext_ln887_1' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i13 %row_ind_2_V_2_load to i32" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 55 'zext' 'zext_ln887' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.46ns)   --->   "br label %1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 56 'br' <Predicate = (icmp_ln836)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.76>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvars_iv_i_i = phi i32 [ %add_ln846, %read_lines_end ], [ %zext_ln850, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 57 'phi' 'indvars_iv_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%readind_val_0_i_i = phi i32 [ %add_ln856, %read_lines_end ], [ 0, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 58 'phi' 'readind_val_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i32 [ %init_buf_1, %read_lines_end ], [ %init_buf, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i ]"   --->   Operation 59 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.96ns)   --->   "%icmp_ln887 = icmp slt i32 %i_op_assign_1, %zext_ln887" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 60 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %read_lines_begin, label %.preheader.i.i.preheader" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 62 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 63 'specregionbegin' 'tmp_1_i_i' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 3, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:848->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 64 'speclooptripcount' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.89ns)   --->   "%add_ln856 = add i32 %zext_ln850, %readind_val_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 65 'add' 'add_ln856' <Predicate = (icmp_ln887)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i32 %i_op_assign_1 to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 66 'trunc' 'trunc_ln321' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.46ns)   --->   "br label %2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 67 'br' <Predicate = (icmp_ln887)> <Delay = 0.46>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln321_1 = trunc i13 %row_ind_2_V_1_load to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 68 'trunc' 'trunc_ln321_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.46ns)   --->   "br label %.preheader.i.i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 69 'br' <Predicate = (!icmp_ln887)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.96>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%index_assign = phi i32 [ %readind_val_0_i_i, %read_lines_begin ], [ %readind_val, %hls_label_33_end ]"   --->   Operation 70 'phi' 'index_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%t_V_1 = phi i12 [ 0, %read_lines_begin ], [ %col_V_1, %hls_label_33_end ]"   --->   Operation 71 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.96ns)   --->   "%icmp_ln850 = icmp eq i32 %index_assign, %indvars_iv_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 72 'icmp' 'icmp_ln850' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.54ns)   --->   "%col_V_1 = add i12 %t_V_1, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 73 'add' 'col_V_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln850, label %read_lines_end, label %hls_label_33_begin" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.89ns)   --->   "%readind_val = add nsw i32 %index_assign, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 75 'add' 'readind_val' <Predicate = (!icmp_ln850)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.98ns)   --->   "switch i2 %trunc_ln321, label %branch5.i.i [
    i2 0, label %branch3.i.i
    i2 1, label %branch4.i.i
  ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 76 'switch' <Predicate = (!icmp_ln850)> <Delay = 0.98>

State 5 <SV = 4> <Delay = 6.17>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 77 'specregionbegin' 'tmp_4_i_i' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3841, i32 3841, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:852->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 78 'speclooptripcount' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:853->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 79 'specpipeline' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i12 %t_V_1 to i64" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 80 'zext' 'zext_ln544' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (3.40ns)   --->   "%p_dst_data_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_dst_data_V)" [../vitis_lib/vision/L1/include/common/xf_structs.hpp:665->../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 81 'read' 'p_dst_data_V_read' <Predicate = (!icmp_ln850)> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr [3840 x i8]* %buf_0_V, i64 0, i64 %zext_ln544" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 82 'getelementptr' 'buf_0_V_addr' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr [3840 x i8]* %buf_1_V, i64 0, i64 %zext_ln544" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 83 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr [3840 x i8]* %buf_2_V, i64 0, i64 %zext_ln544" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 84 'getelementptr' 'buf_2_V_addr' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (2.77ns)   --->   "store i8 %p_dst_data_V_read, i8* %buf_1_V_addr, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 85 'store' <Predicate = (trunc_ln321 == 1)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br label %hls_label_33_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 86 'br' <Predicate = (trunc_ln321 == 1)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (2.77ns)   --->   "store i8 %p_dst_data_V_read, i8* %buf_0_V_addr, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 87 'store' <Predicate = (trunc_ln321 == 0)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br label %hls_label_33_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 88 'br' <Predicate = (trunc_ln321 == 0)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (2.77ns)   --->   "store i8 %p_dst_data_V_read, i8* %buf_2_V_addr, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 89 'store' <Predicate = (trunc_ln321 != 0 & trunc_ln321 != 1)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "br label %hls_label_33_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 90 'br' <Predicate = (trunc_ln321 != 0 & trunc_ln321 != 1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_4_i_i)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:857->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 91 'specregionend' 'empty_9' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 92 'br' <Predicate = (!icmp_ln850)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.89>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_1_i_i)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:858->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 93 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.89ns)   --->   "%init_buf_1 = add nsw i32 %i_op_assign_1, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 94 'add' 'init_buf_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.89ns)   --->   "%add_ln846 = add i32 %zext_ln850, %indvars_iv_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 95 'add' 'add_ln846' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br label %1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.77>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%t_V = phi i12 [ %col_V, %hls_label_34 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 97 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.82ns)   --->   "%icmp_ln861 = icmp eq i12 %t_V, %p_image_width_read" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 98 'icmp' 'icmp_ln861' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (1.54ns)   --->   "%col_V = add i12 %t_V, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 99 'add' 'col_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln861, label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i, label %hls_label_34" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i12 %t_V to i64" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 101 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln861)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr [3840 x i8]* %buf_0_V, i64 0, i64 %zext_ln544_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 102 'getelementptr' 'buf_0_V_addr_1' <Predicate = (!icmp_ln861)> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (2.77ns)   --->   "%buf_0_V_load = load i8* %buf_0_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 103 'load' 'buf_0_V_load' <Predicate = (!icmp_ln861)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%buf_1_V_addr_1 = getelementptr [3840 x i8]* %buf_1_V, i64 0, i64 %zext_ln544_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 104 'getelementptr' 'buf_1_V_addr_1' <Predicate = (!icmp_ln861)> <Delay = 0.00>
ST_7 : Operation 105 [2/2] (2.77ns)   --->   "%buf_1_V_load = load i8* %buf_1_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 105 'load' 'buf_1_V_load' <Predicate = (!icmp_ln861)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%buf_2_V_addr_1 = getelementptr [3840 x i8]* %buf_2_V, i64 0, i64 %zext_ln544_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 106 'getelementptr' 'buf_2_V_addr_1' <Predicate = (!icmp_ln861)> <Delay = 0.00>
ST_7 : Operation 107 [2/2] (2.77ns)   --->   "%buf_2_V_load = load i8* %buf_2_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 107 'load' 'buf_2_V_load' <Predicate = (!icmp_ln861)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_7 : Operation 108 [1/1] (1.54ns)   --->   "%add_ln875 = add i13 %zext_ln887_1, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 108 'add' 'add_ln875' <Predicate = (icmp_ln861)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_12 = zext i12 %p_image_height_read to i13" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:924]   --->   Operation 109 'zext' 'empty_12' <Predicate = (icmp_ln861)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.54ns)   --->   "%add_ln875_1 = add i13 %empty_12, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 110 'add' 'add_ln875_1' <Predicate = (icmp_ln861)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (1.54ns)   --->   "%add_ln758 = add i13 %empty_12, -1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 111 'add' 'add_ln758' <Predicate = (icmp_ln861)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln758 = sext i13 %add_ln758 to i14" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 112 'sext' 'sext_ln758' <Predicate = (icmp_ln861)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.46ns)   --->   "br label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 113 'br' <Predicate = (icmp_ln861)> <Delay = 0.46>

State 8 <SV = 4> <Delay = 6.90>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 114 'specregionbegin' 'tmp_2_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3841, i32 3841, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:863->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 115 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/2] (2.77ns)   --->   "%buf_0_V_load = load i8* %buf_0_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 116 'load' 'buf_0_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_8 : Operation 117 [1/2] (2.77ns)   --->   "%buf_1_V_load = load i8* %buf_1_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 117 'load' 'buf_1_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_8 : Operation 118 [1/2] (2.77ns)   --->   "%buf_2_V_load = load i8* %buf_2_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 118 'load' 'buf_2_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_8 : Operation 119 [1/1] (1.35ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %trunc_ln321_1)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 119 'mux' 'tmp_1' <Predicate = true> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (2.77ns)   --->   "store i8 %tmp_1, i8* %buf_0_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp_2_i_i)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:872->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 121 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 5.76>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%row_ind_1_V_1 = phi i13 [ %row_ind_2_V_2_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i ], [ %zero_ind_V, %Row_Loop_end ]"   --->   Operation 123 'phi' 'row_ind_1_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%row_ind_0_V = phi i13 [ %row_ind_2_V_1_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i ], [ %row_ind_1_V_1, %Row_Loop_end ]"   --->   Operation 124 'phi' 'row_ind_0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zero_ind_V = phi i13 [ %row_ind_2_V_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i ], [ %row_ind_0_V, %Row_Loop_end ]"   --->   Operation 125 'phi' 'zero_ind_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%t_V_2 = phi i13 [ 1, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i ], [ %row_V, %Row_Loop_end ]"   --->   Operation 126 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln887_2 = zext i13 %t_V_2 to i14" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 127 'zext' 'zext_ln887_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.90ns)   --->   "%icmp_ln875 = icmp eq i13 %t_V_2, %add_ln875_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 128 'icmp' 'icmp_ln875' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln875, label %.exit, label %Row_Loop_begin" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 130 'specloopname' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 131 'specregionbegin' 'tmp_5_i_i' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2160, i32 2160, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:877->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 132 'speclooptripcount' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.90ns)   --->   "%icmp_ln887_1 = icmp ult i13 %t_V_2, %empty_12" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:636->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 133 'icmp' 'icmp_ln887_1' <Predicate = (!icmp_ln875)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (1.90ns)   --->   "%icmp_ln895 = icmp sgt i14 %zext_ln887_2, %sext_ln758" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 134 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln875)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (1.53ns)   --->   "%ret_V = sub i14 %zext_ln887_2, %sext_ln758" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 135 'sub' 'ret_V' <Predicate = (!icmp_ln875)> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (1.52ns)   --->   "%ret_V_1 = sub i14 2, %ret_V" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 136 'sub' 'ret_V_1' <Predicate = (!icmp_ln875)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln1354 = trunc i14 %ret_V_1 to i13" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 137 'trunc' 'trunc_ln1354' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln544 = trunc i14 %ret_V_1 to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 138 'trunc' 'trunc_ln544' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %ret_V_1, i32 12)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 139 'bitselect' 'tmp' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.80ns)   --->   "%and_ln758 = and i1 %icmp_ln895, %tmp" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 140 'and' 'and_ln758' <Predicate = (!icmp_ln875)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (1.90ns)   --->   "%icmp_ln895_1 = icmp slt i13 %trunc_ln1354, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 141 'icmp' 'icmp_ln895_1' <Predicate = (!icmp_ln875)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.80ns)   --->   "%and_ln758_1 = and i1 %icmp_ln895, %icmp_ln895_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 142 'and' 'and_ln758_1' <Predicate = (!icmp_ln875)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (1.98ns)   --->   "%icmp_ln895_2 = icmp sgt i14 %ret_V, 0" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 143 'icmp' 'icmp_ln895_2' <Predicate = (!icmp_ln875)> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.80ns)   --->   "%and_ln758_2 = and i1 %icmp_ln895, %icmp_ln895_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 144 'and' 'and_ln758_2' <Predicate = (!icmp_ln875)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln321_2 = trunc i13 %row_ind_1_V_1 to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 145 'trunc' 'trunc_ln321_2' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln321_3 = trunc i13 %zero_ind_V to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:761->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 146 'trunc' 'trunc_ln321_3' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln321_4 = trunc i13 %row_ind_0_V to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:761->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 147 'trunc' 'trunc_ln321_4' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.46ns)   --->   "br label %.preheader586.i.i.i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 148 'br' <Predicate = (!icmp_ln875)> <Delay = 0.46>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "ret void" [../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 149 'ret' <Predicate = (icmp_ln875)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 2.70>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%src_buf_1_1_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln769_1, %Col_Loop_end ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 150 'phi' 'src_buf_1_1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%src_buf_1_0_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln791_1, %Col_Loop_end ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:791->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 151 'phi' 'src_buf_1_0_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%src_buf_0_1_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln769, %Col_Loop_end ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 152 'phi' 'src_buf_0_1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%src_buf_0_0_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln791, %Col_Loop_end ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:791->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 153 'phi' 'src_buf_0_0_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%src_buf_2_0_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln791_2, %Col_Loop_end ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:791->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 154 'phi' 'src_buf_2_0_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%src_buf_2_1_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln769_2, %Col_Loop_end ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 155 'phi' 'src_buf_2_1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%t_V_3 = phi i13 [ 0, %Row_Loop_begin ], [ %col_V_2, %Col_Loop_end ]"   --->   Operation 156 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (1.90ns)   --->   "%icmp_ln630 = icmp eq i13 %t_V_3, %add_ln875" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 157 'icmp' 'icmp_ln630' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (1.53ns)   --->   "%col_V_2 = add i13 %t_V_3, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 158 'add' 'col_V_2' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln630, label %Row_Loop_end, label %Col_Loop_begin" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str18) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 160 'specloopname' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_6_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str18)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 161 'specregionbegin' 'tmp_6_i_i' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3841, i32 3841, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:632->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 162 'speclooptripcount' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:633->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 163 'specpipeline' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (1.90ns)   --->   "%icmp_ln887_2 = icmp ult i13 %t_V_3, %zext_ln887_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:636->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 164 'icmp' 'icmp_ln887_2' <Predicate = (!icmp_ln630)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.80ns)   --->   "%and_ln636 = and i1 %icmp_ln887_1, %icmp_ln887_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:636->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 165 'and' 'and_ln636' <Predicate = (!icmp_ln630)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %and_ln636, label %3, label %._crit_edge.i.i.i_ifconv" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:636->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 166 'br' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.i_ifconv" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 167 'br' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 6.17>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i13 %t_V_3 to i64" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 168 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (3.40ns)   --->   "%p_dst_data_V_read_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_dst_data_V)" [../vitis_lib/vision/L1/include/common/xf_structs.hpp:665->../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 169 'read' 'p_dst_data_V_read_1' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr [3840 x i8]* %buf_0_V, i64 0, i64 %zext_ln544_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 170 'getelementptr' 'buf_0_V_addr_2' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr [3840 x i8]* %buf_1_V, i64 0, i64 %zext_ln544_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 171 'getelementptr' 'buf_1_V_addr_2' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%buf_2_V_addr_2 = getelementptr [3840 x i8]* %buf_2_V, i64 0, i64 %zext_ln544_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 172 'getelementptr' 'buf_2_V_addr_2' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.98ns)   --->   "switch i2 %trunc_ln321_2, label %branch8.i.i [
    i2 0, label %branch6.i.i
    i2 1, label %branch7.i.i
  ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 173 'switch' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 0.98>
ST_11 : Operation 174 [1/1] (2.77ns)   --->   "store i8 %p_dst_data_V_read_1, i8* %buf_1_V_addr_2, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 174 'store' <Predicate = (!icmp_ln630 & and_ln636 & trunc_ln321_2 == 1)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "br label %4" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 175 'br' <Predicate = (!icmp_ln630 & and_ln636 & trunc_ln321_2 == 1)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (2.77ns)   --->   "store i8 %p_dst_data_V_read_1, i8* %buf_0_V_addr_2, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 176 'store' <Predicate = (!icmp_ln630 & and_ln636 & trunc_ln321_2 == 0)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "br label %4" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 177 'br' <Predicate = (!icmp_ln630 & and_ln636 & trunc_ln321_2 == 0)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (2.77ns)   --->   "store i8 %p_dst_data_V_read_1, i8* %buf_2_V_addr_2, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 178 'store' <Predicate = (!icmp_ln630 & and_ln636 & trunc_ln321_2 != 0 & trunc_ln321_2 != 1)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "br label %4" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 179 'br' <Predicate = (!icmp_ln630 & and_ln636 & trunc_ln321_2 != 0 & trunc_ln321_2 != 1)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 2.77>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i13 %t_V_3 to i64" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 180 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%buf_0_V_addr_3 = getelementptr [3840 x i8]* %buf_0_V, i64 0, i64 %zext_ln544_3" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 181 'getelementptr' 'buf_0_V_addr_3' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_12 : Operation 182 [2/2] (2.77ns)   --->   "%buf_0_V_load_1 = load i8* %buf_0_V_addr_3, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 182 'load' 'buf_0_V_load_1' <Predicate = (!icmp_ln630)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%buf_1_V_addr_3 = getelementptr [3840 x i8]* %buf_1_V, i64 0, i64 %zext_ln544_3" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 183 'getelementptr' 'buf_1_V_addr_3' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_12 : Operation 184 [2/2] (2.77ns)   --->   "%buf_1_V_load_1 = load i8* %buf_1_V_addr_3, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 184 'load' 'buf_1_V_load_1' <Predicate = (!icmp_ln630)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%buf_2_V_addr_3 = getelementptr [3840 x i8]* %buf_2_V, i64 0, i64 %zext_ln544_3" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 185 'getelementptr' 'buf_2_V_addr_3' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_12 : Operation 186 [2/2] (2.77ns)   --->   "%buf_2_V_load_1 = load i8* %buf_2_V_addr_3, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 186 'load' 'buf_2_V_load_1' <Predicate = (!icmp_ln630)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_12 : Operation 187 [1/1] (1.90ns)   --->   "%icmp_ln891 = icmp eq i13 %t_V_3, 0" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:778->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 187 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln630)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.69>
ST_13 : Operation 188 [1/1] (1.35ns)   --->   "%tmp_2 = call i13 @_ssdm_op_Mux.ap_auto.3i13.i2(i13 %zero_ind_V, i13 %row_ind_0_V, i13 %row_ind_1_V_1, i2 %trunc_ln544)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 188 'mux' 'tmp_2' <Predicate = (!icmp_ln630)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln321_5 = trunc i13 %tmp_2 to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 189 'trunc' 'trunc_ln321_5' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_13 : Operation 190 [1/2] (2.77ns)   --->   "%buf_0_V_load_1 = load i8* %buf_0_V_addr_3, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 190 'load' 'buf_0_V_load_1' <Predicate = (!icmp_ln630)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_13 : Operation 191 [1/2] (2.77ns)   --->   "%buf_1_V_load_1 = load i8* %buf_1_V_addr_3, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 191 'load' 'buf_1_V_load_1' <Predicate = (!icmp_ln630)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_13 : Operation 192 [1/2] (2.77ns)   --->   "%buf_2_V_load_1 = load i8* %buf_2_V_addr_3, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 192 'load' 'buf_2_V_load_1' <Predicate = (!icmp_ln630)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_13 : Operation 193 [1/1] (1.35ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_5)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 193 'mux' 'tmp_3' <Predicate = (!icmp_ln630 & and_ln758 & icmp_ln887_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (1.35ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_3)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:761->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 194 'mux' 'tmp_4' <Predicate = (!icmp_ln630 & !and_ln758 & icmp_ln887_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln769)   --->   "%buf_cop_0_V = select i1 %and_ln758, i8 %tmp_3, i8 %tmp_4" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 195 'select' 'buf_cop_0_V' <Predicate = (!icmp_ln630 & icmp_ln887_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (1.35ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_5)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 196 'mux' 'tmp_5' <Predicate = (!icmp_ln630 & and_ln758_1 & icmp_ln887_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (1.35ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_4)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:761->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 197 'mux' 'tmp_6' <Predicate = (!icmp_ln630 & !and_ln758_1 & icmp_ln887_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln769_1)   --->   "%buf_cop_1_V = select i1 %and_ln758_1, i8 %tmp_5, i8 %tmp_6" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 198 'select' 'buf_cop_1_V' <Predicate = (!icmp_ln630 & icmp_ln887_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (1.35ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_5)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 199 'mux' 'tmp_7' <Predicate = (!icmp_ln630 & and_ln758_2 & icmp_ln887_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (1.35ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_2)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:761->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 200 'mux' 'tmp_8' <Predicate = (!icmp_ln630 & !and_ln758_2 & icmp_ln887_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln769_2)   --->   "%buf_cop_2_V = select i1 %and_ln758_2, i8 %tmp_7, i8 %tmp_8" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 201 'select' 'buf_cop_2_V' <Predicate = (!icmp_ln630 & icmp_ln887_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln769 = select i1 %icmp_ln887_2, i8 %buf_cop_0_V, i8 %src_buf_0_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 202 'select' 'select_ln769' <Predicate = (!icmp_ln630)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln769_1 = select i1 %icmp_ln887_2, i8 %buf_cop_1_V, i8 %src_buf_1_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 203 'select' 'select_ln769_1' <Predicate = (!icmp_ln630)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln769_2 = select i1 %icmp_ln887_2, i8 %buf_cop_2_V, i8 %src_buf_2_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 204 'select' 'select_ln769_2' <Predicate = (!icmp_ln630)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (1.31ns)   --->   "%icmp_ln895_3 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_1_0_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:570->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 205 'icmp' 'icmp_ln895_3' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (1.31ns)   --->   "%icmp_ln895_4 = icmp ugt i8 %src_buf_1_1_0_i_i, %select_ln769_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:570->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 206 'icmp' 'icmp_ln895_4' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (1.31ns)   --->   "%icmp_ln895_5 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_0_0_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:570->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 207 'icmp' 'icmp_ln895_5' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 208 [1/1] (1.31ns)   --->   "%icmp_ln895_6 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_0_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:571->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 208 'icmp' 'icmp_ln895_6' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (1.31ns)   --->   "%icmp_ln895_7 = icmp ugt i8 %src_buf_1_1_0_i_i, %select_ln769" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:571->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 209 'icmp' 'icmp_ln895_7' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (1.31ns)   --->   "%icmp_ln895_8 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_2_0_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:571->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 210 'icmp' 'icmp_ln895_8' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (1.31ns)   --->   "%icmp_ln895_9 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_2_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:572->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 211 'icmp' 'icmp_ln895_9' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (1.31ns)   --->   "%icmp_ln895_10 = icmp ugt i8 %src_buf_1_1_0_i_i, %select_ln769_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:572->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 212 'icmp' 'icmp_ln895_10' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (1.31ns)   --->   "%icmp_ln883 = icmp ne i8 %src_buf_1_1_0_i_i, 0" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 213 'icmp' 'icmp_ln883' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln883_6)   --->   "%and_ln883_3 = and i1 %icmp_ln895_7, %icmp_ln895_8" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 214 'and' 'and_ln883_3' <Predicate = (!icmp_ln630)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln883_6)   --->   "%and_ln883_4 = and i1 %icmp_ln895_10, %icmp_ln883" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 215 'and' 'and_ln883_4' <Predicate = (!icmp_ln630)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln883_6)   --->   "%and_ln883_5 = and i1 %and_ln883_4, %icmp_ln895_9" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 216 'and' 'and_ln883_5' <Predicate = (!icmp_ln630)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln883_6 = and i1 %and_ln883_5, %and_ln883_3" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 217 'and' 'and_ln883_6' <Predicate = (!icmp_ln630)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.44ns)   --->   "%select_ln791 = select i1 %icmp_ln891, i8 %select_ln769, i8 %src_buf_0_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:791->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 218 'select' 'select_ln791' <Predicate = (!icmp_ln630)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (0.44ns)   --->   "%select_ln791_1 = select i1 %icmp_ln891, i8 %select_ln769_1, i8 %src_buf_1_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:791->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 219 'select' 'select_ln791_1' <Predicate = (!icmp_ln630)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.44ns)   --->   "%select_ln791_2 = select i1 %icmp_ln891, i8 %select_ln769_2, i8 %src_buf_2_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:791->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 220 'select' 'select_ln791_2' <Predicate = (!icmp_ln630)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str18, i32 %tmp_6_i_i)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:799->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 221 'specregionend' 'empty_13' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "br label %.preheader586.i.i.i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 222 'br' <Predicate = (!icmp_ln630)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 4.20>
ST_14 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln883_7)   --->   "%and_ln883 = and i1 %icmp_ln895_3, %icmp_ln895_4" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 223 'and' 'and_ln883' <Predicate = (!icmp_ln630)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln883_7)   --->   "%and_ln883_1 = and i1 %icmp_ln895_5, %icmp_ln895_6" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 224 'and' 'and_ln883_1' <Predicate = (!icmp_ln630)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln883_7)   --->   "%and_ln883_2 = and i1 %and_ln883_1, %and_ln883" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 225 'and' 'and_ln883_2' <Predicate = (!icmp_ln630)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln883_7 = and i1 %and_ln883_6, %and_ln883_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 226 'and' 'and_ln883_7' <Predicate = (!icmp_ln630)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %Col_Loop_end, label %5" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:778->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 227 'br' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %p_dst_mat_data_V, i1 %and_ln883_7)" [../vitis_lib/vision/L1/include/common/xf_structs.hpp:695->../vitis_lib/vision/L1/include/features/xf_fast.hpp:779->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 228 'write' <Predicate = (!icmp_ln891)> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:780->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 229 'br' <Predicate = (!icmp_ln891)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 1.53>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_5_i_i)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:895->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 230 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (1.53ns)   --->   "%row_V = add i13 %t_V_2, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 231 'add' 'row_V' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_dst_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_mat_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_image_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_image_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_ind_2_V             (alloca           ) [ 0010000000000000]
row_ind_2_V_1           (alloca           ) [ 0010000000000000]
row_ind_2_V_2           (alloca           ) [ 0010000000000000]
row_ind_2_V_3           (alloca           ) [ 0010000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000]
buf_0_V                 (alloca           ) [ 0011111111111111]
buf_1_V                 (alloca           ) [ 0011111111111111]
buf_2_V                 (alloca           ) [ 0011111111111111]
specinterface_ln0       (specinterface    ) [ 0000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000]
p_image_height_read     (read             ) [ 0011111110000000]
p_image_width_read      (read             ) [ 0011111110000000]
specmemcore_ln831       (specmemcore      ) [ 0000000000000000]
br_ln836                (br               ) [ 0110000000000000]
i_op_assign             (phi              ) [ 0010000000000000]
row_ind_2_V_load        (load             ) [ 0001111111111111]
row_ind_2_V_1_load      (load             ) [ 0001111111111111]
row_ind_2_V_2_load      (load             ) [ 0001111111111111]
icmp_ln836              (icmp             ) [ 0010000000000000]
init_row_ind            (add              ) [ 0110000000000000]
br_ln836                (br               ) [ 0000000000000000]
tmp_i_i                 (specregionbegin  ) [ 0000000000000000]
speclooptripcount_ln838 (speclooptripcount) [ 0000000000000000]
row_ind_0_V_2           (zext             ) [ 0000000000000000]
switch_ln840            (switch           ) [ 0000000000000000]
store_ln840             (store            ) [ 0000000000000000]
store_ln840             (store            ) [ 0000000000000000]
br_ln840                (br               ) [ 0000000000000000]
store_ln840             (store            ) [ 0000000000000000]
br_ln840                (br               ) [ 0000000000000000]
store_ln840             (store            ) [ 0000000000000000]
br_ln840                (br               ) [ 0000000000000000]
empty                   (specregionend    ) [ 0000000000000000]
br_ln836                (br               ) [ 0110000000000000]
row_ind_2_V_3_load      (load             ) [ 0000000000000000]
init_buf                (zext             ) [ 0011111000000000]
zext_ln850              (zext             ) [ 0011111000000000]
zext_ln887_1            (zext             ) [ 0001111111111111]
zext_ln887              (zext             ) [ 0001111000000000]
br_ln846                (br               ) [ 0011111000000000]
indvars_iv_i_i          (phi              ) [ 0001111000000000]
readind_val_0_i_i       (phi              ) [ 0001110000000000]
i_op_assign_1           (phi              ) [ 0001111000000000]
icmp_ln887              (icmp             ) [ 0001111000000000]
br_ln846                (br               ) [ 0000000000000000]
specloopname_ln846      (specloopname     ) [ 0000000000000000]
tmp_1_i_i               (specregionbegin  ) [ 0000111000000000]
speclooptripcount_ln848 (speclooptripcount) [ 0000000000000000]
add_ln856               (add              ) [ 0011111000000000]
trunc_ln321             (trunc            ) [ 0000110000000000]
br_ln850                (br               ) [ 0001111000000000]
trunc_ln321_1           (trunc            ) [ 0000000110000000]
br_ln861                (br               ) [ 0001111110000000]
index_assign            (phi              ) [ 0000100000000000]
t_V_1                   (phi              ) [ 0000110000000000]
icmp_ln850              (icmp             ) [ 0001111000000000]
col_V_1                 (add              ) [ 0001111000000000]
br_ln850                (br               ) [ 0000000000000000]
readind_val             (add              ) [ 0001111000000000]
switch_ln856            (switch           ) [ 0000000000000000]
tmp_4_i_i               (specregionbegin  ) [ 0000000000000000]
speclooptripcount_ln852 (speclooptripcount) [ 0000000000000000]
specpipeline_ln853      (specpipeline     ) [ 0000000000000000]
zext_ln544              (zext             ) [ 0000000000000000]
p_dst_data_V_read       (read             ) [ 0000000000000000]
buf_0_V_addr            (getelementptr    ) [ 0000000000000000]
buf_1_V_addr            (getelementptr    ) [ 0000000000000000]
buf_2_V_addr            (getelementptr    ) [ 0000000000000000]
store_ln856             (store            ) [ 0000000000000000]
br_ln856                (br               ) [ 0000000000000000]
store_ln856             (store            ) [ 0000000000000000]
br_ln856                (br               ) [ 0000000000000000]
store_ln856             (store            ) [ 0000000000000000]
br_ln856                (br               ) [ 0000000000000000]
empty_9                 (specregionend    ) [ 0000000000000000]
br_ln850                (br               ) [ 0001111000000000]
empty_10                (specregionend    ) [ 0000000000000000]
init_buf_1              (add              ) [ 0011111000000000]
add_ln846               (add              ) [ 0011111000000000]
br_ln846                (br               ) [ 0011111000000000]
t_V                     (phi              ) [ 0000000100000000]
icmp_ln861              (icmp             ) [ 0000000110000000]
col_V                   (add              ) [ 0001000110000000]
br_ln861                (br               ) [ 0000000000000000]
zext_ln544_1            (zext             ) [ 0000000000000000]
buf_0_V_addr_1          (getelementptr    ) [ 0000000010000000]
buf_1_V_addr_1          (getelementptr    ) [ 0000000010000000]
buf_2_V_addr_1          (getelementptr    ) [ 0000000010000000]
add_ln875               (add              ) [ 0000000001111111]
empty_12                (zext             ) [ 0000000001111111]
add_ln875_1             (add              ) [ 0000000001111111]
add_ln758               (add              ) [ 0000000000000000]
sext_ln758              (sext             ) [ 0000000001111111]
br_ln875                (br               ) [ 0000000111111111]
tmp_2_i_i               (specregionbegin  ) [ 0000000000000000]
speclooptripcount_ln863 (speclooptripcount) [ 0000000000000000]
buf_0_V_load            (load             ) [ 0000000000000000]
buf_1_V_load            (load             ) [ 0000000000000000]
buf_2_V_load            (load             ) [ 0000000000000000]
tmp_1                   (mux              ) [ 0000000000000000]
store_ln870             (store            ) [ 0000000000000000]
empty_11                (specregionend    ) [ 0000000000000000]
br_ln861                (br               ) [ 0001000110000000]
row_ind_1_V_1           (phi              ) [ 0000000111111111]
row_ind_0_V             (phi              ) [ 0000000111111111]
zero_ind_V              (phi              ) [ 0000000111111111]
t_V_2                   (phi              ) [ 0000000001111111]
zext_ln887_2            (zext             ) [ 0000000000000000]
icmp_ln875              (icmp             ) [ 0000000001111111]
br_ln875                (br               ) [ 0000000000000000]
specloopname_ln875      (specloopname     ) [ 0000000000000000]
tmp_5_i_i               (specregionbegin  ) [ 0000000000111111]
speclooptripcount_ln877 (speclooptripcount) [ 0000000000000000]
icmp_ln887_1            (icmp             ) [ 0000000000111110]
icmp_ln895              (icmp             ) [ 0000000000000000]
ret_V                   (sub              ) [ 0000000000000000]
ret_V_1                 (sub              ) [ 0000000000000000]
trunc_ln1354            (trunc            ) [ 0000000000000000]
trunc_ln544             (trunc            ) [ 0000000000111110]
tmp                     (bitselect        ) [ 0000000000000000]
and_ln758               (and              ) [ 0000000000111110]
icmp_ln895_1            (icmp             ) [ 0000000000000000]
and_ln758_1             (and              ) [ 0000000000111110]
icmp_ln895_2            (icmp             ) [ 0000000000000000]
and_ln758_2             (and              ) [ 0000000000111110]
trunc_ln321_2           (trunc            ) [ 0000000000111110]
trunc_ln321_3           (trunc            ) [ 0000000000111110]
trunc_ln321_4           (trunc            ) [ 0000000000111110]
br_ln630                (br               ) [ 0000000001111111]
ret_ln507               (ret              ) [ 0000000000000000]
src_buf_1_1_0_i_i       (phi              ) [ 0000000000111110]
src_buf_1_0_0_i_i       (phi              ) [ 0000000000111110]
src_buf_0_1_0_i_i       (phi              ) [ 0000000000111110]
src_buf_0_0_0_i_i       (phi              ) [ 0000000000111110]
src_buf_2_0_0_i_i       (phi              ) [ 0000000000111110]
src_buf_2_1_0_i_i       (phi              ) [ 0000000000111110]
t_V_3                   (phi              ) [ 0000000000111010]
icmp_ln630              (icmp             ) [ 0000000001111111]
col_V_2                 (add              ) [ 0000000001111111]
br_ln630                (br               ) [ 0000000000000000]
specloopname_ln630      (specloopname     ) [ 0000000000000000]
tmp_6_i_i               (specregionbegin  ) [ 0000000000111100]
speclooptripcount_ln632 (speclooptripcount) [ 0000000000000000]
specpipeline_ln633      (specpipeline     ) [ 0000000000000000]
icmp_ln887_2            (icmp             ) [ 0000000000111100]
and_ln636               (and              ) [ 0000000001111111]
br_ln636                (br               ) [ 0000000000000000]
br_ln637                (br               ) [ 0000000000000000]
zext_ln544_2            (zext             ) [ 0000000000000000]
p_dst_data_V_read_1     (read             ) [ 0000000000000000]
buf_0_V_addr_2          (getelementptr    ) [ 0000000000000000]
buf_1_V_addr_2          (getelementptr    ) [ 0000000000000000]
buf_2_V_addr_2          (getelementptr    ) [ 0000000000000000]
switch_ln637            (switch           ) [ 0000000000000000]
store_ln637             (store            ) [ 0000000000000000]
br_ln637                (br               ) [ 0000000000000000]
store_ln637             (store            ) [ 0000000000000000]
br_ln637                (br               ) [ 0000000000000000]
store_ln637             (store            ) [ 0000000000000000]
br_ln637                (br               ) [ 0000000000000000]
zext_ln544_3            (zext             ) [ 0000000000000000]
buf_0_V_addr_3          (getelementptr    ) [ 0000000000100100]
buf_1_V_addr_3          (getelementptr    ) [ 0000000000100100]
buf_2_V_addr_3          (getelementptr    ) [ 0000000000100100]
icmp_ln891              (icmp             ) [ 0000000000100110]
tmp_2                   (mux              ) [ 0000000000000000]
trunc_ln321_5           (trunc            ) [ 0000000000000000]
buf_0_V_load_1          (load             ) [ 0000000000000000]
buf_1_V_load_1          (load             ) [ 0000000000000000]
buf_2_V_load_1          (load             ) [ 0000000000000000]
tmp_3                   (mux              ) [ 0000000000000000]
tmp_4                   (mux              ) [ 0000000000000000]
buf_cop_0_V             (select           ) [ 0000000000000000]
tmp_5                   (mux              ) [ 0000000000000000]
tmp_6                   (mux              ) [ 0000000000000000]
buf_cop_1_V             (select           ) [ 0000000000000000]
tmp_7                   (mux              ) [ 0000000000000000]
tmp_8                   (mux              ) [ 0000000000000000]
buf_cop_2_V             (select           ) [ 0000000000000000]
select_ln769            (select           ) [ 0000000001111111]
select_ln769_1          (select           ) [ 0000000001111111]
select_ln769_2          (select           ) [ 0000000001111111]
icmp_ln895_3            (icmp             ) [ 0000000000100010]
icmp_ln895_4            (icmp             ) [ 0000000000100010]
icmp_ln895_5            (icmp             ) [ 0000000000100010]
icmp_ln895_6            (icmp             ) [ 0000000000100010]
icmp_ln895_7            (icmp             ) [ 0000000000000000]
icmp_ln895_8            (icmp             ) [ 0000000000000000]
icmp_ln895_9            (icmp             ) [ 0000000000000000]
icmp_ln895_10           (icmp             ) [ 0000000000000000]
icmp_ln883              (icmp             ) [ 0000000000000000]
and_ln883_3             (and              ) [ 0000000000000000]
and_ln883_4             (and              ) [ 0000000000000000]
and_ln883_5             (and              ) [ 0000000000000000]
and_ln883_6             (and              ) [ 0000000000100010]
select_ln791            (select           ) [ 0000000001111111]
select_ln791_1          (select           ) [ 0000000001111111]
select_ln791_2          (select           ) [ 0000000001111111]
empty_13                (specregionend    ) [ 0000000000000000]
br_ln630                (br               ) [ 0000000001111111]
and_ln883               (and              ) [ 0000000000000000]
and_ln883_1             (and              ) [ 0000000000000000]
and_ln883_2             (and              ) [ 0000000000000000]
and_ln883_7             (and              ) [ 0000000000000000]
br_ln778                (br               ) [ 0000000000000000]
write_ln695             (write            ) [ 0000000000000000]
br_ln780                (br               ) [ 0000000000000000]
empty_14                (specregionend    ) [ 0000000000000000]
row_V                   (add              ) [ 0000000101111111]
br_ln875                (br               ) [ 0000000101111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_dst_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_mat_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_mat_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_image_height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_image_height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_image_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_image_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i13.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="row_ind_2_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_2_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="row_ind_2_V_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_2_V_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="row_ind_2_V_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_2_V_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="row_ind_2_V_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_2_V_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buf_0_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_0_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_1_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="buf_2_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_image_height_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_image_height_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_image_width_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_image_width_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_data_V_read/5 p_dst_data_V_read_1/11 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln695_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln695/14 "/>
</bind>
</comp>

<comp id="151" class="1004" name="buf_0_V_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="12" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="buf_1_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="12" slack="0"/>
<pin id="161" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="buf_2_V_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="12" slack="0"/>
<pin id="167" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="12" slack="0"/>
<pin id="175" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
<pin id="177" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln856/5 buf_1_V_load/7 store_ln637/11 buf_1_V_load_1/12 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="0"/>
<pin id="185" dir="0" index="4" bw="12" slack="0"/>
<pin id="186" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="8" slack="0"/>
<pin id="188" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln856/5 buf_0_V_load/7 store_ln870/8 store_ln637/11 buf_0_V_load_1/12 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="0"/>
<pin id="196" dir="0" index="4" bw="12" slack="0"/>
<pin id="197" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="198" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
<pin id="199" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln856/5 buf_2_V_load/7 store_ln637/11 buf_2_V_load_1/12 "/>
</bind>
</comp>

<comp id="202" class="1004" name="buf_0_V_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="12" slack="0"/>
<pin id="206" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_1/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="buf_1_V_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="12" slack="0"/>
<pin id="213" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_1/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="buf_2_V_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="12" slack="0"/>
<pin id="220" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr_1/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buf_0_V_addr_2_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="13" slack="0"/>
<pin id="227" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_2/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="buf_1_V_addr_2_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="13" slack="0"/>
<pin id="233" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_2/11 "/>
</bind>
</comp>

<comp id="235" class="1004" name="buf_2_V_addr_2_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="13" slack="0"/>
<pin id="239" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr_2/11 "/>
</bind>
</comp>

<comp id="244" class="1004" name="buf_0_V_addr_3_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="13" slack="0"/>
<pin id="248" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_3/12 "/>
</bind>
</comp>

<comp id="251" class="1004" name="buf_1_V_addr_3_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="13" slack="0"/>
<pin id="255" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_3/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="buf_2_V_addr_3_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="13" slack="0"/>
<pin id="262" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr_3/12 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_op_assign_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="1"/>
<pin id="267" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_op_assign_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="2" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="indvars_iv_i_i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_i_i (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="indvars_iv_i_i_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="12" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv_i_i/3 "/>
</bind>
</comp>

<comp id="286" class="1005" name="readind_val_0_i_i_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="readind_val_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="readind_val_0_i_i_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readind_val_0_i_i/3 "/>
</bind>
</comp>

<comp id="298" class="1005" name="i_op_assign_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2"/>
<pin id="300" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_op_assign_1_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="13" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="index_assign_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="310" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="index_assign (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="index_assign_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_assign/4 "/>
</bind>
</comp>

<comp id="318" class="1005" name="t_V_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="1"/>
<pin id="320" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="t_V_1_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="12" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/4 "/>
</bind>
</comp>

<comp id="330" class="1005" name="t_V_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="1"/>
<pin id="332" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="t_V_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="1" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/7 "/>
</bind>
</comp>

<comp id="341" class="1005" name="row_ind_1_V_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="0"/>
<pin id="343" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="row_ind_1_V_1_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="3"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="13" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_1_V_1/9 "/>
</bind>
</comp>

<comp id="351" class="1005" name="row_ind_0_V_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="13" slack="0"/>
<pin id="353" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_0_V (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="row_ind_0_V_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="13" slack="3"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="13" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_0_V/9 "/>
</bind>
</comp>

<comp id="362" class="1005" name="zero_ind_V_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="13" slack="0"/>
<pin id="364" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="zero_ind_V (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="zero_ind_V_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="13" slack="3"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="13" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zero_ind_V/9 "/>
</bind>
</comp>

<comp id="374" class="1005" name="t_V_2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="13" slack="1"/>
<pin id="376" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="t_V_2_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="13" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/9 "/>
</bind>
</comp>

<comp id="386" class="1005" name="src_buf_1_1_0_i_i_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_1_1_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="src_buf_1_1_0_i_i_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="8" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_1_1_0_i_i/10 "/>
</bind>
</comp>

<comp id="398" class="1005" name="src_buf_1_0_0_i_i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_1_0_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="src_buf_1_0_0_i_i_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="8" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_1_0_0_i_i/10 "/>
</bind>
</comp>

<comp id="410" class="1005" name="src_buf_0_1_0_i_i_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_0_1_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="src_buf_0_1_0_i_i_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="8" slack="1"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_0_1_0_i_i/10 "/>
</bind>
</comp>

<comp id="422" class="1005" name="src_buf_0_0_0_i_i_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_0_0_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="src_buf_0_0_0_i_i_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="8" slack="1"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_0_0_0_i_i/10 "/>
</bind>
</comp>

<comp id="434" class="1005" name="src_buf_2_0_0_i_i_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="1"/>
<pin id="436" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_2_0_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="src_buf_2_0_0_i_i_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="8" slack="1"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_2_0_0_i_i/10 "/>
</bind>
</comp>

<comp id="446" class="1005" name="src_buf_2_1_0_i_i_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="1"/>
<pin id="448" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_2_1_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="src_buf_2_1_0_i_i_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="8" slack="1"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_2_1_0_i_i/10 "/>
</bind>
</comp>

<comp id="458" class="1005" name="t_V_3_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="13" slack="1"/>
<pin id="460" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="t_V_3_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="13" slack="0"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/10 "/>
</bind>
</comp>

<comp id="470" class="1004" name="row_ind_2_V_load_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="13" slack="1"/>
<pin id="472" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_2_V_load/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="row_ind_2_V_1_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="13" slack="1"/>
<pin id="475" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_2_V_1_load/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="row_ind_2_V_2_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="13" slack="1"/>
<pin id="478" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_2_V_2_load/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln836_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="0" index="1" bw="2" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln836/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="init_row_ind_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="init_row_ind/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="row_ind_0_V_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_ind_0_V_2/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln840_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="2" slack="0"/>
<pin id="497" dir="0" index="1" bw="13" slack="1"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln840/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln840_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="13" slack="1"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln840/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln840_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="0" index="1" bw="13" slack="1"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln840/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln840_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="13" slack="1"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln840/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="row_ind_2_V_3_load_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="13" slack="1"/>
<pin id="517" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_2_V_3_load/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="init_buf_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="13" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="init_buf/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln850_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln850/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln887_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="12" slack="1"/>
<pin id="527" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln887_1/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln887_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="13" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln887/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln887_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="1"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln856_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="12" slack="1"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln856/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln321_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln321_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="13" slack="1"/>
<pin id="548" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_1/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln850_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="1"/>
<pin id="552" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln850/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="col_V_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V_1/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="readind_val_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="readind_val/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln544_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="12" slack="1"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="init_buf_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="2"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="init_buf_1/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln846_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="12" slack="3"/>
<pin id="582" dir="0" index="1" bw="32" slack="2"/>
<pin id="583" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln846/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln861_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="12" slack="0"/>
<pin id="587" dir="0" index="1" bw="12" slack="3"/>
<pin id="588" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln861/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="col_V_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln544_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln875_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="12" slack="2"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln875/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="empty_12_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="3"/>
<pin id="610" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_12/7 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln875_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="12" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln875_1/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln758_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="12" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln758/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sext_ln758_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="13" slack="0"/>
<pin id="625" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln758/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="0" index="2" bw="8" slack="0"/>
<pin id="631" dir="0" index="3" bw="8" slack="0"/>
<pin id="632" dir="0" index="4" bw="2" slack="2"/>
<pin id="633" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln887_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="13" slack="0"/>
<pin id="641" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln887_2/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="icmp_ln875_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="13" slack="0"/>
<pin id="645" dir="0" index="1" bw="13" slack="1"/>
<pin id="646" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln875/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln887_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="13" slack="0"/>
<pin id="650" dir="0" index="1" bw="13" slack="1"/>
<pin id="651" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/9 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln895_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="13" slack="0"/>
<pin id="655" dir="0" index="1" bw="13" slack="1"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="ret_V_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="13" slack="0"/>
<pin id="660" dir="0" index="1" bw="13" slack="1"/>
<pin id="661" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="663" class="1004" name="ret_V_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="3" slack="0"/>
<pin id="665" dir="0" index="1" bw="14" slack="0"/>
<pin id="666" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/9 "/>
</bind>
</comp>

<comp id="669" class="1004" name="trunc_ln1354_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="14" slack="0"/>
<pin id="671" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1354/9 "/>
</bind>
</comp>

<comp id="673" class="1004" name="trunc_ln544_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="14" slack="0"/>
<pin id="675" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln544/9 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="14" slack="0"/>
<pin id="680" dir="0" index="2" bw="5" slack="0"/>
<pin id="681" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="685" class="1004" name="and_ln758_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln758/9 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln895_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="13" slack="0"/>
<pin id="693" dir="0" index="1" bw="13" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_1/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="and_ln758_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln758_1/9 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln895_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="14" slack="0"/>
<pin id="705" dir="0" index="1" bw="14" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_2/9 "/>
</bind>
</comp>

<comp id="709" class="1004" name="and_ln758_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln758_2/9 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln321_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="13" slack="0"/>
<pin id="717" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_2/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="trunc_ln321_3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="13" slack="0"/>
<pin id="721" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_3/9 "/>
</bind>
</comp>

<comp id="723" class="1004" name="trunc_ln321_4_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="13" slack="0"/>
<pin id="725" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_4/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="icmp_ln630_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="13" slack="0"/>
<pin id="729" dir="0" index="1" bw="13" slack="2"/>
<pin id="730" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln630/10 "/>
</bind>
</comp>

<comp id="732" class="1004" name="col_V_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="13" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V_2/10 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln887_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="13" slack="0"/>
<pin id="740" dir="0" index="1" bw="13" slack="4"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_2/10 "/>
</bind>
</comp>

<comp id="743" class="1004" name="and_ln636_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln636/10 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln544_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="13" slack="1"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/11 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln544_3_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="13" slack="2"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/12 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln891_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="13" slack="2"/>
<pin id="764" dir="0" index="1" bw="13" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/12 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_2_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="13" slack="0"/>
<pin id="770" dir="0" index="1" bw="13" slack="4"/>
<pin id="771" dir="0" index="2" bw="13" slack="4"/>
<pin id="772" dir="0" index="3" bw="13" slack="4"/>
<pin id="773" dir="0" index="4" bw="2" slack="4"/>
<pin id="774" dir="1" index="5" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="779" class="1004" name="trunc_ln321_5_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="13" slack="0"/>
<pin id="781" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_5/13 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_3_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="0"/>
<pin id="786" dir="0" index="2" bw="8" slack="0"/>
<pin id="787" dir="0" index="3" bw="8" slack="0"/>
<pin id="788" dir="0" index="4" bw="2" slack="0"/>
<pin id="789" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_4_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="0"/>
<pin id="797" dir="0" index="1" bw="8" slack="0"/>
<pin id="798" dir="0" index="2" bw="8" slack="0"/>
<pin id="799" dir="0" index="3" bw="8" slack="0"/>
<pin id="800" dir="0" index="4" bw="2" slack="4"/>
<pin id="801" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="806" class="1004" name="buf_cop_0_V_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="4"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="0" index="2" bw="8" slack="0"/>
<pin id="810" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_cop_0_V/13 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_5_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="0"/>
<pin id="816" dir="0" index="2" bw="8" slack="0"/>
<pin id="817" dir="0" index="3" bw="8" slack="0"/>
<pin id="818" dir="0" index="4" bw="2" slack="0"/>
<pin id="819" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_6_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="0" index="1" bw="8" slack="0"/>
<pin id="828" dir="0" index="2" bw="8" slack="0"/>
<pin id="829" dir="0" index="3" bw="8" slack="0"/>
<pin id="830" dir="0" index="4" bw="2" slack="4"/>
<pin id="831" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="836" class="1004" name="buf_cop_1_V_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="4"/>
<pin id="838" dir="0" index="1" bw="8" slack="0"/>
<pin id="839" dir="0" index="2" bw="8" slack="0"/>
<pin id="840" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_cop_1_V/13 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_7_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="0" index="1" bw="8" slack="0"/>
<pin id="846" dir="0" index="2" bw="8" slack="0"/>
<pin id="847" dir="0" index="3" bw="8" slack="0"/>
<pin id="848" dir="0" index="4" bw="2" slack="0"/>
<pin id="849" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_8_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="0"/>
<pin id="858" dir="0" index="2" bw="8" slack="0"/>
<pin id="859" dir="0" index="3" bw="8" slack="0"/>
<pin id="860" dir="0" index="4" bw="2" slack="4"/>
<pin id="861" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="866" class="1004" name="buf_cop_2_V_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="4"/>
<pin id="868" dir="0" index="1" bw="8" slack="0"/>
<pin id="869" dir="0" index="2" bw="8" slack="0"/>
<pin id="870" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_cop_2_V/13 "/>
</bind>
</comp>

<comp id="873" class="1004" name="select_ln769_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="3"/>
<pin id="875" dir="0" index="1" bw="8" slack="0"/>
<pin id="876" dir="0" index="2" bw="8" slack="3"/>
<pin id="877" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln769/13 "/>
</bind>
</comp>

<comp id="880" class="1004" name="select_ln769_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="3"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="0" index="2" bw="8" slack="3"/>
<pin id="884" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln769_1/13 "/>
</bind>
</comp>

<comp id="887" class="1004" name="select_ln769_2_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="3"/>
<pin id="889" dir="0" index="1" bw="8" slack="0"/>
<pin id="890" dir="0" index="2" bw="8" slack="3"/>
<pin id="891" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln769_2/13 "/>
</bind>
</comp>

<comp id="894" class="1004" name="icmp_ln895_3_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="3"/>
<pin id="896" dir="0" index="1" bw="8" slack="3"/>
<pin id="897" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_3/13 "/>
</bind>
</comp>

<comp id="900" class="1004" name="icmp_ln895_4_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="3"/>
<pin id="902" dir="0" index="1" bw="8" slack="0"/>
<pin id="903" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_4/13 "/>
</bind>
</comp>

<comp id="906" class="1004" name="icmp_ln895_5_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="3"/>
<pin id="908" dir="0" index="1" bw="8" slack="3"/>
<pin id="909" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_5/13 "/>
</bind>
</comp>

<comp id="912" class="1004" name="icmp_ln895_6_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="3"/>
<pin id="914" dir="0" index="1" bw="8" slack="3"/>
<pin id="915" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_6/13 "/>
</bind>
</comp>

<comp id="918" class="1004" name="icmp_ln895_7_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="3"/>
<pin id="920" dir="0" index="1" bw="8" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_7/13 "/>
</bind>
</comp>

<comp id="924" class="1004" name="icmp_ln895_8_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="3"/>
<pin id="926" dir="0" index="1" bw="8" slack="3"/>
<pin id="927" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_8/13 "/>
</bind>
</comp>

<comp id="930" class="1004" name="icmp_ln895_9_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="3"/>
<pin id="932" dir="0" index="1" bw="8" slack="3"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_9/13 "/>
</bind>
</comp>

<comp id="936" class="1004" name="icmp_ln895_10_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="3"/>
<pin id="938" dir="0" index="1" bw="8" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_10/13 "/>
</bind>
</comp>

<comp id="942" class="1004" name="icmp_ln883_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="3"/>
<pin id="944" dir="0" index="1" bw="8" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/13 "/>
</bind>
</comp>

<comp id="948" class="1004" name="and_ln883_3_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="0"/>
<pin id="951" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln883_3/13 "/>
</bind>
</comp>

<comp id="954" class="1004" name="and_ln883_4_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="1" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln883_4/13 "/>
</bind>
</comp>

<comp id="960" class="1004" name="and_ln883_5_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln883_5/13 "/>
</bind>
</comp>

<comp id="966" class="1004" name="and_ln883_6_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln883_6/13 "/>
</bind>
</comp>

<comp id="972" class="1004" name="select_ln791_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="0" index="1" bw="8" slack="0"/>
<pin id="975" dir="0" index="2" bw="8" slack="3"/>
<pin id="976" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln791/13 "/>
</bind>
</comp>

<comp id="979" class="1004" name="select_ln791_1_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="0" index="1" bw="8" slack="0"/>
<pin id="982" dir="0" index="2" bw="8" slack="3"/>
<pin id="983" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln791_1/13 "/>
</bind>
</comp>

<comp id="986" class="1004" name="select_ln791_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="1"/>
<pin id="988" dir="0" index="1" bw="8" slack="0"/>
<pin id="989" dir="0" index="2" bw="8" slack="3"/>
<pin id="990" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln791_2/13 "/>
</bind>
</comp>

<comp id="993" class="1004" name="and_ln883_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="1"/>
<pin id="995" dir="0" index="1" bw="1" slack="1"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln883/14 "/>
</bind>
</comp>

<comp id="997" class="1004" name="and_ln883_1_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="1"/>
<pin id="999" dir="0" index="1" bw="1" slack="1"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln883_1/14 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="and_ln883_2_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="0" index="1" bw="1" slack="0"/>
<pin id="1004" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln883_2/14 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="and_ln883_7_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln883_7/14 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="row_V_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="13" slack="2"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V/15 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="row_ind_2_V_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="13" slack="1"/>
<pin id="1021" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_2_V "/>
</bind>
</comp>

<comp id="1025" class="1005" name="row_ind_2_V_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="13" slack="1"/>
<pin id="1027" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_2_V_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="row_ind_2_V_2_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="13" slack="1"/>
<pin id="1033" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_2_V_2 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="row_ind_2_V_3_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="13" slack="1"/>
<pin id="1039" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_2_V_3 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="p_image_height_read_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="12" slack="3"/>
<pin id="1045" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="p_image_height_read "/>
</bind>
</comp>

<comp id="1048" class="1005" name="p_image_width_read_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="12" slack="1"/>
<pin id="1050" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_image_width_read "/>
</bind>
</comp>

<comp id="1055" class="1005" name="row_ind_2_V_load_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="13" slack="3"/>
<pin id="1057" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="row_ind_2_V_load "/>
</bind>
</comp>

<comp id="1060" class="1005" name="row_ind_2_V_1_load_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="13" slack="1"/>
<pin id="1062" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_2_V_1_load "/>
</bind>
</comp>

<comp id="1066" class="1005" name="row_ind_2_V_2_load_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="13" slack="3"/>
<pin id="1068" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="row_ind_2_V_2_load "/>
</bind>
</comp>

<comp id="1074" class="1005" name="init_row_ind_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="2" slack="0"/>
<pin id="1076" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="init_row_ind "/>
</bind>
</comp>

<comp id="1079" class="1005" name="init_buf_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="1"/>
<pin id="1081" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="init_buf "/>
</bind>
</comp>

<comp id="1084" class="1005" name="zext_ln850_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="1"/>
<pin id="1086" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln850 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="zext_ln887_1_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="13" slack="2"/>
<pin id="1093" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln887_1 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="zext_ln887_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="1"/>
<pin id="1099" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln887 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="icmp_ln887_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="1"/>
<pin id="1104" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="add_ln856_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="0"/>
<pin id="1108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln856 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="trunc_ln321_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="2" slack="1"/>
<pin id="1113" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln321 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="trunc_ln321_1_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="2" slack="2"/>
<pin id="1117" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln321_1 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="icmp_ln850_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln850 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="col_V_1_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="12" slack="0"/>
<pin id="1126" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="col_V_1 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="readind_val_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="32" slack="0"/>
<pin id="1131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="readind_val "/>
</bind>
</comp>

<comp id="1134" class="1005" name="init_buf_1_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="1"/>
<pin id="1136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="init_buf_1 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="add_ln846_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln846 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="col_V_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="12" slack="0"/>
<pin id="1149" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="col_V "/>
</bind>
</comp>

<comp id="1152" class="1005" name="buf_0_V_addr_1_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="12" slack="1"/>
<pin id="1154" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_addr_1 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="buf_1_V_addr_1_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="12" slack="1"/>
<pin id="1160" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_V_addr_1 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="buf_2_V_addr_1_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="12" slack="1"/>
<pin id="1165" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_V_addr_1 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="add_ln875_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="13" slack="2"/>
<pin id="1170" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln875 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="empty_12_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="13" slack="1"/>
<pin id="1175" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="add_ln875_1_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="13" slack="1"/>
<pin id="1180" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln875_1 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="sext_ln758_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="14" slack="1"/>
<pin id="1185" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln758 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="icmp_ln875_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln875 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="icmp_ln887_1_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="1"/>
<pin id="1195" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln887_1 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="trunc_ln544_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="2" slack="4"/>
<pin id="1200" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln544 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="and_ln758_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="4"/>
<pin id="1205" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln758 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="and_ln758_1_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="4"/>
<pin id="1210" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln758_1 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="and_ln758_2_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="4"/>
<pin id="1215" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln758_2 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="trunc_ln321_2_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="2" slack="2"/>
<pin id="1220" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln321_2 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="trunc_ln321_3_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="2" slack="4"/>
<pin id="1225" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln321_3 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="trunc_ln321_4_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="2" slack="4"/>
<pin id="1230" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln321_4 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="icmp_ln630_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="1"/>
<pin id="1235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln630 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="col_V_2_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="13" slack="0"/>
<pin id="1239" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="col_V_2 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="icmp_ln887_2_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="1" slack="3"/>
<pin id="1244" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln887_2 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="and_ln636_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="1"/>
<pin id="1251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln636 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="buf_0_V_addr_3_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="12" slack="1"/>
<pin id="1255" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_addr_3 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="buf_1_V_addr_3_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="12" slack="1"/>
<pin id="1260" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_V_addr_3 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="buf_2_V_addr_3_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="12" slack="1"/>
<pin id="1265" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_V_addr_3 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="icmp_ln891_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="1"/>
<pin id="1270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln891 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="select_ln769_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="1"/>
<pin id="1277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln769 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="select_ln769_1_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="8" slack="1"/>
<pin id="1282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln769_1 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="select_ln769_2_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="1"/>
<pin id="1287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln769_2 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="icmp_ln895_3_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="1"/>
<pin id="1292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln895_3 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="icmp_ln895_4_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="1"/>
<pin id="1297" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln895_4 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="icmp_ln895_5_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="1"/>
<pin id="1302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln895_5 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="icmp_ln895_6_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln895_6 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="and_ln883_6_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="1"/>
<pin id="1312" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln883_6 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="select_ln791_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="8" slack="1"/>
<pin id="1317" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln791 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="select_ln791_1_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="8" slack="1"/>
<pin id="1322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln791_1 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="select_ln791_2_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="1"/>
<pin id="1327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln791_2 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="row_V_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="13" slack="1"/>
<pin id="1332" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="96" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="66" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="66" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="178"><net_src comp="138" pin="2"/><net_sink comp="169" pin=4"/></net>

<net id="179"><net_src comp="157" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="189"><net_src comp="138" pin="2"/><net_sink comp="180" pin=4"/></net>

<net id="190"><net_src comp="151" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="200"><net_src comp="138" pin="2"/><net_sink comp="191" pin=4"/></net>

<net id="201"><net_src comp="163" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="207"><net_src comp="66" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="202" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="214"><net_src comp="66" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="209" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="221"><net_src comp="66" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="216" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="228"><net_src comp="66" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="66" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="242"><net_src comp="223" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="243"><net_src comp="235" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="285"><net_src comp="279" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="307"><net_src comp="301" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="317"><net_src comp="286" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="54" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="350"><net_src comp="344" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="360"><net_src comp="341" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="361"><net_src comp="354" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="372"><net_src comp="351" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="378" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="389"><net_src comp="88" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="390" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="401"><net_src comp="88" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="88" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="414" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="425"><net_src comp="88" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="426" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="437"><net_src comp="88" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="438" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="449"><net_src comp="88" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="450" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="461"><net_src comp="90" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="462" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="483"><net_src comp="269" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="36" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="269" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="38" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="269" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="491" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="491" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="491" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="531"><net_src comp="476" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="301" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="290" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="301" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="311" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="276" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="322" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="56" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="311" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="8" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="318" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="578"><net_src comp="298" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="8" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="276" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="334" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="334" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="56" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="334" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="607"><net_src comp="68" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="615"><net_src comp="608" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="68" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="608" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="70" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="634"><net_src comp="74" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="180" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="169" pin="3"/><net_sink comp="627" pin=2"/></net>

<net id="637"><net_src comp="191" pin="3"/><net_sink comp="627" pin=3"/></net>

<net id="638"><net_src comp="627" pin="5"/><net_sink comp="180" pin=4"/></net>

<net id="642"><net_src comp="378" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="378" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="378" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="639" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="639" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="80" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="658" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="663" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="82" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="663" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="84" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="689"><net_src comp="653" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="677" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="669" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="68" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="653" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="691" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="658" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="86" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="653" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="344" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="366" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="354" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="462" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="462" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="68" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="462" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="738" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="458" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="758"><net_src comp="458" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="766"><net_src comp="458" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="90" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="775"><net_src comp="94" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="362" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="351" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="778"><net_src comp="341" pin="1"/><net_sink comp="768" pin=3"/></net>

<net id="782"><net_src comp="768" pin="5"/><net_sink comp="779" pin=0"/></net>

<net id="790"><net_src comp="74" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="180" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="792"><net_src comp="169" pin="3"/><net_sink comp="783" pin=2"/></net>

<net id="793"><net_src comp="191" pin="3"/><net_sink comp="783" pin=3"/></net>

<net id="794"><net_src comp="779" pin="1"/><net_sink comp="783" pin=4"/></net>

<net id="802"><net_src comp="74" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="180" pin="3"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="169" pin="3"/><net_sink comp="795" pin=2"/></net>

<net id="805"><net_src comp="191" pin="3"/><net_sink comp="795" pin=3"/></net>

<net id="811"><net_src comp="783" pin="5"/><net_sink comp="806" pin=1"/></net>

<net id="812"><net_src comp="795" pin="5"/><net_sink comp="806" pin=2"/></net>

<net id="820"><net_src comp="74" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="180" pin="3"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="169" pin="3"/><net_sink comp="813" pin=2"/></net>

<net id="823"><net_src comp="191" pin="3"/><net_sink comp="813" pin=3"/></net>

<net id="824"><net_src comp="779" pin="1"/><net_sink comp="813" pin=4"/></net>

<net id="832"><net_src comp="74" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="180" pin="3"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="169" pin="3"/><net_sink comp="825" pin=2"/></net>

<net id="835"><net_src comp="191" pin="3"/><net_sink comp="825" pin=3"/></net>

<net id="841"><net_src comp="813" pin="5"/><net_sink comp="836" pin=1"/></net>

<net id="842"><net_src comp="825" pin="5"/><net_sink comp="836" pin=2"/></net>

<net id="850"><net_src comp="74" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="180" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="169" pin="3"/><net_sink comp="843" pin=2"/></net>

<net id="853"><net_src comp="191" pin="3"/><net_sink comp="843" pin=3"/></net>

<net id="854"><net_src comp="779" pin="1"/><net_sink comp="843" pin=4"/></net>

<net id="862"><net_src comp="74" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="180" pin="3"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="169" pin="3"/><net_sink comp="855" pin=2"/></net>

<net id="865"><net_src comp="191" pin="3"/><net_sink comp="855" pin=3"/></net>

<net id="871"><net_src comp="843" pin="5"/><net_sink comp="866" pin=1"/></net>

<net id="872"><net_src comp="855" pin="5"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="806" pin="3"/><net_sink comp="873" pin=1"/></net>

<net id="879"><net_src comp="410" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="885"><net_src comp="836" pin="3"/><net_sink comp="880" pin=1"/></net>

<net id="886"><net_src comp="386" pin="1"/><net_sink comp="880" pin=2"/></net>

<net id="892"><net_src comp="866" pin="3"/><net_sink comp="887" pin=1"/></net>

<net id="893"><net_src comp="446" pin="1"/><net_sink comp="887" pin=2"/></net>

<net id="898"><net_src comp="386" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="398" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="386" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="880" pin="3"/><net_sink comp="900" pin=1"/></net>

<net id="910"><net_src comp="386" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="422" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="386" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="410" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="386" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="873" pin="3"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="386" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="434" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="386" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="446" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="386" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="887" pin="3"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="386" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="88" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="918" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="924" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="936" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="942" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="964"><net_src comp="954" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="930" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="960" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="948" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="977"><net_src comp="873" pin="3"/><net_sink comp="972" pin=1"/></net>

<net id="978"><net_src comp="410" pin="1"/><net_sink comp="972" pin=2"/></net>

<net id="984"><net_src comp="880" pin="3"/><net_sink comp="979" pin=1"/></net>

<net id="985"><net_src comp="386" pin="1"/><net_sink comp="979" pin=2"/></net>

<net id="991"><net_src comp="887" pin="3"/><net_sink comp="986" pin=1"/></net>

<net id="992"><net_src comp="446" pin="1"/><net_sink comp="986" pin=2"/></net>

<net id="1005"><net_src comp="997" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="993" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="1001" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1012"><net_src comp="1007" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="1017"><net_src comp="374" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="68" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1022"><net_src comp="98" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="1028"><net_src comp="102" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1034"><net_src comp="106" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1040"><net_src comp="110" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1046"><net_src comp="126" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1051"><net_src comp="132" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1054"><net_src comp="1048" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1058"><net_src comp="470" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1063"><net_src comp="473" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1069"><net_src comp="476" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1077"><net_src comp="485" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1082"><net_src comp="518" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1087"><net_src comp="522" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1090"><net_src comp="1084" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1094"><net_src comp="525" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1100"><net_src comp="528" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1105"><net_src comp="532" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="537" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1114"><net_src comp="542" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="546" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="627" pin=4"/></net>

<net id="1123"><net_src comp="549" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1127"><net_src comp="555" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1132"><net_src comp="561" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1137"><net_src comp="574" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1142"><net_src comp="580" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1150"><net_src comp="590" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1155"><net_src comp="202" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1161"><net_src comp="209" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1166"><net_src comp="216" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1171"><net_src comp="603" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1176"><net_src comp="608" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1181"><net_src comp="611" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="1186"><net_src comp="623" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="1192"><net_src comp="643" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="648" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1201"><net_src comp="673" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="768" pin=4"/></net>

<net id="1206"><net_src comp="685" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1211"><net_src comp="697" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1216"><net_src comp="709" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1221"><net_src comp="715" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="855" pin=4"/></net>

<net id="1226"><net_src comp="719" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="795" pin=4"/></net>

<net id="1231"><net_src comp="723" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="825" pin=4"/></net>

<net id="1236"><net_src comp="727" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1240"><net_src comp="732" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1245"><net_src comp="738" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1248"><net_src comp="1242" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1252"><net_src comp="743" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1256"><net_src comp="244" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1261"><net_src comp="251" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1266"><net_src comp="258" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1271"><net_src comp="762" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1273"><net_src comp="1268" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1274"><net_src comp="1268" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1278"><net_src comp="873" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1283"><net_src comp="880" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1288"><net_src comp="887" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="1293"><net_src comp="894" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1298"><net_src comp="900" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="993" pin=1"/></net>

<net id="1303"><net_src comp="906" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1308"><net_src comp="912" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1313"><net_src comp="966" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1318"><net_src comp="972" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="1323"><net_src comp="979" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1328"><net_src comp="986" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1333"><net_src comp="1013" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="378" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_mat_data_V | {14 }
 - Input state : 
	Port: xFfastnms5781 : p_dst_data_V | {5 11 }
	Port: xFfastnms5781 : p_dst_mat_data_V | {}
	Port: xFfastnms5781 : p_image_height | {1 }
	Port: xFfastnms5781 : p_image_width | {1 }
  - Chain level:
	State 1
		specmemcore_ln831 : 1
	State 2
		icmp_ln836 : 1
		init_row_ind : 1
		br_ln836 : 2
		row_ind_0_V_2 : 1
		switch_ln840 : 1
		store_ln840 : 2
		store_ln840 : 2
		store_ln840 : 2
		store_ln840 : 2
		empty : 1
		init_buf : 1
		zext_ln887 : 1
	State 3
		icmp_ln887 : 1
		br_ln846 : 2
		add_ln856 : 1
		trunc_ln321 : 1
	State 4
		icmp_ln850 : 1
		col_V_1 : 1
		br_ln850 : 2
		readind_val : 1
	State 5
		buf_0_V_addr : 1
		buf_1_V_addr : 1
		buf_2_V_addr : 1
		store_ln856 : 2
		store_ln856 : 2
		store_ln856 : 2
		empty_9 : 1
	State 6
	State 7
		icmp_ln861 : 1
		col_V : 1
		br_ln861 : 2
		zext_ln544_1 : 1
		buf_0_V_addr_1 : 2
		buf_0_V_load : 3
		buf_1_V_addr_1 : 2
		buf_1_V_load : 3
		buf_2_V_addr_1 : 2
		buf_2_V_load : 3
		add_ln875_1 : 1
		add_ln758 : 1
		sext_ln758 : 2
	State 8
		tmp_1 : 1
		store_ln870 : 2
		empty_11 : 1
	State 9
		zext_ln887_2 : 1
		icmp_ln875 : 1
		br_ln875 : 2
		icmp_ln887_1 : 1
		icmp_ln895 : 2
		ret_V : 2
		ret_V_1 : 3
		trunc_ln1354 : 4
		trunc_ln544 : 4
		tmp : 4
		and_ln758 : 5
		icmp_ln895_1 : 5
		and_ln758_1 : 6
		icmp_ln895_2 : 3
		and_ln758_2 : 4
		trunc_ln321_2 : 1
		trunc_ln321_3 : 1
		trunc_ln321_4 : 1
	State 10
		icmp_ln630 : 1
		col_V_2 : 1
		br_ln630 : 2
		icmp_ln887_2 : 1
		and_ln636 : 2
		br_ln636 : 2
	State 11
		buf_0_V_addr_2 : 1
		buf_1_V_addr_2 : 1
		buf_2_V_addr_2 : 1
		store_ln637 : 2
		store_ln637 : 2
		store_ln637 : 2
	State 12
		buf_0_V_addr_3 : 1
		buf_0_V_load_1 : 2
		buf_1_V_addr_3 : 1
		buf_1_V_load_1 : 2
		buf_2_V_addr_3 : 1
		buf_2_V_load_1 : 2
	State 13
		trunc_ln321_5 : 1
		tmp_3 : 2
		tmp_4 : 1
		buf_cop_0_V : 3
		tmp_5 : 2
		tmp_6 : 1
		buf_cop_1_V : 3
		tmp_7 : 2
		tmp_8 : 1
		buf_cop_2_V : 3
		select_ln769 : 4
		select_ln769_1 : 4
		select_ln769_2 : 4
		icmp_ln895_4 : 5
		icmp_ln895_7 : 5
		icmp_ln895_10 : 5
		and_ln883_3 : 6
		and_ln883_4 : 6
		and_ln883_5 : 6
		and_ln883_6 : 6
		select_ln791 : 5
		select_ln791_1 : 5
		select_ln791_2 : 5
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |       init_row_ind_fu_485       |    0    |    3    |
|          |         add_ln856_fu_537        |    0    |    32   |
|          |          col_V_1_fu_555         |    0    |    12   |
|          |        readind_val_fu_561       |    0    |    32   |
|          |        init_buf_1_fu_574        |    0    |    32   |
|    add   |         add_ln846_fu_580        |    0    |    32   |
|          |           col_V_fu_590          |    0    |    12   |
|          |         add_ln875_fu_603        |    0    |    12   |
|          |        add_ln875_1_fu_611       |    0    |    12   |
|          |         add_ln758_fu_617        |    0    |    12   |
|          |          col_V_2_fu_732         |    0    |    13   |
|          |          row_V_fu_1013          |    0    |    13   |
|----------|---------------------------------|---------|---------|
|          |        icmp_ln836_fu_479        |    0    |    1    |
|          |        icmp_ln887_fu_532        |    0    |    12   |
|          |        icmp_ln850_fu_549        |    0    |    12   |
|          |        icmp_ln861_fu_585        |    0    |    5    |
|          |        icmp_ln875_fu_643        |    0    |    6    |
|          |       icmp_ln887_1_fu_648       |    0    |    6    |
|          |        icmp_ln895_fu_653        |    0    |    6    |
|          |       icmp_ln895_1_fu_691       |    0    |    6    |
|          |       icmp_ln895_2_fu_703       |    0    |    6    |
|          |        icmp_ln630_fu_727        |    0    |    6    |
|   icmp   |       icmp_ln887_2_fu_738       |    0    |    6    |
|          |        icmp_ln891_fu_762        |    0    |    6    |
|          |       icmp_ln895_3_fu_894       |    0    |    4    |
|          |       icmp_ln895_4_fu_900       |    0    |    4    |
|          |       icmp_ln895_5_fu_906       |    0    |    4    |
|          |       icmp_ln895_6_fu_912       |    0    |    4    |
|          |       icmp_ln895_7_fu_918       |    0    |    4    |
|          |       icmp_ln895_8_fu_924       |    0    |    4    |
|          |       icmp_ln895_9_fu_930       |    0    |    4    |
|          |       icmp_ln895_10_fu_936      |    0    |    4    |
|          |        icmp_ln883_fu_942        |    0    |    4    |
|----------|---------------------------------|---------|---------|
|          |           tmp_1_fu_627          |    0    |    13   |
|          |           tmp_2_fu_768          |    0    |    13   |
|          |           tmp_3_fu_783          |    0    |    13   |
|    mux   |           tmp_4_fu_795          |    0    |    13   |
|          |           tmp_5_fu_813          |    0    |    13   |
|          |           tmp_6_fu_825          |    0    |    13   |
|          |           tmp_7_fu_843          |    0    |    13   |
|          |           tmp_8_fu_855          |    0    |    13   |
|----------|---------------------------------|---------|---------|
|          |        buf_cop_0_V_fu_806       |    0    |    8    |
|          |        buf_cop_1_V_fu_836       |    0    |    8    |
|          |        buf_cop_2_V_fu_866       |    0    |    8    |
|          |       select_ln769_fu_873       |    0    |    8    |
|  select  |      select_ln769_1_fu_880      |    0    |    8    |
|          |      select_ln769_2_fu_887      |    0    |    8    |
|          |       select_ln791_fu_972       |    0    |    8    |
|          |      select_ln791_1_fu_979      |    0    |    8    |
|          |      select_ln791_2_fu_986      |    0    |    8    |
|----------|---------------------------------|---------|---------|
|    sub   |           ret_V_fu_658          |    0    |    13   |
|          |          ret_V_1_fu_663         |    0    |    14   |
|----------|---------------------------------|---------|---------|
|          |         and_ln758_fu_685        |    0    |    1    |
|          |        and_ln758_1_fu_697       |    0    |    1    |
|          |        and_ln758_2_fu_709       |    0    |    1    |
|          |         and_ln636_fu_743        |    0    |    1    |
|          |        and_ln883_3_fu_948       |    0    |    1    |
|    and   |        and_ln883_4_fu_954       |    0    |    1    |
|          |        and_ln883_5_fu_960       |    0    |    1    |
|          |        and_ln883_6_fu_966       |    0    |    1    |
|          |         and_ln883_fu_993        |    0    |    1    |
|          |        and_ln883_1_fu_997       |    0    |    1    |
|          |       and_ln883_2_fu_1001       |    0    |    1    |
|          |       and_ln883_7_fu_1007       |    0    |    1    |
|----------|---------------------------------|---------|---------|
|          | p_image_height_read_read_fu_126 |    0    |    0    |
|   read   |  p_image_width_read_read_fu_132 |    0    |    0    |
|          |         grp_read_fu_138         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln695_write_fu_144    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       row_ind_0_V_2_fu_491      |    0    |    0    |
|          |         init_buf_fu_518         |    0    |    0    |
|          |        zext_ln850_fu_522        |    0    |    0    |
|          |       zext_ln887_1_fu_525       |    0    |    0    |
|          |        zext_ln887_fu_528        |    0    |    0    |
|   zext   |        zext_ln544_fu_567        |    0    |    0    |
|          |       zext_ln544_1_fu_596       |    0    |    0    |
|          |         empty_12_fu_608         |    0    |    0    |
|          |       zext_ln887_2_fu_639       |    0    |    0    |
|          |       zext_ln544_2_fu_748       |    0    |    0    |
|          |       zext_ln544_3_fu_755       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln321_fu_542       |    0    |    0    |
|          |       trunc_ln321_1_fu_546      |    0    |    0    |
|          |       trunc_ln1354_fu_669       |    0    |    0    |
|   trunc  |        trunc_ln544_fu_673       |    0    |    0    |
|          |       trunc_ln321_2_fu_715      |    0    |    0    |
|          |       trunc_ln321_3_fu_719      |    0    |    0    |
|          |       trunc_ln321_4_fu_723      |    0    |    0    |
|          |       trunc_ln321_5_fu_779      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |        sext_ln758_fu_623        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|            tmp_fu_677           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   546   |
|----------|---------------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|buf_0_V|    2   |    0   |    0   |    0   |
|buf_1_V|    2   |    0   |    0   |    0   |
|buf_2_V|    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    6   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln846_reg_1139     |   32   |
|     add_ln856_reg_1106     |   32   |
|    add_ln875_1_reg_1178    |   13   |
|     add_ln875_reg_1168     |   13   |
|     and_ln636_reg_1249     |    1   |
|    and_ln758_1_reg_1208    |    1   |
|    and_ln758_2_reg_1213    |    1   |
|     and_ln758_reg_1203     |    1   |
|    and_ln883_6_reg_1310    |    1   |
|   buf_0_V_addr_1_reg_1152  |   12   |
|   buf_0_V_addr_3_reg_1253  |   12   |
|   buf_1_V_addr_1_reg_1158  |   12   |
|   buf_1_V_addr_3_reg_1258  |   12   |
|   buf_2_V_addr_1_reg_1163  |   12   |
|   buf_2_V_addr_3_reg_1263  |   12   |
|      col_V_1_reg_1124      |   12   |
|      col_V_2_reg_1237      |   13   |
|       col_V_reg_1147       |   12   |
|      empty_12_reg_1173     |   13   |
|    i_op_assign_1_reg_298   |   32   |
|     i_op_assign_reg_265    |    2   |
|     icmp_ln630_reg_1233    |    1   |
|     icmp_ln850_reg_1120    |    1   |
|     icmp_ln875_reg_1189    |    1   |
|    icmp_ln887_1_reg_1193   |    1   |
|    icmp_ln887_2_reg_1242   |    1   |
|     icmp_ln887_reg_1102    |    1   |
|     icmp_ln891_reg_1268    |    1   |
|    icmp_ln895_3_reg_1290   |    1   |
|    icmp_ln895_4_reg_1295   |    1   |
|    icmp_ln895_5_reg_1300   |    1   |
|    icmp_ln895_6_reg_1305   |    1   |
|    index_assign_reg_308    |   32   |
|   indvars_iv_i_i_reg_276   |   32   |
|     init_buf_1_reg_1134    |   32   |
|      init_buf_reg_1079     |   32   |
|    init_row_ind_reg_1074   |    2   |
|p_image_height_read_reg_1043|   12   |
| p_image_width_read_reg_1048|   12   |
|  readind_val_0_i_i_reg_286 |   32   |
|    readind_val_reg_1129    |   32   |
|       row_V_reg_1330       |   13   |
|     row_ind_0_V_reg_351    |   13   |
|    row_ind_1_V_1_reg_341   |   13   |
| row_ind_2_V_1_load_reg_1060|   13   |
|   row_ind_2_V_1_reg_1025   |   13   |
| row_ind_2_V_2_load_reg_1066|   13   |
|   row_ind_2_V_2_reg_1031   |   13   |
|   row_ind_2_V_3_reg_1037   |   13   |
|  row_ind_2_V_load_reg_1055 |   13   |
|    row_ind_2_V_reg_1019    |   13   |
|   select_ln769_1_reg_1280  |    8   |
|   select_ln769_2_reg_1285  |    8   |
|    select_ln769_reg_1275   |    8   |
|   select_ln791_1_reg_1320  |    8   |
|   select_ln791_2_reg_1325  |    8   |
|    select_ln791_reg_1315   |    8   |
|     sext_ln758_reg_1183    |   14   |
|  src_buf_0_0_0_i_i_reg_422 |    8   |
|  src_buf_0_1_0_i_i_reg_410 |    8   |
|  src_buf_1_0_0_i_i_reg_398 |    8   |
|  src_buf_1_1_0_i_i_reg_386 |    8   |
|  src_buf_2_0_0_i_i_reg_434 |    8   |
|  src_buf_2_1_0_i_i_reg_446 |    8   |
|        t_V_1_reg_318       |   12   |
|        t_V_2_reg_374       |   13   |
|        t_V_3_reg_458       |   13   |
|         t_V_reg_330        |   12   |
|   trunc_ln321_1_reg_1115   |    2   |
|   trunc_ln321_2_reg_1218   |    2   |
|   trunc_ln321_3_reg_1223   |    2   |
|   trunc_ln321_4_reg_1228   |    2   |
|    trunc_ln321_reg_1111    |    2   |
|    trunc_ln544_reg_1198    |    2   |
|     zero_ind_V_reg_362     |   13   |
|     zext_ln850_reg_1084    |   32   |
|    zext_ln887_1_reg_1091   |   13   |
|     zext_ln887_reg_1097    |   32   |
+----------------------------+--------+
|            Total           |   872  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_169     |  p0  |   4  |  12  |   48   ||    3    |
|     grp_access_fu_169     |  p2  |   2  |   0  |    0   ||    3    |
|     grp_access_fu_180     |  p0  |   4  |  12  |   48   ||    3    |
|     grp_access_fu_180     |  p2  |   3  |   0  |    0   ||    3    |
|     grp_access_fu_180     |  p4  |   2  |  12  |   24   ||    3    |
|     grp_access_fu_191     |  p0  |   4  |  12  |   48   ||    3    |
|     grp_access_fu_191     |  p2  |   2  |   0  |    0   ||    3    |
| readind_val_0_i_i_reg_286 |  p0  |   2  |  32  |   64   ||    3    |
|       t_V_1_reg_318       |  p0  |   2  |  12  |   24   ||    3    |
|       t_V_2_reg_374       |  p0  |   2  |  13  |   26   ||    3    |
| src_buf_1_1_0_i_i_reg_386 |  p0  |   2  |   8  |   16   ||    3    |
| src_buf_1_0_0_i_i_reg_398 |  p0  |   2  |   8  |   16   ||    3    |
| src_buf_0_1_0_i_i_reg_410 |  p0  |   2  |   8  |   16   ||    3    |
| src_buf_0_0_0_i_i_reg_422 |  p0  |   2  |   8  |   16   ||    3    |
| src_buf_2_0_0_i_i_reg_434 |  p0  |   2  |   8  |   16   ||    3    |
| src_buf_2_1_0_i_i_reg_446 |  p0  |   2  |   8  |   16   ||    3    |
|       t_V_3_reg_458       |  p0  |   2  |  13  |   26   ||    3    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   404  ||  10.107 ||    51   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   546  |    -   |
|   Memory  |    6   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   10   |    -   |   51   |    -   |
|  Register |    -   |    -   |   872  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   10   |   872  |   597  |    0   |
+-----------+--------+--------+--------+--------+--------+
