<stg><name>main_func_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</name>


<trans_list>

<trans id="214" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten24"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %input_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_feature_map

]]></Node>
<StgValue><ssdm name="input_feature_map_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %zext_ln43_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln43

]]></Node>
<StgValue><ssdm name="zext_ln43_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:7 %tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="8">
<![CDATA[
newFuncRoot:8 %zext_ln43_cast = zext i8 %zext_ln43_read

]]></Node>
<StgValue><ssdm name="zext_ln43_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_8, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i14 0, i14 %indvar_flatten37

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:11 %store_ln43 = store i2 0, i2 %c

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i13 0, i13 %indvar_flatten24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:13 %store_ln44 = store i6 0, i6 %h

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:14 %store_ln45 = store i7 0, i7 %w

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body8.i:0 %indvar_flatten24_load = load i13 %indvar_flatten24

]]></Node>
<StgValue><ssdm name="indvar_flatten24_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body8.i:1 %indvar_flatten37_load = load i14 %indvar_flatten37

]]></Node>
<StgValue><ssdm name="indvar_flatten37_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.body8.i:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body8.i:3 %icmp_ln43 = icmp_eq  i14 %indvar_flatten37_load, i14 10332

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body8.i:4 %add_ln43_1 = add i14 %indvar_flatten37_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i:5 %br_ln43 = br i1 %icmp_ln43, void %for.inc37.i, void %VITIS_LOOP_31_2.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc37.i:0 %w_load = load i7 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc37.i:2 %c_load = load i2 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc37.i:3 %add_ln43 = add i2 %c_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc37.i:6 %icmp_ln44 = icmp_eq  i13 %indvar_flatten24_load, i13 3444

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc37.i:8 %xor_ln43 = xor i1 %icmp_ln44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln43"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:9 %icmp_ln45 = icmp_eq  i7 %w_load, i7 82

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc37.i:10 %and_ln43 = and i1 %icmp_ln45, i1 %xor_ln43

]]></Node>
<StgValue><ssdm name="and_ln43"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc37.i:11 %select_ln43_1 = select i1 %icmp_ln44, i2 %add_ln43, i2 %c_load

]]></Node>
<StgValue><ssdm name="select_ln43_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc37.i:13 %or_ln44 = or i1 %and_ln43, i1 %icmp_ln44

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc37.i:14 %select_ln44 = select i1 %or_ln44, i7 0, i7 %w_load

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="2">
<![CDATA[
for.inc37.i:22 %zext_ln43_1 = zext i2 %select_ln43_1

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc37.i:23 %empty_35 = mul i18 %zext_ln43_1, i18 51200

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:66 %urem_ln45 = urem i7 %select_ln44, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i8:0 %add_ln45 = add i7 %select_ln44, i7 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i8:1 %add_ln44_1 = add i13 %indvar_flatten24_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc.i8:2 %select_ln44_2 = select i1 %icmp_ln44, i13 1, i13 %add_ln44_1

]]></Node>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i8:3 %store_ln43 = store i14 %add_ln43_1, i14 %indvar_flatten37

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i8:4 %store_ln43 = store i2 %select_ln43_1, i2 %c

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i8:5 %store_ln44 = store i13 %select_ln44_2, i13 %indvar_flatten24

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i8:7 %store_ln45 = store i7 %add_ln45, i7 %w

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc37.i:1 %h_load = load i6 %h

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc37.i:7 %select_ln43 = select i1 %icmp_ln44, i6 0, i6 %h_load

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i:12 %add_ln44 = add i6 %select_ln43, i6 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc37.i:15 %select_ln44_1 = select i1 %and_ln43, i6 %add_ln44, i6 %select_ln43

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc37.i:23 %empty_35 = mul i18 %zext_ln43_1, i18 51200

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="10" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i:35 %urem_ln44 = urem i6 %select_ln44_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln44"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:66 %urem_ln45 = urem i7 %select_ln44, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i8:6 %store_ln44 = store i6 %select_ln44_1, i6 %h

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i8:8 %br_ln45 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc37.i:23 %empty_35 = mul i18 %zext_ln43_1, i18 51200

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="6">
<![CDATA[
for.inc37.i:24 %zext_ln44 = zext i6 %select_ln44_1

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="6">
<![CDATA[
for.inc37.i:25 %zext_ln44_1 = zext i6 %select_ln44_1

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc37.i:26 %mul_ln44 = mul i13 %zext_ln44_1, i13 86

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc37.i:27 %tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln44, i32 8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="9" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i:35 %urem_ln44 = urem i6 %select_ln44_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln44"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="2" op_3_bw="3">
<![CDATA[
for.inc37.i:37 %tmp2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3, i2 %tmp, i2 %tmp, i3 0

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="7">
<![CDATA[
for.inc37.i:38 %tmp2_cast = zext i7 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:39 %tmp3 = add i7 %zext_ln44, i7 127

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="7">
<![CDATA[
for.inc37.i:40 %tmp3_cast = sext i7 %tmp3

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc37.i:41 %empty_36 = add i9 %tmp3_cast, i9 %tmp2_cast

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
for.inc37.i:44 %p_shl5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %empty_36, i6 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="15">
<![CDATA[
for.inc37.i:45 %p_shl5_cast = sext i15 %p_shl5

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc37.i:46 %tmp4 = add i18 %p_shl5_cast, i18 %empty_35

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:66 %urem_ln45 = urem i7 %select_ln44, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.inc37.i:16 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln43_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="6">
<![CDATA[
for.inc37.i:17 %zext_ln50 = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
for.inc37.i:18 %tmp_7 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln43_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="3">
<![CDATA[
for.inc37.i:19 %zext_ln50_1 = zext i3 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:20 %sub_ln50 = sub i7 %zext_ln50, i7 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="sub_ln50"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="7">
<![CDATA[
for.inc37.i:21 %sext_ln43 = sext i7 %sub_ln50

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="5">
<![CDATA[
for.inc37.i:28 %zext_ln50_2 = zext i5 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln50_2"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc37.i:29 %add_ln50 = add i8 %sext_ln43, i8 %zext_ln50_2

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="8">
<![CDATA[
for.inc37.i:30 %trunc_ln50 = trunc i8 %add_ln50

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc37.i:31 %tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln50, i5 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc37.i:32 %tmp_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln50, i2 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="10">
<![CDATA[
for.inc37.i:33 %sext_ln50 = sext i10 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc37.i:34 %sub_ln50_1 = sub i11 %tmp_10, i11 %sext_ln50

]]></Node>
<StgValue><ssdm name="sub_ln50_1"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="8" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i:35 %urem_ln44 = urem i6 %select_ln44_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln44"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
for.inc37.i:42 %p_shl4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_36, i8 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="17">
<![CDATA[
for.inc37.i:43 %p_shl4_cast = sext i17 %p_shl4

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc37.i:46 %tmp4 = add i18 %p_shl5_cast, i18 %empty_35

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc37.i:47 %add_ln48 = add i18 %tmp4, i18 %p_shl4_cast

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc37.i:48 %empty_37 = icmp_ugt  i9 %empty_36, i9 159

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="7">
<![CDATA[
for.inc37.i:49 %zext_ln45 = zext i7 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="7">
<![CDATA[
for.inc37.i:51 %zext_ln45_1 = zext i7 %select_ln44

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc37.i:52 %mul_ln45 = mul i15 %zext_ln45_1, i15 171

]]></Node>
<StgValue><ssdm name="mul_ln45"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc37.i:53 %tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln45, i32 9, i32 14

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="6">
<![CDATA[
for.inc37.i:54 %zext_ln50_3 = zext i6 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln50_3"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc37.i:55 %add_ln50_1 = add i11 %sub_ln50_1, i11 %zext_ln50_3

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:66 %urem_ln45 = urem i7 %select_ln44, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc37.i:68 %add_ln47 = add i8 %zext_ln45, i8 255

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="8">
<![CDATA[
for.inc37.i:69 %sext_ln47 = sext i8 %add_ln47

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc37.i:70 %add_ln47_1 = add i10 %sext_ln47, i10 %zext_ln43_cast

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="10">
<![CDATA[
for.inc37.i:71 %sext_ln49 = sext i10 %add_ln47_1

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc37.i:72 %icmp_ln49 = icmp_ugt  i10 %add_ln47_1, i10 319

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc37.i:73 %or_ln49 = or i1 %icmp_ln49, i1 %empty_37

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc37.i:74 %br_ln49 = br i1 %or_ln49, void %if.else.i, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
if.else.i:0 %add_ln53_1 = add i18 %add_ln48, i18 %sext_ln49

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
if.else.i:1 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %add_ln53_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="19">
<![CDATA[
if.else.i:2 %zext_ln53 = zext i19 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else.i:3 %add_ln53 = add i64 %zext_ln53, i64 %input_feature_map_read

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else.i:4 %trunc_ln6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln53, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="63">
<![CDATA[
if.else.i:5 %sext_ln53 = sext i63 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
if.else.i:6 %fm_addr = getelementptr i16 %fm, i64 %sext_ln53

]]></Node>
<StgValue><ssdm name="fm_addr"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.exit:0 %br_ln0 = br void %for.inc.i8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.exit165:0 %br_ln50 = br void %for.inc.i8

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="125" st_id="6" stage="7" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i:35 %urem_ln44 = urem i6 %select_ln44_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln44"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:66 %urem_ln45 = urem i7 %select_ln44, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.else.i:7 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="128" st_id="7" stage="6" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i:35 %urem_ln44 = urem i6 %select_ln44_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln44"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:66 %urem_ln45 = urem i7 %select_ln44, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.else.i:7 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="5" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i:35 %urem_ln44 = urem i6 %select_ln44_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln44"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:66 %urem_ln45 = urem i7 %select_ln44, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.else.i:7 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="4" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i:35 %urem_ln44 = urem i6 %select_ln44_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln44"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:66 %urem_ln45 = urem i7 %select_ln44, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.else.i:7 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="137" st_id="10" stage="3" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i:35 %urem_ln44 = urem i6 %select_ln44_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln44"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:66 %urem_ln45 = urem i7 %select_ln44, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.else.i:7 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="140" st_id="11" stage="2" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i:35 %urem_ln44 = urem i6 %select_ln44_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln44"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:66 %urem_ln45 = urem i7 %select_ln44, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.else.i:7 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc37.i:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc37.i:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10332, i64 10332, i64 10332

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="10">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc37.i:35 %urem_ln44 = urem i6 %select_ln44_1, i6 3

]]></Node>
<StgValue><ssdm name="urem_ln44"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2">
<![CDATA[
for.inc37.i:36 %trunc_ln44 = trunc i2 %urem_ln44

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc37.i:50 %specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="11">
<![CDATA[
for.inc37.i:56 %zext_ln50_4 = zext i11 %add_ln50_1

]]></Node>
<StgValue><ssdm name="zext_ln50_4"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i:57 %inBuffer3x3_0_0_addr = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_0_addr"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i:58 %inBuffer3x3_0_1_addr = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_1_addr"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i:59 %inBuffer3x3_0_2_addr = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_0_2_addr"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i:60 %inBuffer3x3_1_0_addr = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_0_addr"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i:61 %inBuffer3x3_1_1_addr = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_1_addr"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i:62 %inBuffer3x3_1_2_addr = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_1_2_addr"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i:63 %inBuffer3x3_2_0_addr = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_0_addr"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i:64 %inBuffer3x3_2_1_addr = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_1_addr"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i:65 %inBuffer3x3_2_2_addr = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="inBuffer3x3_2_2_addr"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc37.i:66 %urem_ln45 = urem i7 %select_ln44, i7 3

]]></Node>
<StgValue><ssdm name="urem_ln45"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="2">
<![CDATA[
for.inc37.i:67 %trunc_ln45 = trunc i2 %urem_ln45

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.else.i:7 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.else.i:9 %switch_ln53 = switch i2 %trunc_ln44, void %arrayidx2548.i.case.2, i2 0, void %arrayidx2548.i.case.0, i2 1, void %arrayidx2548.i.case.1

]]></Node>
<StgValue><ssdm name="switch_ln53"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2548.i.case.1:0 %switch_ln53 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2159, i2 0, void %arrayidx2548.i.case.0157, i2 1, void %arrayidx2548.i.case.1158

]]></Node>
<StgValue><ssdm name="switch_ln53"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.exit156:0 %br_ln53 = br void %arrayidx2548.i.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2548.i.case.0:0 %switch_ln53 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2154, i2 0, void %arrayidx2548.i.case.0152, i2 1, void %arrayidx2548.i.case.1153

]]></Node>
<StgValue><ssdm name="switch_ln53"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.exit151:0 %br_ln53 = br void %arrayidx2548.i.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2548.i.case.2:0 %switch_ln53 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2164, i2 0, void %arrayidx2548.i.case.0162, i2 1, void %arrayidx2548.i.case.1163

]]></Node>
<StgValue><ssdm name="switch_ln53"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.exit161:0 %br_ln53 = br void %arrayidx2548.i.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %switch_ln50 = switch i2 %trunc_ln44, void %arrayidx2548.i.case.2168, i2 0, void %arrayidx2548.i.case.0166, i2 1, void %arrayidx2548.i.case.1167

]]></Node>
<StgValue><ssdm name="switch_ln50"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2548.i.case.1167:0 %switch_ln50 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2178, i2 0, void %arrayidx2548.i.case.0176, i2 1, void %arrayidx2548.i.case.1177

]]></Node>
<StgValue><ssdm name="switch_ln50"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.1177:0 %store_ln50 = store i16 0, i11 %inBuffer3x3_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.1177:1 %br_ln50 = br void %arrayidx2548.i.exit175

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.0176:0 %store_ln50 = store i16 0, i11 %inBuffer3x3_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.0176:1 %br_ln50 = br void %arrayidx2548.i.exit175

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln45" val="!0"/>
<literal name="trunc_ln45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.2178:0 %store_ln50 = store i16 0, i11 %inBuffer3x3_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln45" val="!0"/>
<literal name="trunc_ln45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.2178:1 %br_ln50 = br void %arrayidx2548.i.exit175

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.exit175:0 %br_ln50 = br void %arrayidx2548.i.exit165

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2548.i.case.0166:0 %switch_ln50 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2173, i2 0, void %arrayidx2548.i.case.0171, i2 1, void %arrayidx2548.i.case.1172

]]></Node>
<StgValue><ssdm name="switch_ln50"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.1172:0 %store_ln50 = store i16 0, i11 %inBuffer3x3_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.1172:1 %br_ln50 = br void %arrayidx2548.i.exit170

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.0171:0 %store_ln50 = store i16 0, i11 %inBuffer3x3_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.0171:1 %br_ln50 = br void %arrayidx2548.i.exit170

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln45" val="!0"/>
<literal name="trunc_ln45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.2173:0 %store_ln50 = store i16 0, i11 %inBuffer3x3_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln45" val="!0"/>
<literal name="trunc_ln45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.2173:1 %br_ln50 = br void %arrayidx2548.i.exit170

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.exit170:0 %br_ln50 = br void %arrayidx2548.i.exit165

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx2548.i.case.2168:0 %switch_ln50 = switch i2 %trunc_ln45, void %arrayidx2548.i.case.2183, i2 0, void %arrayidx2548.i.case.0181, i2 1, void %arrayidx2548.i.case.1182

]]></Node>
<StgValue><ssdm name="switch_ln50"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.1182:0 %store_ln50 = store i16 0, i11 %inBuffer3x3_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.1182:1 %br_ln50 = br void %arrayidx2548.i.exit180

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.0181:0 %store_ln50 = store i16 0, i11 %inBuffer3x3_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.0181:1 %br_ln50 = br void %arrayidx2548.i.exit180

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln45" val="!0"/>
<literal name="trunc_ln45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.2183:0 %store_ln50 = store i16 0, i11 %inBuffer3x3_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln45" val="!0"/>
<literal name="trunc_ln45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.2183:1 %br_ln50 = br void %arrayidx2548.i.exit180

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="1"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.exit180:0 %br_ln50 = br void %arrayidx2548.i.exit165

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="193" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.else.i:7 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="194" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.else.i:8 %fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr

]]></Node>
<StgValue><ssdm name="fm_addr_read"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0">
<![CDATA[
VITIS_LOOP_31_2.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="195" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.1158:0 %store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.1158:1 %br_ln53 = br void %arrayidx2548.i.exit156

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.0157:0 %store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.0157:1 %br_ln53 = br void %arrayidx2548.i.exit156

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln45" val="!0"/>
<literal name="trunc_ln45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.2159:0 %store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="1"/>
<literal name="trunc_ln45" val="!0"/>
<literal name="trunc_ln45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.2159:1 %br_ln53 = br void %arrayidx2548.i.exit156

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.1153:0 %store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.1153:1 %br_ln53 = br void %arrayidx2548.i.exit151

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.0152:0 %store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.0152:1 %br_ln53 = br void %arrayidx2548.i.exit151

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln45" val="!0"/>
<literal name="trunc_ln45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.2154:0 %store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="0"/>
<literal name="trunc_ln45" val="!0"/>
<literal name="trunc_ln45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.2154:1 %br_ln53 = br void %arrayidx2548.i.exit151

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.1163:0 %store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.1163:1 %br_ln53 = br void %arrayidx2548.i.exit161

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.0162:0 %store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.0162:1 %br_ln53 = br void %arrayidx2548.i.exit161

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln45" val="!0"/>
<literal name="trunc_ln45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx2548.i.case.2164:0 %store_ln53 = store i16 %fm_addr_read, i11 %inBuffer3x3_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln49" val="0"/>
<literal name="trunc_ln44" val="!0"/>
<literal name="trunc_ln44" val="!1"/>
<literal name="trunc_ln45" val="!0"/>
<literal name="trunc_ln45" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2548.i.case.2164:1 %br_ln53 = br void %arrayidx2548.i.exit161

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
