Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o Z:/lab-repo/P1/sign_extender_tb_isim_beh.exe -prj Z:/lab-repo/P1/sign_extender_tb_beh.prj work.sign_extender_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "Z:/lab-repo/P1/sign_extender.vhd" into library work
Parsing VHDL file "Z:/lab-repo/P1/sign_extender_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 79656 KB
Fuse CPU Usage: 150 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity sign_extender [sign_extender_default]
Compiling architecture behavior of entity sign_extender_tb
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable Z:/lab-repo/P1/sign_extender_tb_isim_beh.exe
Fuse Memory Usage: 97388 KB
Fuse CPU Usage: 260 ms
