# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:23:56 on Sep 17,2025
# vlog -reportprogress 300 PIPO.v "+acc" 
# -- Compiling module PIPO
# ** Error: PIPO.v(11): (vlog-2110) Illegal reference to net "pout".
# ** Error: PIPO.v(19): (vlog-2110) Illegal reference to net "pout".
# -- Compiling module PIPO_tb
# ** Error: PIPO.v(44): (vlog-2110) Illegal reference to net "mode".
# ** Error: PIPO.v(45): (vlog-2110) Illegal reference to net "mode".
# End time: 15:23:57 on Sep 17,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog PIPO.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:24:47 on Sep 17,2025
# vlog -reportprogress 300 PIPO.v "+acc" 
# -- Compiling module PIPO
# -- Compiling module PIPO_tb
# 
# Top level modules:
# 	PIPO_tb
# End time: 15:24:47 on Sep 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim PIPO_tb 
# Start time: 15:24:48 on Sep 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.PIPO_tb(fast)
# Loading work.PIPO(fast)
# clk=0 rst=0 mode=0 pin=1011 pout=0000 Time=                   0
# clk=1 rst=1 mode=0 pin=1011 pout=0000 Time=                  10
# clk=0 rst=1 mode=1 pin=1011 pout=0000 Time=                  20
# clk=1 rst=1 mode=1 pin=1011 pout=1011 Time=                  30
# clk=0 rst=1 mode=1 pin=1011 pout=1011 Time=                  40
# clk=1 rst=1 mode=1 pin=1011 pout=1011 Time=                  50
# clk=0 rst=1 mode=1 pin=1011 pout=1011 Time=                  60
# clk=1 rst=1 mode=1 pin=1011 pout=1011 Time=                  70
# clk=0 rst=1 mode=1 pin=1011 pout=1011 Time=                  80
# clk=1 rst=1 mode=1 pin=1011 pout=1011 Time=                  90
# ** Note: $stop    : PIPO.v(54)
#    Time: 100 ns  Iteration: 0  Instance: /PIPO_tb
# Break in Module PIPO_tb at PIPO.v line 54
quit -sim
# End time: 15:27:40 on Sep 17,2025, Elapsed time: 0:02:52
# Errors: 0, Warnings: 0
