library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity addSub8 is
    Port ( A,B : in STD_LOGIC_VECTOR (7 downto 0);
           S : in STD_LOGIC;
           Y : out STD_LOGIC_vector (7 downto 0));
end addSub8;


architecture Behavioral of addSub8 is

component twosComp is
    Port (  I: in std_logic_vector (7 downto 0);
            O: out std_logic_vector (7 downto 0));
end component;

component mux2to1 is
    Port ( A,B : in STD_LOGIC_VECTOR (7 downto 0);
           S : in STD_LOGIC;
           Y : out STD_LOGIC_vector (7 downto 0));
end component;

component fullAdder is
    Port (  A,B,Cin: in std_logic;
            O, Cout: out std_logic
            );
end component;

-- Signal Declaration

begin

    --Logic

end Behavioral;