
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version U-2022.12 for linux64 - Nov 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# Setting environment
sh mkdir -p Netlist
sh mkdir -p Report
set company {NTUGIEE}
NTUGIEE
set designer {Wilson}
Wilson
set search_path      ". /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db  $search_path ../ ./"
. /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db  . /usr/cad/synopsys/synthesis/cur/libraries/syn /usr/cad/synopsys/synthesis/cur/dw/syn_ver /usr/cad/synopsys/synthesis/cur/dw/sim_ver ../ ./
set target_library   "slow.db"
slow.db
set link_library     "* $target_library dw_foundation.sldb"
* slow.db dw_foundation.sldb
set symbol_library   "tsmc13.sdb generic.sdb"
tsmc13.sdb generic.sdb
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set default_schematic_options {-size infinite}
-size infinite
# Import Design
set DESIGN "c880"
c880
set hdlin_translate_off_skip_text "TRUE"
Information: Variable 'hdlin_translate_off_skip_text' is obsolete and is being ignored. (INFO-100)
TRUE
set edifout_netlist_only "TRUE"
TRUE
set verilogout_no_tri true
true
set hdlin_enable_presto_for_vhdl "TRUE"
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
TRUE
set sh_enable_line_editing true
true
set sh_line_editing_mode emacs
emacs
history keep 100
100
alias h history
read_file -format verilog  "./$DESIGN.v"
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading verilog file '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_c880/c880.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_c880/c880.v
Presto compilation completed successfully.
Current design is now '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_c880/c880.db:c880'
Loaded 1 design.
Current design is 'c880'.
c880
current_design [get_designs $DESIGN]
Current design is 'c880'.
{c880}
link

  Linking design 'c880'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  c880                        /home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_c880/c880.db
  slow (library)              /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
source -echo -verbose ./core_dc.sdc
# operating conditions and boundary conditions #
set cycle  10.0;  # modify your clock cycle here #
10.0
create_clock -period $cycle [get_ports  i_clk]
Warning: Can't find port 'i_clk' in design 'c880'. (UID-95)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
0
set_dont_touch_network      [get_clocks i_clk]
Warning: Can't find clock 'i_clk' in design 'c880'. (UID-95)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
0
set_fix_hold                [get_clocks i_clk]
Warning: Can't find clock 'i_clk' in design 'c880'. (UID-95)
Error: Value for list '<clock_list>' must have 1 elements. (CMD-036)
0
set_ideal_network           [get_ports i_clk]
Warning: Can't find port 'i_clk' in design 'c880'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_uncertainty  0.1  [get_clocks i_clk]
Warning: Can't find clock 'i_clk' in design 'c880'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_clock_latency      0.5  [get_clocks i_clk]
Warning: Can't find clock 'i_clk' in design 'c880'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_input_delay  [ expr $cycle*0.5 ] -clock i_clk [all_inputs]
Warning: Can't find clock 'i_clk' in design 'c880'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
set_output_delay [ expr $cycle*0.5 ] -clock i_clk [all_outputs] 
Warning: Can't find clock 'i_clk' in design 'c880'. (UID-95)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
0
set_load         0.05     [all_outputs]
1
set_operating_conditions  -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_wire_load_model -name tsmc13_wl10 -library slow                        
1
set_max_fanout 20 [all_inputs]
1
1
create_test_protocol -capture_procedure single_clock
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
  ...reading user specified asynchronous signals...
1
# Compile Design
current_design [get_designs ${DESIGN}]
Current design is 'c880'.
{c880}
check_design > Report/check_design.txt
check_timing > Report/check_timing.txt
#set high_fanout_net_threshold 0
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#compile
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.0 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 537                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 0                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c880'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design c880. Delay-based auto_ungroup will not be performed. (OPT-780)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04    1200.1      0.00       0.0     186.1                           670086.8750
    0:00:04    1200.1      0.00       0.0     186.1                           670086.8750

  Beginning Constant Register Removal
  -----------------------------------
    0:00:04    1200.1      0.00       0.0     186.1                           670086.8750
    0:00:04    1200.1      0.00       0.0     186.1                           670086.8750

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:05    1200.1      0.00       0.0     916.7                           609108.3125
    0:00:05    1200.1      0.00       0.0     916.7                           609108.3125
    0:00:05    1200.1      0.00       0.0     916.7                           609108.3125
    0:00:05    1200.1      0.00       0.0     916.7                           609108.3125
    0:00:05    1200.1      0.00       0.0     916.7                           609108.3125
    0:00:05    1200.1      0.00       0.0     916.7                           609108.3125

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:05    1200.1      0.00       0.0     862.4                           611404.0000
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:06    1295.1      0.00       0.0       0.0                           718851.6875
    0:00:06    1295.1      0.00       0.0       0.0                           718851.6875


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1295.1      0.00       0.0       0.0                           718851.6875
    0:00:06    1295.1      0.00       0.0       0.0                           718851.6875
    0:00:06    1295.1      0.00       0.0       0.0                           718851.6875
    0:00:06    1295.1      0.00       0.0       0.0                           718851.6875
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
    0:00:06    1288.3      0.00       0.0       0.0                           641316.3750
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
1
# Report Output
current_design [get_designs ${DESIGN}]
Current design is 'c880'.
{c880}
report_timing > "./Report/${DESIGN}_syn.timing"
report_area > "./Report/${DESIGN}_syn.area"
# Output Design
current_design [get_designs ${DESIGN}]
Current design is 'c880'.
{c880}
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
remove_unconnected_ports -blast_buses [get_cells -hierarchical *]
1
set verilogout_higher_designs_first true
true
write -format ddc     -hierarchy -output "./Netlist/${DESIGN}_syn.ddc"
Writing ddc file './Netlist/c880_syn.ddc'.
1
write -format verilog -hierarchy -output "./Netlist/${DESIGN}_syn.v"
Writing verilog file '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_c880/Netlist/c880_syn.v'.
1
set filename [format "%s%s"  ${DESIGN} ".spf"]
c880.spf
write_test_protocol -output [format "%s%s"  "./Netlist/" ${filename}]
Writing test protocol file '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_c880/Netlist/c880.spf' for mode 'all_dft'...
Warning: The multi-clock protocol requires that the strobe time be before a clock's pulse if it is used for transition fault testing. (TESTXG-56)
1
write_sdf -version 2.1  -context verilog -load_delay cell ./Netlist/${DESIGN}_syn.sdf
Information: Writing timing information to file '/home/raid7_2/user11/r11167/Tetramax_tutorial/ISCAS/Test_c880/Netlist/c880_syn.sdf'. (WT-3)
1
write_sdc  ./Netlist/${DESIGN}_syn.sdc -version 1.8
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : c880
Version: U-2022.12
Date   : Thu Oct 26 12:37:58 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: G9 (input port)
  Endpoint: G878 (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  c880               tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  G9 (in)                                  0.00       0.00 r
  U229/Y (NAND3X2)                         0.43       0.43 f
  U233/Y (NOR2XL)                          0.48       0.90 r
  U234/Y (NAND4XL)                         0.49       1.39 f
  U249/Y (NOR2XL)                          0.80       2.19 r
  U250/Y (INVXL)                           0.53       2.73 f
  U259/Y (AND2X1)                          0.52       3.24 f
  U260/Y (NOR2XL)                          0.67       3.91 r
  U261/Y (INVXL)                           0.50       4.41 f
  U264/Y (NAND2XL)                         0.57       4.98 r
  U266/Y (OAI21XL)                         0.28       5.26 f
  U182/Y (INVXL)                           0.29       5.56 r
  U183/Y (INVXL)                           0.35       5.91 f
  U268/Y (OA21XL)                          0.64       6.55 f
  U273/Y (OAI21XL)                         0.78       7.33 r
  U274/Y (INVXL)                           0.41       7.74 f
  U279/Y (OAI21XL)                         0.84       8.58 r
  U180/Y (OAI21X1)                         0.45       9.03 f
  U301/Y (OAI21XL)                         0.83       9.86 r
  U313/Y (XOR2X1)                          0.49      10.35 r
  U314/Y (OAI22XL)                         0.28      10.63 f
  U315/Y (AOI211XL)                        0.52      11.15 r
  U195/Y (INVXL)                           0.24      11.39 f
  U196/Y (INVX1)                           0.58      11.97 r
  G878 (out)                               0.00      11.97 r
  data arrival time                                  11.97
  -----------------------------------------------------------
  (Path is unconstrained)


1
report_area
 
****************************************
Report : area
Design : c880
Version: U-2022.12
Date   : Thu Oct 26 12:37:58 2023
****************************************

Library(s) Used:

    slow (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db)

Number of ports:                           86
Number of nets:                           236
Number of cells:                          176
Number of combinational cells:            176
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         29
Number of references:                      34

Combinational area:               1288.326591
Buf/Inv area:                      100.146598
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:           23613.451721

Total cell area:                  1288.326591
Total area:                      24901.778312
1
check_design
1
exit

Memory usage for this session 191 Mbytes.
Memory usage for this session including child processes 191 Mbytes.
CPU usage for this session 135 seconds ( 0.04 hours ).
Elapsed time for this session 141 seconds ( 0.04 hours ).

Thank you...
