xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,../../../../lpsc_mandelbrot_firmware.gen/sources_1/bd/pixel_calc/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd,
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_6,../../../../lpsc_mandelbrot_firmware.gen/sources_1/bd/pixel_calc/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd,
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_4,../../../../lpsc_mandelbrot_firmware.gen/sources_1/bd/pixel_calc/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_6,../../../../lpsc_mandelbrot_firmware.gen/sources_1/bd/pixel_calc/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
xbip_dsp48_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_addsub_v3_0_6,../../../../lpsc_mandelbrot_firmware.gen/sources_1/bd/pixel_calc/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,
xbip_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_addsub_v3_0_6,../../../../lpsc_mandelbrot_firmware.gen/sources_1/bd/pixel_calc/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd,
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_14,../../../../lpsc_mandelbrot_firmware.gen/sources_1/bd/pixel_calc/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd,
pixel_calc_add_0.vhd,vhdl,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_add_0/sim/pixel_calc_add_0.vhd,
pixel_calc_add1_0.vhd,vhdl,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_add1_0/sim/pixel_calc_add1_0.vhd,
pixel_calc_add2_0.vhd,vhdl,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_add2_0/sim/pixel_calc_add2_0.vhd,
xbip_bram18k_v3_0_vh_rfs.vhd,vhdl,xbip_bram18k_v3_0_6,../../../../lpsc_mandelbrot_firmware.gen/sources_1/bd/pixel_calc/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd,
mult_gen_v12_0_vh_rfs.vhd,vhdl,mult_gen_v12_0_17,../../../../lpsc_mandelbrot_firmware.gen/sources_1/bd/pixel_calc/ipshared/dd36/hdl/mult_gen_v12_0_vh_rfs.vhd,
pixel_calc_mult_gen_0_0.vhd,vhdl,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_mult_gen_0_0/sim/pixel_calc_mult_gen_0_0.vhd,
pixel_calc_mult_gen_1_0.vhd,vhdl,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_mult_gen_1_0/sim/pixel_calc_mult_gen_1_0.vhd,
pixel_calc_mult_gen_2_0.vhd,vhdl,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_mult_gen_2_0/sim/pixel_calc_mult_gen_2_0.vhd,
pixel_calc_mult_gen_3_0.vhd,vhdl,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_mult_gen_3_0/sim/pixel_calc_mult_gen_3_0.vhd,
pixel_calc_mult_gen_4_0.vhd,vhdl,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_mult_gen_4_0/sim/pixel_calc_mult_gen_4_0.vhd,
pixel_calc_sub_0.vhd,vhdl,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_sub_0/sim/pixel_calc_sub_0.vhd,
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_4,../../../../lpsc_mandelbrot_firmware.gen/sources_1/bd/pixel_calc/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v,
pixel_calc_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlconcat_0_0/sim/pixel_calc_xlconcat_0_0.v,
pixel_calc_xlconcat_1_0.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlconcat_1_0/sim/pixel_calc_xlconcat_1_0.v,
pixel_calc_xlconcat_2_0.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlconcat_2_0/sim/pixel_calc_xlconcat_2_0.v,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_7,../../../../lpsc_mandelbrot_firmware.gen/sources_1/bd/pixel_calc/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v,
pixel_calc_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlconstant_0_0/sim/pixel_calc_xlconstant_0_0.v,
pixel_calc_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlconstant_1_0/sim/pixel_calc_xlconstant_1_0.v,
xlslice_v1_0_vl_rfs.v,verilog,xlslice_v1_0_2,../../../../lpsc_mandelbrot_firmware.gen/sources_1/bd/pixel_calc/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v,
pixel_calc_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlslice_0_0/sim/pixel_calc_xlslice_0_0.v,
pixel_calc_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlslice_1_0/sim/pixel_calc_xlslice_1_0.v,
pixel_calc_xlslice_2_0.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlslice_2_0/sim/pixel_calc_xlslice_2_0.v,
pixel_calc_xlslice_3_0.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlslice_3_0/sim/pixel_calc_xlslice_3_0.v,
pixel_calc_xlslice_4_0.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlslice_4_0/sim/pixel_calc_xlslice_4_0.v,
pixel_calc_xlslice_1_1.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlslice_1_1/sim/pixel_calc_xlslice_1_1.v,
pixel_calc_xlslice_2_1.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlslice_2_1/sim/pixel_calc_xlslice_2_1.v,
pixel_calc_xlconcat_1_1.v,verilog,xil_defaultlib,../../../bd/pixel_calc/ip/pixel_calc_xlconcat_1_1/sim/pixel_calc_xlconcat_1_1.v,
pixel_calc.vhd,vhdl,xil_defaultlib,../../../bd/pixel_calc/sim/pixel_calc.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
