"%s-reset"	,	L_12
nr_controllers	,	V_178
mvebu_mbus_get_pcie_mem_aperture	,	F_96
pci_bus	,	V_34
PCI_CLASS_BRIDGE_PCI	,	V_74
mvebu_pcie_handle_membase_change	,	F_35
msleep	,	F_90
PCIE_WIN5_REMAP_OFF	,	V_20
mvebu_sw_pci_bridge_read	,	F_37
bar	,	V_97
dev	,	V_53
PCI_CLASS_REVISION	,	V_90
gpio_is_valid	,	F_78
PCI_INTERRUPT_LINE	,	V_111
mvebu_sw_pci_bridge	,	V_72
pna	,	V_197
OF_GPIO_ACTIVE_LOW	,	V_219
PCI_CAPABILITY_LIST	,	V_108
PCI_COMMAND_IO	,	V_29
"reset-gpios"	,	L_11
memwin	,	V_71
old	,	V_146
devm_kasprintf	,	F_75
io_attr	,	V_7
PCI_CAP_ID_EXP	,	V_115
devfn	,	V_36
PCI_EXP_DEVCTL_URRE	,	V_121
rangesz	,	V_196
PCISWCAP_EXP_LNKCTL	,	V_129
mvebu_has_ioport	,	F_5
PCISWCAP	,	V_109
mvebu_pcie_ops	,	V_183
size	,	V_16
mvebu_pcie_suspend	,	F_67
of_node	,	V_215
bridge	,	V_58
GFP_KERNEL	,	V_213
device	,	V_77
remap	,	V_47
cur	,	V_57
of_n_addr_cells	,	F_61
PCIE_WIN04_REMAP_OFF	,	F_16
of_clk_get_by_name	,	F_82
__be32	,	T_6
MVEBU_MBUS_NO_REMAP	,	V_54
GPIOF_OUT_INIT_LOW	,	V_221
mvebu_pcie_handle_iobase_change	,	F_33
mbus_dram_target_info	,	V_14
ports	,	V_155
secondary_status	,	V_104
device_node	,	V_186
of_property_read_u32	,	F_73
desired	,	V_56
PCI_EXP_LNKCAP_CLKPM	,	V_128
vendor	,	V_75
rlen	,	V_194
PCIE_CMD_OFF	,	V_28
where	,	V_37
attribute	,	V_46
"ignoring %pOF, missing pcie-port property\n"	,	L_7
DT_TYPE_MEM32	,	V_203
tgt	,	V_189
stat	,	V_11
devm_ioremap_resource	,	F_58
saved_pcie_stat	,	V_205
PCIE_STAT_LINK_DOWN	,	V_9
sz	,	V_44
i	,	V_17
regs	,	V_188
ENOENT	,	V_204
fls	,	F_17
PCI_EXP_DEVCTL_FERE	,	V_122
mvebu_pcie_rd_conf	,	F_42
of_pci_get_devfn	,	F_76
cs	,	V_23
of_gpio_flags	,	V_209
max_t	,	F_50
"marvell,pcie-lane"	,	L_8
PCI_EXP_DEVCAP	,	V_118
mvebu_sw_pci_bridge_write	,	F_38
"PCI MEM"	,	L_3
mvebu_pcie_link_up	,	F_6
PCI_EXP_TYPE_ROOT_PORT	,	V_113
nports	,	V_154
PCI_BASE_ADDRESS_1	,	V_96
phys_addr_t	,	T_3
PCI_BASE_ADDRESS_0	,	V_95
PCISWCAP_EXP_LNKCTL2	,	V_142
size_mapped	,	V_48
devm_add_action	,	F_84
pcie	,	V_51
platform_device	,	V_185
of_node_put	,	F_103
for_each_available_child_of_node	,	F_102
ERR_PTR	,	F_57
PCIE_BAR_LO_OFF	,	F_12
mvebu_pcie	,	V_150
bus	,	V_35
"Could not create MBus window at [mem %pa-%pa]: %d\n"	,	L_1
__iomem	,	T_2
mvebu_pcie_add_windows	,	F_29
dn	,	V_225
align	,	V_168
primary_bus	,	V_102
DT_CPUADDR_TO_TARGET	,	F_65
gpio_flags	,	V_217
devm_gpio_request_one	,	F_80
"reset-delay-us"	,	L_15
iolimitupper	,	V_61
reg	,	V_4
pcie_sltcap	,	V_132
mvebu_sw_pci_bridge_init	,	F_36
PCI_COMMAND	,	V_89
io_offset	,	V_162
PCIE_MASK_OFF	,	V_32
conf_data	,	V_38
iobaseupper	,	V_62
ret	,	V_49
res	,	V_167
PCI_EXP_LNKCTL	,	V_130
PCISWCAP_EXP_DEVCTL	,	V_119
"failed to parse bus-range property: %d\n"	,	L_17
membase	,	V_68
"PCI I/O"	,	L_4
PCI_EXP_DEVCTL	,	V_120
PCI_ROM_ADDRESS1	,	V_110
PCISWCAP_EXP_LNKCAP2	,	V_141
PCIBIOS_DEVICE_NOT_FOUND	,	V_157
reset_gpio	,	V_210
PCIE_CONF_DATA_OFF	,	V_39
pci_dev	,	V_165
readl_relaxed	,	F_23
ops	,	V_182
readw_relaxed	,	F_22
port	,	V_2
rounddown_pow_of_two	,	F_51
PCIE_WIN04_BASE_OFF	,	F_15
name	,	V_159
mvebu_readl	,	F_3
DT_FLAGS_TO_TYPE	,	F_63
child	,	V_208
bist	,	V_93
mvebu_pcie_del_windows	,	F_27
PCIE_STAT_OFF	,	V_8
mvebu_pcie_set_window	,	F_32
cache_line_size	,	V_83
PCISWCAP_EXP_RTCTL	,	V_135
interface	,	V_91
sys	,	V_152
PCISWCAP_EXP_RTSTA	,	V_137
dev_err	,	F_31
rtype	,	V_201
mvebu_pcie_powerdown	,	F_91
align_resource	,	V_184
end	,	V_50
gpiod_set_value_cansleep	,	F_89
PCISWCAP_EXP_SLTCAP2	,	V_143
PCIE_WIN5_BASE_OFF	,	V_19
class	,	V_73
mask	,	V_27
memlimit	,	V_67
PCI_EXP_LNKSTA_LBMS	,	V_149
PCIE_RC_RTSTA	,	V_138
map_irq	,	V_180
devm_kfree	,	F_85
PCI_COMMAND_MEMORY	,	V_30
start	,	V_66
clk_disable_unprepare	,	F_92
PCI_EXP_LNKCAP	,	V_127
PCI_PRIMARY_BUS	,	V_98
target	,	V_45
of_get_available_child_count	,	F_100
PCI_EXP_DEVCTL_NFERE	,	V_123
mv_mbus_dram_info	,	F_10
setup	,	V_179
mvebu_mbus_del_window	,	F_28
PCISWCAP_EXP_LNKCAP	,	V_126
mvebu_pcie_setup	,	F_43
base	,	V_5
mvebu_pcie_set_local_dev_nr	,	F_8
realio	,	V_160
ENOMEM	,	V_214
dev_get_drvdata	,	F_68
mem_attr	,	V_70
secondary_bus	,	V_101
PCIBIOS_BAD_REGISTER_NUMBER	,	V_43
IORESOURCE_IO	,	V_170
dev_info	,	F_79
mvebu_pcie_hw_rd_conf	,	F_19
iowin	,	V_64
PCI_IO_RANGE_TYPE_32	,	V_84
hw	,	V_175
number	,	V_40
round_up	,	F_49
IO_SPACE_LIMIT	,	V_228
dram	,	V_15
clk_put	,	F_71
pci_add_resource	,	F_46
val	,	V_3
clk	,	V_207
io	,	V_65
of_irq_parse_and_map_pci	,	V_181
mem_target	,	V_69
PCI_VENDOR_ID_MARVELL	,	V_76
mvebu_pcie_powerup	,	F_86
secondary_latency_timer	,	V_99
header_type	,	V_81
cmd	,	V_26
PCI_COMMAND_MASTER	,	V_31
mvebu_pcie_port	,	V_1
reset_udelay	,	V_223
status	,	V_85
mvebu_pcie_set_local_bus_nr	,	F_7
PCIE_CONF_ADDR	,	F_20
private_data	,	V_153
msi_ctrl	,	V_176
of_address_to_resource	,	F_56
CONFIG_PCI_MSI	,	F_53
flags	,	V_169
PCI_EXP_DEVCTL_CERE	,	V_124
resource_size_t	,	T_5
range	,	V_193
of_get_property	,	F_60
skip	,	V_211
PCI_PREF_MEMORY_BASE	,	V_106
PCISWCAP_EXP_LIST_ID	,	V_112
PCI_IO_BASE	,	V_103
mvebu_pcie_enable	,	F_52
mvebu_mbus_get_pcie_io_aperture	,	F_97
PCIE_WIN5_CTRL_OFF	,	V_18
clk_prepare_enable	,	F_87
cpuaddr	,	V_200
mvebu_writel	,	F_1
PCIE_STAT_DEV	,	V_13
PCIE_WIN04_CTRL_OFF	,	F_14
of_read_number	,	F_62
err	,	V_145
PCI_IO_BASE_UPPER16	,	V_107
io_target	,	V_6
PCIE_BAR_HI_OFF	,	F_13
EPROBE_DEFER	,	V_216
reset_name	,	V_218
"invalid memory aperture size\n"	,	L_16
pci_sys_data	,	V_151
devm_request_pci_bus_resources	,	F_47
gpio_to_desc	,	F_81
PCI_VENDOR_ID	,	V_88
subordinate_bus	,	V_100
PCISWCAP_EXP_DEVCAP	,	V_116
PCIE_MASK_ENABLE_INTS	,	V_33
EINVAL	,	V_198
GPIOF_OUT_INIT_HIGH	,	V_222
PCI_SLOT	,	F_64
PCIBIOS_MIN_IO	,	V_227
devm_kcalloc	,	F_101
PCISWCAP_EXP_DEVCTL2	,	V_140
udelay	,	F_88
mvebu_pcie_map_registers	,	F_55
mvebu_pcie_window	,	V_55
iobase	,	V_60
msi	,	V_177
PCISWCAP_EXP_SLTCAP	,	V_131
mvebu_pcie_align_resource	,	F_48
data	,	V_206
pci_common_init_dev	,	F_54
num	,	V_226
mbus_attr	,	V_24
mvebu_pcie_hw_wr_conf	,	F_24
"marvell,pcie-port"	,	L_6
PCI_PM_D3COLD_WAIT	,	V_224
size_t	,	T_4
num_cs	,	V_21
pdev	,	V_52
u32	,	T_1
GPIOF_ACTIVE_LOW	,	V_220
"%s: cannot map registers\n"	,	L_18
PCISWCAP_EXP_DEVCAP2	,	V_139
hw_pci	,	V_174
"ranges"	,	L_5
PCIE_DEV_ID_OFF	,	V_78
sysdata	,	V_156
"%s: cannot get tgt/attr for mem window\n"	,	L_10
mvebu_mbus_add_window_remap_by_id	,	F_30
PCIE_DEV_REV_OFF	,	V_80
PCIE_CONF_ADDR_OFF	,	V_41
"Attempt to set IO when IO is disabled\n"	,	L_2
resource	,	V_166
DT_CPUADDR_TO_ATTR	,	F_66
"pcie%d.%d"	,	L_9
mvebu_pcie_setup_wins	,	F_9
mvebu_pcie_find_port	,	F_40
iolimit	,	V_59
"%pOF: reset gpio is active low\n"	,	L_13
revision	,	V_79
SZ_1M	,	V_173
na	,	V_191
PCI_EXP_FLAGS_SLOT	,	V_114
SZ_64K	,	V_171
mvebu_get_tgt_attr	,	F_59
platform_set_drvdata	,	F_95
busn	,	V_164
devm_kzalloc	,	F_94
np	,	V_187
PCI_MEMORY_BASE	,	V_105
nr	,	V_10
nranges	,	V_195
PCI_EXP_LNKSTA_LABS	,	V_148
ns	,	V_192
PCISWCAP_EXP_SLTCTL	,	V_133
pcie_rtctl	,	V_136
slot	,	V_199
sys_to_pcie	,	F_39
PCI_STATUS_CAP_LIST	,	V_86
PCIE_CAP_PCIEXP	,	V_117
PCI_EXP_SLTSTA_PDS	,	V_134
mem	,	V_158
mbus_dram_target_id	,	V_25
pci_add_resource_offset	,	F_45
mbus_dram_window	,	V_22
IORESOURCE_MEM	,	V_172
attr	,	V_190
value	,	V_87
of_get_named_gpio_flags	,	F_77
lane	,	V_212
of_pci_parse_bus_range	,	F_99
mvebu_pcie_port_clk_put	,	F_70
readl	,	F_4
mvebu_pcie_parse_port	,	F_72
writel	,	F_2
DT_TYPE_IO	,	V_202
PCISWCAP_EXP_SLTCTL2	,	V_144
PCI_CACHE_LINE_SIZE	,	V_92
"%s: cannot get clock\n"	,	L_14
mvebu_pcie_wr_conf	,	F_41
resources	,	V_161
dev_warn	,	F_74
PCI_EXP_LNKCTL_CLKREQ_EN	,	V_147
pci_ioremap_io	,	F_104
writeb	,	F_25
latency_timer	,	V_94
mvebu_pcie_probe	,	F_93
command	,	V_63
pcie_devctl	,	V_125
writew	,	F_26
PCIE_BAR_CTRL_OFF	,	F_11
mvebu_pcie_setup_hw	,	F_18
PCIBIOS_SUCCESSFUL	,	V_42
resource_size	,	F_44
mem_offset	,	V_163
u64	,	T_7
readb_relaxed	,	F_21
min_t	,	F_98
PCI_HEADER_TYPE_BRIDGE	,	V_82
dev_WARN	,	F_34
mvebu_pcie_resume	,	F_69
PCIE_STAT_BUS	,	V_12
IS_ERR	,	F_83
