0.6
2018.3
Dec  7 2018
00:33:28
D:/project_y4/project_y4.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/project_y4/project_y4.srcs/sources_1/new/BCDaddersubtractor.v,1713217001,verilog,,,,BCD_addition_subtraction;add_sub;testbench,,,,,,,,
