2022-04-26 11:36:45,726 DEBUG vhdl_parser_generator __init__ VHDLParserGenerator object initialized
2022-04-26 11:36:45,727 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_memory.vhd
2022-04-26 11:36:45,728 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_package.vhd
2022-04-26 11:36:45,729 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed data_memory.vhd
2022-04-26 11:36:45,729 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_memory.vhd
2022-04-26 11:36:45,730 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_package.vhd
2022-04-26 11:36:45,731 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_memory.vhd
2022-04-26 11:36:45,732 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_package.vhd
2022-04-26 11:36:45,732 DEBUG disassembler __init__ Disassembler object initialized
2022-04-26 11:36:45,733 INFO disassembler disassemble Removed C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly\generated_disassembly.txt
2022-04-26 11:36:45,767 DEBUG disassembler disassemble Disassembler exit status: 0
2022-04-26 11:36:45,767 INFO disassembler disassemble Disassembler generated generated_disassembly.txt at the directory C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly
2022-04-26 11:36:45,768 DEBUG vhdl_parser_generator generate_vhdl_packages Generated baseline_package.vhd
2022-04-26 11:36:45,769 DEBUG vhdl_parser_generator generate_vhdl_packages Generated highroller_package.vhd
2022-04-26 11:36:45,770 DEBUG vhdl_parser_generator generate_vhdl_packages Generated lowlife_package.vhd
2022-04-26 11:36:45,775 DEBUG vhdl_parser_generator generate_vhdl_data_memory Generated data_memory.vhd. Note: No data memory found in binary
2022-04-26 11:36:45,776 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for baseline
2022-04-26 11:36:45,796 DEBUG vhdl_parser_generator generate_vhdl_memory Generated baseline_memory.vhd
2022-04-26 11:36:45,797 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for highroller
2022-04-26 11:36:45,819 DEBUG vhdl_parser_generator generate_vhdl_memory Generated highroller_memory.vhd
2022-04-26 11:36:45,820 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for lowlife
2022-04-26 11:36:45,839 DEBUG vhdl_parser_generator generate_vhdl_memory Generated lowlife_memory.vhd
2022-04-26 11:36:45,839 DEBUG package_zipper __init__ PackageZipper object initialized
2022-04-26 11:36:45,842 DEBUG package_zipper _zip_write Zipped baseline_memory.vhd
2022-04-26 11:36:45,843 DEBUG package_zipper _zip_write Zipped baseline_package.vhd
2022-04-26 11:36:45,843 DEBUG package_zipper _zip_write Zipped data_memory.vhd
2022-04-26 11:36:45,844 DEBUG package_zipper _zip_write Zipped highroller_memory.vhd
2022-04-26 11:36:45,845 DEBUG package_zipper _zip_write Zipped highroller_package.vhd
2022-04-26 11:36:45,846 DEBUG package_zipper _zip_write Zipped lowlife_memory.vhd
2022-04-26 11:36:45,847 DEBUG package_zipper _zip_write Zipped lowlife_package.vhd
2022-04-26 11:36:45,851 DEBUG package_zipper _zip_write Zipped generated_disassembly.txt
2022-04-26 11:36:45,854 WARNING package_zipper zip_vhdl Created zip _[0].zip in C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\\generated_vhdl containing 8 files
