#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug 30 23:02:01 2019
# Process ID: 6731
# Current directory: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324
# Command line: vivado
# Log file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/vivado.log
# Journal file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.xpr
update_compile_order -fileset sources_1
upgrade_ip -vlnv user.org:user:LED_CONTROLLER:1.0 [get_ips  LED_CONTROLLER_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips LED_CONTROLLER_0] -no_script -sync -force -quiet
export_ip_user_files -of_objects  [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/ip/LED_CONTROLLER_0/LED_CONTROLLER_0.xci] -no_script -reset -force -quiet
remove_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/ip/LED_CONTROLLER_0/LED_CONTROLLER_0.xci
update_compile_order -fileset sources_1
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files -ipstatic_source_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/questa} {ies=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_peripheral user.org user myip 1.0 -dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:myip:1.0]
write_peripheral [ipx::find_open_core user.org:user:myip:1.0]
set_property  ip_repo_paths  {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/myip_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myip_v1_0 -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/myip_1.0/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/myip_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myLED:1.0 myLED_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/myLED_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins myLED_0/S00_AXI]
delete_bd_objs [get_bd_cells myLED_0]
save_bd_design
regenerate_bd_layout
set_property location {2 569 247} [get_bd_cells rst_ps7_0_50M]
set_property location {1 261 305} [get_bd_cells rst_ps7_0_50M]
save_bd_design
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type ip -vlnv user.org:user:myip:1.0 myip_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/myip_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins myip_0/S00_AXI]
