This project demonstrates a complete ASIC RTL-to-GDSII physical design flow for the CV32E40P RISC-V core using Synopsys industry-standard EDA tools. It implements a full production-style backend methodology including synthesis, floorplanning, power grid construction, standard-cell placement, clock-tree synthesis, routing, post-route optimization, timing closure, and final GDS export. The flow achieves legal placement, balanced clock distribution, proper power routing, congestion-aware routing, and finished chip layout suitable for tape-out. All design stages are documented and supported with screenshots capturing hierarchy inspection, floorplan quality checks, power plan integrity, placement density, pin distribution, clock tree structure, and routed database. This repository serves as a practical learning and reference platform for students and VLSI engineers working on advanced physical design flows for real CPU cores, ensuring timing, power, and physical sign-off quality aligned with industry standards.

### ğŸ“¸ Flow Outputs ==> refer to the output at the top of the file 

#### ğŸ§  Design Browser

![hierarchy browser ](https://github.com/user-attachments/assets/050f97a8-a95e-4b07-8e35-0bcc9473461a)
*Shows RTL module hierarchy loaded into the design environment, confirming structural correctness.*

#### ğŸ—‚ï¸ Design Hierarchy View

![design hierarchy ](https://github.com/user-attachments/assets/95964bc1-9545-486b-801a-ace43ac05d87)
*Displays top-level core structure and submodules used during synthesis and floorplan setup.*

#### ğŸ§± Floorplan

![floorplan](https://github.com/user-attachments/assets/c84fb8e5-50ca-406c-a33b-5bbd9b7217e2)
*Demonstrates core area boundaries, IO ring, placement rows, and routing channels.*

#### âš¡ Power Distribution Network

![powerplan](https://github.com/user-attachments/assets/d91393a1-e858-4acc-8323-ca89c64553fa)
*Illustrates power rings, metal straps, and a robust power grid across the core region.*

#### ğŸ“ Placement Cell Density

![placment cell denisty](https://github.com/user-attachments/assets/1f8fe5db-cf87-47d4-890c-43327320fce4)
*Shows standard cell distribution across the chip with balanced placement and minimal congestion.*

#### ğŸ“Œ Pin Density Map

![placment pin denisty](https://github.com/user-attachments/assets/d336db34-af69-4e7c-a1fd-1cf5617f9c6c)
*Indicates pin distribution and high-activity regions for routing optimization.*

#### ğŸ•’ Clock Tree Synthesis (CTS)

![design CTS](https://github.com/user-attachments/assets/9d0ab2d2-bfde-4c33-b1f4-369405e75b0d)
*Shows CTS buffers and clock routes ensuring balanced clock skew and delay.*

#### ğŸ›  Routing & Chip Finishing

![Route and Chipfinishing](https://github.com/user-attachments/assets/e74b0db5-a108-4fd3-b37c-6a8db5b4b981)
*Displays full routing, ECO fixes, DRC cleanup, and ready-for-GDS layout state.*

