{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484512776565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484512776566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 21:39:36 2017 " "Processing started: Sun Jan 15 21:39:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484512776566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484512776566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off volladdierer_8bit -c volladdierer_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off volladdierer_8bit -c volladdierer_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484512776566 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484512776776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volladdierer_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file volladdierer_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 volladdierer_8bit-behave " "Found design unit 1: volladdierer_8bit-behave" {  } { { "volladdierer_8bit.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/volladdierer_8bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484512777140 ""} { "Info" "ISGN_ENTITY_NAME" "1 volladdierer_8bit " "Found entity 1: volladdierer_8bit" {  } { { "volladdierer_8bit.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/volladdierer_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484512777140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484512777140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volladdierer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file volladdierer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 volladdierer-behave " "Found design unit 1: volladdierer-behave" {  } { { "volladdierer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/volladdierer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484512777142 ""} { "Info" "ISGN_ENTITY_NAME" "1 volladdierer " "Found entity 1: volladdierer" {  } { { "volladdierer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/volladdierer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484512777142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484512777142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_conv-behave " "Found design unit 1: hex_conv-behave" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/hex_conv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484512777143 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_conv " "Found entity 1: hex_conv" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/hex_conv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484512777143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484512777143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "volladdierer_8bit " "Elaborating entity \"volladdierer_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484512777164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volladdierer volladdierer:add0 " "Elaborating entity \"volladdierer\" for hierarchy \"volladdierer:add0\"" {  } { { "volladdierer_8bit.vhd" "add0" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/volladdierer_8bit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484512777180 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_h1 volladdierer.vhd(34) " "VHDL Process Statement warning at volladdierer.vhd(34): signal \"sum_h1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "volladdierer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/volladdierer.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484512777181 "|volladdierer_8bit|volladdierer:add1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_h1 volladdierer.vhd(35) " "VHDL Process Statement warning at volladdierer.vhd(35): signal \"sum_h1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "volladdierer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/volladdierer.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484512777181 "|volladdierer_8bit|volladdierer:add1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ueber_h2 volladdierer.vhd(36) " "VHDL Process Statement warning at volladdierer.vhd(36): signal \"ueber_h2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "volladdierer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/volladdierer.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484512777181 "|volladdierer_8bit|volladdierer:add1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_h1 volladdierer.vhd(36) " "VHDL Process Statement warning at volladdierer.vhd(36): signal \"cout_h1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "volladdierer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/volladdierer.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484512777181 "|volladdierer_8bit|volladdierer:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_conv hex_conv:a_hex " "Elaborating entity \"hex_conv\" for hierarchy \"hex_conv:a_hex\"" {  } { { "volladdierer_8bit.vhd" "a_hex" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/volladdierer_8bit.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484512777184 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex hex_conv.vhd(15) " "VHDL Process Statement warning at hex_conv.vhd(15): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/hex_conv.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1484512777184 "|volladdierer_8bit|hex_conv:a_hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] hex_conv.vhd(15) " "Inferred latch for \"hex\[0\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484512777184 "|volladdierer_8bit|hex_conv:a_hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] hex_conv.vhd(15) " "Inferred latch for \"hex\[1\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484512777184 "|volladdierer_8bit|hex_conv:a_hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] hex_conv.vhd(15) " "Inferred latch for \"hex\[2\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484512777184 "|volladdierer_8bit|hex_conv:a_hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] hex_conv.vhd(15) " "Inferred latch for \"hex\[3\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484512777184 "|volladdierer_8bit|hex_conv:a_hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] hex_conv.vhd(15) " "Inferred latch for \"hex\[4\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484512777185 "|volladdierer_8bit|hex_conv:a_hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] hex_conv.vhd(15) " "Inferred latch for \"hex\[5\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484512777185 "|volladdierer_8bit|hex_conv:a_hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] hex_conv.vhd(15) " "Inferred latch for \"hex\[6\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/volladdierer_8bit/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484512777185 "|volladdierer_8bit|hex_conv:a_hex"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484512777757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484512777757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484512777796 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484512777796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484512777796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484512777796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484512777823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 21:39:37 2017 " "Processing ended: Sun Jan 15 21:39:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484512777823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484512777823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484512777823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484512777823 ""}
