# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../course_design_1.srcs/sources_1/new/seven_segment.v"
verilog xil_defaultlib  "../../../course_design_1.srcs/sources_1/new/dclock_1000HZ.v"
verilog xil_defaultlib  "../../../course_design_1.srcs/sources_1/new/choose_seg.v"
verilog xil_defaultlib  "../../../course_design_1.srcs/sim_1/new/choose_seg_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
