// Seed: 297818335
module module_0;
  reg id_0 = id_0;
  always @(posedge 1, posedge id_0) id_0 <= id_0;
  logic   id_1;
  integer id_2 = 1;
  logic
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17 = id_1;
  logic id_18;
  assign id_13 = 1;
endmodule
`timescale 1 ps / 1 ps
