Return-Path: <devicetree+bounces-295278-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id WFB9AlpPAWp1UgEAu9opvQ
	(envelope-from <devicetree+bounces-295278-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Mon, 11 May 2026 05:39:06 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id 5B2B8507AE9
	for <lists+devicetree@lfdr.de>; Mon, 11 May 2026 05:39:04 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 57A2E30125C2
	for <lists+devicetree@lfdr.de>; Mon, 11 May 2026 03:38:49 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 0464B37CD37;
	Mon, 11 May 2026 03:38:49 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from OS8PR02CU002.outbound.protection.outlook.com (mail-japanwestazon11022092.outbound.protection.outlook.com [40.107.75.92])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 437522FDC5E;
	Mon, 11 May 2026 03:38:47 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.75.92
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1778470728; cv=fail; b=KSVEk24Oi6AqB5/4MaIi0EafeHNwUFgEH24JJiFfgXHdAIo/fBXEX96FsnhcuCF6wcCbWG8WcrLn2f7sIF+PREmtKUN1394jH/ZKi4rHAwoQ7zVwTr6QdGSIovXkoiVmGlPNw99nNFxF5cOsYkzLpXDOBYFpKnuV0gw2SaT3+VE=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1778470728; c=relaxed/simple;
	bh=VHzp1J73maWs1x+jKptlYerZnY/TNHE5/ZlHpVxlGUQ=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=YCL0oE+tVgCMDK96GUUehOoCkQkMW88BUkQO56SzW3XRmrOaF/8D8zelkoc8cvtQA+QLQHwKHs3zwC5RNiKz3y7Hx488zTbBziN8MBfUiydjDkwPEZTdqJ8kxYeJXlsIsgSfl3pW3RAfmaeM1yhLZQO9PVGYS+/gvVP3gmiHzOM=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=cixtech.com; spf=pass smtp.mailfrom=cixtech.com; arc=fail smtp.client-ip=40.107.75.92
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=cixtech.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=cixtech.com
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=Ha6J9NO7T8mpwA1vEZgCwmDg1uV+ugK9w57TxkLHp07qAzru45Ke4rQdmOk/7EB2BC9B9VoOYjuP5oc7M3vFjyznhG9XUZZd+I0H0km/V0RXT4zeHK31E46/ZsHrHbNG5b+iI3UuHDPb9aALRa7eNoSldDH/k7ICcm1ziu9El317RRtAbSbQ0nkfS3+US2aarE5vTMq88pouhTufI1I4G7QtMvo9sGq+SLOJoC3KZ0Ipn2gQfaqvhev/GNiBl4h6MiFDPRAoyP2LBcVBj7/TaOegEpn59ElrEBjp4G88ZdIad2q8kC9/y2+/4WjEICAIL1uB8QM/AqcSKMbYleZ7gA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=qBmeSyo8Qy1kGczm+FHDdZi1wa6aiGp/ZaHpAgwmdZ4=;
 b=IBB2dUH+DFw9lBc+HKoZUvGP4hL3c3PIquNuknhGYgS6P2p5s0Is8cYN08JFTjrwavOQfHD7wfn3fq4dUvBDpwkCIE2ySQfjp/OOvMfbdn5Gd9smBJLiFWwa7G5GecFjoBJqWqRBJ7+ZXhqXd1z+4KHFTodjR0cjj519z6EddXUDDU/Cz8vvzsD7bTrRtE9LyDJp+JRQxh2X+sPwzBx0NMQPLazaDWJPB1loyCy5BT90oZd2h/e70NJsxTPoM/Pn0rwayoznXOHTvc8XOATaerofNeCP26/7bAUWKSxRroW6rwcTsWlvc0Vp/xzo9Z4UDutUTP/U5yB/Pm01snPuCQ==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
 222.71.101.198) smtp.rcpttodomain=cixtech.com smtp.mailfrom=cixtech.com;
 dmarc=bestguesspass action=none header.from=cixtech.com; dkim=none (message
 not signed); arc=none (0)
Received: from PS2PR02CA0057.apcprd02.prod.outlook.com (2603:1096:300:5a::21)
 by TYPPR06MB8104.apcprd06.prod.outlook.com (2603:1096:405:313::9) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9891.22; Mon, 11 May
 2026 03:38:43 +0000
Received: from TY2PEPF0000AB88.apcprd03.prod.outlook.com
 (2603:1096:300:5a:cafe::7e) by PS2PR02CA0057.outlook.office365.com
 (2603:1096:300:5a::21) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.20.9891.22 via Frontend Transport; Mon,
 11 May 2026 03:38:43 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 222.71.101.198)
 smtp.mailfrom=cixtech.com; dkim=none (message not signed)
 header.d=none;dmarc=bestguesspass action=none header.from=cixtech.com;
Received-SPF: Pass (protection.outlook.com: domain of cixtech.com designates
 222.71.101.198 as permitted sender) receiver=protection.outlook.com;
 client-ip=222.71.101.198; helo=smtprelay.cixcomputing.com; pr=C
Received: from smtprelay.cixcomputing.com (222.71.101.198) by
 TY2PEPF0000AB88.mail.protection.outlook.com (10.167.253.11) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.21.25.13 via Frontend Transport; Mon, 11 May 2026 03:38:42 +0000
Received: from nchen-desktop (unknown [172.16.64.25])
	by smtprelay.cixcomputing.com (Postfix) with ESMTPSA id 3380841609C1;
	Mon, 11 May 2026 11:38:42 +0800 (CST)
Date: Mon, 11 May 2026 11:38:41 +0800
From: Peter Chen <peter.chen@cixtech.com>
To: Devin Li <Devin.Li@cixtech.com>
Cc: fugang.duan@cixtech.com, robh@kernel.org, krzk+dt@kernel.org,
	conor+dt@kernel.org, cix-kernel-upstream@cixtech.com,
	linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org, guoyin.chen@cixtech.com,
	robin.wang@cixtech.com, hong.guo@cixtech.com
Subject: Re: [PATCH v2] arm64: dts: cix: Add CPU idle states for Sky1
Message-ID: <agFPQdLVTETg4Grn@nchen-desktop>
References: <20260507065956.3900087-1-Devin.Li@cixtech.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
In-Reply-To: <20260507065956.3900087-1-Devin.Li@cixtech.com>
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: TY2PEPF0000AB88:EE_|TYPPR06MB8104:EE_
X-MS-Office365-Filtering-Correlation-Id: 462a5b80-19d2-44aa-9314-08deaf0ecccb
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|1800799024|36860700016|82310400026|376014|56012099003|22082099003|18002099003;
X-Microsoft-Antispam-Message-Info:
	QLf60nF4ZTA0SklLtW0lh1pmuzgsWHkokc+VE/FdkmN3E+oaII42RNEJqN4C1FTZ8mHpxzxv0LlO5psdigj5hZ+GdETrHWJloesk+P764pKPlyrjBEMzIeeOSS0Ur2UTVRnPqEMnLTV9+S6sSYwZFA09RKBODzS8h1YkC9ZlpyykA3enddI6ole0sSM/eB9r66OdAmn0Q1UrmJnzn/+Mrj/2/nSRFMWm3ICmherpJ+zdBBopqgY2RGKzftqeSDU0+8Eb89mR4yjZKYbp6OqwL9c0T/hTI9ufEDds5z9p8KZD10EC8Bw7YbPSQ9T7dEf8tZ2pPjgFxDGPKM2gFB92MCbL1cYYIR3mo/e01fZSDp7B9wq+CrY0d5rr6ecix28EpxBlJ4gRJXnZnm8+vmtbkUgXmrul0RbmYZni6sAA0SAf65ccju1WUSducTtwbsgze+iceDqBOqmxd6JDd5dUPJinp3L5N2mUOq4wkv+U727eLn95FSEJtVSQVQlcwwC75cQtdsAa9htYuLP+eIhxXlPKvygvywTr4l0zA4mrE/Y8bjJVwlRkdXh+hK+AQjEHp9BJ8pTZ0wA8tNhzZn9ng5jU1bqdGvcjop/OeLkvRIdr+FPPp2dwEYuj/kD2w3yBrqXnFyhxEn6mi+g8RL6YXPDFJutAMFR3rwbDqteNsX0CmfoYKj9hOdXPflKMyrzDMYbLtgmf0IGz0TRLberLOBh+pwQZGAH8GXOYRBAQA9w=
X-Forefront-Antispam-Report:
	CIP:222.71.101.198;CTRY:CN;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:smtprelay.cixcomputing.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(1800799024)(36860700016)(82310400026)(376014)(56012099003)(22082099003)(18002099003);DIR:OUT;SFP:1102;
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0:
	SU6KYWb7CitwyzTWH1kxugZXqiBQVOYJUcX1us5ugi5lxARdBrejCCHkiGIeTGQzO4W89X47YeC3Z2KarcEBY+a1g2HIQi9dMxfWzdTmFC19ZDRx8BO1OdelqmfaTcRn74xFHP3+qsSB0Z2JDzi26Rkba3zUB9y3e8ED9Yp6oRFnyDG/+HG1XUtWEfVsdAqtvDiFJgT+Od8bJS3owFwazYmrxGYfO5y4FRGyuYcau5VXFJybWazwN/PhYNlUvDhbXg++W8ucmh4LtC4mYTjrPV0f3f5fcq7dQ/401Ye1EUej5WOsWzAGou2RVlFjpmoVZyg/DZ3KGwvJj4U0Ds65k3nKC2jhO9Ksdw0IS13cTgWjLGfoTBXj+0TDNcWLI9wyqi9cKO6Nexs5oUkx6vgGdG8nOneQ6Txarc7UDukzvmTtd0zOc0/dLI86MQmffX79
X-OriginatorOrg: cixtech.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 May 2026 03:38:42.9912
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 462a5b80-19d2-44aa-9314-08deaf0ecccb
X-MS-Exchange-CrossTenant-Id: 0409f77a-e53d-4d23-943e-ccade7cb4811
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=0409f77a-e53d-4d23-943e-ccade7cb4811;Ip=[222.71.101.198];Helo=[smtprelay.cixcomputing.com]
X-MS-Exchange-CrossTenant-AuthSource:
	TY2PEPF0000AB88.apcprd03.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: TYPPR06MB8104
X-Rspamd-Queue-Id: 5B2B8507AE9
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [1.04 / 15.00];
	ARC_REJECT(1.00)[cv is fail on i=2];
	MID_RHS_NOT_FQDN(0.50)[];
	R_SPF_ALLOW(-0.20)[+ip4:172.234.253.10:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-295278-lists,devicetree=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7];
	FORGED_SENDER_MAILLIST(0.00)[];
	DMARC_NA(0.00)[cixtech.com];
	RCPT_COUNT_TWELVE(0.00)[12];
	MIME_TRACE(0.00)[0:+];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[peter.chen@cixtech.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	MISSING_XM_UA(0.00)[];
	NEURAL_HAM(-0.00)[-0.974];
	TAGGED_RCPT(0.00)[devicetree,dt];
	R_DKIM_NA(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sea.lore.kernel.org:helo,sea.lore.kernel.org:rdns]
X-Rspamd-Action: no action

On 26-05-07 14:59:56, Devin Li wrote:
> Add PSCI-based CPU idle state definitions for the Sky1 SoC,
> enabling core and cluster level power management through
> ARM PSCI firmware.
> 
> Three idle states are defined:
> 
> - CPU_SLEEP_0: Core idle state for A520 cores
>   (psci-suspend-param 0x0010000), entry-latency 34us,
>   exit-latency 100us
> 
> - CPU_SLEEP_1: Core idle state for A720 cores
>   (psci-suspend-param 0x10000), entry-latency 31us,
>   exit-latency 79us
> 
> - CLUSTER_SLEEP_0: Cluster idle state shared by all cores
>   (psci-suspend-param 0x1010000), entry-latency 41us,
>   exit-latency 104us
> 
> A520 cores (cpu0-3) reference CPU_SLEEP_0 and CLUSTER_SLEEP_0,
> while A720 cores (cpu4-11) reference CPU_SLEEP_1 and
> CLUSTER_SLEEP_0.
> 
> Signed-off-by: Devin Li <Devin.Li@cixtech.com>

Applied, thanks.

Peter
> ---
> 
> Notes:
>     Change for v2:
>     - Use real name format "Devin Li"
>     - link to v1: https://lore.kernel.org/all/20260424043436.162009-1-Devin.Li@cixtech.com/
> 
>  arch/arm64/boot/dts/cix/sky1.dtsi | 41 +++++++++++++++++++++++++++++++
>  1 file changed, 41 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/cix/sky1.dtsi b/arch/arm64/boot/dts/cix/sky1.dtsi
> index bb5cfb1f2113..0611098b5f05 100644
> --- a/arch/arm64/boot/dts/cix/sky1.dtsi
> +++ b/arch/arm64/boot/dts/cix/sky1.dtsi
> @@ -23,6 +23,7 @@ cpu0: cpu@0 {
>  			reg = <0x0 0x0>;
>  			device_type = "cpu";
>  			capacity-dmips-mhz = <403>;
> +			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
>  		};
>  
>  		cpu1: cpu@100 {
> @@ -31,6 +32,7 @@ cpu1: cpu@100 {
>  			reg = <0x0 0x100>;
>  			device_type = "cpu";
>  			capacity-dmips-mhz = <403>;
> +			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
>  		};
>  
>  		cpu2: cpu@200 {
> @@ -39,6 +41,7 @@ cpu2: cpu@200 {
>  			reg = <0x0 0x200>;
>  			device_type = "cpu";
>  			capacity-dmips-mhz = <403>;
> +			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
>  		};
>  
>  		cpu3: cpu@300 {
> @@ -47,6 +50,7 @@ cpu3: cpu@300 {
>  			reg = <0x0 0x300>;
>  			device_type = "cpu";
>  			capacity-dmips-mhz = <403>;
> +			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
>  		};
>  
>  		cpu4: cpu@400 {
> @@ -55,6 +59,7 @@ cpu4: cpu@400 {
>  			reg = <0x0 0x400>;
>  			device_type = "cpu";
>  			capacity-dmips-mhz = <1024>;
> +			cpu-idle-states = <&CPU_SLEEP_1 &CLUSTER_SLEEP_0>;
>  		};
>  
>  		cpu5: cpu@500 {
> @@ -63,6 +68,7 @@ cpu5: cpu@500 {
>  			reg = <0x0 0x500>;
>  			device_type = "cpu";
>  			capacity-dmips-mhz = <1024>;
> +			cpu-idle-states = <&CPU_SLEEP_1 &CLUSTER_SLEEP_0>;
>  		};
>  
>  		cpu6: cpu@600 {
> @@ -71,6 +77,7 @@ cpu6: cpu@600 {
>  			reg = <0x0 0x600>;
>  			device_type = "cpu";
>  			capacity-dmips-mhz = <1024>;
> +			cpu-idle-states = <&CPU_SLEEP_1 &CLUSTER_SLEEP_0>;
>  		};
>  
>  		cpu7: cpu@700 {
> @@ -79,6 +86,7 @@ cpu7: cpu@700 {
>  			reg = <0x0 0x700>;
>  			device_type = "cpu";
>  			capacity-dmips-mhz = <1024>;
> +			cpu-idle-states = <&CPU_SLEEP_1 &CLUSTER_SLEEP_0>;
>  		};
>  
>  		cpu8: cpu@800 {
> @@ -87,6 +95,7 @@ cpu8: cpu@800 {
>  			reg = <0x0 0x800>;
>  			device_type = "cpu";
>  			capacity-dmips-mhz = <1024>;
> +			cpu-idle-states = <&CPU_SLEEP_1 &CLUSTER_SLEEP_0>;
>  		};
>  
>  		cpu9: cpu@900 {
> @@ -95,6 +104,7 @@ cpu9: cpu@900 {
>  			reg = <0x0 0x900>;
>  			device_type = "cpu";
>  			capacity-dmips-mhz = <1024>;
> +			cpu-idle-states = <&CPU_SLEEP_1 &CLUSTER_SLEEP_0>;
>  		};
>  
>  		cpu10: cpu@a00 {
> @@ -103,6 +113,7 @@ cpu10: cpu@a00 {
>  			reg = <0x0 0xa00>;
>  			device_type = "cpu";
>  			capacity-dmips-mhz = <1024>;
> +			cpu-idle-states = <&CPU_SLEEP_1 &CLUSTER_SLEEP_0>;
>  		};
>  
>  		cpu11: cpu@b00 {
> @@ -111,6 +122,7 @@ cpu11: cpu@b00 {
>  			reg = <0x0 0xb00>;
>  			device_type = "cpu";
>  			capacity-dmips-mhz = <1024>;
> +			cpu-idle-states = <&CPU_SLEEP_1 &CLUSTER_SLEEP_0>;
>  		};
>  
>  		cpu-map {
> @@ -153,6 +165,35 @@ core11 {
>  				};
>  			};
>  		};
> +
> +		idle-states {
> +			CPU_SLEEP_0: cpu-sleep-0 {
> +				compatible = "arm,idle-state";
> +				arm,psci-suspend-param = <0x0010000>;
> +				local-timer-stop;
> +				entry-latency-us = <34>;
> +				exit-latency-us = <100>;
> +				min-residency-us = <3000>;
> +			};
> +
> +			CPU_SLEEP_1: cpu-sleep-1 {
> +				compatible = "arm,idle-state";
> +				arm,psci-suspend-param = <0x0010000>;
> +				local-timer-stop;
> +				entry-latency-us = <31>;
> +				exit-latency-us = <79>;
> +				min-residency-us = <3000>;
> +			};
> +
> +			CLUSTER_SLEEP_0: cluster-sleep-0 {
> +				compatible = "arm,idle-state";
> +				arm,psci-suspend-param = <0x1010000>;
> +				local-timer-stop;
> +				entry-latency-us = <41>;
> +				exit-latency-us = <104>;
> +				min-residency-us = <4000>;
> +			};
> +		};
>  	};
>  
>  	firmware {
> -- 
> 2.49.0
> 

-- 

Best regards,
Peter

