{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 11 08:33:53 2007 " "Info: Processing started: Sun Mar 11 08:33:53 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WrapTest -c WrapTest --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WrapTest -c WrapTest --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } } { "g:/altera/quartus61/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/quartus61/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FX2_CLK memory rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|dpram_1it:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a0~portb_address_reg0 register rs232_xmit:Ozy_rs232_xmit\|xmit_o 142.21 MHz 7.032 ns Internal " "Info: Clock \"FX2_CLK\" has Internal fmax of 142.21 MHz between source memory \"rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|dpram_1it:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a0~portb_address_reg0\" and destination register \"rs232_xmit:Ozy_rs232_xmit\|xmit_o\" (period= 7.032 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.681 ns + Longest memory register " "Info: + Longest memory to register delay is 6.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|dpram_1it:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X11_Y6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y6; Fanout = 8; MEM Node = 'rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|dpram_1it:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/altsyncram_0sj1.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.758 ns) 3.758 ns rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|dpram_1it:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\] 2 MEM M4K_X11_Y6 1 " "Info: 2: + IC(0.000 ns) + CELL(3.758 ns) = 3.758 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|dpram_1it:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "3.758 ns" { rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/altsyncram_0sj1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.554 ns) + CELL(0.370 ns) 4.682 ns rs232_xmit:Ozy_rs232_xmit\|Mux0~56 3 COMB LCCOMB_X12_Y6_N10 1 " "Info: 3: + IC(0.554 ns) + CELL(0.370 ns) = 4.682 ns; Loc. = LCCOMB_X12_Y6_N10; Fanout = 1; COMB Node = 'rs232_xmit:Ozy_rs232_xmit\|Mux0~56'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] rs232_xmit:Ozy_rs232_xmit|Mux0~56 } "NODE_NAME" } } { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 5.255 ns rs232_xmit:Ozy_rs232_xmit\|Mux0~57 4 COMB LCCOMB_X12_Y6_N16 1 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 5.255 ns; Loc. = LCCOMB_X12_Y6_N16; Fanout = 1; COMB Node = 'rs232_xmit:Ozy_rs232_xmit\|Mux0~57'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { rs232_xmit:Ozy_rs232_xmit|Mux0~56 rs232_xmit:Ozy_rs232_xmit|Mux0~57 } "NODE_NAME" } } { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 5.999 ns rs232_xmit:Ozy_rs232_xmit\|Selector3~338 5 COMB LCCOMB_X12_Y6_N6 1 " "Info: 5: + IC(0.374 ns) + CELL(0.370 ns) = 5.999 ns; Loc. = LCCOMB_X12_Y6_N6; Fanout = 1; COMB Node = 'rs232_xmit:Ozy_rs232_xmit\|Selector3~338'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { rs232_xmit:Ozy_rs232_xmit|Mux0~57 rs232_xmit:Ozy_rs232_xmit|Selector3~338 } "NODE_NAME" } } { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 6.573 ns rs232_xmit:Ozy_rs232_xmit\|Selector3~341 6 COMB LCCOMB_X12_Y6_N20 1 " "Info: 6: + IC(0.368 ns) + CELL(0.206 ns) = 6.573 ns; Loc. = LCCOMB_X12_Y6_N20; Fanout = 1; COMB Node = 'rs232_xmit:Ozy_rs232_xmit\|Selector3~341'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { rs232_xmit:Ozy_rs232_xmit|Selector3~338 rs232_xmit:Ozy_rs232_xmit|Selector3~341 } "NODE_NAME" } } { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.681 ns rs232_xmit:Ozy_rs232_xmit\|xmit_o 7 REG LCFF_X12_Y6_N21 3 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 6.681 ns; Loc. = LCFF_X12_Y6_N21; Fanout = 3; REG Node = 'rs232_xmit:Ozy_rs232_xmit\|xmit_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { rs232_xmit:Ozy_rs232_xmit|Selector3~341 rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.018 ns ( 75.11 % ) " "Info: Total cell delay = 5.018 ns ( 75.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.663 ns ( 24.89 % ) " "Info: Total interconnect delay = 1.663 ns ( 24.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.681 ns" { rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] rs232_xmit:Ozy_rs232_xmit|Mux0~56 rs232_xmit:Ozy_rs232_xmit|Mux0~57 rs232_xmit:Ozy_rs232_xmit|Selector3~338 rs232_xmit:Ozy_rs232_xmit|Selector3~341 rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "6.681 ns" { rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] rs232_xmit:Ozy_rs232_xmit|Mux0~56 rs232_xmit:Ozy_rs232_xmit|Mux0~57 rs232_xmit:Ozy_rs232_xmit|Selector3~338 rs232_xmit:Ozy_rs232_xmit|Selector3~341 rs232_xmit:Ozy_rs232_xmit|xmit_o } { 0.000ns 0.000ns 0.554ns 0.367ns 0.374ns 0.368ns 0.000ns } { 0.000ns 3.758ns 0.370ns 0.206ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.131 ns - Smallest " "Info: - Smallest clock skew is -0.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.867 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 2.867 ns rs232_xmit:Ozy_rs232_xmit\|xmit_o 3 REG LCFF_X12_Y6_N21 3 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X12_Y6_N21; Fanout = 3; REG Node = 'rs232_xmit:Ozy_rs232_xmit\|xmit_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.99 % ) " "Info: Total cell delay = 1.806 ns ( 62.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 37.01 % ) " "Info: Total interconnect delay = 1.061 ns ( 37.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { FX2_CLK FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.998 ns - Longest memory " "Info: - Longest clock path from clock \"FX2_CLK\" to source memory is 2.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.878 ns) 2.998 ns rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|dpram_1it:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X11_Y6 8 " "Info: 3: + IC(0.841 ns) + CELL(0.878 ns) = 2.998 ns; Loc. = M4K_X11_Y6; Fanout = 8; MEM Node = 'rs232_xmit:Ozy_rs232_xmit\|rs232_tx_fifo:tx_fifo\|scfifo:scfifo_component\|scfifo_cdv:auto_generated\|a_dpfifo_jjv:dpfifo\|dpram_1it:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/altsyncram_0sj1.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 67.31 % ) " "Info: Total cell delay = 2.018 ns ( 67.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 32.69 % ) " "Info: Total interconnect delay = 0.980 ns ( 32.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { FX2_CLK FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.998 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 } { 0.000ns 0.000ns 0.139ns 0.841ns } { 0.000ns 1.140ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { FX2_CLK FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { FX2_CLK FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.998 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 } { 0.000ns 0.000ns 0.139ns 0.841ns } { 0.000ns 1.140ns 0.000ns 0.878ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/db/altsyncram_0sj1.tdf" 48 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "rs232_xmit.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/rs232_xmit.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.681 ns" { rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] rs232_xmit:Ozy_rs232_xmit|Mux0~56 rs232_xmit:Ozy_rs232_xmit|Mux0~57 rs232_xmit:Ozy_rs232_xmit|Selector3~338 rs232_xmit:Ozy_rs232_xmit|Selector3~341 rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "6.681 ns" { rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] rs232_xmit:Ozy_rs232_xmit|Mux0~56 rs232_xmit:Ozy_rs232_xmit|Mux0~57 rs232_xmit:Ozy_rs232_xmit|Selector3~338 rs232_xmit:Ozy_rs232_xmit|Selector3~341 rs232_xmit:Ozy_rs232_xmit|xmit_o } { 0.000ns 0.000ns 0.554ns 0.367ns 0.374ns 0.368ns 0.000ns } { 0.000ns 3.758ns 0.370ns 0.206ns 0.370ns 0.206ns 0.108ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { FX2_CLK FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|xmit_o } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { FX2_CLK FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.998 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl rs232_xmit:Ozy_rs232_xmit|rs232_tx_fifo:tx_fifo|scfifo:scfifo_component|scfifo_cdv:auto_generated|a_dpfifo_jjv:dpfifo|dpram_1it:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 } { 0.000ns 0.000ns 0.139ns 0.841ns } { 0.000ns 1.140ns 0.000ns 0.878ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "loopBackCheck:loopBackA10C10\|not_ok_o ATLAS_C10 FX2_CLK 5.994 ns register " "Info: tsu for register \"loopBackCheck:loopBackA10C10\|not_ok_o\" (data pin = \"ATLAS_C10\", clock pin = \"FX2_CLK\") is 5.994 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.892 ns + Longest pin register " "Info: + Longest pin to register delay is 8.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ATLAS_C10 1 PIN PIN_164 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_164; Fanout = 1; PIN Node = 'ATLAS_C10'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATLAS_C10 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.181 ns) + CELL(0.623 ns) 7.798 ns loopBackCheck:loopBackA10C10\|always0~0 2 COMB LCCOMB_X29_Y13_N2 1 " "Info: 2: + IC(6.181 ns) + CELL(0.623 ns) = 7.798 ns; Loc. = LCCOMB_X29_Y13_N2; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA10C10\|always0~0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.804 ns" { ATLAS_C10 loopBackCheck:loopBackA10C10|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.616 ns) 8.784 ns loopBackCheck:loopBackA10C10\|not_ok_o~33 3 COMB LCCOMB_X29_Y13_N4 1 " "Info: 3: + IC(0.370 ns) + CELL(0.616 ns) = 8.784 ns; Loc. = LCCOMB_X29_Y13_N4; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA10C10\|not_ok_o~33'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.892 ns loopBackCheck:loopBackA10C10\|not_ok_o 4 REG LCFF_X29_Y13_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.892 ns; Loc. = LCFF_X29_Y13_N5; Fanout = 2; REG Node = 'loopBackCheck:loopBackA10C10\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 26.33 % ) " "Info: Total cell delay = 2.341 ns ( 26.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.551 ns ( 73.67 % ) " "Info: Total interconnect delay = 6.551 ns ( 73.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "8.892 ns" { ATLAS_C10 loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "8.892 ns" { ATLAS_C10 ATLAS_C10~combout loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 6.181ns 0.370ns 0.000ns } { 0.000ns 0.994ns 0.623ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.858 ns - Shortest register " "Info: - Shortest clock path from clock \"FX2_CLK\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 2.858 ns loopBackCheck:loopBackA10C10\|not_ok_o 3 REG LCFF_X29_Y13_N5 2 " "Info: 3: + IC(0.913 ns) + CELL(0.666 ns) = 2.858 ns; Loc. = LCFF_X29_Y13_N5; Fanout = 2; REG Node = 'loopBackCheck:loopBackA10C10\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.19 % ) " "Info: Total cell delay = 1.806 ns ( 63.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 36.81 % ) " "Info: Total interconnect delay = 1.052 ns ( 36.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "8.892 ns" { ATLAS_C10 loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "8.892 ns" { ATLAS_C10 ATLAS_C10~combout loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 6.181ns 0.370ns 0.000ns } { 0.000ns 0.994ns 0.623ns 0.616ns 0.108ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.913ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "FX2_CLK DEBUG_LED0 leds\[0\] 10.377 ns register " "Info: tco from clock \"FX2_CLK\" to destination pin \"DEBUG_LED0\" through register \"leds\[0\]\" is 10.377 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.856 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to source register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.666 ns) 2.856 ns leds\[0\] 3 REG LCFF_X28_Y13_N31 4 " "Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.856 ns; Loc. = LCFF_X28_Y13_N31; Fanout = 4; REG Node = 'leds\[0\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { FX2_CLK~clkctrl leds[0] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.24 % ) " "Info: Total cell delay = 1.806 ns ( 63.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.050 ns ( 36.76 % ) " "Info: Total interconnect delay = 1.050 ns ( 36.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { FX2_CLK FX2_CLK~clkctrl leds[0] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl leds[0] } { 0.000ns 0.000ns 0.139ns 0.911ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.217 ns + Longest register pin " "Info: + Longest register to pin delay is 7.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns leds\[0\] 1 REG LCFF_X28_Y13_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y13_N31; Fanout = 4; REG Node = 'leds\[0\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[0] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.091 ns) + CELL(3.126 ns) 7.217 ns DEBUG_LED0 2 PIN PIN_4 0 " "Info: 2: + IC(4.091 ns) + CELL(3.126 ns) = 7.217 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.217 ns" { leds[0] DEBUG_LED0 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.126 ns ( 43.31 % ) " "Info: Total cell delay = 3.126 ns ( 43.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.091 ns ( 56.69 % ) " "Info: Total interconnect delay = 4.091 ns ( 56.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.217 ns" { leds[0] DEBUG_LED0 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "7.217 ns" { leds[0] DEBUG_LED0 } { 0.000ns 4.091ns } { 0.000ns 3.126ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { FX2_CLK FX2_CLK~clkctrl leds[0] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl leds[0] } { 0.000ns 0.000ns 0.139ns 0.911ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.217 ns" { leds[0] DEBUG_LED0 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "7.217 ns" { leds[0] DEBUG_LED0 } { 0.000ns 4.091ns } { 0.000ns 3.126ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FX2_CLK ATLAS_A04 6.912 ns Longest " "Info: Longest tpd from source pin \"FX2_CLK\" to destination pin \"ATLAS_A04\" is 6.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.666 ns) + CELL(3.106 ns) 6.912 ns ATLAS_A04 2 PIN PIN_145 0 " "Info: 2: + IC(2.666 ns) + CELL(3.106 ns) = 6.912 ns; Loc. = PIN_145; Fanout = 0; PIN Node = 'ATLAS_A04'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "5.772 ns" { FX2_CLK ATLAS_A04 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.246 ns ( 61.43 % ) " "Info: Total cell delay = 4.246 ns ( 61.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.666 ns ( 38.57 % ) " "Info: Total interconnect delay = 2.666 ns ( 38.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { FX2_CLK ATLAS_A04 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "6.912 ns" { FX2_CLK FX2_CLK~combout ATLAS_A04 } { 0.000ns 0.000ns 2.666ns } { 0.000ns 1.140ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "loopBackCheck:loopBackA02C02\|not_ok_o ATLAS_C02 FX2_CLK -5.359 ns register " "Info: th for register \"loopBackCheck:loopBackA02C02\|not_ok_o\" (data pin = \"ATLAS_C02\", clock pin = \"FX2_CLK\") is -5.359 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.850 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.666 ns) 2.850 ns loopBackCheck:loopBackA02C02\|not_ok_o 3 REG LCFF_X28_Y12_N17 2 " "Info: 3: + IC(0.905 ns) + CELL(0.666 ns) = 2.850 ns; Loc. = LCFF_X28_Y12_N17; Fanout = 2; REG Node = 'loopBackCheck:loopBackA02C02\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.37 % ) " "Info: Total cell delay = 1.806 ns ( 63.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.044 ns ( 36.63 % ) " "Info: Total interconnect delay = 1.044 ns ( 36.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.905ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.515 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns ATLAS_C02 1 PIN PIN_149 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_149; Fanout = 1; PIN Node = 'ATLAS_C02'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATLAS_C02 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.203 ns) + CELL(0.624 ns) 7.832 ns loopBackCheck:loopBackA02C02\|always0~0 2 COMB LCCOMB_X28_Y12_N2 1 " "Info: 2: + IC(6.203 ns) + CELL(0.624 ns) = 7.832 ns; Loc. = LCCOMB_X28_Y12_N2; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA02C02\|always0~0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.827 ns" { ATLAS_C02 loopBackCheck:loopBackA02C02|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 8.407 ns loopBackCheck:loopBackA02C02\|not_ok_o~33 3 COMB LCCOMB_X28_Y12_N16 1 " "Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 8.407 ns; Loc. = LCCOMB_X28_Y12_N16; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA02C02\|not_ok_o~33'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.515 ns loopBackCheck:loopBackA02C02\|not_ok_o 4 REG LCFF_X28_Y12_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.515 ns; Loc. = LCFF_X28_Y12_N17; Fanout = 2; REG Node = 'loopBackCheck:loopBackA02C02\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.943 ns ( 22.82 % ) " "Info: Total cell delay = 1.943 ns ( 22.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.572 ns ( 77.18 % ) " "Info: Total interconnect delay = 6.572 ns ( 77.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "8.515 ns" { ATLAS_C02 loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "8.515 ns" { ATLAS_C02 ATLAS_C02~combout loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 6.203ns 0.369ns 0.000ns } { 0.000ns 1.005ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.905ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "8.515 ns" { ATLAS_C02 loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "8.515 ns" { ATLAS_C02 ATLAS_C02~combout loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 6.203ns 0.369ns 0.000ns } { 0.000ns 1.005ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "100 " "Info: Allocated 100 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 11 08:33:55 2007 " "Info: Processing ended: Sun Mar 11 08:33:55 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
