{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 01:08:27 2011 " "Info: Processing started: Tue Jun 21 01:08:27 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU16 -c CPU16 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU16 -c CPU16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU16 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"CPU16\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a1 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a2 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a3 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a4 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a5 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a6 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a7 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a8 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a9 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a10 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a11 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a12 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a13 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a14 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a15 " "Info: Atom \"altsyncram:mem_instrucoes\|altsyncram_2es:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 1234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 1235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 1236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "Critical Warning: No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_counter\[0\] " "Info: Pin program_counter\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { program_counter[0] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_counter[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_counter\[1\] " "Info: Pin program_counter\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { program_counter[1] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 122 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_counter\[2\] " "Info: Pin program_counter\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { program_counter[2] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_counter\[3\] " "Info: Pin program_counter\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { program_counter[3] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_counter\[4\] " "Info: Pin program_counter\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { program_counter[4] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_counter\[5\] " "Info: Pin program_counter\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { program_counter[5] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_counter\[6\] " "Info: Pin program_counter\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { program_counter[6] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_counter\[7\] " "Info: Pin program_counter\[7\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { program_counter[7] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[0\] " "Info: Pin register_out\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[0] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[1\] " "Info: Pin register_out\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[1] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[2\] " "Info: Pin register_out\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[2] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[3\] " "Info: Pin register_out\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[3] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[4\] " "Info: Pin register_out\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[4] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[5\] " "Info: Pin register_out\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[5] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[6\] " "Info: Pin register_out\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[6] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[7\] " "Info: Pin register_out\[7\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[7] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[8\] " "Info: Pin register_out\[8\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[8] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[9\] " "Info: Pin register_out\[9\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[9] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[10\] " "Info: Pin register_out\[10\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[10] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[11\] " "Info: Pin register_out\[11\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[11] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[12\] " "Info: Pin register_out\[12\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[12] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[13\] " "Info: Pin register_out\[13\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[13] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[14\] " "Info: Pin register_out\[14\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[14] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "register_out\[15\] " "Info: Pin register_out\[15\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { register_out[15] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 328 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[0\] " "Info: Pin memory_data_register_out\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[0] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[1\] " "Info: Pin memory_data_register_out\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[1] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[2\] " "Info: Pin memory_data_register_out\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[2] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[3\] " "Info: Pin memory_data_register_out\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[3] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[4\] " "Info: Pin memory_data_register_out\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[4] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[5\] " "Info: Pin memory_data_register_out\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[5] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[6\] " "Info: Pin memory_data_register_out\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[6] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[7\] " "Info: Pin memory_data_register_out\[7\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[7] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[8\] " "Info: Pin memory_data_register_out\[8\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[8] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[9\] " "Info: Pin memory_data_register_out\[9\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[9] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[10\] " "Info: Pin memory_data_register_out\[10\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[10] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[11\] " "Info: Pin memory_data_register_out\[11\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[11] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[12\] " "Info: Pin memory_data_register_out\[12\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[12] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[13\] " "Info: Pin memory_data_register_out\[13\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[13] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[14\] " "Info: Pin memory_data_register_out\[14\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[14] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 259 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_register_out\[15\] " "Info: Pin memory_data_register_out\[15\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { memory_data_register_out[15] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 12 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_register_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[0\] " "Info: Pin instruction_register\[0\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[0] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 85 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[1\] " "Info: Pin instruction_register\[1\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[1] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[2\] " "Info: Pin instruction_register\[2\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[2] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[3\] " "Info: Pin instruction_register\[3\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[3] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[4\] " "Info: Pin instruction_register\[4\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[4] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[5\] " "Info: Pin instruction_register\[5\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[5] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[6\] " "Info: Pin instruction_register\[6\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[6] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 208 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[7\] " "Info: Pin instruction_register\[7\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[7] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[8\] " "Info: Pin instruction_register\[8\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[8] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[9\] " "Info: Pin instruction_register\[9\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[9] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[10\] " "Info: Pin instruction_register\[10\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[10] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[11\] " "Info: Pin instruction_register\[11\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[11] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[12\] " "Info: Pin instruction_register\[12\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[12] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[13\] " "Info: Pin instruction_register\[13\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[13] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[14\] " "Info: Pin instruction_register\[14\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[14] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_register\[15\] " "Info: Pin instruction_register\[15\] not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { instruction_register[15] } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { clock } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 381 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { reset } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 382 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.execute_store " "Info: Destination node state.execute_store" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.execute_store } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 352 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.decode " "Info: Destination node state.decode" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.decode } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 350 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { clock } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 381 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state.execute_store  " "Info: Automatically promoted node state.execute_store " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a0 " "Info: Destination node altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 36 2 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 8 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a1 " "Info: Destination node altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 56 2 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 9 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a2 " "Info: Destination node altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 76 2 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 10 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a3 " "Info: Destination node altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 96 2 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 11 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a4 " "Info: Destination node altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 116 2 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 12 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a5 " "Info: Destination node altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 136 2 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 13 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a6 " "Info: Destination node altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 156 2 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 14 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a7 " "Info: Destination node altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 176 2 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 15 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a8 " "Info: Destination node altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 196 2 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 16 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a9 " "Info: Destination node altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 216 2 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 17 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 16 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.execute_store } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 352 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr5~2  " "Info: Automatically promoted node WideOr5~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 331 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WideOr5~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 498 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter\[0\]~0 " "Info: Destination node program_counter\[0\]~0" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_counter[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 408 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_register\[0\]~0 " "Info: Destination node instruction_register\[0\]~0" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 462 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_D\[0\]~0 " "Info: Destination node register_D\[0\]~0" {  } { { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_D[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 524 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programas/alteraquartusii/quartus/bin/pin_planner.ppl" { reset } } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 10 -1 0 } } { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/" 0 { } { { 0 { 0 ""} 0 382 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Extra Info: Packed 16 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 0 56 0 " "Info: Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 0 input, 56 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.556 ns memory register " "Info: Estimated most critical path is memory to register delay of 10.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a8~porta_address_reg7 1 MEM M4K_X17_Y16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y16; Fanout = 1; MEM Node = 'altsyncram:mem_dados\|altsyncram_0os:auto_generated\|ram_block1a8~porta_address_reg7'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a8~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 196 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns altsyncram:mem_dados\|altsyncram_0os:auto_generated\|q_a\[8\] 2 MEM M4K_X17_Y16 10 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y16; Fanout = 10; MEM Node = 'altsyncram:mem_dados\|altsyncram_0os:auto_generated\|q_a\[8\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a8~porta_address_reg7 altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[8] } "NODE_NAME" } } { "db/altsyncram_0os.tdf" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/db/altsyncram_0os.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.322 ns) 4.928 ns Add1~27 3 COMB LAB_X19_Y13 8 " "Info: 3: + IC(1.229 ns) + CELL(0.322 ns) = 4.928 ns; Loc. = LAB_X19_Y13; Fanout = 8; COMB Node = 'Add1~27'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[8] Add1~27 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.517 ns) 6.815 ns Add1~29 4 COMB LAB_X22_Y15 2 " "Info: 4: + IC(1.370 ns) + CELL(0.517 ns) = 6.815 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { Add1~27 Add1~29 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.895 ns Add1~32 5 COMB LAB_X22_Y15 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 6.895 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'Add1~32'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~29 Add1~32 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.975 ns Add1~35 6 COMB LAB_X22_Y15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 6.975 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'Add1~35'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~32 Add1~35 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.055 ns Add1~38 7 COMB LAB_X22_Y15 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 7.055 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'Add1~38'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~35 Add1~38 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.135 ns Add1~41 8 COMB LAB_X22_Y15 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 7.135 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'Add1~41'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~38 Add1~41 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.215 ns Add1~44 9 COMB LAB_X22_Y15 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 7.215 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'Add1~44'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~41 Add1~44 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.673 ns Add1~46 10 COMB LAB_X22_Y15 1 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 7.673 ns; Loc. = LAB_X22_Y15; Fanout = 1; COMB Node = 'Add1~46'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~44 Add1~46 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.322 ns) 9.244 ns Selector18~0 11 COMB LAB_X19_Y17 1 " "Info: 11: + IC(1.249 ns) + CELL(0.322 ns) = 9.244 ns; Loc. = LAB_X19_Y17; Fanout = 1; COMB Node = 'Selector18~0'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Add1~46 Selector18~0 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.521 ns) 10.460 ns Selector18~2 12 COMB LAB_X22_Y17 1 " "Info: 12: + IC(0.695 ns) + CELL(0.521 ns) = 10.460 ns; Loc. = LAB_X22_Y17; Fanout = 1; COMB Node = 'Selector18~2'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { Selector18~0 Selector18~2 } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.556 ns register_A\[14\] 13 REG LAB_X22_Y17 6 " "Info: 13: + IC(0.000 ns) + CELL(0.096 ns) = 10.556 ns; Loc. = LAB_X22_Y17; Fanout = 6; REG Node = 'register_A\[14\]'" {  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector18~2 register_A[14] } "NODE_NAME" } } { "CPU16.v" "" { Text "D:/Files/ARQ1/Proj-CPU 16bits/CPU itself/CPU16.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.013 ns ( 56.96 % ) " "Info: Total cell delay = 6.013 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.543 ns ( 43.04 % ) " "Info: Total interconnect delay = 4.543 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programas/alteraquartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.556 ns" { altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a8~porta_address_reg7 altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[8] Add1~27 Add1~29 Add1~32 Add1~35 Add1~38 Add1~41 Add1~44 Add1~46 Selector18~0 Selector18~2 register_A[14] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Warning: Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "program_counter\[0\] 0 " "Info: Pin \"program_counter\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "program_counter\[1\] 0 " "Info: Pin \"program_counter\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "program_counter\[2\] 0 " "Info: Pin \"program_counter\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "program_counter\[3\] 0 " "Info: Pin \"program_counter\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "program_counter\[4\] 0 " "Info: Pin \"program_counter\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "program_counter\[5\] 0 " "Info: Pin \"program_counter\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "program_counter\[6\] 0 " "Info: Pin \"program_counter\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "program_counter\[7\] 0 " "Info: Pin \"program_counter\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[0\] 0 " "Info: Pin \"register_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[1\] 0 " "Info: Pin \"register_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[2\] 0 " "Info: Pin \"register_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[3\] 0 " "Info: Pin \"register_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[4\] 0 " "Info: Pin \"register_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[5\] 0 " "Info: Pin \"register_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[6\] 0 " "Info: Pin \"register_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[7\] 0 " "Info: Pin \"register_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[8\] 0 " "Info: Pin \"register_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[9\] 0 " "Info: Pin \"register_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[10\] 0 " "Info: Pin \"register_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[11\] 0 " "Info: Pin \"register_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[12\] 0 " "Info: Pin \"register_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[13\] 0 " "Info: Pin \"register_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[14\] 0 " "Info: Pin \"register_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "register_out\[15\] 0 " "Info: Pin \"register_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[0\] 0 " "Info: Pin \"memory_data_register_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[1\] 0 " "Info: Pin \"memory_data_register_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[2\] 0 " "Info: Pin \"memory_data_register_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[3\] 0 " "Info: Pin \"memory_data_register_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[4\] 0 " "Info: Pin \"memory_data_register_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[5\] 0 " "Info: Pin \"memory_data_register_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[6\] 0 " "Info: Pin \"memory_data_register_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[7\] 0 " "Info: Pin \"memory_data_register_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[8\] 0 " "Info: Pin \"memory_data_register_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[9\] 0 " "Info: Pin \"memory_data_register_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[10\] 0 " "Info: Pin \"memory_data_register_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[11\] 0 " "Info: Pin \"memory_data_register_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[12\] 0 " "Info: Pin \"memory_data_register_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[13\] 0 " "Info: Pin \"memory_data_register_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[14\] 0 " "Info: Pin \"memory_data_register_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_register_out\[15\] 0 " "Info: Pin \"memory_data_register_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[0\] 0 " "Info: Pin \"instruction_register\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[1\] 0 " "Info: Pin \"instruction_register\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[2\] 0 " "Info: Pin \"instruction_register\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[3\] 0 " "Info: Pin \"instruction_register\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[4\] 0 " "Info: Pin \"instruction_register\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[5\] 0 " "Info: Pin \"instruction_register\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[6\] 0 " "Info: Pin \"instruction_register\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[7\] 0 " "Info: Pin \"instruction_register\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[8\] 0 " "Info: Pin \"instruction_register\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[9\] 0 " "Info: Pin \"instruction_register\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[10\] 0 " "Info: Pin \"instruction_register\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[11\] 0 " "Info: Pin \"instruction_register\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[12\] 0 " "Info: Pin \"instruction_register\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[13\] 0 " "Info: Pin \"instruction_register\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[14\] 0 " "Info: Pin \"instruction_register\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_register\[15\] 0 " "Info: Pin \"instruction_register\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 01:08:40 2011 " "Info: Processing ended: Tue Jun 21 01:08:40 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
