
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/umram-bt/Documents/HomeComing/gtxe2_top_v1_00_a'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/umram-bt/Documents/HomeComing/gtxe2_top_v1_00_a'.
add_files: Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 370.328 ; gain = 151.566
Command: synth_design -top system_wrapper -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -822 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:01:39 . Memory (MB): peak = 482.098 ; gain = 271.961
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:90]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_main_scl_iobuf' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:283]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_main_sda_iobuf' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:290]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_0' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:297]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_1' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:304]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_10' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:311]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_11' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:318]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_12' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:325]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_13' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:332]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_14' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:339]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_15' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:346]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_2' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:353]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_3' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:360]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_4' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:367]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_5' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:374]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_6' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:381]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_7' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:388]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_8' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:395]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'linear_flash_dq_iobuf_9' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:402]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'mdio_mdc_mdio_iobuf' of component 'IOBUF' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:409]
INFO: [Synth 8-3491] module 'system' declared at 'C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:8766' bound to instance 'system_i' of component 'system' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:416]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:8856]
INFO: [Synth 8-3491] module 'system_axi_bram_ctrl_0_0' declared at 'c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:59' bound to instance 'axi_bram_ctrl_0' of component 'system_axi_bram_ctrl_0_0' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:10561]
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23727' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21912]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22089]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9216]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (2#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9216]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16976]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (3#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_0_10_SRL_FIFO' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (5#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (6#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (7#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21293' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (8#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_0_10_SRL_FIFO' (9#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (10#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17009]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (11#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (12#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21844]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (13#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22901]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (14#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/91f5/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23897]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_0' (15#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-3491] module 'system_axi_bram_ctrl_0_bram_0' declared at 'c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:59' bound to instance 'axi_bram_ctrl_0_bram' of component 'system_axi_bram_ctrl_0_bram_0' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:10604]
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_bram_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_5' declared at 'c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6273/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195253' bound to instance 'U0' of component 'blk_mem_gen_v8_3_5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_bram_0' (26#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:78]
INFO: [Synth 8-3491] module 'system_axi_emc_0_0' declared at 'c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/synth/system_axi_emc_0_0.vhd:56' bound to instance 'axi_emc_0' of component 'system_axi_emc_0_0' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:10622]
INFO: [Synth 8-638] synthesizing module 'system_axi_emc_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/synth/system_axi_emc_0_0.vhd:112]
INFO: [Synth 8-3491] module 'axi_emc' declared at 'c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:3428' bound to instance 'U0' of component 'axi_emc' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/synth/system_axi_emc_0_0.vhd:355]
INFO: [Synth 8-638] synthesizing module 'axi_emc' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:3742]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:3549]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:3550]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:3551]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:4179]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:4218]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:4219]
INFO: [Synth 8-638] synthesizing module 'axi_emc_native_interface' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:1827]
INFO: [Synth 8-638] synthesizing module 'axi_emc_addr_gen' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:614]
INFO: [Synth 8-256] done synthesizing module 'axi_emc_addr_gen' (27#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:614]
INFO: [Synth 8-638] synthesizing module 'axi_emc_address_decode' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:1250]
INFO: [Synth 8-256] done synthesizing module 'axi_emc_address_decode' (28#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:1250]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (29#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (30#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (31#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'axi_emc_v3_0_11_counter_f' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_emc_v3_0_11_counter_f' (32#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'axi_emc_native_interface' (33#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:1827]
INFO: [Synth 8-638] synthesizing module 'EMC' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:8238]
INFO: [Synth 8-638] synthesizing module 'emc_common_v3_0_5_ipic_if' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:580]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-638] synthesizing module 'MULT_AND' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257]
INFO: [Synth 8-256] done synthesizing module 'MULT_AND' (34#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (35#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg' (36#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'emc_common_v3_0_5_ipic_if' (37#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:580]
INFO: [Synth 8-638] synthesizing module 'mem_state_machine' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:2190]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "30" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:2225]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "30" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:2290]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "30" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:2291]
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
INFO: [Synth 8-113] binding component instance 'READ_COMPLETE_PIPE' to cell 'FDR' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:3119]
WARNING: [Synth 8-3848] Net addressData_strobe_cmb in module/entity mem_state_machine does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:2238]
INFO: [Synth 8-256] done synthesizing module 'mem_state_machine' (38#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:2190]
INFO: [Synth 8-638] synthesizing module 'addr_counter_mux' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4466]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'ADDRESS_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4561]
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4578]
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4578]
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4578]
INFO: [Synth 8-113] binding component instance 'BEN_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4578]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_i1' of component 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized0' (38#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
WARNING: [Synth 8-3848] Net Addr_align in module/entity addr_counter_mux does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4441]
WARNING: [Synth 8-3848] Net par_error_addr in module/entity addr_counter_mux does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4449]
INFO: [Synth 8-256] done synthesizing module 'addr_counter_mux' (39#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:4466]
INFO: [Synth 8-638] synthesizing module 'counters' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-638] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-256] done synthesizing module 'FDSE' (40#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-3491] module 'MULT_AND' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21257' bound to instance 'MULT_AND_i1' of component 'MULT_AND' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:281]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21268' bound to instance 'MUXCY_i1' of component 'MUXCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:291]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45340' bound to instance 'XORCY_i1' of component 'XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:302]
INFO: [Synth 8-3491] module 'FDSE' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4100' bound to instance 'FDSE_i1' of component 'FDSE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:328]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized1' (40#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized2' (40#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized3' (40#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized4' (40#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized5' (40#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized6' (40#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ld_arith_reg__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ld_arith_reg__parameterized7' (40#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'counters' (41#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1669]
INFO: [Synth 8-638] synthesizing module 'select_param' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:3638]
INFO: [Synth 8-256] done synthesizing module 'select_param' (42#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:3638]
INFO: [Synth 8-638] synthesizing module 'mem_steer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:5350]
INFO: [Synth 8-113] binding component instance 'RDACK_PIPE_ASYNC' to cell 'FDR' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6029]
INFO: [Synth 8-113] binding component instance 'RDACK_PIPE_ASYNC' to cell 'FDR' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6029]
INFO: [Synth 8-113] binding component instance 'AALIGN_PIPE' to cell 'FDR' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6092]
INFO: [Synth 8-113] binding component instance 'AALIGN_PIPE' to cell 'FDR' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6092]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'WRDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:6116]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Synth 8-113] binding component instance 'RDDATA_REG' to cell 'FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:7125]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net write_data_parity_cmb in module/entity mem_steer does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:5373]
WARNING: [Synth 8-3848] Net MemSteer_Mem_DQ_prty_T in module/entity mem_steer does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:5310]
INFO: [Synth 8-256] done synthesizing module 'mem_steer' (43#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:5350]
INFO: [Synth 8-638] synthesizing module 'io_registers' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1226]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1245]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1248]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1249]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1249]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1250]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1251]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1252]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1253]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1254]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1255]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1256]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1257]
INFO: [Synth 8-5534] Detected attribute (* iob = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1265]
INFO: [Synth 8-256] done synthesizing module 'io_registers' (44#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:1226]
INFO: [Synth 8-256] done synthesizing module 'EMC' (45#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8618/hdl/emc_common_v3_0_vh_rfs.vhd:8238]
WARNING: [Synth 8-3848] Net mem_cre_int in module/entity axi_emc does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:4218]
WARNING: [Synth 8-3848] Net cfgclk in module/entity axi_emc does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:3668]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity axi_emc does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:3669]
WARNING: [Synth 8-3848] Net eos in module/entity axi_emc does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:3670]
INFO: [Synth 8-256] done synthesizing module 'axi_emc' (46#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:3742]
INFO: [Synth 8-256] done synthesizing module 'system_axi_emc_0_0' (47#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/synth/system_axi_emc_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'system_axi_ethernet_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/synth/system_axi_ethernet_0_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'bd_4bad' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/hdl/bd_4bad.vhd:92]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_eth_buf_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_4bad_eth_buf_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (62#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (63#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (64#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (68#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized0' (68#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized1' (94#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized2' (95#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/38e8/hdl/lib_bmg_v1_0_rfs.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_eth_buf_0' (100#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_4bad_eth_buf_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_eth_mac_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_eth_mac_0_block' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0_block.vhd:213]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_eth_mac_0_axi4_lite_ipif_wrapper' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_4bad_eth_mac_0_axi4_lite_ipif_wrapper.vhd:107]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (100#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (100#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (100#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_eth_mac_0_axi4_lite_ipif_wrapper' (101#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/axi_ipif/bd_4bad_eth_mac_0_axi4_lite_ipif_wrapper.vhd:107]
INFO: [Synth 8-638] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-256] done synthesizing module 'LUT4' (114#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (114#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (114#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (114#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (114#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized4' (114#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized5' (114#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized6' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized6' (114#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20245]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:37164]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D' (130#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:37164]
INFO: [Synth 8-638] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-256] done synthesizing module 'LUT3' (131#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (131#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (131#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (131#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized3' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized3' (131#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized4' (131#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized5' (131#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized6' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized6' (131#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20205]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_eth_mac_0_block' (135#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0_block.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_eth_mac_0' (136#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0.vhd:192]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_support' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_support.vhd:146]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_block' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_block.vhd:192]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sgmii_adapt' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_4bad_pcs_pma_0_sgmii_adapt.vhd:167]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_reset_sync' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_reset_sync.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_reset_sync' (137#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_reset_sync.vhd:79]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block' (138#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_clk_gen' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_4bad_pcs_pma_0_clk_gen.vhd:103]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_johnson_cntr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_4bad_pcs_pma_0_johnson_cntr.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_johnson_cntr' (139#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_4bad_pcs_pma_0_johnson_cntr.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_clk_gen' (140#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_4bad_pcs_pma_0_clk_gen.vhd:103]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_tx_rate_adapt' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_4bad_pcs_pma_0_tx_rate_adapt.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_tx_rate_adapt' (141#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_4bad_pcs_pma_0_tx_rate_adapt.vhd:94]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_rx_rate_adapt' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_4bad_pcs_pma_0_rx_rate_adapt.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_rx_rate_adapt' (142#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_4bad_pcs_pma_0_rx_rate_adapt.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sgmii_adapt' (143#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_4bad_pcs_pma_0_sgmii_adapt.vhd:167]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_transceiver' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_transceiver.vhd:159]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized2' (153#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_reset_wtd_timer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_reset_wtd_timer.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_reset_wtd_timer' (154#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_reset_wtd_timer.vhd:81]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_GTWIZARD' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_gtwizard.vhd:219]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_GTWIZARD_init' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_gtwizard_init.vhd:227]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_GTWIZARD_multi_gt' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_gtwizard_multi_gt.vhd:222]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_GTWIZARD_GT' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_gtwizard_gt.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_GTWIZARD_GT' (155#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_gtwizard_gt.vhd:215]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_cpll_railing' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_cpll_railing.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_cpll_railing' (156#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_cpll_railing.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_GTWIZARD_multi_gt' (157#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_gtwizard_multi_gt.vhd:222]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_TX_STARTUP_FSM' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_tx_startup_fsm.vhd:125]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized4' (157#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized6' (157#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized8' (157#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized10' (157#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized12' (157#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized14' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized14' (157#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_TX_STARTUP_FSM' (158#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_tx_startup_fsm.vhd:125]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_RX_STARTUP_FSM' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_rx_startup_fsm.vhd:130]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized16' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized16' (158#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized18' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized18' (158#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized20' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized20' (158#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized22' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized22' (158#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized24' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized24' (158#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized26' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized26' (158#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized28' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized28' (158#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_RX_STARTUP_FSM' (159#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_rx_startup_fsm.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_GTWIZARD_init' (160#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_gtwizard_init.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_GTWIZARD' (161#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_gtwizard.vhd:219]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_rx_elastic_buffer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_rx_elastic_buffer.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_rx_elastic_buffer.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_rx_elastic_buffer' (162#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_rx_elastic_buffer.vhd:125]
INFO: [Synth 8-4471] merging register 'rxpowerdown_reg_reg' into 'txpowerdown_reg_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_transceiver.vhd:466]
WARNING: [Synth 8-3848] Net gt0_rxbufstatus_out in module/entity bd_4bad_pcs_pma_0_transceiver does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_transceiver.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_transceiver' (163#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_transceiver.vhd:159]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized43' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized43' (163#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized45' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_sync_block__parameterized45' (163#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_block' (164#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_block.vhd:192]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_clocking' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_clocking.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_clocking' (165#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_clocking.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_resets' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_resets.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_resets.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_resets' (166#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_resets.vhd:75]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_pcs_pma_0_gt_common' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_gt_common.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_gt_common' (167#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_gt_common.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0_support' (168#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0_support.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_pcs_pma_0' (169#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0.vhd:192]
INFO: [Synth 8-638] synthesizing module 'bd_4bad_xlconstant_phyadd_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_3/sim/bd_4bad_xlconstant_phyadd_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (170#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad_xlconstant_phyadd_0' (171#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_3/sim/bd_4bad_xlconstant_phyadd_0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'bd_4bad' (172#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/hdl/bd_4bad.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ethernet_0_0' (173#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/synth/system_axi_ethernet_0_0.vhd:130]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:9059]
INFO: [Synth 8-638] synthesizing module 'system_axi_ethernet_0_dma_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_dma_0/synth/system_axi_ethernet_0_dma_0.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (174#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (175#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (176#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (177#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (178#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (179#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
WARNING: [Synth 8-3848] Net s2mm_tailpntr_updated_pkt in module/entity axi_dma_reg_module does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8214]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (180#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:28736]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:20303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:18543]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:18670]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (181#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:18543]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:19527]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (182#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:19527]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:19938]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (183#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:19938]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (184#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:20303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:22897]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21321]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21388]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21388]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21388]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21425]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21431]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21638]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21642]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21654]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21658]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cntrl_strm' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:20674]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (202#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cntrl_strm' (203#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:20674]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21794]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21798]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21810]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21814]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (204#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:21321]
INFO: [Synth 8-4471] merging register 'FLOP_FOR_NOQUEUE.data_concat_tlast_reg' into 'FLOP_FOR_NOQUEUE.data_concat_valid_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:23238]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (205#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:22897]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:25077]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:24165]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (206#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:24165]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:23854]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (207#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:23854]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (208#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:25077]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:27298]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:25428]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (208#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (208#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (208#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (209#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (210#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:25428]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (211#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:27298]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:27902]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (212#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:27902]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:17737]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:15576]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:337]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:340]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (213#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:2683]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (214#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (214#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (214#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (215#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:2683]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:7089]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (216#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:7089]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (217#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:7562]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:4548]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:4625]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:4631]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (218#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:4548]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:5476]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (219#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:5476]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (220#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:15576]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:16506]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:13563]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (220#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (220#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (220#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (220#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (220#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (220#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (220#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (220#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (220#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized3' (220#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:1883]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (221#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:13563]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:9822]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (222#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:9822]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:4548]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (222#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:4548]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:11526]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (223#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:11526]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (224#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:16506]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (225#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:17737]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (226#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:28736]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:14884]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13076]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (227#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13076]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:12158]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized3' (227#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (227#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (227#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (227#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (228#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:12158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13668]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (229#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13668]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13983]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (230#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13983]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (231#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:14884]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (232#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:20222]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:17440]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (233#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:17440]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:15839]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized4' (233#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (233#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (233#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (233#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (234#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:15839]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18487]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (235#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18487]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18917]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (236#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18917]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_strm' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:19219]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized5' (236#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (236#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (236#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (236#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_strm' (237#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:19219]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (238#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:20222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46666]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (239#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (240#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (240#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (241#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (242#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (243#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (243#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9485]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (244#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10072]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10078]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized6' (244#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (244#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (244#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (244#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (244#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (245#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (246#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized7' (246#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (246#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (246#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (246#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (246#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (247#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized8' (247#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (247#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (247#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (247#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (247#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (251#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (252#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (253#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:30455]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:32257]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:29942]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:29958]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (254#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:29942]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:30089]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:30105]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (255#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:30089]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:32486]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:32533]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:32580]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (256#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:30455]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19514]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19515]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19517]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19518]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (257#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (258#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46666]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:43113]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized9' (258#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (258#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (258#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (258#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (258#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized10' (258#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (258#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (258#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (258#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (258#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (259#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (259#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9485]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (259#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40129]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized11' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized11' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized11' (259#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized11' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized11' (259#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized11' (259#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (259#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (259#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:33121]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:34944]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35172]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35219]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35266]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (260#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:33121]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38236]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38457]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37286]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37313]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37314]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37338]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37339]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37340]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37341]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35726]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (261#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35726]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (262#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37286]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37975]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (263#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37975]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized11' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized12' (263#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized12' (263#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized12' (263#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized11' (263#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (263#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (264#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38236]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40628]
INFO: [Synth 8-4471] merging register 'sig_sm_pop_cmd_fifo_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40444]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (265#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40129]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_sf' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:22105]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (265#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (265#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized13' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized13' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized13' (265#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized13' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized13' (265#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized13' (265#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized12' (265#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_sf' (266#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:22105]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized13' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized14' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized14' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized14' (266#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized14' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized14' (266#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized14' (266#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized13' (266#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (266#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (266#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized14' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized15' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized15' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized15' (266#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized15' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized15' (266#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized15' (266#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized14' (266#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (266#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (267#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19015]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19016]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19018]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19019]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (268#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (269#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (270#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:43113]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (271#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22372]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22345]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (272#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ethernet_0_dma_0' (273#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_dma_0/synth/system_axi_ethernet_0_dma_0.vhd:170]
INFO: [Synth 8-638] synthesizing module 'system_axi_ethernet_0_refclk_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_refclk_0/system_axi_ethernet_0_refclk_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_axi_ethernet_0_refclk_0_clk_wiz' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_refclk_0/system_axi_ethernet_0_refclk_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (274#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (275#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (276#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ethernet_0_refclk_0_clk_wiz' (277#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_refclk_0/system_axi_ethernet_0_refclk_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ethernet_0_refclk_0' (278#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_refclk_0/system_axi_ethernet_0_refclk_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1028]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1029]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (279#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (279#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (279#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (279#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (279#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (279#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (279#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (279#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (280#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (281#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (282#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_1_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/synth/system_axi_gpio_1_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (282#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (282#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (282#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (282#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (282#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (282#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (282#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (282#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (282#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_1_0' (283#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/synth/system_axi_gpio_1_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_3_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/synth/system_axi_gpio_3_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (283#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (283#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (283#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized3' (283#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized3' (283#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized3' (283#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (283#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (283#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (283#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_3_0' (284#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/synth/system_axi_gpio_3_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_4_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/synth/system_axi_gpio_4_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (284#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (284#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (284#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized4' (284#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized4' (284#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized4' (284#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (284#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized2' (284#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized5' (284#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_4_0' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/synth/system_axi_gpio_4_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/synth/system_axi_iic_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-638] synthesizing module 'iic' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized37' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized37' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized38' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized38' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized39' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized39' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized40' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized40' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized41' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized41' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized42' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized42' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized43' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized43' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized44' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized44' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized45' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized45' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized46' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized46' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized47' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized47' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized48' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized48' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized5' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized5' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized5' (285#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (286#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (287#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (288#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (289#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'filter' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'debounce' (290#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'filter' (291#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'iic_control' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_14_upcnt_n' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_14_upcnt_n' (292#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (293#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_14_upcnt_n__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_14_upcnt_n__parameterized0' (293#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (294#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_14_SRL_FIFO' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_14_SRL_FIFO' (295#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (296#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_14_SRL_FIFO__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_14_SRL_FIFO__parameterized0' (296#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (297#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (298#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/efc9/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_0_0' (299#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/synth/system_axi_iic_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_intercon_0' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:5033]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TEAG88' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:194]
INFO: [Synth 8-638] synthesizing module 'system_auto_ds_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_ds_0/synth/system_auto_ds_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_downsizer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_b_downsizer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_b_downsizer' (300#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_downsizer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen' (302#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo' (303#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized0' (303#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized0' (303#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_downsizer' (304#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_w_downsizer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_w_downsizer' (305#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_downsizer__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized1' (305#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized1' (305#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_downsizer__parameterized0' (305#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_r_downsizer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_r_downsizer' (306#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_downsizer' (307#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top' (308#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'system_auto_ds_0' (309#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_ds_0/synth/system_auto_ds_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TEAG88' (310#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:194]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_JDPFEH' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:593]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_cc_0/synth/system_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_10_axi_clock_converter' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:642]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_10_axic_sync_clock_converter' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_10_axic_sync_clock_converter' (311#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_10_axic_sync_clock_converter__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_10_axic_sync_clock_converter__parameterized0' (311#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_10_axic_sync_clock_converter__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_10_axic_sync_clock_converter__parameterized1' (311#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_10_axic_sync_clock_converter__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_10_axic_sync_clock_converter__parameterized2' (311#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_10_axic_sample_cycle_ratio' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:359]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:392]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_10_axic_sample_cycle_ratio' (312#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:359]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_10_axi_clock_converter' (313#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/8479/hdl/axi_clock_converter_v2_1_vl_rfs.v:642]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_0' (314#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_cc_0/synth/system_auto_cc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_JDPFEH' (315#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:593]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_TZH4GB' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1214]
INFO: [Synth 8-638] synthesizing module 'system_auto_ds_1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_ds_1/synth/system_auto_ds_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_downsizer__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_downsizer__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized2' (315#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized2' (315#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_downsizer__parameterized1' (315#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_downsizer__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized3' (315#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized3' (315#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_downsizer__parameterized2' (315#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_downsizer__parameterized0' (315#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized0' (315#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'system_auto_ds_1' (316#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_ds_1/synth/system_auto_ds_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_TZH4GB' (317#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1214]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1P403ZT' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:3574]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' (318#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (319#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' (320#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_r_upsizer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_r_upsizer' (321#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (322#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (323#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (323#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (323#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (323#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (324#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (325#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized0' (325#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (325#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (325#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (325#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (325#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (325#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (325#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' (326#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized1' (326#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_0' (327#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1P403ZT' (328#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:3574]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_VQ497S' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:3909]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_us_1/synth/system_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized1' (328#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (328#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (328#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' (328#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' (328#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' (328#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (328#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' (328#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized0' (328#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized2' (328#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_1' (329#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_us_1/synth/system_auto_us_1.v:58]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_VQ497S' (330#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:3909]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_PF7596' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:4127]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_us_2/synth/system_auto_us_2.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized3' (330#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_2' (331#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_us_2/synth/system_auto_us_2.v:58]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_PF7596' (332#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:4127]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_1W8VLXN' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:4452]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_us_3/synth/system_auto_us_3.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized2' (332#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (332#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' (332#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' (332#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' (332#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' (332#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (332#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized2' (332#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized1' (332#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized4' (332#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_3' (333#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_us_3/synth/system_auto_us_3.v:58]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_1W8VLXN' (334#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:4452]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_28HNEM' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:4638]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_us_4/synth/system_auto_us_4.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (334#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' (334#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized15' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized15' (334#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized16' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized16' (334#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized17' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized17' (334#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (334#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized3' (334#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized2 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7175]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized2' (334#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized5' (334#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_4' (335#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_us_4/synth/system_auto_us_4.v:58]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_28HNEM' (336#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:4638]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (337#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (338#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (338#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (338#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (339#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (340#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' (341#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' (342#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (343#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor' (344#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_nto1_mux' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2890]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_nto1_mux' (345#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2890]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' (345#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' (345#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' (345#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' (345#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' (345#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' (345#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' (345#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' (345#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' (345#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (345#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' (345#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (346#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_router' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' (346#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized9' (346#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized10' (346#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' (347#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_router' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized1' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized2' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized3' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_router__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_router__parameterized0' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized4' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized5' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_router__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_router__parameterized1' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized11' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized11' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized12' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized13' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized13' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized14' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized14' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized15' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized15' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized16' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized16' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized17' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized17' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized18' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized18' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized19' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized19' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized20' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized20' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized21' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized21' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized2' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (348#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized18' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized18' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized19' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized19' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized20' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized20' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized21' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized21' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized22' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized22' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized4' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized22' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized22' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized23' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized23' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized24' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized24' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized25' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized25' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized26' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized26' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized27' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized27' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized28' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized28' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized29' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized29' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized2' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized30' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized30' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized31' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized31' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized32' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized32' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized3' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized23' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized23' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized24' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized24' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized25' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized25' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized26' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized26' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized27' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized27' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized5' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized4' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized5' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized33' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized33' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized34' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized34' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized35' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized35' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized36' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized36' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized37' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized37' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized38' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized38' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized39' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized39' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized40' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized40' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized3' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized6' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized28' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized28' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized29' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized29' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized30' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized30' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized31' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized31' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized32' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized32' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized6' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized6' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized6' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized7' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized4' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized4' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized1' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized7' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized33' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized33' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized34' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized34' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized35' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized35' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized36' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized36' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized37' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized37' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized7' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized7' (349#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (350#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (350#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (350#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '5' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' (351#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar' (352#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (353#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (354#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_intercon_0' (355#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:5033]
INFO: [Synth 8-638] synthesizing module 'system_axi_timer_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/synth/system_axi_timer_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:2106]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (356#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'axi_timer_v2_0_13_counter_f' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_timer_v2_0_13_counter_f' (357#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (358#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (359#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (360#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized49' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized49' (360#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized50' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized50' (360#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized51' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized51' (360#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized52' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized52' (360#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized53' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized53' (360#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized54' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized54' (360#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized55' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized55' (360#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized56' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized56' (360#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized6' (360#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized6' (360#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized6' (360#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (361#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-256] done synthesizing module 'system_axi_timer_0_0' (362#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/synth/system_axi_timer_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'system_axi_uart16550_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/synth/system_axi_uart16550_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4680]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4620]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4621]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized7' (362#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized7' (362#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized7' (362#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'xuart' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4204]
INFO: [Synth 8-638] synthesizing module 'uart16550' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2317]
INFO: [Synth 8-638] synthesizing module 'xuart_tx_load_sm' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:310]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'xuart_tx_load_sm' (363#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:310]
INFO: [Synth 8-638] synthesizing module 'rx16550' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1303]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1760]
INFO: [Synth 8-4471] merging register 'Character_received_reg' into 'Data_ready_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1688]
INFO: [Synth 8-256] done synthesizing module 'rx16550' (364#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1303]
INFO: [Synth 8-638] synthesizing module 'tx16550' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'tx16550' (365#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:681]
INFO: [Synth 8-638] synthesizing module 'tx_fifo_block' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:542]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized16' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized16' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized16' (365#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized16' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized16' (365#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized16' (365#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'tx_fifo_block' (366#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:542]
INFO: [Synth 8-638] synthesizing module 'rx_fifo_block' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1129]
INFO: [Synth 8-638] synthesizing module 'rx_fifo_control' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:104]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'rx_fifo_control' (367#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:104]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized17' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized17' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized17' (367#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized17' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized17' (367#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized17' (367#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'rx_fifo_block' (368#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1129]
INFO: [Synth 8-256] done synthesizing module 'uart16550' (369#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2317]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v2_0_13_ipic_if' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3880]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v2_0_13_ipic_if' (370#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3880]
INFO: [Synth 8-256] done synthesizing module 'xuart' (371#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4204]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550' (372#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4680]
INFO: [Synth 8-256] done synthesizing module 'system_axi_uart16550_0_0' (373#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/synth/system_axi_uart16550_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'system_axi_usb2_device_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_usb2_device_0_0/synth/system_axi_usb2_device_0_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized9' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized10' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized11' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized11' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized12' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized13' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized13' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized14' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized14' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized15' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized15' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized16' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized16' (375#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'system_axi_usb2_device_0_0' (379#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_usb2_device_0_0/synth/system_axi_usb2_device_0_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'system_bram_test_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_bram_test_0_0/synth/system_bram_test_0_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'bram_test' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/new/bram_test.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'bram_test' (380#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/new/bram_test.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'system_bram_test_0_0' (381#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_bram_test_0_0/synth/system_bram_test_0_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'system_gtxe2_top_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_gtxe2_top_0_0/synth/system_gtxe2_top_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'gtxe2_top' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/ipshared/bd19/src/gtxe2_top.v:21]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (382#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (383#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (384#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (385#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
WARNING: [Synth 8-350] instance 'IBUFDS_GTE2_inst_si5324' of module 'IBUFDS_GTE2' requires 5 connections, but only 3 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/ipshared/bd19/src/gtxe2_top.v:72]
INFO: [Synth 8-638] synthesizing module 'OBUFDS__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS__parameterized0' (385#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'gtxe2_top' (386#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/ipshared/bd19/src/gtxe2_top.v:21]
INFO: [Synth 8-256] done synthesizing module 'system_gtxe2_top_0_0' (387#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_gtxe2_top_0_0/synth/system_gtxe2_top_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:13311]
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:14777]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (388#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:277]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (389#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:328]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:6525]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_FDRE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:450]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_FDRE' (390#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:450]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3101]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:630]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (391#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:630]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:690]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (392#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:690]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E' (393#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized0' (393#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized1' (393#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized2' (393#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3764]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4000]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4001]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4014]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:4015]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_FDRSE' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:841]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_FDRSE' (394#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:841]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_SRL_FIFO' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1768]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_MUXCY_XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:942]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_MUXCY_XORCY' (395#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:942]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_XORCY' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1036]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_XORCY' (396#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1036]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized3' (396#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized4' (396#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized5' (396#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized6' (396#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized7' (396#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized8' (396#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized9' (396#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_MB_SRL16E__parameterized10' (396#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_8_SRL_FIFO' (397#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:1768]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (398#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:3101]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (399#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:6525]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized57' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized57' (399#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized58' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized58' (399#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized59' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized59' (399#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized8' (399#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized8' (399#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized8' (399#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (400#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd:13311]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_0' (401#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (464#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:190]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_intc_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/synth/system_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:3769]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:3696]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:3697]
INFO: [Synth 8-638] synthesizing module 'intc_core' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:752]
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:321]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (465#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:321]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:2019]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized60' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized60' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized61' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized61' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized62' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized62' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized63' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized63' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized64' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized64' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized65' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized65' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized66' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized66' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized67' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized67' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized68' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized68' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized69' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized69' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized70' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized70' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized71' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized71' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized72' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized72' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized73' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized73' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized74' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized74' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized75' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized75' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized76' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized76' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized77' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized77' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized9' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized9' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized9' (466#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (467#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a811/hdl/axi_intc_v4_1_vh_rfs.vhd:3769]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_intc_0' (468#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/synth/system_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_axi_periph_0' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:6902]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1RZ0IW6' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (469#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_K87I2F' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:976]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_K87I2F' (470#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:976]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QYRHL1' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1077]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QYRHL1' (471#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1077]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1LIFQL0' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1571]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1LIFQL0' (472#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_E2VWV5' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1672]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_E2VWV5' (473#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1672]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_17ILSXC' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1773]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_17ILSXC' (474#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1773]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1E95TTU' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1878]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1E95TTU' (475#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1878]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_7MB6C3' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1985]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_7MB6C3' (476#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:1985]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_15IETBD' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2086]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_15IETBD' (477#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2086]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_GMVR08' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2187]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_GMVR08' (478#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2187]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_QYIUP1' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2304]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' (479#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (480#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_QYIUP1' (481#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2304]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_1LI8I9G' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2581]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_1LI8I9G' (482#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2581]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_1RYRHQE' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2682]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_1RYRHQE' (483#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2682]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_K7ZVH3' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2781]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_K7ZVH3' (484#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2781]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1LZPV07' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:3435]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1LZPV07' (485#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:3435]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized8' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave__parameterized0' (485#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' (486#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' (486#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (486#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (486#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (486#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (486#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (486#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (486#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' (486#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized38' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized38' (486#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' (486#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' (486#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' (487#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar__parameterized0' (487#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (488#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_axi_periph_0' (489#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:6902]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2862]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (490#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (491#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (492#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (493#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'FDS' (494#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (495#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_0' (496#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/synth/system_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (496#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (496#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (496#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (497#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/synth/system_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/synth/system_ilmb_v10_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_0' (498#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/synth/system_ilmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (499#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (500#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:2862]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_xlconcat_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/synth/system_microblaze_0_xlconcat_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (501#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_xlconcat_0' (502#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_xlconcat_0/synth/system_microblaze_0_xlconcat_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'system_mig_7series_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_mig_7series_0_0_mig' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:75]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:133]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (503#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (503#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (504#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (505#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:83]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14584]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (506#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14584]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_clk_ibuf' (507#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_infrastructure' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized1' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized1' (507#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (508#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (509#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (510#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_memc_ui_top_axi' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mem_intfc' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_mc' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_mach' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_cntrl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized0' (510#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_timer_one' should be on the sensitivity list [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:509]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_cntrl' (511#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_rank_common' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb' (512#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v4_0_round_robin_arb__parameterized0 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized0' (512#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_common' (513#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_rank_mach' (514#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_mach' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_compare' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_compare' (515#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state' (516#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue' (517#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl' (518#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized0' (518#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized0' (518#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized0' (518#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized1' (518#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized1' (518#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized1' (518#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_state__parameterized2' (518#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_queue__parameterized2' (518#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_cntrl__parameterized2' (518#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_bank_common' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_common' (519#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_mux' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_row_col' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized1' (519#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized2' (519#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized3' (519#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_round_robin_arb__parameterized4' (519#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_row_col' (520#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_arb_select' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:75]
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v4_0_arb_select does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_select' (521#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_arb_mux' (522#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_bank_mach' (523#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_0_bank_mach' requires 74 connections, but only 73 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_col_mach' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (524#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:36749]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_col_mach' (525#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mc' (526#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_top' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:596]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (527#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (528#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22143]
INFO: [Synth 8-638] synthesizing module 'IOBUF_DCIEN' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17624]
INFO: [Synth 8-256] done synthesizing module 'IOBUF_DCIEN' (529#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17624]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17464]
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' (530#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17464]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_pd' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v:70]
INFO: [Synth 8-638] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16060]
INFO: [Synth 8-256] done synthesizing module 'IDDR' (531#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16060]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_pd' (532#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v:70]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1261]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' (533#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' (533#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1445]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' (533#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1462]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:750]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' (534#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' (534#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (535#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32360]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (536#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (537#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (538#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2_FINEDELAY' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16237]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2_FINEDELAY' (539#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16237]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (540#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (541#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (541#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (541#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized2' (541#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized3' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized3' (541#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized4' (541#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized5' (541#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized6' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized6' (541#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized7' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized7' (541#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized8' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized8' (541#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized0' (541#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized1' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized1' (541#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' (542#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane' (543#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' (543#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized9' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized9' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized10' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized10' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized11' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized11' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized12' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized12' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized13' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized13' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized14' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized14' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized15' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized15' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized16' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized16' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized17' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized17' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized2' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized3' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized3' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' (543#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' (543#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' (543#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized18' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized18' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized19' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized19' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized20' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized20' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized21' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized21' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized22' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized22' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized23' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized23' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized24' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized24' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized25' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized25' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized26' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized26' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized4' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized5' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' (543#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' (543#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' (543#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized27' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized27' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized28' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized28' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized29' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized29' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized30' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized30' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized31' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized31' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized32' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized32' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized33' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized33' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized34' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized34' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized35' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized35' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized6' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized6' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized7' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized7' (543#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' (543#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' (543#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (544#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (545#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (546#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized6' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized8' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized8' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized36' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized36' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized37' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized37' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized38' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized38' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized39' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized39' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized40' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized40' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized41' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized41' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized3 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized3 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized3 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized3 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized3' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized3' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized7' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized1' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized1' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized1' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized1' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized42' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized42' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized43' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized43' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized44' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized44' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized45' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized45' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized46' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized46' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized47' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized47' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized4 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized4 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized4 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized4 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized4' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized4' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized8' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized2' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized2' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized48' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized48' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized49' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized49' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized50' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized50' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized51' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized51' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized52' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized52' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized53' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized53' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized54' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized54' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized55' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized55' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized56' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized56' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized57' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized57' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized58' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized58' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized5 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized5 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized5 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized5 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized5' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized5' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL__parameterized0' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL__parameterized0' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'B_rst_primitives_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'B_rst_primitives_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-3848] Net A_pi_dqs_out_of_range in module/entity mig_7series_v4_0_ddr_phy_4lanes__parameterized0 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:420]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized0' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized9' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized59' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized59' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized60' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized60' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized61' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized61' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized62' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized62' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized63' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized63' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized64' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized64' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized65' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized65' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized66' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized66' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized67' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized67' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized9' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized9' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized10' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized10' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized6' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized6 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized6 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized6' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized10' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized68' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized68' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized69' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized69' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized70' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized70' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized71' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized71' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized72' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized72' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized73' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized73' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized74' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized74' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized75' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized75' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized76' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized76' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized11' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized11' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized12' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized12' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized7' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized7 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized7 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized7' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized11' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized11' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized77' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized77' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized78' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized78' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized79' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized79' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized80' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized80' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized81' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized81' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized82' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized82' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized83' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized83' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized84' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized84' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized85' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized85' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized13' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized13' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized14' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized14' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized8' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized8 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized8 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized8' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized12' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized86' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized86' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized87' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized87' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized88' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized88' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized89' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized89' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized90' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized90' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized91' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized91' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized92' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized92' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized93' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized93' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized94' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized94' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized15' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized15' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized16' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized16' (547#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized9' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized9 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized9 does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized9' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized1' (547#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy' (548#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_0_ddr_mc_phy' requires 89 connections, but only 88 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_0_ddr_mc_phy_wrapper does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:227]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' (549#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_calib_top' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:797]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:628]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl' (550#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:162]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay' (551#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_oclkdelay_cal' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_lim' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_lim' (552#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_top' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_tap_base' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v:99]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_tap_base' (553#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v:99]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_meta' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v:193]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_meta' (554#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v:106]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_edge_store' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_edge_store' (555#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_cc' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_cc' (556#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_top' (557#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_mux' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_mux' (558#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_data' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v:120]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_data' (559#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v:120]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_samp' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v:109]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_samp' (560#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v:109]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_edge' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v:91]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v:184]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_edge' (561#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v:91]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_cntlr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:82]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_cntlr' (562#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:82]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_po_cntlr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:420]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_po_cntlr' (563#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:105]
WARNING: [Synth 8-3848] Net dbg_oclkdelay_rd_data in module/entity mig_7series_v4_0_ddr_phy_oclkdelay_cal does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v:207]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_oclkdelay_cal' (564#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:79]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:207]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_0_ddr_phy_dqs_found_cal does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal' (565#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2746]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[3:0]' into 'rd_mux_sel_r_reg[3:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' (566#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_prbs_rdlvl' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:1152]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_prbs_rdlvl' (567#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:205]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' (568#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_init' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:5273]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_0_ddr_phy_init does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_init' (569#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_0_ddr_phy_init' requires 131 connections, but only 130 given [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:1367]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[3:0]' into 'po_stg2_wrcal_cnt_reg[3:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_0_ddr_phy_wrcal does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' (570#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' (571#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:2262]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:662]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_calib_top' (572#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_top' (573#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_mem_intfc' (574#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_top' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_cmd' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_cmd' (575#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_wr_data' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_wr_data' (576#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ui_rd_data' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:406]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_rd_data' (577#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ui_top' (578#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v:90]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:206]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice' (579#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized0' (579#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized1' (579#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axic_register_slice__parameterized2' (579#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_axi_register_slice' (580#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_aw_channel' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:126]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd' (581#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd' (582#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator' (583#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wr_cmd_fsm' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_wr_cmd_fsm' (584#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_aw_channel' (585#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_w_channel' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:64]
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_0_axi_mc_w_channel does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:96]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_w_channel' (586#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_b_channel' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo' (587#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_b_channel' (588#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_ar_channel' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_incr_cmd__parameterized0' (588#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0' (588#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_translator__parameterized0' (588#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_fsm' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_fsm' (589#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_ar_channel' (590#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_r_channel' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:67]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:189]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized0' (590#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_fifo__parameterized1' (590#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:315]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_r_channel' (591#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_axi_mc_cmd_arbiter' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc_cmd_arbiter' (592#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_axi_mc' (593#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v:90]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_0_memc_ui_top_axi does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_0_memc_ui_top_axi does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:500]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_memc_ui_top_axi' (594#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v:72]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:784]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:786]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:788]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:790]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:793]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:796]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:798]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:801]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:810]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity system_mig_7series_0_0_mig does not have driver. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:811]
INFO: [Synth 8-256] done synthesizing module 'system_mig_7series_0_0_mig' (595#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v:75]
INFO: [Synth 8-256] done synthesizing module 'system_mig_7series_0_0' (596#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_rst_mig_7series_0_100M_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/synth/system_rst_mig_7series_0_100M_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (597#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized17' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized17' (597#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized18' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized18' (597#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (598#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_10_upcnt_n' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_10_upcnt_n' (599#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (600#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (601#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_mig_7series_0_100M_0' (602#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/synth/system_rst_mig_7series_0_100M_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'system_rst_mig_7series_0_200M_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_200M_0/synth/system_rst_mig_7series_0_200M_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'system_rst_mig_7series_0_200M_0' (603#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_200M_0/synth/system_rst_mig_7series_0_200M_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_axi_xadc' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_axi_xadc.vhd:243]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_axi_xadc.vhd:163]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_axi_lite_ipif' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_slave_attachment' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_address_decoder' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized0' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized1' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized2' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized2' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized3' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized4' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized4' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized5' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized5' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized6' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized6' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized7' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized7' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized8' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized8' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized9' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized9' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized10' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized10' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized11' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized11' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized12' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized12' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized13' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized13' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized14' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized14' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized15' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized15' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized16' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized16' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized17' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized17' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized18' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized18' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized19' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized19' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized20' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized20' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized21' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized21' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized22' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized22' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized23' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized23' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized24' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized24' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized25' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_pselect_f__parameterized25' (604#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_pselect_f.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_address_decoder' (605#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_slave_attachment.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_slave_attachment' (606#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_slave_attachment.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_axi_lite_ipif' (607#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_axi_lite_ipif.vhd:241]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_xadc_core_drp' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_xadc_core_drp.vhd:191]
INFO: [Synth 8-638] synthesizing module 'temperature_update' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_temperature_update.vhd:71]
INFO: [Synth 8-226] default block is never used [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_temperature_update.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'temperature_update' (608#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_temperature_update.vhd:71]
INFO: [Synth 8-638] synthesizing module 'drp_arbiter' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_drp_arbiter.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'drp_arbiter' (609#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_drp_arbiter.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_xadc_core_drp' (610#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_xadc_core_drp.vhd:191]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_soft_reset' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_soft_reset' (611#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_wiz_0_0_soft_reset.vhd:142]
INFO: [Synth 8-638] synthesizing module 'system_xadc_wiz_0_0_interrupt_control' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_interrupt_control' (612#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_wiz_0_0_interrupt_control.vhd:240]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0_axi_xadc' (613#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0_axi_xadc.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_wiz_0_0' (614#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized1' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized1' (614#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_0_0' (615#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_1_0' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized3' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized3' (615#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_1_0' (616#1) [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'system' (617#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system.vhd:8856]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (618#1) [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:90]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Bus2IP_BE[3]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[0]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[1]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[2]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[3]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[4]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[5]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[6]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[9]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[11]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[12]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[13]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[14]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_RdCE[15]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[0]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[1]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[2]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[3]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[4]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[5]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[6]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[9]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[11]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[12]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[13]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[14]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port Interrupt_WrCE[15]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Reg_Interrupts[0]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Reg_Interrupts[1]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_interrupt_control has unconnected port IPIF_Lvl_Interrupts[0]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[5]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[6]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[7]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[8]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[9]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[10]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[11]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[12]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[13]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[14]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[15]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[16]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[17]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[18]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[19]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[20]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[21]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[22]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[23]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[24]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[25]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[26]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_Data[27]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[0]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[1]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_soft_reset has unconnected port Bus2IP_BE[2]
WARNING: [Synth 8-3331] design temperature_update has unconnected port temp_bus_update
WARNING: [Synth 8-3331] design temperature_update has unconnected port do_i[3]
WARNING: [Synth 8-3331] design temperature_update has unconnected port do_i[2]
WARNING: [Synth 8-3331] design temperature_update has unconnected port do_i[1]
WARNING: [Synth 8-3331] design temperature_update has unconnected port do_i[0]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[0]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[5]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[6]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_RdCE[7]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[0]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[5]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[6]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_WrCE[7]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[0]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[1]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[9]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Addr[10]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[0]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[1]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[2]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[3]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[4]
WARNING: [Synth 8-3331] design system_xadc_wiz_0_0_xadc_core_drp has unconnected port Bus2IP_Data[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:18:17 ; elapsed = 00:19:50 . Memory (MB): peak = 1746.656 ; gain = 1536.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[13] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[12] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[11] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[10] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[9] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[8] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[7] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[6] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[5] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[4] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[3] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[2] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[1] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
INFO: [Synth 8-3295] tying undriven pin INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR:s2mm_desc_info_in[0] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:23159]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[887] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[886] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[885] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[884] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[883] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[882] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[881] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[880] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[807] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[806] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[805] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[804] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[803] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[802] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[801] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[800] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[775] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[774] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[773] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[772] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[771] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[770] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[769] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[768] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[711] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[710] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[709] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[708] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[707] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[706] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[705] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[704] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[639] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[638] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[637] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[636] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[631] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[630] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[629] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[628] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[623] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[622] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[621] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[620] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[599] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[598] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[597] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[596] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[591] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[590] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[589] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[588] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[583] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[582] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[581] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[580] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[575] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[574] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[573] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[572] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[567] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[566] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[565] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[564] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[563] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[562] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[561] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[560] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[559] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[558] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[557] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[556] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[551] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[550] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[549] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[548] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[543] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[542] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[541] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[540] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[539] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[538] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[537] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[536] to constant 0 [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:18:36 ; elapsed = 00:20:12 . Memory (MB): peak = 1746.656 ; gain = 1536.520
---------------------------------------------------------------------------------
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'POR_SRL_I' of module 'SRL16'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
INFO: [Netlist 29-17] Analyzing 2626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0_board.xdc] for cell 'system_i/axi_emc_0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0_board.xdc] for cell 'system_i/axi_emc_0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc] for cell 'system_i/axi_emc_0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_emc_0_0/system_axi_emc_0_0.xdc] for cell 'system_i/axi_emc_0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'system_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'system_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'system_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'system_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0_board.xdc] for cell 'system_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0_board.xdc] for cell 'system_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0.xdc] for cell 'system_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_gpio_4_0/system_axi_gpio_4_0.xdc] for cell 'system_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0_board.xdc] for cell 'system_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc] for cell 'system_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0_board.xdc] for cell 'system_i/axi_uart16550_0/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0_board.xdc] for cell 'system_i/axi_uart16550_0/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0.xdc] for cell 'system_i/axi_uart16550_0/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_uart16550_0_0/system_axi_uart16550_0_0.xdc] for cell 'system_i/axi_uart16550_0/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_usb2_device_0_0/system_axi_usb2_device_0_0.xdc] for cell 'system_i/axi_usb2_device_0/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_usb2_device_0_0/system_axi_usb2_device_0_0.xdc] for cell 'system_i/axi_usb2_device_0/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_0/bd_4bad_eth_buf_0_board.xdc] for cell 'system_i/axi_ethernet_0/U0/eth_buf/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_0/bd_4bad_eth_buf_0_board.xdc] for cell 'system_i/axi_ethernet_0/U0/eth_buf/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0_board.xdc] for cell 'system_i/axi_ethernet_0/U0/eth_mac/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0_board.xdc] for cell 'system_i/axi_ethernet_0/U0/eth_mac/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0.xdc] for cell 'system_i/axi_ethernet_0/U0/eth_mac/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0.xdc] for cell 'system_i/axi_ethernet_0/U0/eth_mac/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/bd_4bad_pcs_pma_0_board.xdc] for cell 'system_i/axi_ethernet_0/U0/pcs_pma/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/bd_4bad_pcs_pma_0_board.xdc] for cell 'system_i/axi_ethernet_0/U0/pcs_pma/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/bd_4bad_pcs_pma_0_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0.xdc] for cell 'system_i/axi_ethernet_0/U0/pcs_pma/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0.xdc:42]
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0.xdc] for cell 'system_i/axi_ethernet_0/U0/pcs_pma/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_4bad_pcs_pma_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2231.867 ; gain = 18.582
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_100M_0/system_rst_mig_7series_0_100M_0.xdc] for cell 'system_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_dma_0/system_axi_ethernet_0_dma_0.xdc] for cell 'system_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_dma_0/system_axi_ethernet_0_dma_0.xdc] for cell 'system_i/axi_ethernet_0_dma/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_refclk_0/system_axi_ethernet_0_refclk_0_board.xdc] for cell 'system_i/axi_ethernet_0_refclk/inst'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_refclk_0/system_axi_ethernet_0_refclk_0_board.xdc] for cell 'system_i/axi_ethernet_0_refclk/inst'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_refclk_0/system_axi_ethernet_0_refclk_0.xdc] for cell 'system_i/axi_ethernet_0_refclk/inst'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_refclk_0/system_axi_ethernet_0_refclk_0.xdc] for cell 'system_i/axi_ethernet_0_refclk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_refclk_0/system_axi_ethernet_0_refclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_200M_0/system_rst_mig_7series_0_200M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_200M_0/system_rst_mig_7series_0_200M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_200M/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_200M_0/system_rst_mig_7series_0_200M_0.xdc] for cell 'system_i/rst_mig_7series_0_200M/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_200M_0/system_rst_mig_7series_0_200M_0.xdc] for cell 'system_i/rst_mig_7series_0_200M/U0'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2260.016 ; gain = 27.734
Parsing XDC File [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/constrs_1/imports/vc707_bist/system.xdc]
Finished Parsing XDC File [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/constrs_1/imports/vc707_bist/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/constrs_1/imports/vc707_bist/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.runs/synth_2/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/umram-bt/Documents/HomeComing/vc707_bist.runs/synth_2/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_usb2_device_0_0/system_axi_usb2_device_0_0_clocks.xdc] for cell 'system_i/axi_usb2_device_0/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_usb2_device_0_0/system_axi_usb2_device_0_0_clocks.xdc] for cell 'system_i/axi_usb2_device_0/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_4bad_eth_buf_0.xdc] for cell 'system_i/axi_ethernet_0/U0/eth_buf/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_4bad_eth_buf_0.xdc] for cell 'system_i/axi_ethernet_0/U0/eth_buf/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_4bad_eth_buf_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0_clocks.xdc] for cell 'system_i/axi_ethernet_0/U0/eth_mac/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0_clocks.xdc] for cell 'system_i/axi_ethernet_0/U0/eth_mac/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_eth_mac_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_microblaze_0_axi_intc_0/system_microblaze_0_axi_intc_0_clocks.xdc] for cell 'system_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_dma_0/system_axi_ethernet_0_dma_0_clocks.xdc] for cell 'system_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_dma_0/system_axi_ethernet_0_dma_0_clocks.xdc] for cell 'system_i/axi_ethernet_0_dma/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1758 instances were transformed.
  FD => FDRE: 204 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDP => FDPE: 48 instances
  FDR => FDRE: 731 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 48 instances
  FDS => FDSE: 3 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 80 instances
  MULT_AND => LUT2: 65 instances
  MUXCY_L => MUXCY: 194 instances
  OBUFDS => OBUFDS: 2 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 203 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2262.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:21:14 ; elapsed = 00:23:23 . Memory (MB): peak = 2262.012 ; gain = 2051.875
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:21:18 ; elapsed = 00:23:28 . Memory (MB): peak = 2262.012 ; gain = 2051.875
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/32ad/hdl/axi_emc_v3_0_vh_rfs.vhd:269]
INFO: [Synth 8-802] inferred FSM for state register 'emc_addr_ps_reg' in module 'axi_emc_native_interface'
INFO: [Synth 8-5544] ROM "addr_sm_ns_IDLE_cmb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_sm_ps_idle_cmb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bus2ip_rd_req_cmb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bus2ip_wr_req_cmb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "emc_addr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'crnt_state_reg' in module 'mem_state_machine'
INFO: [Synth 8-5546] ROM "ns_idle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pr_state_wait_temp_cmb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pr_idle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cycle_End" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Intrpt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shim2IP_CS_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rxs_axistream_current_state_reg' in module 'rx_axistream_if'
INFO: [Synth 8-802] inferred FSM for state register 'rxd_axistream_current_state_reg' in module 'rx_axistream_if'
INFO: [Synth 8-5587] ROM size for "rxs2rxd_frame_ready" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rxd_mem_next_available4write_ptr_1_cmb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_mem_next_available4write_ptr_1_cmb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_mem_last_read_out_ptr_true_cmb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI_STR_RXS_DPMEM_WR_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI_STR_RXS_LAST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI_STR_RXS_VALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_status_word_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_status_word_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_status_word_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_status_word_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_status_word_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs_status_word_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxs2rxd_frame_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifoWrEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_addr_cntr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_addr_cntr_load" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd2rxs_frame_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxd_axistream_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'receive_frame_current_state_reg' in module 'rx_emac_if'
INFO: [Synth 8-5544] ROM "rx_data_packed_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_addr_cntr_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxs_addr_cntr_load" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "receive_frame_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'txc_wr_cs_reg' in module 'tx_basic_if'
INFO: [Synth 8-802] inferred FSM for state register 'txd_wr_cs_reg' in module 'tx_basic_if'
INFO: [Synth 8-5544] ROM "end_addr_byte_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Axi_Str_TxD_2_Mem_We" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clr_txc_trdy2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_bram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_txd_addr_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txc_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_wr_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "end_addr_byte_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Axi_Str_TxD_2_Mem_We" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clr_txc_trdy2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "init_bram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_txd_addr_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'txc_rd_cs_reg' in module 'tx_emac_if'
INFO: [Synth 8-802] inferred FSM for state register 'txd_rd_cs_reg' in module 'tx_emac_if'
INFO: [Synth 8-5546] ROM "set_txd_vld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_byte_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_txd_vld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_byte_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mdio_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_rx_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_rx_frame_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_rx_pause_ad" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_tx_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_tx_frame_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_fc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_ma_clk_divide" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_ma_mdio_phyad" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_ma_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_tx_latency_adjust" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_speed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_opcode_early" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pause_req_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bad_fc_opcode_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_avail_control" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v9_0_6_pfc_tx_cntl'
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SFD_FLAG_EARLY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EQUAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "broadcast_byte_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "broadcastaddressmatch_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sfd_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXT_CODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXT_CODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'MDIO_INTERFACE'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SYNCHRONISE'
INFO: [Synth 8-5546] ROM "RX_CONFIG_REG_NULL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MASK_RUDI_BUFERR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.TX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'bd_4bad_pcs_pma_0_TX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "refclk_stable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "refclk_stable_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "wait_time_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'CPLL_RESET_reg' into 'QPLL_RESET_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_rx_startup_fsm.vhd:555]
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_rx_startup_fsm.vhd:299]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_rx_startup_fsm.vhd:565]
INFO: [Synth 8-4471] merging register 'RXLPMLFHOLD_reg' into 'RXDFEAGCHOLD_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_rx_startup_fsm.vhd:566]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'RXDFEAGCHOLD_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_2/synth/transceiver/bd_4bad_pcs_pma_0_rx_startup_fsm.vhd:567]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'bd_4bad_pcs_pma_0_RX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_time_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adapt_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_adapt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rx_cdrlocked" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gt0_rx_cdrlock_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "initialize_ram_complete" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2193]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2964]
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12420]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:21637]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18750]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18175]
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:23170]
INFO: [Synth 8-4471] merging register 'GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg' into 'GEN_PNTR_FOR_CH2.ch2_sg_idle_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/11c7/hdl/axi_sg_v4_1_rfs.vhd:19738]
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13729]
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18552]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:16458]
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1023]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1023]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized3'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized4'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/3edf/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-802] inferred FSM for state register 'receive_state_reg' in module 'rx16550'
INFO: [Synth 8-802] inferred FSM for state register 'transmit_state_reg' in module 'tx16550'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/cfe6/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3729]
INFO: [Synth 8-802] inferred FSM for state register 'ULPI_PHY_Init_reg' in module 'axi_usb2_device_v5_0_12_usbcore'
INFO: [Synth 8-802] inferred FSM for state register 'Reset_HS_State_reg' in module 'axi_usb2_device_v5_0_12_usbcore'
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:283]
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:283]
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:283]
INFO: [Synth 8-4471] merging register 'rcd_timer_gt_2.end_rcd_reg' into 'rcd_timer_gt_2.rcd_timer_r_reg[0:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v:283]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-4471] merging register 'largest_reg[0][5:0]' into 'smallest_reg[0][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[1][5:0]' into 'smallest_reg[1][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[2][5:0]' into 'smallest_reg[2][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[3][5:0]' into 'smallest_reg[3][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[4][5:0]' into 'smallest_reg[4][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[5][5:0]' into 'smallest_reg[5][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[6][5:0]' into 'smallest_reg[6][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[7][5:0]' into 'smallest_reg[7][5:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-802] inferred FSM for state register 'wl_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_wrlvl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:342]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:354]
INFO: [Synth 8-4471] merging register 'complex_wrlvl_final_r_reg' into 'complex_oclkdelay_calib_done_r_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:107]
INFO: [Synth 8-4471] merging register 'wrlvl_final_r_reg' into 'oclkdelay_calib_done_r_reg' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:106]
INFO: [Synth 8-802] inferred FSM for state register 'sm_r_reg' in module 'mig_7series_v4_0_ddr_phy_ocd_cntlr'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:207]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:570]
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal'
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][17][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][18][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][19][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][20][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][21][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][22][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][23][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][24][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][25][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][26][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][27][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][28][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][29][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][30][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][31][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][32][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][33][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][34][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][35][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:1152]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_0_ddr_phy_tempmon'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v:406]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_0_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 rd_last |                              001 |                              010
                      rd |                              010 |                              001
                      wr |                              011 |                              011
                 wr_wait |                              100 |                              100
                 wr_last |                              101 |                              110
                    resp |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'emc_addr_ps_reg' using encoding 'sequential' in module 'axi_emc_native_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             address_set |                            00001 |                            00010
            deassert_cen |                            00010 |                            00011
                   write |                            00011 |                            00001
             dassert_wen |                            00100 |                            00110
               wait_temp |                            00101 |                            01001
              write_wait |                            00110 |                            01000
              assert_cen |                            00111 |                            01011
          wait_write_ack |                            01000 |                            00111
           wr_rec_period |                            01001 |                            01010
            address_rset |                            01010 |                            00100
           deassert_rcen |                            01011 |                            00101
    linear_flash_sync_rd |                            01100 |                            01101
                    read |                            01101 |                            01100
               page_read |                            01110 |                            01110
            deassert_oen |                            01111 |                            01111
         wait_rddata_ack |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'crnt_state_reg' using encoding 'sequential' in module 'mem_state_machine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            reset_init_1 |                            00000 |                            00000
            reset_init_2 |                            00001 |                            00001
read_rxd_mem_next_available4write_ptr_1 |                            00010 |                            00010
read_rxd_mem_next_available4write_ptr_2 |                            00011 |                            00011
      addr_setup_pause_1 |                            00100 |                            00100
read_rxs_mem_next_available4write_ptr_1 |                            00101 |                            00111
read_rxs_mem_next_available4write_ptr_2 |                            00110 |                            01000
      addr_setup_pause_2 |                            00111 |                            00110
read_rxs_mem_last_read_out_ptr |                            01000 |                            01010
      addr_setup_pause_3 |                            01001 |                            01001
read_rxd_mem_last_read_out_ptr |                            01010 |                            00101
 pause_read_status_word1 |                            01011 |                            01011
       read_status_word1 |                            01100 |                            01100
       read_status_word2 |                            01101 |                            01101
       read_status_word3 |                            01110 |                            01110
       read_status_word4 |                            01111 |                            01111
       read_status_word5 |                            10000 |                            10000
       read_status_word6 |                            10001 |                            10001
update_rxs_mem_last_read_out_ptr |                            10010 |                            10010
       send_status_word1 |                            10011 |                            10011
       send_status_word2 |                            10100 |                            10100
       send_status_word3 |                            10101 |                            10101
       send_status_word4 |                            10110 |                            10110
       send_status_word5 |                            10111 |                            10111
       send_status_word6 |                            11000 |                            11000
         wait_frame_done |                            11001 |                            11001
update_rxd_mem_last_read_out_ptr |                            11010 |                            11010
            repeat_again |                            11011 |                            11011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxs_axistream_current_state_reg' using encoding 'sequential' in module 'rx_axistream_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                   prime |                             0001 |                             0001
       rd_frame_from_mem |                             0010 |                             0010
          wait_end_frame |                             0011 |                             0111
                pre_idle |                             0100 |                             1000
       almost_full_wait1 |                             0101 |                             0011
       almost_full_wait2 |                             0110 |                             0100
       almost_full_wait3 |                             0111 |                             0101
       almost_full_wait4 |                             1000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxd_axistream_current_state_reg' using encoding 'sequential' in module 'rx_axistream_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    reset_init_mem_ptr_1 |                             0000 |                             0000
    reset_init_mem_ptr_2 |                             0001 |                             0001
    reset_init_mem_ptr_3 |                             0010 |                             0010
    reset_init_mem_ptr_4 |                             0011 |                             0011
                    idle |                             0100 |                             0100
update_status_fifo_word_1 |                             0101 |                             0110
update_status_fifo_word_2 |                             0110 |                             0111
update_status_fifo_word_3 |                             0111 |                             1000
update_status_fifo_word_4 |                             1000 |                             1001
update_status_fifo_word_5 |                             1001 |                             1010
update_status_fifo_word_6 |                             1010 |                             1011
        update_mem_ptr_1 |                             1011 |                             0101
        update_mem_ptr_2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_frame_current_state_reg' using encoding 'sequential' in module 'rx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 txd_prm |                              001 |                              001
                 txd_wrt |                              010 |                              010
                mem_full |                              011 |                              011
                wait_wr1 |                              100 |                              101
                wait_wr2 |                              101 |                              110
                clr_full |                              110 |                              100
      wait_compare_cmplt |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txd_wr_cs_reg' using encoding 'sequential' in module 'tx_basic_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            txc_addr2_wr |                             0000 |                             0000
            txc_addr0_wr |                             0001 |                             0001
           wait_wr_cmplt |                             0010 |                             0010
                 txc_wd0 |                             0011 |                             0011
                 txc_wd1 |                             0100 |                             0100
                 txc_wd2 |                             0101 |                             0110
                 txc_wd3 |                             0110 |                             0111
                 txc_wd4 |                             0111 |                             1000
                 txc_wd5 |                             1000 |                             1010
wait_addr0_compare_cmplt |                             1001 |                             1001
          wait_txd_cmplt |                             1010 |                             1011
         wr_txd_end_pntr |                             1011 |                             1110
             wr_txc_pntr |                             1100 |                             1101
            wait_txd_mem |                             1101 |                             1100
wait_addr2_compare_cmplt |                             1110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txc_wr_cs_reg' using encoding 'sequential' in module 'tx_basic_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         get_txc_wr_pntr |                              000 |                              000
            get_end_pntr |                              001 |                              001
          set_txcrd_pntr |                              010 |                              010
          get_txdwr_pntr |                              011 |                              011
          set_txdrd_pntr |                              100 |                              100
           wait_txd_done |                              101 |                              101
               get_addr3 |                              110 |                              110
         wait_addr3_pntr |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txc_rd_cs_reg' using encoding 'sequential' in module 'tx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                            00000
                  get_b1 |                             0001 |                            01001
                  get_b2 |                             0010 |                            01010
                  get_b3 |                             0011 |                            01011
                  get_b4 |                             0100 |                            01100
              wait_trdy2 |                             0101 |                            01101
              wait_trdy3 |                             0110 |                            01110
              check_done |                             0111 |                            10000
               wait_last |                             1000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txd_rd_cs_reg' using encoding 'sequential' in module 'tx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             0010 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v9_0_6_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        idle_or_preamble |                      00000000001 |                             0000
          wait_for_start |                      00000000010 |                             0001
                opcode_1 |                      00000000100 |                             0010
                opcode_2 |                      00000001000 |                             0011
                ld_phyad |                      00000010000 |                             0100
                ld_regad |                      00000100000 |                             0101
                    ta_1 |                      00001000000 |                             0110
                    ta_2 |                      00010000000 |                             0111
                  data_1 |                      00100000000 |                             1000
                  data_2 |                      01000000000 |                             1001
                  data_3 |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'MDIO_INTERFACE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                             0000 |                             0000
          comma_detect_1 |                             0001 |                             0001
           aquire_sync_1 |                             0010 |                             0010
          comma_detect_2 |                             0011 |                             0011
           aquire_sync_2 |                             0100 |                             0100
          comma_detect_3 |                             0101 |                             0101
         sync_acquired_1 |                             0110 |                             0110
         sync_acquired_2 |                             0111 |                             0111
        sync_acquired_2a |                             1001 |                             1000
         sync_acquired_3 |                             1000 |                             1001
        sync_acquired_3a |                             1011 |                             1010
         sync_acquired_4 |                             1010 |                             1011
        sync_acquired_4a |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                  000000000000001 |                             0000
                 iSTATE0 |                  000000000000010 |                             0001
                 iSTATE1 |                  000000000000100 |                             0010
                 iSTATE2 |                  000000000001000 |                             0011
                 iSTATE3 |                  000000000010000 |                             0100
                 iSTATE4 |                  000000000100000 |                             0101
                 iSTATE5 |                  000000001000000 |                             0110
                 iSTATE6 |                  000000010000000 |                             0111
                 iSTATE7 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE9 |                  000010000000000 |                             1010
                iSTATE10 |                  000100000000000 |                             1011
                iSTATE11 |                  001000000000000 |                             1100
                iSTATE12 |                  010000000000000 |                             1101
                iSTATE13 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                  000000000000001 |                             0000
                 iSTATE0 |                  000000000000010 |                             0001
                 iSTATE1 |                  000000000000100 |                             0010
                 iSTATE2 |                  000000000001000 |                             0011
                 iSTATE3 |                  000000000010000 |                             0100
                 iSTATE4 |                  000000000100000 |                             0101
                 iSTATE5 |                  000000001000000 |                             0110
                 iSTATE6 |                  000000010000000 |                             0111
                 iSTATE7 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE9 |                  000010000000000 |                             1010
                iSTATE10 |                  000100000000000 |                             1011
                iSTATE11 |                  001000000000000 |                             1100
                iSTATE12 |                  010000000000000 |                             1101
                iSTATE13 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
       wait_for_txoutclk |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_txusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
          reset_fsm_done |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'bd_4bad_pcs_pma_0_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       wait_for_pll_lock |                             0010 |                             0010
       release_pll_reset |                             0011 |                             0011
    verify_recclk_stable |                             0100 |                             0100
      release_mmcm_reset |                             0101 |                             0101
       wait_for_rxusrclk |                             0110 |                             0110
         wait_reset_done |                             0111 |                             0111
      do_phase_alignment |                             1000 |                             1000
      monitor_data_valid |                             1001 |                             1001
                fsm_done |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'bd_4bad_pcs_pma_0_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
            wait_for_cmd |                              001 |                              001
                  calc_1 |                              010 |                              010
                  calc_2 |                              011 |                              011
                  calc_3 |                              100 |                              100
       wait_on_xfer_push |                              101 |                              101
             chk_if_done |                              110 |                              110
              error_trap |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_pcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
            wait_for_cmd |                              001 |                              001
                  calc_1 |                              010 |                              010
                  calc_2 |                              011 |                              011
                  calc_3 |                              100 |                              100
       wait_on_xfer_push |                              101 |                              101
             chk_if_done |                              110 |                              110
              error_trap |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_pcc__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
        fetch_descriptor |                              001 |                              001
            get_rxlength |                              010 |                              010
             cmpr_length |                              011 |                              011
            execute_xfer |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                  header |                          0000010 |                              001
              ack_header |                          0000100 |                              010
                rcv_data |                          0001000 |                              011
                ack_data |                          0100000 |                              100
               xmit_data |                          0010000 |                              101
                wait_ack |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               start_bit |                             0001 |                             0001
               data_bit1 |                             0010 |                             0010
               data_bit2 |                             0011 |                             0011
               data_bit3 |                             0100 |                             0100
               data_bit4 |                             0101 |                             0101
               data_bit5 |                             0110 |                             0110
               data_bit6 |                             0111 |                             0111
               data_bit7 |                             1011 |                             1000
               data_bit8 |                             1100 |                             1001
              parity_bit |                             1000 |                             1010
             frame_error |                             1001 |                             1101
               stop_bit1 |                             1010 |                             1011
               stop_bit2 |                             1101 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_state_reg' using encoding 'sequential' in module 'rx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               start_bit |                             0001 |                             0001
               data_bit1 |                             0010 |                             0010
               data_bit2 |                             0011 |                             0011
               data_bit3 |                             0100 |                             0100
               data_bit4 |                             0101 |                             0101
               data_bit5 |                             0110 |                             0110
               data_bit6 |                             0111 |                             0111
               data_bit7 |                             1000 |                             1000
               data_bit8 |                             1001 |                             1001
              parity_bit |                             1010 |                             1010
               stop_bit1 |                             1011 |                             1011
               stop_bit2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transmit_state_reg' using encoding 'sequential' in module 'tx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          FC_SOFTR_START |                              000 |                              000
           FC_SOFTR_DIRL |                              001 |                              001
           FC_SOFTR_DIRH |                              010 |                              010
              CFG_OTG_PD |                              011 |                              011
           CFG_ENBFS_XTR |                              100 |                              100
          CFG_DEVICE_END |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ULPI_PHY_Init_reg' using encoding 'sequential' in module 'axi_usb2_device_v5_0_12_usbcore'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
Reset_HS_State_Setup_Send_Mode |                              000 |                              000
Reset_HS_State_Send_Chirp |                              001 |                              001
Reset_HS_State_Rcv_Chirp |                              010 |                              010
 Reset_HS_State_Set_Mode |                              011 |                              011
Reset_HS_State_Wait_EndReset |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Reset_HS_State_reg' using encoding 'sequential' in module 'axi_usb2_device_v5_0_12_usbcore'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WL_IDLE |                            00000 |                            00000
                 WL_INIT |                            00001 |                            00001
            WL_CORSE_INC |                            00100 |                            10000
   WL_CORSE_INC_WAIT_TMP |                            10100 |                            11011
       WL_CORSE_INC_WAIT |                            10101 |                            10001
        WL_INIT_FINE_INC |                            00010 |                            00010
  WL_INIT_FINE_INC_WAIT1 |                            00101 |                            00011
   WL_INIT_FINE_INC_WAIT |                            00110 |                            00100
        WL_INIT_FINE_DEC |                            01000 |                            00101
  WL_INIT_FINE_DEC_WAIT1 |                            01001 |                            11001
   WL_INIT_FINE_DEC_WAIT |                            01010 |                            00110
      WL_CORSE_INC_WAIT1 |                            10110 |                            10010
      WL_CORSE_INC_WAIT2 |                            10111 |                            10011
      WL_2RANK_FINAL_TAP |                            01101 |                            11000
             WL_FINE_INC |                            01011 |                            00111
        WL_FINE_INC_WAIT |                            01100 |                            10111
                 WL_WAIT |                            00111 |                            01000
           WL_EDGE_CHECK |                            11000 |                            01001
              WL_DQS_CNT |                            11001 |                            01011
             WL_FINE_DEC |                            00011 |                            01110
       WL_FINE_DEC_WAIT1 |                            01110 |                            11010
        WL_FINE_DEC_WAIT |                            01111 |                            01111
            WL_CORSE_DEC |                            10000 |                            10100
       WL_CORSE_DEC_WAIT |                            10010 |                            10101
      WL_CORSE_DEC_WAIT1 |                            10011 |                            10110
        WL_2RANK_DQS_CNT |                            10001 |                            01101
            WL_DQS_CHECK |                            11011 |                            01010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wl_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_wrlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_ocd_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE |                           000000 |                           000000
       CAL1_NEW_DQS_WAIT |                           000010 |                           000001
   CAL1_STORE_FIRST_WAIT |                           000101 |                           000010
         CAL1_PAT_DETECT |                           010001 |                           000011
    CAL1_DQ_IDEL_TAP_INC |                           010100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT |                           010111 |                           000101
     CAL1_MPR_PAT_DETECT |                           000011 |                           011111
         CAL1_VALID_WAIT |                           010010 |                           011110
        CAL1_DETECT_EDGE |                           010011 |                           001000
          CAL1_CALC_IDEL |                           011001 |                           001011
        CAL1_CENTER_WAIT |                           011101 |                           100010
       CAL1_IDEL_DEC_CPT |                           000100 |                           001100
  CAL1_IDEL_DEC_CPT_WAIT |                           011110 |                           001101
           CAL1_NEXT_DQS |                           011111 |                           001110
    CAL1_NEW_DQS_PREWAIT |                           100000 |                           100000
   CAL1_MPR_NEW_DQS_WAIT |                           000001 |                           011101
          CAL1_REGL_LOAD |                           100010 |                           011011
               CAL1_DONE |                           100001 |                           001111
                  iSTATE |                           100011 |                           111111
    CAL1_DQ_IDEL_TAP_DEC |                           010110 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT |                           011000 |                           000111
 CAL1_RD_STOP_FOR_PI_INC |                           011010 |                           100001
       CAL1_IDEL_INC_CPT |                           011011 |                           001001
  CAL1_IDEL_INC_CPT_WAIT |                           011100 |                           001010
          CAL1_RDLVL_ERR |                           010101 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               01 |                               11
                     TWO |                               10 |                               01
                  iSTATE |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_0_axi_mc_r_channel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:23:50 ; elapsed = 00:26:15 . Memory (MB): peak = 2262.012 ; gain = 2051.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |system_axi_ethernet_0_refclk_0_clk_wiz__GC0          |           1|         3|
|2     |system_xbar_1                                        |           1|     53622|
|3     |m02_couplers_imp_TZH4GB                              |           1|      5757|
|4     |s00_couplers_imp_1P403ZT                             |           1|     11332|
|5     |system_axi_mem_intercon_0__GB3                       |           1|     14993|
|6     |system_axi_mem_intercon_0__GB4                       |           1|     24171|
|7     |gtxe2_top__GC0                                       |           1|         5|
|8     |mig_7series_v4_0_ddr_byte_lane__parameterized3__GC0  |           1|       498|
|9     |mig_7series_v4_0_ddr_phy_4lanes__parameterized0__GC0 |           1|      1963|
|10    |mig_7series_v4_0_ddr_mc_phy__GC0                     |           1|      9527|
|11    |case__4054__GD                                       |           1|     48031|
|12    |mig_7series_v4_0_ddr_mc_phy_wrapper__GCB2            |           1|      3326|
|13    |mig_7series_v4_0_poc_top                             |           1|     51522|
|14    |mig_7series_v4_0_ddr_phy_oclkdelay_cal__GB1          |           1|      8790|
|15    |mig_7series_v4_0_ddr_calib_top__GC0                  |           1|     37275|
|16    |mig_7series_v4_0_ddr_phy_top__GC0                    |           1|       698|
|17    |mig_7series_v4_0_mc                                  |           1|      5186|
|18    |mig_7series_v4_0_memc_ui_top_axi__GC0                |           1|     10000|
|19    |system_mig_7series_0_0_mig__GC0                      |           1|       274|
|20    |system__GCB0                                         |           1|     37092|
|21    |system__GCB1                                         |           1|     26752|
|22    |system__GCB2                                         |           1|     38140|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r_reg) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_mc.
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[2]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[3]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[4]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/size_mask_q_reg[5]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[2]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[3]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[4]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[5]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[9]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[9]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[7]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[8]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[10]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[11]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[12]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[13]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[14]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[15]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[16]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[17]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[18]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[19]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[20]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[21]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[22]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[23]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[24]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[25]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[26]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[27]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[28]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[29]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[30]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[7]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[8]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[10]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[11]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[12]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[13]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[14]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[15]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[16]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[17]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[18]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[19]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[20]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[21]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[22]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[23]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[24]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[25]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[26]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[27]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[28]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[29]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[30]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/split_addr_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/areset_d_reg[0]' (FD) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/areset_d_reg[1]' (FD) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[5]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[6]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[7]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[8]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[9]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[12]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[13] )
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[0]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[5]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[6]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[7]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[8]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[9]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[12]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[13] )
INFO: [Synth 8-3886] merging instance 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[0]' (FDRE) to 'system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_mem_intercon/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]) is unused and will be removed from module fifo_generator_v13_1_3__parameterized5.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[33]) is unused and will be removed from module fifo_generator_v13_1_3__parameterized5.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[13]) is unused and will be removed from module axi_dwidth_converter_v2_1_11_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_11_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_11_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[13]) is unused and will be removed from module axi_dwidth_converter_v2_1_11_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_11_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module axi_dwidth_converter_v2_1_11_top__parameterized0.
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/\u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r_reg[0]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/sent_col_r1_reg' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/\u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_rank_cnt_reg[0]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[0]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[1]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[2]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[2]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[3]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[0]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[2]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[1]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/\u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[2]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[3]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Synth 8-3886] merging instance 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[9]' (FD) to 'system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[55]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_i/mig_7series_0/\u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/\u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/\u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (col_mach0/offset_pipe_1.offset_r2_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.wr_data_offset_reg[0]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_odt_reg[1]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_ras_n_reg[3]) is unused and will be removed from module mig_7series_v4_0_mc.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[26]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[25]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[24]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[14]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[13]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[12]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[29]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[28]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[27]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[17]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[16]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[15]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[29]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[28]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[27]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[14]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[13]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[12]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[20]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized2.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[19]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized2.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[18]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized2.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized2.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized2.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized2.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[31]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[30]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[29]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[28]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[27]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[26]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[25]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[24]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[23]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[22]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[21]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[20]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[19]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[18]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[17]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[16]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[15]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[14]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[13]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[12]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[26]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized6.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[25]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized6.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[24]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized6.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized6.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized6.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized6.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[20]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized7.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[19]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized7.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[18]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized7.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[5]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized7.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[4]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized7.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[3]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized7.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[11]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized8.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[10]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized8.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[9]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized8.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized8.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized8.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized8.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[17]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized9.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[16]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized9.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[15]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized9.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized9.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized9.
WARNING: [Synth 8-3332] Sequential element (ddr_byte_group_io/fine_delay_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_byte_lane__parameterized9.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[31]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes__parameterized1.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[30]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes__parameterized1.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[29]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes__parameterized1.
WARNING: [Synth 8-3332] Sequential element (rclk_delay_reg[28]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_4lanes__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_ddr_mc_phy_wrapperi_4/\fine_delay_mod_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/ddr_phy_top0i_8/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_memc_ui_top_axii_9/u_axi_mc/\axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_memc_ui_top_axii_9/u_ui_top/\ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_memc_ui_top_axii_9/u_ui_top/\ui_cmd0/app_sz_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/\u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/\u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/\u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/\u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/\oclk_calib.u_ddr_phy_oclkdelay_cali_6 /u_ocd_cntlr/complex_oclkdelay_calib_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A /\ddr_byte_group_io/fine_delay_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B /\ddr_byte_group_io/fine_delay_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C /\ddr_byte_group_io/fine_delay_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_ddr_mc_phyi_2/\ddr_phy_4lanes_2.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B /\ddr_byte_group_io/fine_delay_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_memc_ui_top_axii_9/u_axi_mc/\axi_mc_r_channel_0/trans_buf_out_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_memc_ui_top_axii_9/u_axi_mc/\axi_mc_r_channel_0/trans_buf_out_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mig_7series_0/u_ddr_mc_phy_wrapperi_4/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_awready[3] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_awready[1] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_wready[3] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_wready[1] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[14] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[13] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[12] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[11] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[10] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[9] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[8] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[7] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[6] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[5] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[4] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[3] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[2] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[1] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bid[0] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bresp[7] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bresp[6] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bresp[3] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bresp[2] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bvalid[3] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_bvalid[1] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_arready[4] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[14] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[13] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[12] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[11] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[10] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[9] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[8] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[7] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[6] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[5] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[4] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[3] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[2] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[1] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rid[0] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2559] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2558] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2557] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2556] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2555] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2554] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2553] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2552] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2551] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2550] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2549] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2548] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2547] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2546] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2545] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2544] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2543] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2542] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2541] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2540] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2539] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2538] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2537] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2536] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2535] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2534] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2533] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2532] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2531] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2530] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2529] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2528] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2527] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2526] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2525] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2524] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2523] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2522] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2521] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2520] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2519] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2518] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2517] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2516] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2515] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2514] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2513] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2512] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2511] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2510] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2509] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2508] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2507] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2506] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2505] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2504] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2503] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2502] driven by constant 0
INFO: [Synth 8-3917] design system_xbar_1 has port s_axi_rdata[2501] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /addr_arbiter_ar/\gen_arbiter.grant_hot_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /addr_arbiter_aw/\gen_arbiter.grant_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /\gen_slave_slots[2].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /\gen_slave_slots[3].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /addr_arbiter_ar/\gen_arbiter.m_grant_enc_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /\gen_slave_slots[2].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /\gen_slave_slots[4].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /addr_arbiter_aw/\gen_arbiter.m_grant_enc_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /addr_arbiter_ar/\gen_arbiter.m_mesg_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /addr_arbiter_aw/\gen_arbiter.m_mesg_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/gen_samd.crossbar_samd /\gen_master_slots[3].reg_slice_mi /\b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gen_samd.crossbar_samd /\gen_master_slots[3].reg_slice_mi /\b_pipe/m_payload_i_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mb_wrlvl_inst.u_ddr_phy_wrlvl /\add_smallest_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /cal1_dlyinc_dq_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /cal1_dlyce_dq_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal /\pi_dqs_found_any_bank_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/extend_cal_pat_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg_r_reg[0][16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mb_wrlvl_inst.u_ddr_phy_wrlvl /dual_rnk_dec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\calib_zero_ctrl_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\even_cwl.phy_ras_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /edge_det_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\complex_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_no_mirror.div_clk_loop[0].phy_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dqsfind_calib_right.u_ddr_phy_dqs_found_cal /\pi_dqs_found_any_bank_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[30] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:21581]
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-5545] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:28:21 ; elapsed = 00:31:03 . Memory (MB): peak = 2399.652 ; gain = 2189.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |system_axi_ethernet_0_refclk_0_clk_wiz__GC0          |           1|         3|
|2     |system_xbar_1                                        |           1|     36079|
|3     |m02_couplers_imp_TZH4GB                              |           1|      5774|
|4     |s00_couplers_imp_1P403ZT                             |           1|      8821|
|5     |system_axi_mem_intercon_0__GB3                       |           1|     14566|
|6     |system_axi_mem_intercon_0__GB4                       |           1|     19362|
|7     |gtxe2_top__GC0                                       |           1|         5|
|8     |mig_7series_v4_0_ddr_byte_lane__parameterized3__GC0  |           1|       253|
|9     |mig_7series_v4_0_ddr_phy_4lanes__parameterized0__GC0 |           1|       738|
|10    |mig_7series_v4_0_ddr_mc_phy__GC0                     |           1|      6520|
|11    |case__4054__GD                                       |           1|       760|
|12    |mig_7series_v4_0_ddr_mc_phy_wrapper__GCB2            |           1|      1187|
|13    |mig_7series_v4_0_poc_top                             |           1|     18347|
|14    |mig_7series_v4_0_ddr_phy_oclkdelay_cal__GB1          |           1|      3102|
|15    |mig_7series_v4_0_ddr_calib_top__GC0                  |           1|     20167|
|16    |mig_7series_v4_0_ddr_phy_top__GC0                    |           1|      1915|
|17    |mig_7series_v4_0_mc                                  |           1|      2936|
|18    |mig_7series_v4_0_memc_ui_top_axi__GC0                |           1|     10077|
|19    |system_mig_7series_0_0_mig__GC0                      |           1|       276|
|20    |system__GCB0                                         |           1|     23516|
|21    |system__GCB1                                         |           1|     11881|
|22    |system__GCB2                                         |           1|     21284|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_mig_7series_0_100M/U0/mb_reset_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_ethernet_0/U0/eth_mac/U0/mdio_t' to pin 'axi_ethernet_0/U0/eth_mac/U0/bd_4bad_eth_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg/Q'
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 817 of c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc. [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc:817]
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/axi_ethernet_0_refclk/inst/clk_in1' to pin 'u_ddr3_infrastructure/gen_ui_extra_clocks.u_bufg_ui_addn_clk_0/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:28:43 ; elapsed = 00:31:32 . Memory (MB): peak = 2494.391 ; gain = 2284.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:29:11 ; elapsed = 00:32:03 . Memory (MB): peak = 2536.055 ; gain = 2325.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |system_axi_ethernet_0_refclk_0_clk_wiz__GC0          |           1|         3|
|2     |system_xbar_1                                        |           1|     36079|
|3     |m02_couplers_imp_TZH4GB                              |           1|      5774|
|4     |s00_couplers_imp_1P403ZT                             |           1|      8821|
|5     |system_axi_mem_intercon_0__GB3                       |           1|     14566|
|6     |system_axi_mem_intercon_0__GB4                       |           1|     19362|
|7     |gtxe2_top__GC0                                       |           1|         5|
|8     |mig_7series_v4_0_ddr_byte_lane__parameterized3__GC0  |           1|       246|
|9     |mig_7series_v4_0_ddr_phy_4lanes__parameterized0__GC0 |           1|       734|
|10    |mig_7series_v4_0_ddr_mc_phy__GC0                     |           1|      6494|
|11    |case__4054__GD                                       |           1|       143|
|12    |mig_7series_v4_0_ddr_mc_phy_wrapper__GCB2            |           1|      1150|
|13    |mig_7series_v4_0_poc_top                             |           1|       890|
|14    |mig_7series_v4_0_ddr_phy_oclkdelay_cal__GB1          |           1|      3102|
|15    |mig_7series_v4_0_ddr_calib_top__GC0                  |           1|     17463|
|16    |mig_7series_v4_0_ddr_phy_top__GC0                    |           1|      1402|
|17    |mig_7series_v4_0_mc                                  |           1|      2936|
|18    |mig_7series_v4_0_memc_ui_top_axi__GC0                |           1|     10077|
|19    |system_mig_7series_0_0_mig__GC0                      |           1|       276|
|20    |system__GCB0                                         |           1|     23516|
|21    |system__GCB1                                         |           1|     11881|
|22    |system__GCB2                                         |           1|     21284|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance system_i/mig_7series_0/u_ddr_calib_topi_7/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dec_cnt_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/i_1/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram64_0/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/i_1/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram64_0/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/i_1/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/i_1/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/i_1/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/i_1/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:30:31 ; elapsed = 00:33:35 . Memory (MB): peak = 2536.055 ; gain = 2325.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |system_xbar_1                         |           1|      9718|
|2     |system_axi_mem_intercon_0__GB3        |           1|      8828|
|3     |system_axi_mem_intercon_0__GB4        |           1|     10950|
|4     |mig_7series_v4_0_ddr_calib_top__GC0   |           1|      8689|
|5     |mig_7series_v4_0_memc_ui_top_axi__GC0 |           1|      6761|
|6     |system__GCB0                          |           1|     14114|
|7     |system__GCB1                          |           1|      5133|
|8     |system__GCB2                          |           1|     13082|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  and system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  and system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  and system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  and system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1  and system_i/axi_ethernet_0/U0/pcs_pma/U0/\pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1  because of non-equivalent assertions
INFO: [Synth 8-4480] The timing for the instance system_i/mig_7series_0/u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/dec_cnt_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram64_0/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram64_0/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance system_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/dram_0/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [0]. Fanout reduced from 101 to 34 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [1]. Fanout reduced from 98 to 49 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [2]. Fanout reduced from 71 to 23 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_system_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1 . Fanout reduced from 1589 to 50 by creating 32 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net init_calib_complete. Fanout reduced from 1365 to 49 by creating 28 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [2]. Fanout reduced from 21 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [1]. Fanout reduced from 22 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [0]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [1]. Fanout reduced from 24 to 4 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [3]. Fanout reduced from 22 to 4 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [2]. Fanout reduced from 24 to 4 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [0]. Fanout reduced from 27 to 4 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg . Fanout reduced from 330 to 4 by creating 82 replicas.
INFO: [Synth 8-5778] max_fanout handling on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int . Fanout reduced from 45 to 33 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [0]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [2]. Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [1]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [2]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [3]. Fanout reduced from 10 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[1]_rep_n_0 . Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [3]. Fanout reduced from 8 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[2]_rep_n_0 . Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-5777] Ignored max_fanout on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net n_0_1100. Fanout reduced from 5 to 3 by creating 1 replicas.
INFO: [Synth 8-5777] Ignored max_fanout on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_v_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/umram-bt/Documents/HomeComing/vc707_bist.srcs/sources_1/bd/system/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:31:01 ; elapsed = 00:34:08 . Memory (MB): peak = 2536.055 ; gain = 2325.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:31:03 ; elapsed = 00:34:09 . Memory (MB): peak = 2536.055 ; gain = 2325.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'fifo_generator_v13_0_5_synth' to reference 'fifo_generator_v13_0_5_reset_blk_ramfifo' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:31:37 ; elapsed = 00:34:44 . Memory (MB): peak = 2536.055 ; gain = 2325.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:31:39 ; elapsed = 00:34:46 . Memory (MB): peak = 2536.055 ; gain = 2325.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:31:48 ; elapsed = 00:34:56 . Memory (MB): peak = 2536.055 ; gain = 2325.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:31:49 ; elapsed = 00:34:57 . Memory (MB): peak = 2536.055 ; gain = 2325.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |AND2B1L                |     4|
|2     |BSCANE2                |     1|
|3     |BUFG                   |    22|
|4     |BUFH                   |     1|
|5     |BUFIO                  |     3|
|6     |CARRY4                 |   690|
|7     |GTXE2_CHANNEL          |     1|
|8     |GTXE2_COMMON           |     1|
|9     |IBUFDS_GTE2            |     2|
|10    |IDDR                   |     8|
|11    |IDELAYCTRL             |     2|
|12    |IDELAYE2_FINEDELAY     |    64|
|13    |IN_FIFO                |     8|
|14    |ISERDESE2              |    64|
|15    |LUT1                   |  1560|
|16    |LUT2                   |  3397|
|17    |LUT3                   | 11050|
|18    |LUT4                   |  4088|
|19    |LUT5                   |  8154|
|20    |LUT6                   | 16157|
|21    |LUT6_2                 |    64|
|22    |MMCME2_ADV             |     4|
|23    |MULT_AND               |    48|
|24    |MUXCY                  |   181|
|25    |MUXCY_L                |   185|
|26    |MUXF7                  |  1333|
|27    |MUXF8                  |   140|
|28    |ODDR                   |     3|
|29    |ODDR_1                 |    17|
|30    |OSERDESE2              |    23|
|31    |OSERDESE2_1            |     8|
|32    |OSERDESE2_2            |    72|
|33    |OUT_FIFO               |     3|
|34    |OUT_FIFO_1             |     8|
|35    |PHASER_IN_PHY          |     8|
|36    |PHASER_OUT_PHY         |     3|
|37    |PHASER_OUT_PHY_1       |     8|
|38    |PHASER_REF             |     3|
|39    |PHY_CONTROL            |     3|
|40    |PLLE2_ADV              |     1|
|41    |RAM16X1D               |    32|
|42    |RAM32M                 |   474|
|43    |RAM32X1D               |    32|
|44    |RAM64M                 |    32|
|45    |RAM64X1D               |     8|
|46    |RAM64X1S               |     1|
|47    |RAMB18E1               |     1|
|48    |RAMB36E1               |     1|
|49    |RAMB36E1_1             |     1|
|50    |RAMB36E1_10            |   128|
|51    |RAMB36E1_11            |   128|
|52    |RAMB36E1_2             |    32|
|53    |RAMB36E1_3             |     2|
|54    |RAMB36E1_4             |     4|
|55    |RAMB36E1_5             |     1|
|56    |RAMB36E1_6             |     2|
|57    |RAMB36E1_7             |    12|
|58    |RAMB36E1_8             |     8|
|59    |RAMB36E1_9             |     1|
|60    |SRL16                  |     4|
|61    |SRL16E                 |   537|
|62    |SRLC16E                |     8|
|63    |SRLC32E                |  1111|
|64    |XADC                   |     1|
|65    |XORCY                  |   247|
|66    |FD                     |   204|
|67    |FDCE                   |   642|
|68    |FDC_1                  |     1|
|69    |FDE                    |    32|
|70    |FDP                    |    48|
|71    |FDPE                   |   395|
|72    |FDR                    |   466|
|73    |FDRE                   | 40599|
|74    |FDRE_1                 |     1|
|75    |FDS                    |     3|
|76    |FDSE                   |  1096|
|77    |IBUF                   |    30|
|78    |IBUFDS                 |     1|
|79    |IBUFGDS                |     1|
|80    |IOBUF                  |    27|
|81    |IOBUFDS_DIFF_OUT_DCIEN |     8|
|82    |IOBUF_DCIEN            |    64|
|83    |OBUF                   |    84|
|84    |OBUFDS                 |     3|
|85    |OBUFT                  |     8|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:31:49 ; elapsed = 00:34:57 . Memory (MB): peak = 2536.055 ; gain = 2325.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17337 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:53 ; elapsed = 00:31:28 . Memory (MB): peak = 2536.055 ; gain = 1645.301
Synthesis Optimization Complete : Time (s): cpu = 00:31:50 ; elapsed = 00:35:42 . Memory (MB): peak = 2536.055 ; gain = 2325.918
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'POR_SRL_I' of module 'SRL16'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'POR_SRL_I' of module 'SRL16'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'update_pause_ad_int_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
INFO: [Netlist 29-17] Analyzing 3306 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/axi_ethernet_0_refclk/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 9 inverter(s) to 65 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1697 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 130 instances
  FD => FDRE: 204 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDP => FDPE: 48 instances
  FDR => FDRE: 466 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  MULT_AND => LUT2: 48 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 3 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 474 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 4 instances
  SRLC16E => SRL16E: 1 instances
  SRLC32E => SRL16E: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
3532 Infos, 513 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:32:30 ; elapsed = 00:36:17 . Memory (MB): peak = 2536.055 ; gain = 2165.727
INFO: [Common 17-1381] The checkpoint 'C:/Users/umram-bt/Documents/HomeComing/vc707_bist.runs/synth_2/system_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2536.055 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2536.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 01 09:39:53 2019...
