
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : CKSGDCInfo
#     Report Created by: arkuma
#     Report Created on:  Wed Sep 25 13:49:07 2013
#     Working Directory: /home/arkuma/probation/traffic_controller/spyglass/bin
#     Report Location  : ../reports//spyglass_reports/CKSGDCInfo.rpt
#     SpyGlass Version : 5.0.0
#     Policy Name      : clock-reset(5.0.0)
#     Comment          : Reports SGDC Information
#
################################################################################

################################################################################
# 
# Purpose:
#     This report provides information related to 'clock','reset','input',
#     'set_case_analysis','output','define_reset_order','allow_combo_logic',
#     'quasi_static','output_not_used','num_flops','network_allowed_cells',
#     'qualifier','assume_path','signal_in_domain','ip_block','fifo' and
#     'cdc_false_path' constraints settings specified in the SGDC file.
# 
# Format: 
#     This report lists the following information :                               
#     A. Names of clocks specified using 'clock' constraint.                       
#     B. Names of resets specified using 'reset' constraint.                       
#     C. Names of ports on which 'set_case_analysis' has been set.                         
#     D. Valid reset ordering specified using 'define_reset_order' constraint             
#     E. Names of modules specified using 'allow_combo_logic' constraint in sgdc file 
#     F. Names of signals specified using 'quasi_static' constraint in sgdc file 
#     G. Output ports specified using 'output_not_used' constraint in sgdc file 
#     H. Conventional multi-flop synchronizer information specified using 'num_flops' constraint in sgdc file 
#     I. Cells specified using 'network_allowed_cells' constraint in sgdc file 
#     J. Signals specified using 'qualifier' constraint in sgdc file 
#     K. Modules specified using 'ip_block' constraint in sgdc file 
#     L. FIFO specified using 'fifo' constraint in sgdc file 
#     M. False path specified using 'cdc_false_path' constraint in sgdc file 
#     N. Names of top-level ports specified using 'abstract_port' constraint in sgdc file          
#     O. Names of top-level input ports specified using 'input' constraint in sgdc file          
#     P. Names of top-level output ports specified using 'output' constraint in sgdc file 
#     Q. Names of top-level ports not specified using any of 'input', 'output', 'clock', 'reset'(asynchronous reset), 'set_case_analysis' or 'abstract_port' constraint in sgdc file. 
#     R. Black-box data-ports specified using 'abstract_port' constraint in sgdc file      
#     S. Black-box ports specified using 'assume_path' constraint in sgdc file        
#     T. Black-box ports specified using 'signal_in_domain' constraint in sgdc file      
#     U. Black-box data-ports not specified using any of 'assume_path', 'signal_in_domain', 'clock', 'reset', 'set_case_analysis' or 'abstract_port' constraint in sgdc file      
#     V. Synchronizer module/cell information specified using 'sync_cell' constraint  
#     W. Reset synchronizers specified using 'reset_synchronizer' constraint  
#     X. Isolation enables specified using UPF format of 'power_data' constraint  
#     Y. Valid signals specified using 'gray_signals' constraint  
################################################################################



  A. Names of clocks specified using 'clock' constraint. 
****************************************************************************************************************************************
****************************************************************************************************************************************
----------------------------------------------------------------------------------------------------------------------------------------
  S. No.         Clock Name                 Clock Tag               Clock Domain              Period              SGDC File:Line
----------------------------------------------------------------------------------------------------------------------------------------
    1.     tlc.clk                     -                      clk_domain                  -                 ../constraints/tlc.sgdc:26
----------------------------------------------------------------------------------------------------------------------------------------



  B. Names of resets specified using 'reset' constraint. 
***************************************************************************************************************************
***************************************************************************************************************************
---------------------------------------------------------------------------------------------------------------------------
  S. No.         Reset Name                   Sync Type               Reset Active Value             SGDC File:Line
---------------------------------------------------------------------------------------------------------------------------
    1.     tlc.reset                   sync                        1                           ../constraints/tlc.sgdc:31
---------------------------------------------------------------------------------------------------------------------------



  C. Names of ports on which 'set_case_analysis' has been set. 
  This section is empty. This is because
  'set_case_analysis' constraint has not been specified.


  D. Valid reset ordering specified using 'define_reset_order' constraint. 
  This section is empty. This is because
  no 'define_reset_order' constraint has been defined 
  or rule Ac_resetcross01 has not been run.


  E. Names of modules specified using 'allow_combo_logic' constraint. 
  This section is empty. This is because
  no module is specified using 'allow_combo_logic' constraint.


  F. Names of signals specified using 'quasi_static' constraint. 
  This section is empty. This is because
  no signal is specified using 'quasi_static' constraint.


  G. Names of output Ports specified using 'output_not_used' constraint. 
  This section is empty. This is because
  no information is specified using 'output_not_used' constraint.


  H. Conventional multi-flop synchronizer information specified using 'num_flops' constraint 
  This section is empty. This is because
  no information is specified using 'num_flops' constraint.


  I. Cells specified using 'network_allowed_cells' constraint 
  This section is empty. This is because
  no 'network_allowed_cells' constraint has been defined 
  or rule Clock_Reset_check01 has not been run.


  J. Signals specified using 'Qualifier' constraint 
  This section is empty. This is because
  no information is specified using 'Qualifier' constraint.


  K. Modules specified using 'ip_block' constraint 
  This section is empty. This is because
  no module is specified using 'ip_block' constraint.


  L. FIFO specified using 'fifo' constraint 
  This section is empty. This is because
  no FIFO is specified using 'fifo' constraint.


  M. False path specified using 'cdc_false_path' constraint 
  This section is empty. This is because
  no data is specified using 'cdc_false_path' constraint.


  N. Names of top-level ports specified using 'abstract_port' constraint 
  This section is empty. This is because
  no information is specified using 'abstract_port' constraint for ports.


  O. Names of top-level input ports specified using 'input' constraint 
  This section is empty. This is because
  'input' constraint has not been specified.


  P. Names of output ports specified using 'output' constraint 
  This section is empty. This is because
  'output' constraint has not been specified.


  Q. Names of top-level ports not specified using any of 'input', 'output', 'clock', 'reset'(asynchronous reset), 'set_case_analysis' or 'abstract_port' constraints.
**********************************************************************
**********************************************************************
----------------------------------------------------------------------
  S. No.                  Port Name                        Type
----------------------------------------------------------------------
    1.     tlc.reset                                  Input
    2.     tlc.south_lights_gyr[0:11]                 Output
    3.     tlc.north_lights_gyr[0:11]                 Output
    4.     tlc.west_lights_gyr[0:11]                  Output
    5.     tlc.east_lights_gyr[0:11]                  Output
----------------------------------------------------------------------



  R. Black-box data-ports specified using 'abstract_port' constraint.
  This section is empty. This is because
  no information is specified using 'abstract_port' constraint for Black-boxes data-ports.


  S. Black-box ports specified using 'assume_path' constraint. 
  This section is empty. This is because
  no information is specified using 'assume_path' constraint for Black-boxes.


  T. Black-box ports specified using 'signal_in_domain' constraint.
  This section is empty. This is because
  no information is specified using 'signal_in_domain' constraint for Black-boxes.


  U. Black-box data-ports not specified using any of 'assume_path', 'signal_in_domain','clock', 'reset', 'set_case_analysis' or 'abstract_port' constraints.
  This section is empty. This is because
  either some constraint has been specified for all data-ports of black boxes or there are no blackboxes in the design.


  V. Synchronizer module/cell information specified using 'sync_cell' constraint 
  This section is empty. This is because
  no information is specified using 'sync_cell' constraint.


  W. Reset synchronizers specified using 'reset_synchronizer' constraint  
  This section is empty. This is because
  no information is specified using 'reset_synchronizer' constraint.


  X. Isolation enables specified using UPF format of 'power_data' constraint  
  This section is empty. This is because
  no information is specified using UPF format of 'power_data' constraint.


  Y. Valid signals specified using 'gray_signals' constraint  
  This section is empty. This is because
  no information is specified using valid 'gray_signals' constraint.
