.PHONY: setup-py test regress list clean lint compare-torch audit-algo sta-list sta-syn sta-run sta sta-module sta-check-paths cpp-sdpa-build cpp-sdpa-compare check-sdpa-cpp verilator-cpp-build verilator-cpp-run check-sdpa-verilator-cpp cmodel-sweep cmodel-mask-sweep rtl-latency-profile cmodel-compute-adv rtl-cmodel-compare fpga-kernel-csim

include cfg/sta_modules.mk

MODULE ?= fa_mul_sat_q8_8
WAVES ?= 0
WAVE_FMT ?= fst
LINT_FLAGS := --lint-only -Wall -Wno-UNUSEDSIGNAL -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC
CPP_SDPA_BIN ?= build/sdpa_compare
RTL_DUMP_DIR ?= /tmp/fa_rtl_dump
VERILATOR_CPP_DIR ?= build/verilator_cpp
VERILATOR_CPP_BIN ?= fa_attention_core_tb
VERILATOR_CPP_ARGS ?=

YOSYS_STA_DIR ?= ../ysyx/yosys-sta
PDK_SRC_DIR ?= ../ysyx/mac/pdk/icsprout55-pdk
PDK_NAME ?= icsprout55

STA_MODULE ?= fa_attention_ip_top
STA_DATE ?= $(shell date +%Y%m%d)
STA_CLK_FREQ_MHZ ?= 500
STA_CLK_PORT ?= clk

STA_RTL_FILES := $(call sta_get_rtl_files,$(STA_MODULE))
STA_OUT_DIR := syn/$(STA_MODULE)_$(STA_DATE)
STA_WORK_DIR := $(YOSYS_STA_DIR)/flashattn_sta/$(STA_MODULE)_$(STA_DATE)
STA_WORK_SDC := $(STA_WORK_DIR)/active_sta.sdc
STA_LOCAL_STA_TCL := syn/scripts/sta_no_power.tcl
STA_WORK_STA_TCL := $(STA_WORK_DIR)/sta_no_power.tcl
STA_SDC_CLOCKED := syn/sdc/default_clocked.sdc
STA_SDC_COMB := syn/sdc/default_comb.sdc
STA_IS_CLOCKED := $(call sta_is_clocked,$(STA_MODULE))
STA_SDC_FILE := $(if $(STA_IS_CLOCKED),$(STA_SDC_CLOCKED),$(STA_SDC_COMB))

setup-py:
	uv venv .venv
	uv pip install --python .venv/bin/python 'cocotb==1.9.2' pytest numpy

test:
	VIRTUAL_ENV=$(PWD)/.venv PATH=$(PWD)/.venv/bin:$$PATH $(MAKE) -C dv/cocotb MODULE=$(MODULE) WAVES=$(WAVES) WAVE_FMT=$(WAVE_FMT) test

regress:
	VIRTUAL_ENV=$(PWD)/.venv PATH=$(PWD)/.venv/bin:$$PATH $(MAKE) -C dv/cocotb WAVES=$(WAVES) WAVE_FMT=$(WAVE_FMT) regress

list:
	VIRTUAL_ENV=$(PWD)/.venv PATH=$(PWD)/.venv/bin:$$PATH $(MAKE) -C dv/cocotb list

lint:
	verilator $(LINT_FLAGS) --top-module fa_mul_sat_q8_8 \
		rtl/common/fa_mul_sat_q8_8.sv
	verilator $(LINT_FLAGS) --top-module fa_exp_pwl_8seg_q1_15 \
		rtl/softmax/fa_exp_pwl_8seg_q1_15.sv
	verilator $(LINT_FLAGS) --top-module fa_recip_nr_q16_16 \
		rtl/softmax/fa_recip_nr_q16_16.sv
	verilator $(LINT_FLAGS) --top-module fa_axi_lite_regs \
		rtl/bus/fa_axi_lite_regs.sv
	verilator $(LINT_FLAGS) --top-module fa_dma_reader \
		rtl/bus/fa_dma_reader.sv
	verilator $(LINT_FLAGS) --top-module fa_dma_writer \
		rtl/bus/fa_dma_writer.sv
	verilator $(LINT_FLAGS) --top-module fa_attention_core \
		rtl/common/fa_mul_sat_q8_8.sv \
		rtl/softmax/fa_exp_pwl_8seg_q1_15.sv \
		rtl/softmax/fa_recip_nr_q16_16.sv \
		rtl/core/fa_attention_core.sv
	verilator $(LINT_FLAGS) --top-module fa_attention_ip_top \
		rtl/common/fa_mul_sat_q8_8.sv \
		rtl/softmax/fa_exp_pwl_8seg_q1_15.sv \
		rtl/softmax/fa_recip_nr_q16_16.sv \
		rtl/bus/fa_axi_lite_regs.sv \
		rtl/bus/fa_dma_reader.sv \
		rtl/bus/fa_dma_writer.sv \
		rtl/core/fa_attention_core.sv \
		rtl/top/fa_attention_ip_top.sv

compare-torch:
	VIRTUAL_ENV=$(PWD)/.venv PATH=$(PWD)/.venv/bin:$$PATH python dv/python/torch_compare.py --s 64 --d 64 --causal

audit-algo:
	VIRTUAL_ENV=$(PWD)/.venv PATH=$(PWD)/.venv/bin:$$PATH python dv/python/algorithm_audit.py --seeds 5

sta-list:
	@echo "Supported STA modules:" && \
	for m in $(STA_MODULES); do echo "  - $$m"; done

sta-check-paths:
	@test -d "$(YOSYS_STA_DIR)" || (echo "[ERR] YOSYS_STA_DIR not found: $(YOSYS_STA_DIR)" && exit 1)
	@test -d "$(PDK_SRC_DIR)" || (echo "[ERR] PDK_SRC_DIR not found: $(PDK_SRC_DIR)" && exit 1)
	@test -n "$(STA_RTL_FILES)" || (echo "[ERR] Unsupported STA_MODULE=$(STA_MODULE). Run 'make sta-list'." && exit 1)
	@for f in $(STA_RTL_FILES); do \
		test -f "$$f" || (echo "[ERR] RTL file missing: $$f" && exit 1); \
	done

sta-syn: sta-check-paths
	@mkdir -p syn
	@mkdir -p "$(STA_WORK_DIR)"
	@mkdir -p "$(YOSYS_STA_DIR)/pdk"
	@ln -sfn "$(abspath $(PDK_SRC_DIR))" "$(YOSYS_STA_DIR)/pdk/$(PDK_NAME)"
	$(MAKE) -C $(YOSYS_STA_DIR) syn \
		DESIGN=$(STA_MODULE) \
		RTL_FILES="$(abspath $(STA_RTL_FILES))" \
		PDK=$(PDK_NAME) \
		CLK_FREQ_MHZ=$(STA_CLK_FREQ_MHZ) \
		CLK_PORT_NAME=$(STA_CLK_PORT) \
		O=$(abspath $(STA_WORK_DIR))
	@rm -rf "$(STA_OUT_DIR)"
	@cp -R "$(STA_WORK_DIR)" "$(STA_OUT_DIR)"

sta-run: sta-syn
	@cp "$(STA_SDC_FILE)" "$(STA_WORK_SDC)"
	@cp "$(STA_LOCAL_STA_TCL)" "$(STA_WORK_STA_TCL)"
	set -o pipefail; \
	CLK_PORT_NAME=$(STA_CLK_PORT) CLK_FREQ_MHZ=$(STA_CLK_FREQ_MHZ) \
	"$(YOSYS_STA_DIR)/bin/iEDA" \
		-script "$(abspath $(STA_WORK_STA_TCL))" \
		"$(abspath $(STA_WORK_SDC))" \
		"$(abspath $(STA_WORK_DIR))/$(STA_MODULE)-$(STA_CLK_FREQ_MHZ)MHz/$(STA_MODULE).netlist.v" \
		"$(STA_MODULE)" \
		"$(PDK_NAME)" \
		"$(abspath $(YOSYS_STA_DIR))" \
		2>&1 | tee "$(abspath $(STA_WORK_DIR))/$(STA_MODULE)-$(STA_CLK_FREQ_MHZ)MHz/sta.log"
	@rm -rf "$(STA_OUT_DIR)"
	@cp -R "$(STA_WORK_DIR)" "$(STA_OUT_DIR)"

sta: sta-run

sta-module: sta-run

clean:
	$(MAKE) -C dv/cocotb WAVES=$(WAVES) WAVE_FMT=$(WAVE_FMT) clean

cpp-sdpa-build:
	@mkdir -p build
	g++ -O2 -std=c++17 dv/verilator_cpp/sdpa_compare.cpp -o $(CPP_SDPA_BIN)

cpp-sdpa-compare: cpp-sdpa-build
	$(CPP_SDPA_BIN) $(RTL_DUMP_DIR)

check-sdpa-cpp:
	@echo "[INFO] Using Verilator: $$(verilator --version)"
	@echo "[INFO] Running full-parameter RTL simulation (fa_attention_core_full) and dumping vectors to $(RTL_DUMP_DIR)"
	rm -rf $(RTL_DUMP_DIR)
	VIRTUAL_ENV=$(PWD)/.venv PATH=$(PWD)/.venv/bin:$$PATH RTL_DUMP_DIR=$(RTL_DUMP_DIR) $(MAKE) -C dv/cocotb MODULE=fa_attention_core_full test
	@echo "[INFO] Running independent C++ SDPA comparator"
	$(MAKE) cpp-sdpa-compare RTL_DUMP_DIR=$(RTL_DUMP_DIR)

verilator-cpp-build:
	@mkdir -p $(VERILATOR_CPP_DIR)
	verilator -cc --exe --build \
		--Mdir $(VERILATOR_CPP_DIR) \
		--top-module fa_attention_core \
		-O3 -CFLAGS "-O3 -std=c++17" \
		-Wno-WIDTHTRUNC -Wno-WIDTHEXPAND -Wno-UNUSEDSIGNAL \
		rtl/common/fa_mul_sat_q8_8.sv \
		rtl/softmax/fa_exp_pwl_8seg_q1_15.sv \
		rtl/softmax/fa_recip_nr_q16_16.sv \
		rtl/core/fa_qk_dotprod_slice.sv \
		rtl/core/fa_online_softmax_ctx.sv \
		rtl/core/fa_o_normalize_block.sv \
		rtl/core/fa_attention_core.sv \
		dv/verilator_cpp/fa_attention_core_tb.cpp \
		-o $(VERILATOR_CPP_BIN)

verilator-cpp-run: verilator-cpp-build
	$(VERILATOR_CPP_DIR)/$(VERILATOR_CPP_BIN) $(VERILATOR_CPP_ARGS)

check-sdpa-verilator-cpp:
	@echo "[INFO] Using Verilator: $$(verilator --version)"
	@echo "[INFO] Running direct C++ Verilator testbench (no cocotb)"
	$(MAKE) verilator-cpp-run

cmodel-sweep:
	$(MAKE) -C cmodel sweep

cmodel-mask-sweep:
	$(MAKE) -C cmodel run-mask-sweep

rtl-latency-profile:
	@mkdir -p docs/data docs/report
	$(MAKE) verilator-cpp-build
	$(VERILATOR_CPP_DIR)/$(VERILATOR_CPP_BIN) \
		--timeline-csv docs/data/20260304_rtl_timeline.csv \
		--summary-csv docs/data/20260304_rtl_summary.csv
	python3 utils/analyze_latency_breakdown.py \
		--summary docs/data/20260304_rtl_summary.csv \
		--timeline docs/data/20260304_rtl_timeline.csv \
		--out-csv docs/data/20260304_rtl_latency_breakdown.csv \
		--out-compute-csv docs/data/20260304_rtl_compute_breakdown.csv
	python3 utils/plot_latency_breakdown.py \
		--input docs/data/20260304_rtl_latency_breakdown.csv \
		--title "RTL Latency Breakdown" \
		--output docs/report/20260304_rtl_latency_breakdown.png
	python3 utils/plot_latency_breakdown.py \
		--input docs/data/20260304_rtl_compute_breakdown.csv \
		--title "RTL Compute Fine Breakdown" \
		--output docs/report/20260304_rtl_compute_breakdown.png

cmodel-compute-adv:
	@mkdir -p docs/data
	$(MAKE) -C cmodel run-compute-cycles

rtl-cmodel-compare: rtl-latency-profile cmodel-compute-adv
	python3 utils/analyze_latency_breakdown.py \
		--summary docs/data/20260304_rtl_summary.csv \
		--timeline docs/data/20260304_rtl_timeline.csv \
		--out-csv docs/data/20260304_rtl_latency_breakdown.csv \
		--out-compute-csv docs/data/20260304_rtl_compute_breakdown.csv \
		--cmodel-cycle-csv docs/data/20260304_compute_cycle_models_s256d64.csv \
		--cmodel-model fixed_flow_l32_norm8_row2 \
		--out-rtl-cmodel-csv docs/data/20260304_rtl_cmodel_compute_compare.csv
	python3 utils/plot_rtl_cmodel_compare.py \
		--input docs/data/20260304_rtl_cmodel_compute_compare.csv \
		--title "RTL vs CModel Compute Comparison" \
		--output docs/report/20260304_rtl_cmodel_compute_compare.png

fpga-kernel-csim:
	$(MAKE) -C fpga/hls/fa_attention_kernel csim
