{
  "module_name": "pipeline.json",
  "hash_id": "ff126600d9c6da02b2112047a783390a22626db34d67e3810803428839d6fb10",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/bonnell/pipeline.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Bogus branches\",\n        \"EventCode\": \"0xE4\",\n        \"EventName\": \"BOGUS_BR\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Branch instructions decoded\",\n        \"EventCode\": \"0xE0\",\n        \"EventName\": \"BR_INST_DECODED\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired branch instructions.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.ANY\",\n        \"SampleAfterValue\": \"2000000\"\n    },\n    {\n        \"BriefDescription\": \"Retired branch instructions.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.ANY1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0xf\"\n    },\n    {\n        \"BriefDescription\": \"Retired mispredicted branch instructions (precise event).\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_INST_RETIRED.MISPRED\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\"\n    },\n    {\n        \"BriefDescription\": \"Retired branch instructions that were mispredicted not-taken.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.MISPRED_NOT_TAKEN\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Retired branch instructions that were mispredicted taken.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.MISPRED_TAKEN\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Retired branch instructions that were predicted not-taken.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.PRED_NOT_TAKEN\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired branch instructions that were predicted taken.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.PRED_TAKEN\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Retired taken branch instructions.\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.TAKEN\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0xc\"\n    },\n    {\n        \"BriefDescription\": \"All macro conditional branch instructions.\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_TYPE_RETIRED.COND\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Only taken macro conditional branch instructions\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_TYPE_RETIRED.COND_TAKEN\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"All non-indirect calls\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_TYPE_RETIRED.DIR_CALL\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"All indirect branches that are not calls.\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_TYPE_RETIRED.IND\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"All indirect calls, including both register and memory indirect.\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_TYPE_RETIRED.IND_CALL\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"All indirect branches that have a return mnemonic\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_TYPE_RETIRED.RET\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"All macro unconditional branch instructions, excluding calls and indirects\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_TYPE_RETIRED.UNCOND\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted cond branch instructions retired\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISSP_TYPE_RETIRED.COND\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted and taken cond branch instructions retired\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISSP_TYPE_RETIRED.COND_TAKEN\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x11\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted ind branches that are not calls\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISSP_TYPE_RETIRED.IND\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted indirect calls, including both register and memory indirect.\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISSP_TYPE_RETIRED.IND_CALL\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted return branches\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISSP_TYPE_RETIRED.RETURN\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Bus cycles when core is not halted\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"CPU_CLK_UNHALTED.BUS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Core cycles when core is not halted\",\n        \"EventCode\": \"0xA\",\n        \"EventName\": \"CPU_CLK_UNHALTED.CORE\",\n        \"SampleAfterValue\": \"2000000\"\n    },\n    {\n        \"BriefDescription\": \"Core cycles when core is not halted\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"CPU_CLK_UNHALTED.CORE_P\",\n        \"SampleAfterValue\": \"2000000\"\n    },\n    {\n        \"BriefDescription\": \"Reference cycles when core is not halted.\",\n        \"EventCode\": \"0xA\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF\",\n        \"SampleAfterValue\": \"2000000\"\n    },\n    {\n        \"BriefDescription\": \"Cycles the divider is busy.\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"CYCLES_DIV_BUSY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Divide operations retired\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"DIV.AR\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x81\"\n    },\n    {\n        \"BriefDescription\": \"Divide operations executed.\",\n        \"EventCode\": \"0x13\",\n        \"EventName\": \"DIV.S\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Instructions retired.\",\n        \"EventCode\": \"0xA\",\n        \"EventName\": \"INST_RETIRED.ANY\",\n        \"SampleAfterValue\": \"2000000\"\n    },\n    {\n        \"BriefDescription\": \"Instructions retired (precise event).\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"INST_RETIRED.ANY_P\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"2000000\"\n    },\n    {\n        \"BriefDescription\": \"Self-Modifying Code detected.\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"MACHINE_CLEARS.SMC\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Multiply operations retired\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"MUL.AR\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x81\"\n    },\n    {\n        \"BriefDescription\": \"Multiply operations executed.\",\n        \"EventCode\": \"0x12\",\n        \"EventName\": \"MUL.S\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Micro-op reissues for any cause\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"REISSUE.ANY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x7f\"\n    },\n    {\n        \"BriefDescription\": \"Micro-op reissues for any cause (At Retirement)\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"REISSUE.ANY.AR\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0xff\"\n    },\n    {\n        \"BriefDescription\": \"Micro-op reissues on a store-load collision\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"REISSUE.OVERLAP_STORE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Micro-op reissues on a store-load collision (At Retirement)\",\n        \"EventCode\": \"0x3\",\n        \"EventName\": \"REISSUE.OVERLAP_STORE.AR\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x81\"\n    },\n    {\n        \"BriefDescription\": \"Cycles issue is stalled due to div busy.\",\n        \"EventCode\": \"0xDC\",\n        \"EventName\": \"RESOURCE_STALLS.DIV_BUSY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"All store forwards\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"STORE_FORWARDS.ANY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x83\"\n    },\n    {\n        \"BriefDescription\": \"Good store forwards\",\n        \"EventCode\": \"0x2\",\n        \"EventName\": \"STORE_FORWARDS.GOOD\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x81\"\n    },\n    {\n        \"BriefDescription\": \"Micro-ops retired.\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UOPS_RETIRED.ANY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Cycles no micro-ops retired.\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UOPS_RETIRED.STALLED_CYCLES\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Periods no micro-ops retired.\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UOPS_RETIRED.STALLS\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x10\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}