

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Mon Oct 16 13:38:14 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  276687941|  276687941|  2.767 sec|  2.767 sec|  276687941|  276687941|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |                              |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip  |          |
        |           Loop Name          |    min    |    max    |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_31_1             |  276167229|  276167229|  92055743|          -|          -|       3|        no|
        | + VITIS_LOOP_32_2            |   92055741|   92055741|  30685247|          -|          -|       3|        no|
        |  ++ VITIS_LOOP_32_2.1        |     253472|     253472|         1|          -|          -|  253472|        no|
        |  ++ VITIS_LOOP_107_1         |     512704|     512704|     16022|          -|          -|      32|        no|
        |   +++ VITIS_LOOP_108_2       |      16020|      16020|       180|          -|          -|      89|        no|
        |    ++++ VITIS_LOOP_109_3     |        178|        178|         2|          -|          -|      89|        no|
        |  ++ VITIS_LOOP_48_4          |   29897220|   29897220|    351732|          -|          -|      85|        no|
        |   +++ VITIS_LOOP_49_5        |     351730|     351730|      4138|          -|          -|      85|        no|
        |    ++++ VITIS_LOOP_52_6      |       4135|       4135|       827|          -|          -|       5|        no|
        |     +++++ VITIS_LOOP_53_7    |        825|        825|       165|          -|          -|       5|        no|
        |      ++++++ VITIS_LOOP_61_8  |        163|        163|        40|          -|          -|       4|        no|
        |  ++ VITIS_LOOP_129_2         |      14620|      14620|       172|          -|          -|      85|        no|
        |   +++ VITIS_LOOP_130_3       |        170|        170|         2|          -|          -|      85|        no|
        |  ++ VITIS_LOOP_32_2.5        |       7225|       7225|         1|          -|          -|    7225|        no|
        |- VITIS_LOOP_80_10            |     520710|     520710|      2042|          -|          -|     255|        no|
        | + VITIS_LOOP_81_11           |       2040|       2040|         8|          -|          -|     255|        no|
        +------------------------------+-----------+-----------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 58 
3 --> 4 2 
4 --> 4 5 
5 --> 6 9 
6 --> 7 5 
7 --> 8 6 
8 --> 7 
9 --> 10 54 
10 --> 11 9 
11 --> 12 
12 --> 13 10 
13 --> 14 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 13 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 14 
54 --> 55 57 
55 --> 56 54 
56 --> 55 
57 --> 57 3 
58 --> 59 
59 --> 60 58 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 59 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%phi_mul26 = alloca i32 1"   --->   Operation 67 'alloca' 'phi_mul26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 68 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:31]   --->   Operation 71 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln31 = store i2 0, i2 %tj" [src/conv3.cpp:31]   --->   Operation 72 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %phi_mul26" [src/conv3.cpp:31]   --->   Operation 73 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_2" [src/conv3.cpp:31]   --->   Operation 74 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%phi_mul26_load = load i8 %phi_mul26"   --->   Operation 75 'load' 'phi_mul26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tj_1 = load i2 %tj" [src/conv3.cpp:31]   --->   Operation 76 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %phi_mul26_load" [src/conv3.cpp:31]   --->   Operation 77 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.76ns)   --->   "%add_ln31_1 = add i8 %phi_mul26_load, i8 85" [src/conv3.cpp:31]   --->   Operation 78 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.54ns)   --->   "%icmp_ln31 = icmp_eq  i2 %tj_1, i2 3" [src/conv3.cpp:31]   --->   Operation 79 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.54ns)   --->   "%add_ln31 = add i2 %tj_1, i2 1" [src/conv3.cpp:31]   --->   Operation 80 'add' 'add_ln31' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_2.split, void %VITIS_LOOP_81_11.preheader" [src/conv3.cpp:31]   --->   Operation 81 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:31]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv3.cpp:31]   --->   Operation 83 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.76ns)   --->   "%empty = add i9 %zext_ln31, i9 510" [src/conv3.cpp:31]   --->   Operation 84 'add' 'empty' <Predicate = (!icmp_ln31)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_cast3 = sext i9 %empty" [src/conv3.cpp:31]   --->   Operation 85 'sext' 'p_cast3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%br_ln32 = br void %VITIS_LOOP_45_3" [src/conv3.cpp:32]   --->   Operation 86 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%yr = alloca i32 1"   --->   Operation 87 'alloca' 'yr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln83 = store i8 0, i8 %yr" [src/conv3.cpp:83]   --->   Operation 88 'store' 'store_ln83' <Predicate = (icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln83 = br void %VITIS_LOOP_81_11" [src/conv3.cpp:83]   --->   Operation 89 'br' 'br_ln83' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%ti = phi i2 %add_ln32, void %_Z21export_buffer_tile_c3PA85_A85_fPA255_A255_fii.exit, i2 0, void %VITIS_LOOP_32_2.split" [src/conv3.cpp:32]   --->   Operation 90 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%phi_mul24 = phi i8 %add_ln32_1, void %_Z21export_buffer_tile_c3PA85_A85_fPA255_A255_fii.exit, i8 0, void %VITIS_LOOP_32_2.split" [src/conv3.cpp:32]   --->   Operation 91 'phi' 'phi_mul24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %phi_mul24" [src/conv3.cpp:32]   --->   Operation 92 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.76ns)   --->   "%add_ln32_1 = add i8 %phi_mul24, i8 85" [src/conv3.cpp:32]   --->   Operation 93 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.54ns)   --->   "%icmp_ln32 = icmp_eq  i2 %ti, i2 3" [src/conv3.cpp:32]   --->   Operation 94 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.54ns)   --->   "%add_ln32 = add i2 %ti, i2 1" [src/conv3.cpp:32]   --->   Operation 95 'add' 'add_ln32' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %VITIS_LOOP_45_3.split, void %for.inc70" [src/conv3.cpp:32]   --->   Operation 96 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:32]   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/conv3.cpp:32]   --->   Operation 98 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.42ns)   --->   "%br_ln105 = br void %memset.loop.i" [src/conv3.cpp:105->src/conv3.cpp:42]   --->   Operation 99 'br' 'br_ln105' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln31 = store i2 %add_ln31, i2 %tj" [src/conv3.cpp:31]   --->   Operation 100 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln31_1, i8 %phi_mul26" [src/conv3.cpp:31]   --->   Operation 101 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_2" [src/conv3.cpp:31]   --->   Operation 102 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.11>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%empty_69 = phi i18 0, void %VITIS_LOOP_45_3.split, i18 %empty_70, void %memset.loop.i.split"   --->   Operation 103 'phi' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.87ns)   --->   "%exitcond393 = icmp_eq  i18 %empty_69, i18 253472"   --->   Operation 104 'icmp' 'exitcond393' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.87ns)   --->   "%empty_70 = add i18 %empty_69, i18 1"   --->   Operation 105 'add' 'empty_70' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond393, void %memset.loop.i.split, void %VITIS_LOOP_107_1.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 253472, i64 253472, i64 253472"   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond393)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast38 = zext i18 %empty_69"   --->   Operation 108 'zext' 'p_cast38' <Predicate = (!exitcond393)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast38"   --->   Operation 109 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!exitcond393)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i18 %input_fm_buffer_addr"   --->   Operation 110 'store' 'store_ln0' <Predicate = (!exitcond393)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!exitcond393)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.76ns)   --->   "%add_ln112_1 = add i9 %zext_ln32, i9 510" [src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 112 'add' 'add_ln112_1' <Predicate = (exitcond393)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i9 %add_ln112_1" [src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 113 'sext' 'sext_ln112' <Predicate = (exitcond393)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.42ns)   --->   "%br_ln107 = br void %VITIS_LOOP_108_2.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 114 'br' 'br_ln107' <Predicate = (exitcond393)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.80>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%nin = phi i6 %add_ln107, void %for.inc25.i, i6 0, void %VITIS_LOOP_107_1.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 115 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln107_1, void %for.inc25.i, i12 0, void %VITIS_LOOP_107_1.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 116 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.80ns)   --->   "%add_ln107_1 = add i12 %phi_mul, i12 89" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 117 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i6 %nin" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 118 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.78ns)   --->   "%icmp_ln107 = icmp_eq  i6 %nin, i6 32" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 119 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.78ns)   --->   "%add_ln107 = add i6 %nin, i6 1" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 120 'add' 'add_ln107' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %VITIS_LOOP_108_2.i.split, void %VITIS_LOOP_49_5.preheader" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 121 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 123 'specloopname' 'specloopname_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i2 %trunc_ln107" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 124 'zext' 'zext_ln116' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln107, i8 0" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 125 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i10 %tmp_6" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 126 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.78ns)   --->   "%sub_ln116 = sub i11 %zext_ln116_1, i11 %zext_ln116" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 127 'sub' 'sub_ln116' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i11 %sub_ln116" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 128 'sext' 'sext_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %nin, i32 2, i32 4" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 129 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.42ns)   --->   "%br_ln108 = br void %VITIS_LOOP_109_3.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 130 'br' 'br_ln108' <Predicate = (!icmp_ln107)> <Delay = 0.42>
ST_5 : Operation 131 [1/1] (0.42ns)   --->   "%br_ln48 = br void %VITIS_LOOP_49_5" [src/conv3.cpp:48]   --->   Operation 131 'br' 'br_ln48' <Predicate = (icmp_ln107)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.23>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%by = phi i7 %add_ln108, void %for.inc22.i, i7 0, void %VITIS_LOOP_108_2.i.split" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 132 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i7 %by" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 133 'zext' 'zext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.80ns)   --->   "%add_ln116 = add i12 %phi_mul, i12 %zext_ln116_2" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 134 'add' 'add_ln116' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i12 %add_ln116" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 135 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (2.18ns)   --->   "%mul_ln108 = mul i18 %zext_ln108, i18 89" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 136 'mul' 'mul_ln108' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i7 %by" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 137 'zext' 'zext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.77ns)   --->   "%icmp_ln108 = icmp_eq  i7 %by, i7 89" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 138 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.77ns)   --->   "%add_ln108 = add i7 %by, i7 1" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 139 'add' 'add_ln108' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %VITIS_LOOP_109_3.i.split, void %for.inc25.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 140 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 89, i64 89, i64 89" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 141 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 142 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.77ns)   --->   "%empty_71 = add i10 %p_cast3, i10 %zext_ln108_1" [src/conv3.cpp:31]   --->   Operation 143 'add' 'empty_71' <Predicate = (!icmp_ln108)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_71, i32 9" [src/srcnn.cpp:40->src/conv3.cpp:113->src/conv3.cpp:42]   --->   Operation 144 'bitselect' 'tmp_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.78ns)   --->   "%icmp_ln41 = icmp_sgt  i10 %empty_71, i10 254" [src/srcnn.cpp:41->src/conv3.cpp:113->src/conv3.cpp:42]   --->   Operation 145 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_71, i32 9" [src/srcnn.cpp:40->src/conv3.cpp:113->src/conv3.cpp:42]   --->   Operation 146 'bitselect' 'tmp_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%select_ln40 = select i1 %tmp_5, i10 0, i10 254" [src/srcnn.cpp:40->src/conv3.cpp:113->src/conv3.cpp:42]   --->   Operation 147 'select' 'select_ln40' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%or_ln40 = or i1 %tmp_3, i1 %icmp_ln41" [src/srcnn.cpp:40->src/conv3.cpp:113->src/conv3.cpp:42]   --->   Operation 148 'or' 'or_ln40' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%yClamped = select i1 %or_ln40, i10 %select_ln40, i10 %empty_71" [src/srcnn.cpp:40->src/conv3.cpp:113->src/conv3.cpp:42]   --->   Operation 149 'select' 'yClamped' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_1)   --->   "%sext_ln116 = sext i10 %yClamped" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 150 'sext' 'sext_ln116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln116_1 = add i12 %sext_ln107, i12 %sext_ln116" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 151 'add' 'add_ln116_1' <Predicate = (!icmp_ln108)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln116_1 = sext i12 %add_ln116_1" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 152 'sext' 'sext_ln116_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i12 %add_ln116_1" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 153 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln116, i8 0" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 154 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.87ns)   --->   "%sub_ln116_1 = sub i18 %p_shl1, i18 %sext_ln116_1" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 155 'sub' 'sub_ln116_1' <Predicate = (!icmp_ln108)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.42ns)   --->   "%br_ln109 = br void %for.inc.i" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 156 'br' 'br_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln107 = br void %VITIS_LOOP_108_2.i" [src/conv3.cpp:107->src/conv3.cpp:42]   --->   Operation 157 'br' 'br_ln107' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%bx = phi i7 %add_ln109, void %for.inc.i.split, i7 0, void %VITIS_LOOP_109_3.i.split" [src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 158 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i7 %bx" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 159 'zext' 'zext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.87ns)   --->   "%add_ln116_2 = add i18 %mul_ln108, i18 %zext_ln116_3" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 160 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i18 %add_ln116_2" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 161 'zext' 'zext_ln116_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln116_4" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 162 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i7 %bx" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 163 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.77ns)   --->   "%icmp_ln109 = icmp_eq  i7 %bx, i7 89" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 164 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.77ns)   --->   "%add_ln109 = add i7 %bx, i7 1" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 165 'add' 'add_ln109' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc.i.split, void %for.inc22.i" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 166 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.77ns)   --->   "%add_ln112 = add i10 %sext_ln112, i10 %zext_ln109" [src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 167 'add' 'add_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln112, i32 9" [src/srcnn.cpp:40->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 168 'bitselect' 'tmp_7' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.78ns)   --->   "%icmp_ln41_1 = icmp_sgt  i10 %add_ln112, i10 254" [src/srcnn.cpp:41->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 169 'icmp' 'icmp_ln41_1' <Predicate = (!icmp_ln109)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln112, i32 9" [src/srcnn.cpp:40->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 170 'bitselect' 'tmp_10' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%select_ln40_2 = select i1 %tmp_10, i10 0, i10 254" [src/srcnn.cpp:40->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 171 'select' 'select_ln40_2' <Predicate = (!icmp_ln109)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%or_ln40_1 = or i1 %tmp_7, i1 %icmp_ln41_1" [src/srcnn.cpp:40->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 172 'or' 'or_ln40_1' <Predicate = (!icmp_ln109)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%xClamped = select i1 %or_ln40_1, i10 %select_ln40_2, i10 %add_ln112" [src/srcnn.cpp:40->src/conv3.cpp:112->src/conv3.cpp:42]   --->   Operation 173 'select' 'xClamped' <Predicate = (!icmp_ln109)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln116_3)   --->   "%sext_ln116_2 = sext i10 %xClamped" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 174 'sext' 'sext_ln116_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln116_3 = add i18 %sub_ln116_1, i18 %sext_ln116_2" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 175 'add' 'add_ln116_3' <Predicate = (!icmp_ln109)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i18 %add_ln116_3" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 176 'zext' 'zext_ln116_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 177 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 178 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 179 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 180 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 181 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 182 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 183 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln116_5" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 184 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 185 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 185 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 186 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 186 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 187 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 187 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 188 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 188 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 189 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 189 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 190 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 190 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 191 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 191 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 192 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 192 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63' <Predicate = (!icmp_ln109)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln108 = br void %VITIS_LOOP_109_3.i" [src/conv3.cpp:108->src/conv3.cpp:42]   --->   Operation 193 'br' 'br_ln108' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.19>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 89, i64 89, i64 89" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 195 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 196 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 197 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_54" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 197 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 198 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_55" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 198 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 199 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 199 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 200 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 200 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 201 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 201 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 202 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 202 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 203 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63 = load i18 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_53" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 203 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 260100> <RAM>
ST_8 : Operation 204 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_57, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_58, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_59, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_60, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_61, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_62, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_63, i3 %trunc_ln1" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 204 'mux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln116 = store i32 %tmp, i18 %input_fm_buffer_addr_2" [src/conv3.cpp:116->src/conv3.cpp:42]   --->   Operation 205 'store' 'store_ln116' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.inc.i" [src/conv3.cpp:109->src/conv3.cpp:42]   --->   Operation 206 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.82>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%ty = phi i7 %add_ln48, void %for.inc61, i7 0, void %VITIS_LOOP_49_5.preheader" [src/conv3.cpp:48]   --->   Operation 207 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%phi_mul20 = phi i13 %add_ln48_1, void %for.inc61, i13 0, void %VITIS_LOOP_49_5.preheader" [src/conv3.cpp:48]   --->   Operation 208 'phi' 'phi_mul20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.82ns)   --->   "%add_ln48_1 = add i13 %phi_mul20, i13 85" [src/conv3.cpp:48]   --->   Operation 209 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.77ns)   --->   "%icmp_ln48 = icmp_eq  i7 %ty, i7 85" [src/conv3.cpp:48]   --->   Operation 210 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.77ns)   --->   "%add_ln48 = add i7 %ty, i7 1" [src/conv3.cpp:48]   --->   Operation 211 'add' 'add_ln48' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %VITIS_LOOP_49_5.split, void %VITIS_LOOP_130_3.i.preheader" [src/conv3.cpp:48]   --->   Operation 212 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv3.cpp:48]   --->   Operation 213 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/conv3.cpp:48]   --->   Operation 214 'specloopname' 'specloopname_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.42ns)   --->   "%br_ln49 = br void %VITIS_LOOP_52_6" [src/conv3.cpp:49]   --->   Operation 215 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.42>
ST_9 : Operation 216 [1/1] (0.42ns)   --->   "%br_ln129 = br void %VITIS_LOOP_130_3.i" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 216 'br' 'br_ln129' <Predicate = (icmp_ln48)> <Delay = 0.42>

State 10 <SV = 6> <Delay = 2.05>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%tx = phi i7 %add_ln49, void %for.inc58, i7 0, void %VITIS_LOOP_49_5.split" [src/conv3.cpp:49]   --->   Operation 217 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%tx_cast = zext i7 %tx" [src/conv3.cpp:49]   --->   Operation 218 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.82ns)   --->   "%empty_72 = add i13 %phi_mul20, i13 %tx_cast" [src/conv3.cpp:48]   --->   Operation 219 'add' 'empty_72' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%p_cast41 = zext i13 %empty_72" [src/conv3.cpp:48]   --->   Operation 220 'zext' 'p_cast41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast41" [src/conv3.cpp:48]   --->   Operation 221 'getelementptr' 'output_fm_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.77ns)   --->   "%icmp_ln49 = icmp_eq  i7 %tx, i7 85" [src/conv3.cpp:49]   --->   Operation 222 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 223 [1/1] (0.77ns)   --->   "%add_ln49 = add i7 %tx, i7 1" [src/conv3.cpp:49]   --->   Operation 223 'add' 'add_ln49' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %VITIS_LOOP_52_6.split, void %for.inc61" [src/conv3.cpp:49]   --->   Operation 224 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 225 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i13 %output_fm_buffer_0_addr_1" [src/conv3.cpp:63]   --->   Operation 225 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln49)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7225> <RAM>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln48 = br void %VITIS_LOOP_49_5" [src/conv3.cpp:48]   --->   Operation 226 'br' 'br_ln48' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 1.23>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv3.cpp:49]   --->   Operation 227 'speclooptripcount' 'speclooptripcount_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/conv3.cpp:49]   --->   Operation 228 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i13 %output_fm_buffer_0_addr_1" [src/conv3.cpp:63]   --->   Operation 229 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7225> <RAM>
ST_11 : Operation 230 [1/1] (0.42ns)   --->   "%br_ln52 = br void %VITIS_LOOP_53_7" [src/conv3.cpp:52]   --->   Operation 230 'br' 'br_ln52' <Predicate = true> <Delay = 0.42>

State 12 <SV = 8> <Delay = 1.90>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%ky = phi i3 %add_ln52, void %for.inc55, i3 0, void %VITIS_LOOP_52_6.split" [src/conv3.cpp:52]   --->   Operation 231 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%add51_7_lcssa_lcssa28 = phi i32 %add51_7_lcssa27, void %for.inc55, i32 %output_fm_buffer_0_load, void %VITIS_LOOP_52_6.split" [src/conv3.cpp:63]   --->   Operation 232 'phi' 'add51_7_lcssa_lcssa28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %ky" [src/conv3.cpp:52]   --->   Operation 233 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i3 %ky" [src/conv3.cpp:52]   --->   Operation 234 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.67ns)   --->   "%icmp_ln52 = icmp_eq  i3 %ky, i3 5" [src/conv3.cpp:52]   --->   Operation 235 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (0.67ns)   --->   "%add_ln52 = add i3 %ky, i3 1" [src/conv3.cpp:52]   --->   Operation 236 'add' 'add_ln52' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %VITIS_LOOP_53_7.split, void %for.inc58" [src/conv3.cpp:52]   --->   Operation 237 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:52]   --->   Operation 238 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv3.cpp:52]   --->   Operation 239 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.77ns)   --->   "%empty_73 = add i7 %zext_ln52_1, i7 %ty" [src/conv3.cpp:52]   --->   Operation 240 'add' 'empty_73' <Predicate = (!icmp_ln52)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %empty_73" [src/conv3.cpp:53]   --->   Operation 241 'zext' 'zext_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.42ns)   --->   "%br_ln53 = br void %VITIS_LOOP_61_8" [src/conv3.cpp:53]   --->   Operation 242 'br' 'br_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_12 : Operation 243 [1/1] (1.23ns)   --->   "%store_ln63 = store i32 %add51_7_lcssa_lcssa28, i13 %output_fm_buffer_0_addr_1" [src/conv3.cpp:63]   --->   Operation 243 'store' 'store_ln63' <Predicate = (icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7225> <RAM>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln49 = br void %VITIS_LOOP_52_6" [src/conv3.cpp:49]   --->   Operation 244 'br' 'br_ln49' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.77>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%kx = phi i3 %add_ln53, void %for.inc52, i3 0, void %VITIS_LOOP_53_7.split" [src/conv3.cpp:53]   --->   Operation 245 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%add51_7_lcssa27 = phi i32 %add51_725, void %for.inc52, i32 %add51_7_lcssa_lcssa28, void %VITIS_LOOP_53_7.split" [src/conv3.cpp:63]   --->   Operation 246 'phi' 'add51_7_lcssa27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i3 %kx" [src/conv3.cpp:53]   --->   Operation 247 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i3 %kx" [src/conv3.cpp:53]   --->   Operation 248 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.67ns)   --->   "%icmp_ln53 = icmp_eq  i3 %kx, i3 5" [src/conv3.cpp:53]   --->   Operation 249 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [1/1] (0.67ns)   --->   "%add_ln53 = add i3 %kx, i3 1" [src/conv3.cpp:53]   --->   Operation 250 'add' 'add_ln53' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %VITIS_LOOP_61_8.split, void %for.inc55" [src/conv3.cpp:53]   --->   Operation 251 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:53]   --->   Operation 252 'speclooptripcount' 'speclooptripcount_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv3.cpp:53]   --->   Operation 253 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.77ns)   --->   "%add_ln57 = add i7 %zext_ln53_2, i7 %tx" [src/conv3.cpp:57]   --->   Operation 254 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i7 %add_ln57" [src/conv3.cpp:61]   --->   Operation 255 'zext' 'zext_ln61' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.42ns)   --->   "%br_ln61 = br void %for.inc" [src/conv3.cpp:61]   --->   Operation 256 'br' 'br_ln61' <Predicate = (!icmp_ln53)> <Delay = 0.42>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_53_7" [src/conv3.cpp:52]   --->   Operation 257 'br' 'br_ln52' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 4.34>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%nin_1 = phi i6 %add_ln61, void %for.inc.split, i6 0, void %VITIS_LOOP_61_8.split" [src/conv3.cpp:61]   --->   Operation 258 'phi' 'nin_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%add51_725 = phi i32 %add51_7, void %for.inc.split, i32 %add51_7_lcssa27, void %VITIS_LOOP_61_8.split" [src/conv3.cpp:63]   --->   Operation 259 'phi' 'add51_725' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i6 %nin_1" [src/conv3.cpp:63]   --->   Operation 260 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (1.65ns)   --->   "%mul_ln63 = mul i12 %zext_ln63_1, i12 89" [src/conv3.cpp:63]   --->   Operation 261 'mul' 'mul_ln63' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_1)   --->   "%add_ln63 = add i12 %mul_ln63, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 262 'add' 'add_ln63' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_1)   --->   "%zext_ln63_2 = zext i12 %add_ln63" [src/conv3.cpp:63]   --->   Operation 263 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_1 = mul i18 %zext_ln63_2, i18 89" [src/conv3.cpp:63]   --->   Operation 264 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i6 %nin_1" [src/conv3.cpp:61]   --->   Operation 265 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %nin_1, i32 5" [src/conv3.cpp:61]   --->   Operation 266 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 0.99>
ST_15 : Operation 267 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_1 = mul i18 %zext_ln63_2, i18 89" [src/conv3.cpp:63]   --->   Operation 267 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 12> <Delay = 0.64>
ST_16 : Operation 268 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_1 = mul i18 %zext_ln63_2, i18 89" [src/conv3.cpp:63]   --->   Operation 268 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 269 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_1 = add i18 %mul_ln63_1, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 269 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 13> <Delay = 2.96>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i6 %nin_1" [src/conv3.cpp:63]   --->   Operation 270 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 271 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_1 = add i18 %mul_ln63_1, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 271 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i18 %add_ln63_1" [src/conv3.cpp:63]   --->   Operation 272 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_3 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_3" [src/conv3.cpp:63]   --->   Operation 273 'getelementptr' 'input_fm_buffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %nin_1, i2 0" [src/conv3.cpp:63]   --->   Operation 274 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i8 %tmp_9" [src/conv3.cpp:63]   --->   Operation 275 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.76ns)   --->   "%add_ln63_2 = add i9 %zext_ln63_4, i9 %zext_ln63" [src/conv3.cpp:63]   --->   Operation 276 'add' 'add_ln63_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_11_cast = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln63_2, i32 3, i32 8" [src/conv3.cpp:63]   --->   Operation 277 'partselect' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_11_cast, i3 %ky" [src/conv3.cpp:63]   --->   Operation 278 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i9 %tmp_s" [src/conv3.cpp:63]   --->   Operation 279 'zext' 'zext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_13_cast = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln63_2, i32 3, i32 7" [src/conv3.cpp:63]   --->   Operation 280 'partselect' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i3.i2, i5 %tmp_13_cast, i3 %ky, i2 0" [src/conv3.cpp:63]   --->   Operation 281 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_3 = add i10 %p_shl2, i10 %zext_ln63_5" [src/conv3.cpp:63]   --->   Operation 282 'add' 'add_ln63_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 283 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_4 = add i10 %add_ln63_3, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 283 'add' 'add_ln63_4' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i10 %add_ln63_4" [src/conv3.cpp:63]   --->   Operation 284 'zext' 'zext_ln63_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_6" [src/conv3.cpp:63]   --->   Operation 285 'getelementptr' 'conv3_weights_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %tmp_11, void %for.inc.split, void %for.inc52" [src/conv3.cpp:61]   --->   Operation 286 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 287 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:63]   --->   Operation 287 'load' 'conv3_weights_load' <Predicate = (!tmp_11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_17 : Operation 288 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i18 %input_fm_buffer_addr_3" [src/conv3.cpp:63]   --->   Operation 288 'load' 'input_fm_buffer_load' <Predicate = (!tmp_11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_17 : Operation 289 [1/1] (0.78ns)   --->   "%add_ln61 = add i6 %nin_1, i6 8" [src/conv3.cpp:61]   --->   Operation 289 'add' 'add_ln61' <Predicate = (!tmp_11)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_61_8" [src/conv3.cpp:53]   --->   Operation 290 'br' 'br_ln53' <Predicate = (tmp_11)> <Delay = 0.00>

State 18 <SV = 14> <Delay = 4.34>
ST_18 : Operation 291 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:63]   --->   Operation 291 'load' 'conv3_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_18 : Operation 292 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i18 %input_fm_buffer_addr_3" [src/conv3.cpp:63]   --->   Operation 292 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%or_ln61 = or i5 %trunc_ln61, i5 1" [src/conv3.cpp:61]   --->   Operation 293 'or' 'or_ln61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i5 %or_ln61" [src/conv3.cpp:63]   --->   Operation 294 'zext' 'zext_ln63_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (1.65ns)   --->   "%mul_ln63_2 = mul i12 %zext_ln63_7, i12 89" [src/conv3.cpp:63]   --->   Operation 295 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 296 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_6)   --->   "%add_ln63_5 = add i12 %mul_ln63_2, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 296 'add' 'add_ln63_5' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 297 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_6)   --->   "%zext_ln63_8 = zext i12 %add_ln63_5" [src/conv3.cpp:63]   --->   Operation 297 'zext' 'zext_ln63_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_3 = mul i18 %zext_ln63_8, i18 89" [src/conv3.cpp:63]   --->   Operation 298 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_7)   --->   "%shl_ln63 = shl i5 %or_ln61, i5 2" [src/conv3.cpp:63]   --->   Operation 299 'shl' 'shl_ln63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_7)   --->   "%or_ln63 = or i5 %shl_ln63, i5 %or_ln61" [src/conv3.cpp:63]   --->   Operation 300 'or' 'or_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_7)   --->   "%tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %or_ln61, i32 3, i32 4" [src/conv3.cpp:63]   --->   Operation 301 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_7)   --->   "%tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %tmp_12, i5 %or_ln63" [src/conv3.cpp:63]   --->   Operation 302 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln63_7)   --->   "%zext_ln63_10 = zext i7 %tmp_13" [src/conv3.cpp:63]   --->   Operation 303 'zext' 'zext_ln63_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln63_7 = add i8 %zext_ln63_10, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 304 'add' 'add_ln63_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 7.01>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %conv3_weights_load" [src/conv3.cpp:63]   --->   Operation 305 'bitcast' 'bitcast_ln63' <Predicate = true> <Delay = 0.00>
ST_19 : [1/1] (0.71ns)   --->   Input mux for Operation 306 '%mul = fmul i32 %bitcast_ln63, i32 %input_fm_buffer_load'
ST_19 : Operation 306 [3/3] (6.30ns)   --->   "%mul = fmul i32 %bitcast_ln63, i32 %input_fm_buffer_load" [src/conv3.cpp:63]   --->   Operation 306 'fmul' 'mul' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 307 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_3 = mul i18 %zext_ln63_8, i18 89" [src/conv3.cpp:63]   --->   Operation 307 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 16> <Delay = 7.01>
ST_20 : Operation 308 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln63, i32 %input_fm_buffer_load" [src/conv3.cpp:63]   --->   Operation 308 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 309 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_3 = mul i18 %zext_ln63_8, i18 89" [src/conv3.cpp:63]   --->   Operation 309 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 310 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_6 = add i18 %mul_ln63_3, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 310 'add' 'add_ln63_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 17> <Delay = 7.01>
ST_21 : Operation 311 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln63, i32 %input_fm_buffer_load" [src/conv3.cpp:63]   --->   Operation 311 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 312 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_6 = add i18 %mul_ln63_3, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 312 'add' 'add_ln63_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i18 %add_ln63_6" [src/conv3.cpp:63]   --->   Operation 313 'zext' 'zext_ln63_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_4 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_9" [src/conv3.cpp:63]   --->   Operation 314 'getelementptr' 'input_fm_buffer_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i8 %add_ln63_7" [src/conv3.cpp:63]   --->   Operation 315 'zext' 'zext_ln63_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_7, i2 0" [src/conv3.cpp:63]   --->   Operation 316 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_8 = add i10 %p_shl, i10 %zext_ln63_11" [src/conv3.cpp:63]   --->   Operation 317 'add' 'add_ln63_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 318 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_9 = add i10 %add_ln63_8, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 318 'add' 'add_ln63_9' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln63_12 = zext i10 %add_ln63_9" [src/conv3.cpp:63]   --->   Operation 319 'zext' 'zext_ln63_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%conv3_weights_addr_1 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_12" [src/conv3.cpp:63]   --->   Operation 320 'getelementptr' 'conv3_weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 321 [2/2] (1.23ns)   --->   "%conv3_weights_load_1 = load i10 %conv3_weights_addr_1" [src/conv3.cpp:63]   --->   Operation 321 'load' 'conv3_weights_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_21 : Operation 322 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i18 %input_fm_buffer_addr_4" [src/conv3.cpp:63]   --->   Operation 322 'load' 'input_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 22 <SV = 18> <Delay = 6.43>
ST_22 : [1/1] (0.79ns)   --->   Input mux for Operation 323 '%add1 = fadd i32 %add51_725, i32 %mul'
ST_22 : Operation 323 [4/4] (5.64ns)   --->   "%add1 = fadd i32 %add51_725, i32 %mul" [src/conv3.cpp:63]   --->   Operation 323 'fadd' 'add1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 324 [1/2] (1.23ns)   --->   "%conv3_weights_load_1 = load i10 %conv3_weights_addr_1" [src/conv3.cpp:63]   --->   Operation 324 'load' 'conv3_weights_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_22 : Operation 325 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i18 %input_fm_buffer_addr_4" [src/conv3.cpp:63]   --->   Operation 325 'load' 'input_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln61_1 = or i5 %trunc_ln61, i5 2" [src/conv3.cpp:61]   --->   Operation 326 'or' 'or_ln61_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln63_14 = zext i5 %or_ln61_1" [src/conv3.cpp:63]   --->   Operation 327 'zext' 'zext_ln63_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (1.65ns)   --->   "%mul_ln63_4 = mul i12 %zext_ln63_14, i12 89" [src/conv3.cpp:63]   --->   Operation 328 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 329 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_11)   --->   "%add_ln63_10 = add i12 %mul_ln63_4, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 329 'add' 'add_ln63_10' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 330 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_11)   --->   "%zext_ln63_15 = zext i12 %add_ln63_10" [src/conv3.cpp:63]   --->   Operation 330 'zext' 'zext_ln63_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 331 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_5 = mul i18 %zext_ln63_15, i18 89" [src/conv3.cpp:63]   --->   Operation 331 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 19> <Delay = 7.01>
ST_23 : Operation 332 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %add51_725, i32 %mul" [src/conv3.cpp:63]   --->   Operation 332 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln63_1 = bitcast i32 %conv3_weights_load_1" [src/conv3.cpp:63]   --->   Operation 333 'bitcast' 'bitcast_ln63_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.71ns)   --->   Input mux for Operation 334 '%mul44_1 = fmul i32 %bitcast_ln63_1, i32 %input_fm_buffer_load_1'
ST_23 : Operation 334 [3/3] (6.30ns)   --->   "%mul44_1 = fmul i32 %bitcast_ln63_1, i32 %input_fm_buffer_load_1" [src/conv3.cpp:63]   --->   Operation 334 'fmul' 'mul44_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 335 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_5 = mul i18 %zext_ln63_15, i18 89" [src/conv3.cpp:63]   --->   Operation 335 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 20> <Delay = 7.01>
ST_24 : Operation 336 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %add51_725, i32 %mul" [src/conv3.cpp:63]   --->   Operation 336 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 337 [2/3] (7.01ns)   --->   "%mul44_1 = fmul i32 %bitcast_ln63_1, i32 %input_fm_buffer_load_1" [src/conv3.cpp:63]   --->   Operation 337 'fmul' 'mul44_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_5 = mul i18 %zext_ln63_15, i18 89" [src/conv3.cpp:63]   --->   Operation 338 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 339 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_11 = add i18 %mul_ln63_5, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 339 'add' 'add_ln63_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 21> <Delay = 7.01>
ST_25 : Operation 340 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %add51_725, i32 %mul" [src/conv3.cpp:63]   --->   Operation 340 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 341 [1/3] (7.01ns)   --->   "%mul44_1 = fmul i32 %bitcast_ln63_1, i32 %input_fm_buffer_load_1" [src/conv3.cpp:63]   --->   Operation 341 'fmul' 'mul44_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i5 %or_ln61_1" [src/conv3.cpp:63]   --->   Operation 342 'zext' 'zext_ln63_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 343 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_11 = add i18 %mul_ln63_5, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 343 'add' 'add_ln63_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i18 %add_ln63_11" [src/conv3.cpp:63]   --->   Operation 344 'zext' 'zext_ln63_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 345 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_5 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_16" [src/conv3.cpp:63]   --->   Operation 345 'getelementptr' 'input_fm_buffer_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_1, i2 0" [src/conv3.cpp:63]   --->   Operation 346 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i7 %tmp_14" [src/conv3.cpp:63]   --->   Operation 347 'zext' 'zext_ln63_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_12 = add i8 %zext_ln63_17, i8 %zext_ln63_13" [src/conv3.cpp:63]   --->   Operation 348 'add' 'add_ln63_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 349 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln63_13 = add i8 %add_ln63_12, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 349 'add' 'add_ln63_13' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln63_18 = zext i8 %add_ln63_13" [src/conv3.cpp:63]   --->   Operation 350 'zext' 'zext_ln63_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_13, i2 0" [src/conv3.cpp:63]   --->   Operation 351 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_14 = add i10 %p_shl3, i10 %zext_ln63_18" [src/conv3.cpp:63]   --->   Operation 352 'add' 'add_ln63_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 353 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_15 = add i10 %add_ln63_14, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 353 'add' 'add_ln63_15' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln63_19 = zext i10 %add_ln63_15" [src/conv3.cpp:63]   --->   Operation 354 'zext' 'zext_ln63_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.00ns)   --->   "%conv3_weights_addr_2 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_19" [src/conv3.cpp:63]   --->   Operation 355 'getelementptr' 'conv3_weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 356 [2/2] (1.23ns)   --->   "%conv3_weights_load_2 = load i10 %conv3_weights_addr_2" [src/conv3.cpp:63]   --->   Operation 356 'load' 'conv3_weights_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_25 : Operation 357 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i18 %input_fm_buffer_addr_5" [src/conv3.cpp:63]   --->   Operation 357 'load' 'input_fm_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 26 <SV = 22> <Delay = 6.43>
ST_26 : [1/1] (0.79ns)   --->   Input mux for Operation 358 '%add51_1 = fadd i32 %add1, i32 %mul44_1'
ST_26 : Operation 358 [4/4] (5.64ns)   --->   "%add51_1 = fadd i32 %add1, i32 %mul44_1" [src/conv3.cpp:63]   --->   Operation 358 'fadd' 'add51_1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 359 [1/2] (1.23ns)   --->   "%conv3_weights_load_2 = load i10 %conv3_weights_addr_2" [src/conv3.cpp:63]   --->   Operation 359 'load' 'conv3_weights_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_26 : Operation 360 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i18 %input_fm_buffer_addr_5" [src/conv3.cpp:63]   --->   Operation 360 'load' 'input_fm_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln61_2 = or i5 %trunc_ln61, i5 3" [src/conv3.cpp:61]   --->   Operation 361 'or' 'or_ln61_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln63_21 = zext i5 %or_ln61_2" [src/conv3.cpp:63]   --->   Operation 362 'zext' 'zext_ln63_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 363 [1/1] (1.65ns)   --->   "%mul_ln63_6 = mul i12 %zext_ln63_21, i12 89" [src/conv3.cpp:63]   --->   Operation 363 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 364 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_17)   --->   "%add_ln63_16 = add i12 %mul_ln63_6, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 364 'add' 'add_ln63_16' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 365 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_17)   --->   "%zext_ln63_22 = zext i12 %add_ln63_16" [src/conv3.cpp:63]   --->   Operation 365 'zext' 'zext_ln63_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 366 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_17)   --->   "%mul_ln63_7 = mul i18 %zext_ln63_22, i18 89" [src/conv3.cpp:63]   --->   Operation 366 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 23> <Delay = 7.01>
ST_27 : Operation 367 [3/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add1, i32 %mul44_1" [src/conv3.cpp:63]   --->   Operation 367 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln63_2 = bitcast i32 %conv3_weights_load_2" [src/conv3.cpp:63]   --->   Operation 368 'bitcast' 'bitcast_ln63_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.71ns)   --->   Input mux for Operation 369 '%mul44_2 = fmul i32 %bitcast_ln63_2, i32 %input_fm_buffer_load_2'
ST_27 : Operation 369 [3/3] (6.30ns)   --->   "%mul44_2 = fmul i32 %bitcast_ln63_2, i32 %input_fm_buffer_load_2" [src/conv3.cpp:63]   --->   Operation 369 'fmul' 'mul44_2' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 370 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_17)   --->   "%mul_ln63_7 = mul i18 %zext_ln63_22, i18 89" [src/conv3.cpp:63]   --->   Operation 370 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 24> <Delay = 7.01>
ST_28 : Operation 371 [2/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add1, i32 %mul44_1" [src/conv3.cpp:63]   --->   Operation 371 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 372 [2/3] (7.01ns)   --->   "%mul44_2 = fmul i32 %bitcast_ln63_2, i32 %input_fm_buffer_load_2" [src/conv3.cpp:63]   --->   Operation 372 'fmul' 'mul44_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 373 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_17)   --->   "%mul_ln63_7 = mul i18 %zext_ln63_22, i18 89" [src/conv3.cpp:63]   --->   Operation 373 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 374 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_17 = add i18 %mul_ln63_7, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 374 'add' 'add_ln63_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 25> <Delay = 7.01>
ST_29 : Operation 375 [1/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add1, i32 %mul44_1" [src/conv3.cpp:63]   --->   Operation 375 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 376 [1/3] (7.01ns)   --->   "%mul44_2 = fmul i32 %bitcast_ln63_2, i32 %input_fm_buffer_load_2" [src/conv3.cpp:63]   --->   Operation 376 'fmul' 'mul44_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln63_20 = zext i5 %or_ln61_2" [src/conv3.cpp:63]   --->   Operation 377 'zext' 'zext_ln63_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 378 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_17 = add i18 %mul_ln63_7, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 378 'add' 'add_ln63_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln63_23 = zext i18 %add_ln63_17" [src/conv3.cpp:63]   --->   Operation 379 'zext' 'zext_ln63_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 380 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_6 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_23" [src/conv3.cpp:63]   --->   Operation 380 'getelementptr' 'input_fm_buffer_addr_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_2, i2 0" [src/conv3.cpp:63]   --->   Operation 381 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln63_24 = zext i7 %tmp_15" [src/conv3.cpp:63]   --->   Operation 382 'zext' 'zext_ln63_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_18 = add i8 %zext_ln63_24, i8 %zext_ln63_20" [src/conv3.cpp:63]   --->   Operation 383 'add' 'add_ln63_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 384 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln63_19 = add i8 %add_ln63_18, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 384 'add' 'add_ln63_19' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln63_25 = zext i8 %add_ln63_19" [src/conv3.cpp:63]   --->   Operation 385 'zext' 'zext_ln63_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 386 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_19, i2 0" [src/conv3.cpp:63]   --->   Operation 386 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_20 = add i10 %p_shl5, i10 %zext_ln63_25" [src/conv3.cpp:63]   --->   Operation 387 'add' 'add_ln63_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 388 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_21 = add i10 %add_ln63_20, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 388 'add' 'add_ln63_21' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln63_26 = zext i10 %add_ln63_21" [src/conv3.cpp:63]   --->   Operation 389 'zext' 'zext_ln63_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 390 [1/1] (0.00ns)   --->   "%conv3_weights_addr_3 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_26" [src/conv3.cpp:63]   --->   Operation 390 'getelementptr' 'conv3_weights_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 391 [2/2] (1.23ns)   --->   "%conv3_weights_load_3 = load i10 %conv3_weights_addr_3" [src/conv3.cpp:63]   --->   Operation 391 'load' 'conv3_weights_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_29 : Operation 392 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i18 %input_fm_buffer_addr_6" [src/conv3.cpp:63]   --->   Operation 392 'load' 'input_fm_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 30 <SV = 26> <Delay = 6.43>
ST_30 : [1/1] (0.79ns)   --->   Input mux for Operation 393 '%add51_2 = fadd i32 %add51_1, i32 %mul44_2'
ST_30 : Operation 393 [4/4] (5.64ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %mul44_2" [src/conv3.cpp:63]   --->   Operation 393 'fadd' 'add51_2' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 394 [1/2] (1.23ns)   --->   "%conv3_weights_load_3 = load i10 %conv3_weights_addr_3" [src/conv3.cpp:63]   --->   Operation 394 'load' 'conv3_weights_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_30 : Operation 395 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i18 %input_fm_buffer_addr_6" [src/conv3.cpp:63]   --->   Operation 395 'load' 'input_fm_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_30 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln61_3 = or i5 %trunc_ln61, i5 4" [src/conv3.cpp:61]   --->   Operation 396 'or' 'or_ln61_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln63_28 = zext i5 %or_ln61_3" [src/conv3.cpp:63]   --->   Operation 397 'zext' 'zext_ln63_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 398 [1/1] (1.65ns)   --->   "%mul_ln63_8 = mul i12 %zext_ln63_28, i12 89" [src/conv3.cpp:63]   --->   Operation 398 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 399 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_23)   --->   "%add_ln63_22 = add i12 %mul_ln63_8, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 399 'add' 'add_ln63_22' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 400 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_23)   --->   "%zext_ln63_29 = zext i12 %add_ln63_22" [src/conv3.cpp:63]   --->   Operation 400 'zext' 'zext_ln63_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 401 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_23)   --->   "%mul_ln63_9 = mul i18 %zext_ln63_29, i18 89" [src/conv3.cpp:63]   --->   Operation 401 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 27> <Delay = 7.01>
ST_31 : Operation 402 [3/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %mul44_2" [src/conv3.cpp:63]   --->   Operation 402 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln63_3 = bitcast i32 %conv3_weights_load_3" [src/conv3.cpp:63]   --->   Operation 403 'bitcast' 'bitcast_ln63_3' <Predicate = true> <Delay = 0.00>
ST_31 : [1/1] (0.71ns)   --->   Input mux for Operation 404 '%mul44_3 = fmul i32 %bitcast_ln63_3, i32 %input_fm_buffer_load_3'
ST_31 : Operation 404 [3/3] (6.30ns)   --->   "%mul44_3 = fmul i32 %bitcast_ln63_3, i32 %input_fm_buffer_load_3" [src/conv3.cpp:63]   --->   Operation 404 'fmul' 'mul44_3' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 405 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_23)   --->   "%mul_ln63_9 = mul i18 %zext_ln63_29, i18 89" [src/conv3.cpp:63]   --->   Operation 405 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 28> <Delay = 7.01>
ST_32 : Operation 406 [2/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %mul44_2" [src/conv3.cpp:63]   --->   Operation 406 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 407 [2/3] (7.01ns)   --->   "%mul44_3 = fmul i32 %bitcast_ln63_3, i32 %input_fm_buffer_load_3" [src/conv3.cpp:63]   --->   Operation 407 'fmul' 'mul44_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 408 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_23)   --->   "%mul_ln63_9 = mul i18 %zext_ln63_29, i18 89" [src/conv3.cpp:63]   --->   Operation 408 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 409 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_23 = add i18 %mul_ln63_9, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 409 'add' 'add_ln63_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 29> <Delay = 7.01>
ST_33 : Operation 410 [1/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %mul44_2" [src/conv3.cpp:63]   --->   Operation 410 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 411 [1/3] (7.01ns)   --->   "%mul44_3 = fmul i32 %bitcast_ln63_3, i32 %input_fm_buffer_load_3" [src/conv3.cpp:63]   --->   Operation 411 'fmul' 'mul44_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln63_27 = zext i5 %or_ln61_3" [src/conv3.cpp:63]   --->   Operation 412 'zext' 'zext_ln63_27' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 413 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_23 = add i18 %mul_ln63_9, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 413 'add' 'add_ln63_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln63_30 = zext i18 %add_ln63_23" [src/conv3.cpp:63]   --->   Operation 414 'zext' 'zext_ln63_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 415 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_7 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_30" [src/conv3.cpp:63]   --->   Operation 415 'getelementptr' 'input_fm_buffer_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_3, i2 0" [src/conv3.cpp:63]   --->   Operation 416 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln63_31 = zext i7 %tmp_16" [src/conv3.cpp:63]   --->   Operation 417 'zext' 'zext_ln63_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_24 = add i8 %zext_ln63_31, i8 %zext_ln63_27" [src/conv3.cpp:63]   --->   Operation 418 'add' 'add_ln63_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 419 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln63_25 = add i8 %add_ln63_24, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 419 'add' 'add_ln63_25' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln63_32 = zext i8 %add_ln63_25" [src/conv3.cpp:63]   --->   Operation 420 'zext' 'zext_ln63_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 421 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_25, i2 0" [src/conv3.cpp:63]   --->   Operation 421 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_26 = add i10 %p_shl7, i10 %zext_ln63_32" [src/conv3.cpp:63]   --->   Operation 422 'add' 'add_ln63_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 423 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_27 = add i10 %add_ln63_26, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 423 'add' 'add_ln63_27' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln63_33 = zext i10 %add_ln63_27" [src/conv3.cpp:63]   --->   Operation 424 'zext' 'zext_ln63_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 425 [1/1] (0.00ns)   --->   "%conv3_weights_addr_4 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_33" [src/conv3.cpp:63]   --->   Operation 425 'getelementptr' 'conv3_weights_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 426 [2/2] (1.23ns)   --->   "%conv3_weights_load_4 = load i10 %conv3_weights_addr_4" [src/conv3.cpp:63]   --->   Operation 426 'load' 'conv3_weights_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_33 : Operation 427 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_4 = load i18 %input_fm_buffer_addr_7" [src/conv3.cpp:63]   --->   Operation 427 'load' 'input_fm_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 34 <SV = 30> <Delay = 6.43>
ST_34 : [1/1] (0.79ns)   --->   Input mux for Operation 428 '%add51_3 = fadd i32 %add51_2, i32 %mul44_3'
ST_34 : Operation 428 [4/4] (5.64ns)   --->   "%add51_3 = fadd i32 %add51_2, i32 %mul44_3" [src/conv3.cpp:63]   --->   Operation 428 'fadd' 'add51_3' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 429 [1/2] (1.23ns)   --->   "%conv3_weights_load_4 = load i10 %conv3_weights_addr_4" [src/conv3.cpp:63]   --->   Operation 429 'load' 'conv3_weights_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_34 : Operation 430 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_4 = load i18 %input_fm_buffer_addr_7" [src/conv3.cpp:63]   --->   Operation 430 'load' 'input_fm_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_34 : Operation 431 [1/1] (0.00ns)   --->   "%or_ln61_4 = or i5 %trunc_ln61, i5 5" [src/conv3.cpp:61]   --->   Operation 431 'or' 'or_ln61_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln63_35 = zext i5 %or_ln61_4" [src/conv3.cpp:63]   --->   Operation 432 'zext' 'zext_ln63_35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 433 [1/1] (1.65ns)   --->   "%mul_ln63_10 = mul i12 %zext_ln63_35, i12 89" [src/conv3.cpp:63]   --->   Operation 433 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 434 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_29)   --->   "%add_ln63_28 = add i12 %mul_ln63_10, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 434 'add' 'add_ln63_28' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 435 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_29)   --->   "%zext_ln63_36 = zext i12 %add_ln63_28" [src/conv3.cpp:63]   --->   Operation 435 'zext' 'zext_ln63_36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 436 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_29)   --->   "%mul_ln63_11 = mul i18 %zext_ln63_36, i18 89" [src/conv3.cpp:63]   --->   Operation 436 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 31> <Delay = 7.01>
ST_35 : Operation 437 [3/4] (6.43ns)   --->   "%add51_3 = fadd i32 %add51_2, i32 %mul44_3" [src/conv3.cpp:63]   --->   Operation 437 'fadd' 'add51_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln63_4 = bitcast i32 %conv3_weights_load_4" [src/conv3.cpp:63]   --->   Operation 438 'bitcast' 'bitcast_ln63_4' <Predicate = true> <Delay = 0.00>
ST_35 : [1/1] (0.71ns)   --->   Input mux for Operation 439 '%mul44_4 = fmul i32 %bitcast_ln63_4, i32 %input_fm_buffer_load_4'
ST_35 : Operation 439 [3/3] (6.30ns)   --->   "%mul44_4 = fmul i32 %bitcast_ln63_4, i32 %input_fm_buffer_load_4" [src/conv3.cpp:63]   --->   Operation 439 'fmul' 'mul44_4' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 440 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_29)   --->   "%mul_ln63_11 = mul i18 %zext_ln63_36, i18 89" [src/conv3.cpp:63]   --->   Operation 440 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 32> <Delay = 7.01>
ST_36 : Operation 441 [2/4] (6.43ns)   --->   "%add51_3 = fadd i32 %add51_2, i32 %mul44_3" [src/conv3.cpp:63]   --->   Operation 441 'fadd' 'add51_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 442 [2/3] (7.01ns)   --->   "%mul44_4 = fmul i32 %bitcast_ln63_4, i32 %input_fm_buffer_load_4" [src/conv3.cpp:63]   --->   Operation 442 'fmul' 'mul44_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 443 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_29)   --->   "%mul_ln63_11 = mul i18 %zext_ln63_36, i18 89" [src/conv3.cpp:63]   --->   Operation 443 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 444 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_29 = add i18 %mul_ln63_11, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 444 'add' 'add_ln63_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 33> <Delay = 7.01>
ST_37 : Operation 445 [1/4] (6.43ns)   --->   "%add51_3 = fadd i32 %add51_2, i32 %mul44_3" [src/conv3.cpp:63]   --->   Operation 445 'fadd' 'add51_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 446 [1/3] (7.01ns)   --->   "%mul44_4 = fmul i32 %bitcast_ln63_4, i32 %input_fm_buffer_load_4" [src/conv3.cpp:63]   --->   Operation 446 'fmul' 'mul44_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln63_34 = zext i5 %or_ln61_4" [src/conv3.cpp:63]   --->   Operation 447 'zext' 'zext_ln63_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 448 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_29 = add i18 %mul_ln63_11, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 448 'add' 'add_ln63_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln63_37 = zext i18 %add_ln63_29" [src/conv3.cpp:63]   --->   Operation 449 'zext' 'zext_ln63_37' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 450 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_8 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_37" [src/conv3.cpp:63]   --->   Operation 450 'getelementptr' 'input_fm_buffer_addr_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_4, i2 0" [src/conv3.cpp:63]   --->   Operation 451 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln63_38 = zext i7 %tmp_17" [src/conv3.cpp:63]   --->   Operation 452 'zext' 'zext_ln63_38' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_30 = add i8 %zext_ln63_38, i8 %zext_ln63_34" [src/conv3.cpp:63]   --->   Operation 453 'add' 'add_ln63_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 454 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln63_31 = add i8 %add_ln63_30, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 454 'add' 'add_ln63_31' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln63_39 = zext i8 %add_ln63_31" [src/conv3.cpp:63]   --->   Operation 455 'zext' 'zext_ln63_39' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 456 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_31, i2 0" [src/conv3.cpp:63]   --->   Operation 456 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_32 = add i10 %p_shl8, i10 %zext_ln63_39" [src/conv3.cpp:63]   --->   Operation 457 'add' 'add_ln63_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 458 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_33 = add i10 %add_ln63_32, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 458 'add' 'add_ln63_33' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln63_40 = zext i10 %add_ln63_33" [src/conv3.cpp:63]   --->   Operation 459 'zext' 'zext_ln63_40' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 460 [1/1] (0.00ns)   --->   "%conv3_weights_addr_5 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_40" [src/conv3.cpp:63]   --->   Operation 460 'getelementptr' 'conv3_weights_addr_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 461 [2/2] (1.23ns)   --->   "%conv3_weights_load_5 = load i10 %conv3_weights_addr_5" [src/conv3.cpp:63]   --->   Operation 461 'load' 'conv3_weights_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_37 : Operation 462 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_5 = load i18 %input_fm_buffer_addr_8" [src/conv3.cpp:63]   --->   Operation 462 'load' 'input_fm_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 38 <SV = 34> <Delay = 6.43>
ST_38 : [1/1] (0.79ns)   --->   Input mux for Operation 463 '%add51_4 = fadd i32 %add51_3, i32 %mul44_4'
ST_38 : Operation 463 [4/4] (5.64ns)   --->   "%add51_4 = fadd i32 %add51_3, i32 %mul44_4" [src/conv3.cpp:63]   --->   Operation 463 'fadd' 'add51_4' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 464 [1/2] (1.23ns)   --->   "%conv3_weights_load_5 = load i10 %conv3_weights_addr_5" [src/conv3.cpp:63]   --->   Operation 464 'load' 'conv3_weights_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_38 : Operation 465 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_5 = load i18 %input_fm_buffer_addr_8" [src/conv3.cpp:63]   --->   Operation 465 'load' 'input_fm_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_38 : Operation 466 [1/1] (0.00ns)   --->   "%or_ln61_5 = or i5 %trunc_ln61, i5 6" [src/conv3.cpp:61]   --->   Operation 466 'or' 'or_ln61_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln63_41 = zext i5 %or_ln61_5" [src/conv3.cpp:63]   --->   Operation 467 'zext' 'zext_ln63_41' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln63_42 = zext i5 %or_ln61_5" [src/conv3.cpp:63]   --->   Operation 468 'zext' 'zext_ln63_42' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 469 [1/1] (1.65ns)   --->   "%mul_ln63_12 = mul i12 %zext_ln63_42, i12 89" [src/conv3.cpp:63]   --->   Operation 469 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 470 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_35)   --->   "%add_ln63_34 = add i12 %mul_ln63_12, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 470 'add' 'add_ln63_34' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 471 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_35)   --->   "%zext_ln63_43 = zext i12 %add_ln63_34" [src/conv3.cpp:63]   --->   Operation 471 'zext' 'zext_ln63_43' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 472 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_35)   --->   "%mul_ln63_13 = mul i18 %zext_ln63_43, i18 89" [src/conv3.cpp:63]   --->   Operation 472 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_5, i2 0" [src/conv3.cpp:63]   --->   Operation 473 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln63_45 = zext i7 %tmp_18" [src/conv3.cpp:63]   --->   Operation 474 'zext' 'zext_ln63_45' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_36 = add i8 %zext_ln63_45, i8 %zext_ln63_41" [src/conv3.cpp:63]   --->   Operation 475 'add' 'add_ln63_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 476 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln63_37 = add i8 %add_ln63_36, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 476 'add' 'add_ln63_37' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln63_46 = zext i8 %add_ln63_37" [src/conv3.cpp:63]   --->   Operation 477 'zext' 'zext_ln63_46' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 478 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_37, i2 0" [src/conv3.cpp:63]   --->   Operation 478 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_38 = add i10 %p_shl6, i10 %zext_ln63_46" [src/conv3.cpp:63]   --->   Operation 479 'add' 'add_ln63_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 480 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_39 = add i10 %add_ln63_38, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 480 'add' 'add_ln63_39' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 481 [1/1] (0.00ns)   --->   "%or_ln61_6 = or i5 %trunc_ln61, i5 7" [src/conv3.cpp:61]   --->   Operation 481 'or' 'or_ln61_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln63_48 = zext i5 %or_ln61_6" [src/conv3.cpp:63]   --->   Operation 482 'zext' 'zext_ln63_48' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln63_49 = zext i5 %or_ln61_6" [src/conv3.cpp:63]   --->   Operation 483 'zext' 'zext_ln63_49' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 484 [1/1] (1.65ns)   --->   "%mul_ln63_14 = mul i12 %zext_ln63_49, i12 89" [src/conv3.cpp:63]   --->   Operation 484 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 485 [1/1] (1.69ns) (grouped into DSP with root node add_ln63_41)   --->   "%add_ln63_40 = add i12 %mul_ln63_14, i12 %zext_ln53" [src/conv3.cpp:63]   --->   Operation 485 'add' 'add_ln63_40' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 486 [1/1] (0.00ns) (grouped into DSP with root node add_ln63_41)   --->   "%zext_ln63_50 = zext i12 %add_ln63_40" [src/conv3.cpp:63]   --->   Operation 486 'zext' 'zext_ln63_50' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 487 [3/3] (0.99ns) (grouped into DSP with root node add_ln63_41)   --->   "%mul_ln63_15 = mul i18 %zext_ln63_50, i18 89" [src/conv3.cpp:63]   --->   Operation 487 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %or_ln61_6, i2 0" [src/conv3.cpp:63]   --->   Operation 488 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln63_52 = zext i7 %tmp_19" [src/conv3.cpp:63]   --->   Operation 489 'zext' 'zext_ln63_52' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_42 = add i8 %zext_ln63_52, i8 %zext_ln63_48" [src/conv3.cpp:63]   --->   Operation 490 'add' 'add_ln63_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 491 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln63_43 = add i8 %add_ln63_42, i8 %zext_ln52" [src/conv3.cpp:63]   --->   Operation 491 'add' 'add_ln63_43' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln63_53 = zext i8 %add_ln63_43" [src/conv3.cpp:63]   --->   Operation 492 'zext' 'zext_ln63_53' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 493 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln63_43, i2 0" [src/conv3.cpp:63]   --->   Operation 493 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_44 = add i10 %p_shl4, i10 %zext_ln63_53" [src/conv3.cpp:63]   --->   Operation 494 'add' 'add_ln63_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 495 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln63_45 = add i10 %add_ln63_44, i10 %zext_ln53_1" [src/conv3.cpp:63]   --->   Operation 495 'add' 'add_ln63_45' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 35> <Delay = 7.01>
ST_39 : Operation 496 [3/4] (6.43ns)   --->   "%add51_4 = fadd i32 %add51_3, i32 %mul44_4" [src/conv3.cpp:63]   --->   Operation 496 'fadd' 'add51_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 497 [1/1] (0.00ns)   --->   "%bitcast_ln63_5 = bitcast i32 %conv3_weights_load_5" [src/conv3.cpp:63]   --->   Operation 497 'bitcast' 'bitcast_ln63_5' <Predicate = true> <Delay = 0.00>
ST_39 : [1/1] (0.71ns)   --->   Input mux for Operation 498 '%mul44_5 = fmul i32 %bitcast_ln63_5, i32 %input_fm_buffer_load_5'
ST_39 : Operation 498 [3/3] (6.30ns)   --->   "%mul44_5 = fmul i32 %bitcast_ln63_5, i32 %input_fm_buffer_load_5" [src/conv3.cpp:63]   --->   Operation 498 'fmul' 'mul44_5' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 499 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_35)   --->   "%mul_ln63_13 = mul i18 %zext_ln63_43, i18 89" [src/conv3.cpp:63]   --->   Operation 499 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 500 [2/3] (0.99ns) (grouped into DSP with root node add_ln63_41)   --->   "%mul_ln63_15 = mul i18 %zext_ln63_50, i18 89" [src/conv3.cpp:63]   --->   Operation 500 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 36> <Delay = 7.01>
ST_40 : Operation 501 [2/4] (6.43ns)   --->   "%add51_4 = fadd i32 %add51_3, i32 %mul44_4" [src/conv3.cpp:63]   --->   Operation 501 'fadd' 'add51_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 502 [2/3] (7.01ns)   --->   "%mul44_5 = fmul i32 %bitcast_ln63_5, i32 %input_fm_buffer_load_5" [src/conv3.cpp:63]   --->   Operation 502 'fmul' 'mul44_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 503 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_35)   --->   "%mul_ln63_13 = mul i18 %zext_ln63_43, i18 89" [src/conv3.cpp:63]   --->   Operation 503 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 504 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_35 = add i18 %mul_ln63_13, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 504 'add' 'add_ln63_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 505 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_41)   --->   "%mul_ln63_15 = mul i18 %zext_ln63_50, i18 89" [src/conv3.cpp:63]   --->   Operation 505 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 506 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_41 = add i18 %mul_ln63_15, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 506 'add' 'add_ln63_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 37> <Delay = 7.01>
ST_41 : Operation 507 [1/4] (6.43ns)   --->   "%add51_4 = fadd i32 %add51_3, i32 %mul44_4" [src/conv3.cpp:63]   --->   Operation 507 'fadd' 'add51_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 508 [1/3] (7.01ns)   --->   "%mul44_5 = fmul i32 %bitcast_ln63_5, i32 %input_fm_buffer_load_5" [src/conv3.cpp:63]   --->   Operation 508 'fmul' 'mul44_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 509 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_35 = add i18 %mul_ln63_13, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 509 'add' 'add_ln63_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln63_44 = zext i18 %add_ln63_35" [src/conv3.cpp:63]   --->   Operation 510 'zext' 'zext_ln63_44' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 511 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_9 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_44" [src/conv3.cpp:63]   --->   Operation 511 'getelementptr' 'input_fm_buffer_addr_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln63_47 = zext i10 %add_ln63_39" [src/conv3.cpp:63]   --->   Operation 512 'zext' 'zext_ln63_47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 513 [1/1] (0.00ns)   --->   "%conv3_weights_addr_6 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_47" [src/conv3.cpp:63]   --->   Operation 513 'getelementptr' 'conv3_weights_addr_6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 514 [2/2] (1.23ns)   --->   "%conv3_weights_load_6 = load i10 %conv3_weights_addr_6" [src/conv3.cpp:63]   --->   Operation 514 'load' 'conv3_weights_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_41 : Operation 515 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_6 = load i18 %input_fm_buffer_addr_9" [src/conv3.cpp:63]   --->   Operation 515 'load' 'input_fm_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>
ST_41 : Operation 516 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln63_41 = add i18 %mul_ln63_15, i18 %zext_ln61" [src/conv3.cpp:63]   --->   Operation 516 'add' 'add_ln63_41' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 38> <Delay = 6.43>
ST_42 : [1/1] (0.79ns)   --->   Input mux for Operation 517 '%add51_5 = fadd i32 %add51_4, i32 %mul44_5'
ST_42 : Operation 517 [4/4] (5.64ns)   --->   "%add51_5 = fadd i32 %add51_4, i32 %mul44_5" [src/conv3.cpp:63]   --->   Operation 517 'fadd' 'add51_5' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 518 [1/2] (1.23ns)   --->   "%conv3_weights_load_6 = load i10 %conv3_weights_addr_6" [src/conv3.cpp:63]   --->   Operation 518 'load' 'conv3_weights_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_42 : Operation 519 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_6 = load i18 %input_fm_buffer_addr_9" [src/conv3.cpp:63]   --->   Operation 519 'load' 'input_fm_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 43 <SV = 39> <Delay = 7.01>
ST_43 : Operation 520 [3/4] (6.43ns)   --->   "%add51_5 = fadd i32 %add51_4, i32 %mul44_5" [src/conv3.cpp:63]   --->   Operation 520 'fadd' 'add51_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 521 [1/1] (0.00ns)   --->   "%bitcast_ln63_6 = bitcast i32 %conv3_weights_load_6" [src/conv3.cpp:63]   --->   Operation 521 'bitcast' 'bitcast_ln63_6' <Predicate = true> <Delay = 0.00>
ST_43 : [1/1] (0.71ns)   --->   Input mux for Operation 522 '%mul44_6 = fmul i32 %bitcast_ln63_6, i32 %input_fm_buffer_load_6'
ST_43 : Operation 522 [3/3] (6.30ns)   --->   "%mul44_6 = fmul i32 %bitcast_ln63_6, i32 %input_fm_buffer_load_6" [src/conv3.cpp:63]   --->   Operation 522 'fmul' 'mul44_6' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 40> <Delay = 7.01>
ST_44 : Operation 523 [2/4] (6.43ns)   --->   "%add51_5 = fadd i32 %add51_4, i32 %mul44_5" [src/conv3.cpp:63]   --->   Operation 523 'fadd' 'add51_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 524 [2/3] (7.01ns)   --->   "%mul44_6 = fmul i32 %bitcast_ln63_6, i32 %input_fm_buffer_load_6" [src/conv3.cpp:63]   --->   Operation 524 'fmul' 'mul44_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 7.01>
ST_45 : Operation 525 [1/4] (6.43ns)   --->   "%add51_5 = fadd i32 %add51_4, i32 %mul44_5" [src/conv3.cpp:63]   --->   Operation 525 'fadd' 'add51_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 526 [1/3] (7.01ns)   --->   "%mul44_6 = fmul i32 %bitcast_ln63_6, i32 %input_fm_buffer_load_6" [src/conv3.cpp:63]   --->   Operation 526 'fmul' 'mul44_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln63_51 = zext i18 %add_ln63_41" [src/conv3.cpp:63]   --->   Operation 527 'zext' 'zext_ln63_51' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 528 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_10 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln63_51" [src/conv3.cpp:63]   --->   Operation 528 'getelementptr' 'input_fm_buffer_addr_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln63_54 = zext i10 %add_ln63_45" [src/conv3.cpp:63]   --->   Operation 529 'zext' 'zext_ln63_54' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 530 [1/1] (0.00ns)   --->   "%conv3_weights_addr_7 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln63_54" [src/conv3.cpp:63]   --->   Operation 530 'getelementptr' 'conv3_weights_addr_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 531 [2/2] (1.23ns)   --->   "%conv3_weights_load_7 = load i10 %conv3_weights_addr_7" [src/conv3.cpp:63]   --->   Operation 531 'load' 'conv3_weights_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_45 : Operation 532 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_7 = load i18 %input_fm_buffer_addr_10" [src/conv3.cpp:63]   --->   Operation 532 'load' 'input_fm_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 46 <SV = 42> <Delay = 6.43>
ST_46 : [1/1] (0.79ns)   --->   Input mux for Operation 533 '%add51_6 = fadd i32 %add51_5, i32 %mul44_6'
ST_46 : Operation 533 [4/4] (5.64ns)   --->   "%add51_6 = fadd i32 %add51_5, i32 %mul44_6" [src/conv3.cpp:63]   --->   Operation 533 'fadd' 'add51_6' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 534 [1/2] (1.23ns)   --->   "%conv3_weights_load_7 = load i10 %conv3_weights_addr_7" [src/conv3.cpp:63]   --->   Operation 534 'load' 'conv3_weights_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_46 : Operation 535 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_7 = load i18 %input_fm_buffer_addr_10" [src/conv3.cpp:63]   --->   Operation 535 'load' 'input_fm_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 253472> <RAM>

State 47 <SV = 43> <Delay = 7.01>
ST_47 : Operation 536 [3/4] (6.43ns)   --->   "%add51_6 = fadd i32 %add51_5, i32 %mul44_6" [src/conv3.cpp:63]   --->   Operation 536 'fadd' 'add51_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 537 [1/1] (0.00ns)   --->   "%bitcast_ln63_7 = bitcast i32 %conv3_weights_load_7" [src/conv3.cpp:63]   --->   Operation 537 'bitcast' 'bitcast_ln63_7' <Predicate = true> <Delay = 0.00>
ST_47 : [1/1] (0.71ns)   --->   Input mux for Operation 538 '%mul44_7 = fmul i32 %bitcast_ln63_7, i32 %input_fm_buffer_load_7'
ST_47 : Operation 538 [3/3] (6.30ns)   --->   "%mul44_7 = fmul i32 %bitcast_ln63_7, i32 %input_fm_buffer_load_7" [src/conv3.cpp:63]   --->   Operation 538 'fmul' 'mul44_7' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 44> <Delay = 7.01>
ST_48 : Operation 539 [2/4] (6.43ns)   --->   "%add51_6 = fadd i32 %add51_5, i32 %mul44_6" [src/conv3.cpp:63]   --->   Operation 539 'fadd' 'add51_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 540 [2/3] (7.01ns)   --->   "%mul44_7 = fmul i32 %bitcast_ln63_7, i32 %input_fm_buffer_load_7" [src/conv3.cpp:63]   --->   Operation 540 'fmul' 'mul44_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 7.01>
ST_49 : Operation 541 [1/4] (6.43ns)   --->   "%add51_6 = fadd i32 %add51_5, i32 %mul44_6" [src/conv3.cpp:63]   --->   Operation 541 'fadd' 'add51_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 542 [1/3] (7.01ns)   --->   "%mul44_7 = fmul i32 %bitcast_ln63_7, i32 %input_fm_buffer_load_7" [src/conv3.cpp:63]   --->   Operation 542 'fmul' 'mul44_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 6.43>
ST_50 : [1/1] (0.79ns)   --->   Input mux for Operation 543 '%add51_7 = fadd i32 %add51_6, i32 %mul44_7'
ST_50 : Operation 543 [4/4] (5.64ns)   --->   "%add51_7 = fadd i32 %add51_6, i32 %mul44_7" [src/conv3.cpp:63]   --->   Operation 543 'fadd' 'add51_7' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 6.43>
ST_51 : Operation 544 [3/4] (6.43ns)   --->   "%add51_7 = fadd i32 %add51_6, i32 %mul44_7" [src/conv3.cpp:63]   --->   Operation 544 'fadd' 'add51_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 6.43>
ST_52 : Operation 545 [2/4] (6.43ns)   --->   "%add51_7 = fadd i32 %add51_6, i32 %mul44_7" [src/conv3.cpp:63]   --->   Operation 545 'fadd' 'add51_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 6.43>
ST_53 : Operation 546 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv3.cpp:61]   --->   Operation 546 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 547 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv3.cpp:61]   --->   Operation 547 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 548 [1/4] (6.43ns)   --->   "%add51_7 = fadd i32 %add51_6, i32 %mul44_7" [src/conv3.cpp:63]   --->   Operation 548 'fadd' 'add51_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc" [src/conv3.cpp:61]   --->   Operation 549 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 54 <SV = 6> <Delay = 1.61>
ST_54 : Operation 550 [1/1] (0.00ns)   --->   "%ty_1 = phi i7 %add_ln129, void %for.inc20.i, i7 0, void %VITIS_LOOP_130_3.i.preheader" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 550 'phi' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 551 [1/1] (0.00ns)   --->   "%phi_mul22 = phi i13 %add_ln129_1, void %for.inc20.i, i13 0, void %VITIS_LOOP_130_3.i.preheader" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 551 'phi' 'phi_mul22' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 552 [1/1] (0.82ns)   --->   "%add_ln129_1 = add i13 %phi_mul22, i13 85" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 552 'add' 'add_ln129_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i7 %ty_1" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 553 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 554 [1/1] (0.77ns)   --->   "%icmp_ln129 = icmp_eq  i7 %ty_1, i7 85" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 554 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 555 [1/1] (0.77ns)   --->   "%add_ln129 = add i7 %ty_1, i7 1" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 555 'add' 'add_ln129' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %VITIS_LOOP_130_3.i.split, void %memset.loop.i35.preheader" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 556 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 557 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 557 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_54 : Operation 558 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 558 'specloopname' 'specloopname_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_54 : Operation 559 [1/1] (0.76ns)   --->   "%empty_74 = add i8 %zext_ln129, i8 %phi_mul26_load" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 559 'add' 'empty_74' <Predicate = (!icmp_ln129)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i8 %empty_74" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 560 'zext' 'zext_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_54 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_74, i8 0" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 561 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_54 : Operation 562 [1/1] (0.85ns)   --->   "%sub_ln132 = sub i16 %tmp_8, i16 %zext_ln132" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 562 'sub' 'sub_ln132' <Predicate = (!icmp_ln129)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 563 [1/1] (0.42ns)   --->   "%br_ln130 = br void %for.inc.i33" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 563 'br' 'br_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.42>
ST_54 : Operation 564 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i35"   --->   Operation 564 'br' 'br_ln0' <Predicate = (icmp_ln129)> <Delay = 0.42>

State 55 <SV = 7> <Delay = 2.05>
ST_55 : Operation 565 [1/1] (0.00ns)   --->   "%tx_1 = phi i7 %add_ln130, void %for.inc.i33.split, i7 0, void %VITIS_LOOP_130_3.i.split" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 565 'phi' 'tx_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i7 %tx_1" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 566 'zext' 'zext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 567 [1/1] (0.82ns)   --->   "%add_ln132_1 = add i13 %phi_mul22, i13 %zext_ln132_1" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 567 'add' 'add_ln132_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln132_2 = zext i13 %add_ln132_1" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 568 'zext' 'zext_ln132_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 569 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln132_2" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 569 'getelementptr' 'output_fm_buffer_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i7 %tx_1" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 570 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 571 [1/1] (0.77ns)   --->   "%icmp_ln130 = icmp_eq  i7 %tx_1, i7 85" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 571 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 572 [1/1] (0.77ns)   --->   "%add_ln130 = add i7 %tx_1, i7 1" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 572 'add' 'add_ln130' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.inc.i33.split, void %for.inc20.i" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 573 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 574 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i13 %output_fm_buffer_0_addr_2" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 574 'load' 'output_fm_buffer_0_load_1' <Predicate = (!icmp_ln130)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7225> <RAM>
ST_55 : Operation 575 [1/1] (0.76ns)   --->   "%add_ln132 = add i8 %zext_ln130, i8 %phi_mul24" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 575 'add' 'add_ln132' <Predicate = (!icmp_ln130)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln132_3 = zext i8 %add_ln132" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 576 'zext' 'zext_ln132_3' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_55 : Operation 577 [1/1] (0.85ns)   --->   "%add_ln132_2 = add i16 %sub_ln132, i16 %zext_ln132_3" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 577 'add' 'add_ln132_2' <Predicate = (!icmp_ln130)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln129 = br void %VITIS_LOOP_130_3.i" [src/conv3.cpp:129->src/conv3.cpp:72]   --->   Operation 578 'br' 'br_ln129' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 56 <SV = 8> <Delay = 2.47>
ST_56 : Operation 579 [1/1] (0.00ns)   --->   "%speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 579 'speclooptripcount' 'speclooptripcount_ln130' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 580 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 580 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 581 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i13 %output_fm_buffer_0_addr_2" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 581 'load' 'output_fm_buffer_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7225> <RAM>
ST_56 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln132_4 = zext i16 %add_ln132_2" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 582 'zext' 'zext_ln132_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 583 [1/1] (0.00ns)   --->   "%output_ftmap_addr_1 = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln132_4" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 583 'getelementptr' 'output_ftmap_addr_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 584 [1/1] (0.00ns)   --->   "%bitcast_ln132 = bitcast i32 %output_fm_buffer_0_load_1" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 584 'bitcast' 'bitcast_ln132' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 585 [1/1] (1.23ns)   --->   "%store_ln132 = store i32 %bitcast_ln132, i16 %output_ftmap_addr_1" [src/conv3.cpp:132->src/conv3.cpp:72]   --->   Operation 585 'store' 'store_ln132' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_56 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.inc.i33" [src/conv3.cpp:130->src/conv3.cpp:72]   --->   Operation 586 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>

State 57 <SV = 7> <Delay = 2.05>
ST_57 : Operation 587 [1/1] (0.00ns)   --->   "%empty_75 = phi i13 %empty_76, void %memset.loop.i35.split, i13 0, void %memset.loop.i35.preheader"   --->   Operation 587 'phi' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 588 [1/1] (0.82ns)   --->   "%exitcond8314 = icmp_eq  i13 %empty_75, i13 7225"   --->   Operation 588 'icmp' 'exitcond8314' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 589 [1/1] (0.82ns)   --->   "%empty_76 = add i13 %empty_75, i13 1"   --->   Operation 589 'add' 'empty_76' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond8314, void %memset.loop.i35.split, void %_Z21export_buffer_tile_c3PA85_A85_fPA255_A255_fii.exit"   --->   Operation 590 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 591 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7225, i64 7225, i64 7225"   --->   Operation 591 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond8314)> <Delay = 0.00>
ST_57 : Operation 592 [1/1] (0.00ns)   --->   "%p_cast45 = zext i13 %empty_75"   --->   Operation 592 'zext' 'p_cast45' <Predicate = (!exitcond8314)> <Delay = 0.00>
ST_57 : Operation 593 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast45"   --->   Operation 593 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!exitcond8314)> <Delay = 0.00>
ST_57 : Operation 594 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i13 %output_fm_buffer_0_addr"   --->   Operation 594 'store' 'store_ln0' <Predicate = (!exitcond8314)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7225> <RAM>
ST_57 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i35"   --->   Operation 595 'br' 'br_ln0' <Predicate = (!exitcond8314)> <Delay = 0.00>
ST_57 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_45_3" [src/conv3.cpp:32]   --->   Operation 596 'br' 'br_ln32' <Predicate = (exitcond8314)> <Delay = 0.00>

State 58 <SV = 2> <Delay = 0.85>
ST_58 : Operation 597 [1/1] (0.00ns)   --->   "%yr_1 = load i8 %yr" [src/conv3.cpp:80]   --->   Operation 597 'load' 'yr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i8 %yr_1" [src/conv3.cpp:83]   --->   Operation 598 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yr_1, i8 0" [src/conv3.cpp:83]   --->   Operation 599 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 600 [1/1] (0.85ns)   --->   "%sub_ln83 = sub i16 %tmp_4, i16 %zext_ln83" [src/conv3.cpp:83]   --->   Operation 600 'sub' 'sub_ln83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 601 [1/1] (0.76ns)   --->   "%icmp_ln80 = icmp_eq  i8 %yr_1, i8 255" [src/conv3.cpp:80]   --->   Operation 601 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 602 [1/1] (0.76ns)   --->   "%add_ln80 = add i8 %yr_1, i8 1" [src/conv3.cpp:80]   --->   Operation 602 'add' 'add_ln80' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %VITIS_LOOP_81_11.split, void %for.end115" [src/conv3.cpp:80]   --->   Operation 603 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 604 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:80]   --->   Operation 604 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_58 : Operation 605 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv3.cpp:80]   --->   Operation 605 'specloopname' 'specloopname_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_58 : Operation 606 [1/1] (0.42ns)   --->   "%br_ln81 = br void %for.body84" [src/conv3.cpp:81]   --->   Operation 606 'br' 'br_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.42>
ST_58 : Operation 607 [1/1] (0.00ns)   --->   "%ret_ln89 = ret" [src/conv3.cpp:89]   --->   Operation 607 'ret' 'ret_ln89' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 59 <SV = 3> <Delay = 2.09>
ST_59 : Operation 608 [1/1] (0.00ns)   --->   "%xr = phi i8 0, void %VITIS_LOOP_81_11.split, i8 %add_ln81, void %for.body84.split" [src/conv3.cpp:81]   --->   Operation 608 'phi' 'xr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i8 %xr" [src/conv3.cpp:83]   --->   Operation 609 'zext' 'zext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 610 [1/1] (0.85ns)   --->   "%add_ln83 = add i16 %sub_ln83, i16 %zext_ln83_1" [src/conv3.cpp:83]   --->   Operation 610 'add' 'add_ln83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i16 %add_ln83" [src/conv3.cpp:83]   --->   Operation 611 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 612 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln83_2" [src/conv3.cpp:83]   --->   Operation 612 'getelementptr' 'output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 613 [1/1] (0.76ns)   --->   "%icmp_ln81 = icmp_eq  i8 %xr, i8 255" [src/conv3.cpp:81]   --->   Operation 613 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 614 [1/1] (0.76ns)   --->   "%add_ln81 = add i8 %xr, i8 1" [src/conv3.cpp:81]   --->   Operation 614 'add' 'add_ln81' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.body84.split, void %for.inc110" [src/conv3.cpp:81]   --->   Operation 615 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 616 [2/2] (1.23ns)   --->   "%output_ftmap_load = load i16 %output_ftmap_addr" [src/conv3.cpp:83]   --->   Operation 616 'load' 'output_ftmap_load' <Predicate = (!icmp_ln81)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_59 : Operation 617 [1/1] (0.42ns)   --->   "%store_ln80 = store i8 %add_ln80, i8 %yr" [src/conv3.cpp:80]   --->   Operation 617 'store' 'store_ln80' <Predicate = (icmp_ln81)> <Delay = 0.42>
ST_59 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln80 = br void %VITIS_LOOP_81_11" [src/conv3.cpp:80]   --->   Operation 618 'br' 'br_ln80' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 60 <SV = 4> <Delay = 1.23>
ST_60 : Operation 619 [1/2] (1.23ns)   --->   "%output_ftmap_load = load i16 %output_ftmap_addr" [src/conv3.cpp:83]   --->   Operation 619 'load' 'output_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 61 <SV = 5> <Delay = 6.43>
ST_61 : Operation 620 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast i32 %output_ftmap_load" [src/conv3.cpp:83]   --->   Operation 620 'bitcast' 'bitcast_ln83' <Predicate = true> <Delay = 0.00>
ST_61 : [1/1] (0.79ns)   --->   Input mux for Operation 621 '%add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read'
ST_61 : Operation 621 [4/4] (5.64ns)   --->   "%add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:83]   --->   Operation 621 'fadd' 'add' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 6> <Delay = 6.43>
ST_62 : Operation 622 [3/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:83]   --->   Operation 622 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 7> <Delay = 6.43>
ST_63 : Operation 623 [2/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:83]   --->   Operation 623 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 8> <Delay = 6.43>
ST_64 : Operation 624 [1/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln83, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:83]   --->   Operation 624 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 9> <Delay = 2.78>
ST_65 : [1/1] (0.47ns)   --->   Input mux for Operation 625 '%tmp_2 = fcmp_olt  i32 %add, i32 0'
ST_65 : Operation 625 [2/2] (2.30ns)   --->   "%tmp_2 = fcmp_olt  i32 %add, i32 0" [src/conv3.cpp:84]   --->   Operation 625 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.30> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 10> <Delay = 4.46>
ST_66 : Operation 626 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:81]   --->   Operation 626 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 627 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv3.cpp:81]   --->   Operation 627 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 628 [1/1] (0.00ns)   --->   "%bitcast_ln83_1 = bitcast i32 %add" [src/conv3.cpp:83]   --->   Operation 628 'bitcast' 'bitcast_ln83_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln83_1, i32 23, i32 30" [src/conv3.cpp:84]   --->   Operation 629 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 630 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i32 %bitcast_ln83_1" [src/conv3.cpp:84]   --->   Operation 630 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 631 [1/1] (0.76ns)   --->   "%icmp_ln84 = icmp_ne  i8 %tmp_1, i8 255" [src/conv3.cpp:84]   --->   Operation 631 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 632 [1/1] (0.92ns)   --->   "%icmp_ln84_1 = icmp_eq  i23 %trunc_ln84, i23 0" [src/conv3.cpp:84]   --->   Operation 632 'icmp' 'icmp_ln84_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln84)   --->   "%or_ln84 = or i1 %icmp_ln84_1, i1 %icmp_ln84" [src/conv3.cpp:84]   --->   Operation 633 'or' 'or_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 634 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_olt  i32 %add, i32 0" [src/conv3.cpp:84]   --->   Operation 634 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln84)   --->   "%and_ln84 = and i1 %or_ln84, i1 %tmp_2" [src/conv3.cpp:84]   --->   Operation 635 'and' 'and_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 636 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln84 = select i1 %and_ln84, i32 0, i32 %bitcast_ln83_1" [src/conv3.cpp:84]   --->   Operation 636 'select' 'select_ln84' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 637 [1/1] (1.23ns)   --->   "%store_ln83 = store i32 %select_ln84, i16 %output_ftmap_addr" [src/conv3.cpp:83]   --->   Operation 637 'store' 'store_ln83' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_66 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.body84" [src/conv3.cpp:81]   --->   Operation 638 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [15]  (0.000 ns)
	'store' operation ('store_ln31', src/conv3.cpp:31) of constant 0 on local variable 'tj' [19]  (0.427 ns)

 <State 2>: 0.975ns
The critical path consists of the following:
	'load' operation ('phi_mul26_load') on local variable 'phi_mul26' [23]  (0.000 ns)
	'add' operation ('empty', src/conv3.cpp:31) [33]  (0.765 ns)
	blocking operation 0.21 ns on control path)

 <State 3>: 0.975ns
The critical path consists of the following:
	'phi' operation ('phi_mul24', src/conv3.cpp:32) with incoming values : ('add_ln32_1', src/conv3.cpp:32) [38]  (0.000 ns)
	'add' operation ('add_ln32_1', src/conv3.cpp:32) [40]  (0.765 ns)
	blocking operation 0.21 ns on control path)

 <State 4>: 2.110ns
The critical path consists of the following:
	'phi' operation ('empty_69') with incoming values : ('empty_70') [49]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_addr') [56]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer' [57]  (1.237 ns)
	blocking operation 0.873375 ns on control path)

 <State 5>: 0.809ns
The critical path consists of the following:
	'phi' operation ('phi_mul', src/conv3.cpp:107->src/conv3.cpp:42) with incoming values : ('add_ln107_1', src/conv3.cpp:107->src/conv3.cpp:42) [65]  (0.000 ns)
	'add' operation ('add_ln107_1', src/conv3.cpp:107->src/conv3.cpp:42) [66]  (0.809 ns)

 <State 6>: 3.234ns
The critical path consists of the following:
	'phi' operation ('by', src/conv3.cpp:108->src/conv3.cpp:42) with incoming values : ('add_ln108', src/conv3.cpp:108->src/conv3.cpp:42) [82]  (0.000 ns)
	'add' operation ('empty_71', src/conv3.cpp:31) [94]  (0.776 ns)
	'icmp' operation ('icmp_ln41', src/srcnn.cpp:41->src/conv3.cpp:113->src/conv3.cpp:42) [96]  (0.787 ns)
	'or' operation ('or_ln40', src/srcnn.cpp:40->src/conv3.cpp:113->src/conv3.cpp:42) [99]  (0.000 ns)
	'select' operation ('yClamped', src/srcnn.cpp:40->src/conv3.cpp:113->src/conv3.cpp:42) [100]  (0.000 ns)
	'add' operation ('add_ln116_1', src/conv3.cpp:116->src/conv3.cpp:42) [102]  (0.798 ns)
	'sub' operation ('sub_ln116_1', src/conv3.cpp:116->src/conv3.cpp:42) [106]  (0.873 ns)

 <State 7>: 3.673ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv3.cpp:112->src/conv3.cpp:42) with incoming values : ('add_ln109', src/conv3.cpp:109->src/conv3.cpp:42) [109]  (0.000 ns)
	'add' operation ('add_ln112', src/conv3.cpp:112->src/conv3.cpp:42) [121]  (0.776 ns)
	'icmp' operation ('icmp_ln41_1', src/srcnn.cpp:41->src/conv3.cpp:112->src/conv3.cpp:42) [123]  (0.787 ns)
	'or' operation ('or_ln40_1', src/srcnn.cpp:40->src/conv3.cpp:112->src/conv3.cpp:42) [126]  (0.000 ns)
	'select' operation ('xClamped', src/srcnn.cpp:40->src/conv3.cpp:112->src/conv3.cpp:42) [127]  (0.000 ns)
	'add' operation ('add_ln116_3', src/conv3.cpp:116->src/conv3.cpp:42) [129]  (0.873 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48', src/conv3.cpp:116->src/conv3.cpp:42) [131]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56', src/conv3.cpp:116->src/conv3.cpp:42) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7' [139]  (1.237 ns)

 <State 8>: 3.195ns
The critical path consists of the following:
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_56', src/conv3.cpp:116->src/conv3.cpp:42) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7' [139]  (1.237 ns)
	'mux' operation ('tmp', src/conv3.cpp:116->src/conv3.cpp:42) [147]  (0.721 ns)
	'store' operation ('store_ln116', src/conv3.cpp:116->src/conv3.cpp:42) of variable 'tmp', src/conv3.cpp:116->src/conv3.cpp:42 on array 'input_fm_buffer' [148]  (1.237 ns)

 <State 9>: 0.820ns
The critical path consists of the following:
	'phi' operation ('phi_mul20', src/conv3.cpp:48) with incoming values : ('add_ln48_1', src/conv3.cpp:48) [158]  (0.000 ns)
	'add' operation ('add_ln48_1', src/conv3.cpp:48) [159]  (0.820 ns)

 <State 10>: 2.057ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv3.cpp:49) with incoming values : ('add_ln49', src/conv3.cpp:49) [168]  (0.000 ns)
	'add' operation ('empty_72', src/conv3.cpp:48) [170]  (0.820 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr_1', src/conv3.cpp:48) [172]  (0.000 ns)
	'load' operation ('output_fm_buffer_0_load', src/conv3.cpp:63) on array 'output_fm_buffer_0' [179]  (1.237 ns)

 <State 11>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_0_load', src/conv3.cpp:63) on array 'output_fm_buffer_0' [179]  (1.237 ns)

 <State 12>: 1.910ns
The critical path consists of the following:
	'phi' operation ('add51_7_lcssa_lcssa28', src/conv3.cpp:63) with incoming values : ('output_fm_buffer_0_load', src/conv3.cpp:63) ('add51_7', src/conv3.cpp:63) [183]  (0.000 ns)
	'store' operation ('store_ln63', src/conv3.cpp:63) of variable 'add51_7_lcssa_lcssa28', src/conv3.cpp:63 on array 'output_fm_buffer_0' [427]  (1.237 ns)
	blocking operation 0.6725 ns on control path)

 <State 13>: 0.773ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv3.cpp:53) with incoming values : ('add_ln53', src/conv3.cpp:53) [196]  (0.000 ns)
	'add' operation ('add_ln57', src/conv3.cpp:57) [206]  (0.773 ns)

 <State 14>: 4.342ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv3.cpp:61) with incoming values : ('add_ln61', src/conv3.cpp:61) [210]  (0.000 ns)
	'mul' operation ('mul_ln63', src/conv3.cpp:63) [214]  (1.650 ns)
	'add' operation of DSP[218] ('add_ln63', src/conv3.cpp:63) [215]  (1.696 ns)
	'mul' operation of DSP[218] ('mul_ln63_1', src/conv3.cpp:63) [217]  (0.996 ns)

 <State 15>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[218] ('mul_ln63_1', src/conv3.cpp:63) [217]  (0.996 ns)

 <State 16>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[218] ('mul_ln63_1', src/conv3.cpp:63) [217]  (0.000 ns)
	'add' operation of DSP[218] ('add_ln63_1', src/conv3.cpp:63) [218]  (0.645 ns)

 <State 17>: 2.962ns
The critical path consists of the following:
	'add' operation ('add_ln63_2', src/conv3.cpp:63) [223]  (0.765 ns)
	'add' operation ('add_ln63_3', src/conv3.cpp:63) [229]  (0.000 ns)
	'add' operation ('add_ln63_4', src/conv3.cpp:63) [230]  (0.960 ns)
	'getelementptr' operation ('conv3_weights_addr', src/conv3.cpp:63) [232]  (0.000 ns)
	'load' operation ('conv3_weights_load', src/conv3.cpp:63) on array 'conv3_weights' [239]  (1.237 ns)

 <State 18>: 4.342ns
The critical path consists of the following:
	'or' operation ('or_ln61', src/conv3.cpp:61) [244]  (0.000 ns)
	'mul' operation ('mul_ln63_2', src/conv3.cpp:63) [246]  (1.650 ns)
	'add' operation of DSP[250] ('add_ln63_5', src/conv3.cpp:63) [247]  (1.696 ns)
	'mul' operation of DSP[250] ('mul_ln63_3', src/conv3.cpp:63) [249]  (0.996 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul', src/conv3.cpp:63) [242]  (6.306 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:63) [242]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:63) [242]  (7.016 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add1', src/conv3.cpp:63) [243]  (5.643 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_1', src/conv3.cpp:63) [268]  (6.306 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_1', src/conv3.cpp:63) [268]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_1', src/conv3.cpp:63) [268]  (7.016 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_1', src/conv3.cpp:63) [269]  (5.643 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_2', src/conv3.cpp:63) [293]  (6.306 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_2', src/conv3.cpp:63) [293]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_2', src/conv3.cpp:63) [293]  (7.016 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_2', src/conv3.cpp:63) [294]  (5.643 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_3', src/conv3.cpp:63) [318]  (6.306 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_3', src/conv3.cpp:63) [318]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_3', src/conv3.cpp:63) [318]  (7.016 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_3', src/conv3.cpp:63) [319]  (5.643 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_4', src/conv3.cpp:63) [343]  (6.306 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_4', src/conv3.cpp:63) [343]  (7.016 ns)

 <State 37>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_4', src/conv3.cpp:63) [343]  (7.016 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_4', src/conv3.cpp:63) [344]  (5.643 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_5', src/conv3.cpp:63) [368]  (6.306 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_5', src/conv3.cpp:63) [368]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_5', src/conv3.cpp:63) [368]  (7.016 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_5', src/conv3.cpp:63) [369]  (5.643 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_6', src/conv3.cpp:63) [393]  (6.306 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_6', src/conv3.cpp:63) [393]  (7.016 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_6', src/conv3.cpp:63) [393]  (7.016 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_6', src/conv3.cpp:63) [394]  (5.643 ns)

 <State 47>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_7', src/conv3.cpp:63) [418]  (6.306 ns)

 <State 48>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_7', src/conv3.cpp:63) [418]  (7.016 ns)

 <State 49>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_7', src/conv3.cpp:63) [418]  (7.016 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_7', src/conv3.cpp:63) [419]  (5.643 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_7', src/conv3.cpp:63) [419]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_7', src/conv3.cpp:63) [419]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_7', src/conv3.cpp:63) [419]  (6.437 ns)

 <State 54>: 1.618ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv3.cpp:129->src/conv3.cpp:72) with incoming values : ('add_ln129', src/conv3.cpp:129->src/conv3.cpp:72) [434]  (0.000 ns)
	'add' operation ('empty_74', src/conv3.cpp:129->src/conv3.cpp:72) [444]  (0.765 ns)
	'sub' operation ('sub_ln132', src/conv3.cpp:132->src/conv3.cpp:72) [447]  (0.853 ns)

 <State 55>: 2.057ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv3.cpp:130->src/conv3.cpp:72) with incoming values : ('add_ln130', src/conv3.cpp:130->src/conv3.cpp:72) [450]  (0.000 ns)
	'add' operation ('add_ln132_1', src/conv3.cpp:132->src/conv3.cpp:72) [452]  (0.820 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr_2', src/conv3.cpp:132->src/conv3.cpp:72) [454]  (0.000 ns)
	'load' operation ('output_fm_buffer_0_load_1', src/conv3.cpp:132->src/conv3.cpp:72) on array 'output_fm_buffer_0' [462]  (1.237 ns)

 <State 56>: 2.474ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_0_load_1', src/conv3.cpp:132->src/conv3.cpp:72) on array 'output_fm_buffer_0' [462]  (1.237 ns)
	'store' operation ('store_ln132', src/conv3.cpp:132->src/conv3.cpp:72) of variable 'bitcast_ln132', src/conv3.cpp:132->src/conv3.cpp:72 on array 'output_ftmap' [469]  (1.237 ns)

 <State 57>: 2.057ns
The critical path consists of the following:
	'phi' operation ('empty_75') with incoming values : ('empty_76') [476]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr') [483]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer_0' [484]  (1.237 ns)
	blocking operation 0.82 ns on control path)

 <State 58>: 0.853ns
The critical path consists of the following:
	'load' operation ('yr', src/conv3.cpp:80) on local variable 'yr' [497]  (0.000 ns)
	'sub' operation ('sub_ln83', src/conv3.cpp:83) [500]  (0.853 ns)

 <State 59>: 2.090ns
The critical path consists of the following:
	'phi' operation ('xr', src/conv3.cpp:81) with incoming values : ('add_ln81', src/conv3.cpp:81) [509]  (0.000 ns)
	'add' operation ('add_ln83', src/conv3.cpp:83) [511]  (0.853 ns)
	'getelementptr' operation ('output_ftmap_addr', src/conv3.cpp:83) [513]  (0.000 ns)
	'load' operation ('output_ftmap_load', src/conv3.cpp:83) on array 'output_ftmap' [520]  (1.237 ns)

 <State 60>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_ftmap_load', src/conv3.cpp:83) on array 'output_ftmap' [520]  (1.237 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add', src/conv3.cpp:83) [522]  (5.643 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:83) [522]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:83) [522]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:83) [522]  (6.437 ns)

 <State 65>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.476 ns)
'fcmp' operation ('tmp_2', src/conv3.cpp:84) [529]  (2.306 ns)

 <State 66>: 4.468ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', src/conv3.cpp:84) [529]  (2.782 ns)
	'and' operation ('and_ln84', src/conv3.cpp:84) [530]  (0.000 ns)
	'select' operation ('select_ln84', src/conv3.cpp:84) [531]  (0.449 ns)
	'store' operation ('store_ln83', src/conv3.cpp:83) of variable 'select_ln84', src/conv3.cpp:84 on array 'output_ftmap' [532]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
