# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Processor_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Processor.vho}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity processor
# -- Compiling architecture structure of processor
# 
# do "C:/Users/Zed/Desktop/CSCE230/230project/project/FASTADDER.do"
# vsim FASTADDER
# vsim FASTADDER 
# ** Error: (vsim-3170) Could not find 'C:\Users\Zed\Desktop\CSCE230\230project\simulation\modelsim\gate_work.FASTADDER'.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO C:\Users\Zed\Desktop\CSCE230\230project\project\FASTADDER.do PAUSED at line 1
