

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Fri Sep 20 17:09:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        atax.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.432 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1290145|  1290145|  4.296 ms|  4.296 ms|  1290146|  1290146|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                           |                                 |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_kernel_Pipeline_VITIS_LOOP_21_1_fu_79  |kernel_Pipeline_VITIS_LOOP_21_1  |      412|      412|  1.372 us|  1.372 us|   412|   412|       no|
        |grp_kernel_Pipeline_VITIS_LOOP_26_3_fu_85  |kernel_Pipeline_VITIS_LOOP_26_3  |     2878|     2878|  9.584 us|  9.584 us|  2878|  2878|       no|
        |grp_kernel_Pipeline_VITIS_LOOP_28_4_fu_95  |kernel_Pipeline_VITIS_LOOP_28_4  |      424|      424|  1.412 us|  1.412 us|   424|   424|       no|
        +-------------------------------------------+---------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_2  |  1289731|  1289731|      3307|          -|          -|   390|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       57|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      962|      659|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      238|    -|
|Register             |        -|     -|       65|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|     1027|      954|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U14         |fadd_32ns_32ns_32_7_full_dsp_1   |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15          |fmul_32ns_32ns_32_4_max_dsp_1    |        0|   3|  143|   78|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_21_1_fu_79  |kernel_Pipeline_VITIS_LOOP_21_1  |        0|   0|   11|   59|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_26_3_fu_85  |kernel_Pipeline_VITIS_LOOP_26_3  |        0|   0|  180|  165|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_28_4_fu_95  |kernel_Pipeline_VITIS_LOOP_28_4  |        0|   0|  310|  159|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                      |                                 |        0|   5|  962|  659|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln23_1_fu_128_p2  |         +|   0|  0|  25|          18|           9|
    |add_ln23_fu_134_p2    |         +|   0|  0|  16|           9|           1|
    |icmp_ln23_fu_118_p2   |      icmp|   0|  0|  16|           9|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  57|          36|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |A_address0     |  14|          3|   18|         54|
    |A_ce0          |  14|          3|    1|          3|
    |ap_NS_fsm      |  43|          8|    1|          8|
    |grp_fu_200_ce  |  14|          3|    1|          3|
    |grp_fu_200_p0  |  14|          3|   32|         96|
    |grp_fu_200_p1  |  14|          3|   32|         96|
    |grp_fu_204_ce  |  14|          3|    1|          3|
    |grp_fu_204_p0  |  14|          3|   32|         96|
    |grp_fu_204_p1  |  14|          3|   32|         96|
    |i_1_fu_58      |   9|          2|    9|         18|
    |phi_mul_fu_54  |   9|          2|   18|         36|
    |y_address0     |  14|          3|    9|         27|
    |y_ce0          |  14|          3|    1|          3|
    |y_ce1          |   9|          2|    1|          2|
    |y_d0           |  14|          3|   32|         96|
    |y_we0          |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          | 238|         50|  221|        640|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   7|   0|    7|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_21_1_fu_79_ap_start_reg  |   1|   0|    1|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_26_3_fu_85_ap_start_reg  |   1|   0|    1|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_28_4_fu_95_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_58                                               |   9|   0|    9|          0|
    |i_reg_182                                               |   9|   0|    9|          0|
    |icmp_ln23_reg_187                                       |   1|   0|    1|          0|
    |phi_mul_fu_54                                           |  18|   0|   18|          0|
    |phi_mul_load_reg_191                                    |  18|   0|   18|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   |  65|   0|   65|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|A_address0    |  out|   18|   ap_memory|             A|         array|
|A_ce0         |  out|    1|   ap_memory|             A|         array|
|A_q0          |   in|   32|   ap_memory|             A|         array|
|x_address0    |  out|    9|   ap_memory|             x|         array|
|x_ce0         |  out|    1|   ap_memory|             x|         array|
|x_q0          |   in|   32|   ap_memory|             x|         array|
|y_address0    |  out|    9|   ap_memory|             y|         array|
|y_ce0         |  out|    1|   ap_memory|             y|         array|
|y_we0         |  out|    1|   ap_memory|             y|         array|
|y_d0          |  out|   32|   ap_memory|             y|         array|
|y_address1    |  out|    9|   ap_memory|             y|         array|
|y_ce1         |  out|    1|   ap_memory|             y|         array|
|y_q1          |   in|   32|   ap_memory|             y|         array|
|tmp_address0  |  out|    9|   ap_memory|           tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_we0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_d0        |  out|   32|   ap_memory|           tmp|         array|
+--------------+-----+-----+------------+--------------+--------------+

