Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Tue Nov 23 17:45:30 2021
| Host             : ChantecPC running 64-bit major release  (build 9200)
| Command          : report_power -file cpu_display_power_routed.rpt -pb cpu_display_power_summary_routed.pb -rpx cpu_display_power_routed.rpx
| Design           : cpu_display
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 65.407 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 63.725                           |
| Device Static (W)        | 1.682                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     9.012 |     1648 |       --- |             --- |
|   LUT as Logic           |     7.759 |      969 |    133800 |            0.72 |
|   LUT as Distributed RAM |     1.007 |       80 |     46200 |            0.17 |
|   Register               |     0.094 |      296 |    267600 |            0.11 |
|   CARRY4                 |     0.090 |       21 |     33450 |            0.06 |
|   BUFG                   |     0.052 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |     0.009 |        8 |    133800 |           <0.01 |
|   Others                 |     0.000 |       21 |       --- |             --- |
| Signals                  |     9.934 |     1335 |       --- |             --- |
| Block RAM                |     0.129 |        1 |       365 |            0.27 |
| I/O                      |    44.650 |       28 |       400 |            7.00 |
| Static Power             |     1.682 |          |           |                 |
| Total                    |    65.407 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    20.279 |      19.069 |      1.211 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     1.842 |       1.636 |      0.206 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |    12.642 |      12.637 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.059 |       0.010 |      0.049 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| cpu_display                    |    63.725 |
|   lcd_module                   |    47.476 |
|     lcd_draw_module            |     0.990 |
|     lcd_init_module            |     0.594 |
|     lcd_rom_module             |     0.465 |
|       U0                       |     0.465 |
|     touch_module               |     0.305 |
|       sda_io                   |     0.036 |
|   u_central                    |    15.989 |
|     u_alu                      |     0.236 |
|       adder_module             |     0.216 |
|     u_control                  |     1.685 |
|     u_my_data_ram              |     0.675 |
|       myRAM                    |     0.670 |
|     u_regfile                  |     7.882 |
|       myregs_reg_r1_0_31_0_5   |     0.188 |
|       myregs_reg_r1_0_31_12_17 |     0.162 |
|       myregs_reg_r1_0_31_18_23 |     0.152 |
|       myregs_reg_r1_0_31_24_29 |     0.160 |
|       myregs_reg_r1_0_31_30_31 |     0.065 |
|       myregs_reg_r1_0_31_6_11  |     0.134 |
|       myregs_reg_r2_0_31_0_5   |     0.342 |
|       myregs_reg_r2_0_31_12_17 |     0.248 |
|       myregs_reg_r2_0_31_18_23 |     0.283 |
|       myregs_reg_r2_0_31_24_29 |     0.327 |
|       myregs_reg_r2_0_31_30_31 |     0.108 |
|       myregs_reg_r2_0_31_6_11  |     0.275 |
|     u_rom                      |     5.296 |
|       myROM                    |     1.797 |
+--------------------------------+-----------+


