use ieee;
use ieee.std_logic_1164.all;

entity registrador1 is
	
	port (
			clk, rst: in std_logic;
			w: in std_logic_vector(7 downto 0);
			q: out std_logic_vector(7 downto 0)
			);
end registrador1;

architecture arch of registrador1 is
begin
	process(rst, clk)
	begin
		if rst = '1' then 
			q <= "00000000"
		elsif (rising_edge(clk)) then
			q <= w
		end if;
	end process;
	
end architecture;
	
		