[INF:CM0023] Creating log file ../../build/regression/LocalVarTypespec/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<117> s<116> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<shift> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:13>
n<> u<4> t<Port> p<5> l<1:14> el<1:14>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:13> el<1:15>
n<> u<6> t<Module_nonansi_header> p<114> c<2> s<113> l<1:1> el<1:16>
n<> u<7> t<IntVec_TypeLogic> p<24> s<23> l<2:10> el<2:15>
n<1> u<8> t<IntConst> p<9> l<2:17> el<2:18>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:17> el<2:18>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:17> el<2:18>
n<> u<11> t<Constant_expression> p<17> c<10> s<16> l<2:17> el<2:18>
n<1> u<12> t<IntConst> p<13> l<2:19> el<2:20>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:19> el<2:20>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:19> el<2:20>
n<> u<15> t<Constant_expression> p<17> c<14> l<2:19> el<2:20>
n<> u<16> t<BinOp_Minus> p<17> s<15> l<2:18> el<2:19>
n<> u<17> t<Constant_expression> p<22> c<11> s<21> l<2:17> el<2:20>
n<0> u<18> t<IntConst> p<19> l<2:21> el<2:22>
n<> u<19> t<Primary_literal> p<20> c<18> l<2:21> el<2:22>
n<> u<20> t<Constant_primary> p<21> c<19> l<2:21> el<2:22>
n<> u<21> t<Constant_expression> p<22> c<20> l<2:21> el<2:22>
n<> u<22> t<Constant_range> p<23> c<17> l<2:17> el<2:22>
n<> u<23> t<Packed_dimension> p<24> c<22> l<2:16> el<2:23>
n<> u<24> t<Data_type> p<25> c<7> l<2:10> el<2:23>
n<> u<25> t<Function_data_type> p<26> c<24> l<2:10> el<2:23>
n<> u<26> t<Function_data_type_or_implicit> p<106> c<25> s<27> l<2:10> el<2:23>
n<fshr_u> u<27> t<StringConst> p<106> s<53> l<2:24> el<2:30>
n<> u<28> t<IntVec_TypeReg> p<46> s<29> l<3:3> el<3:6>
n<> u<29> t<Signing_Signed> p<46> s<45> l<3:7> el<3:13>
n<2> u<30> t<IntConst> p<31> l<3:15> el<3:16>
n<> u<31> t<Primary_literal> p<32> c<30> l<3:15> el<3:16>
n<> u<32> t<Constant_primary> p<33> c<31> l<3:15> el<3:16>
n<> u<33> t<Constant_expression> p<39> c<32> s<38> l<3:15> el<3:16>
n<1> u<34> t<IntConst> p<35> l<3:17> el<3:18>
n<> u<35> t<Primary_literal> p<36> c<34> l<3:17> el<3:18>
n<> u<36> t<Constant_primary> p<37> c<35> l<3:17> el<3:18>
n<> u<37> t<Constant_expression> p<39> c<36> l<3:17> el<3:18>
n<> u<38> t<BinOp_Minus> p<39> s<37> l<3:16> el<3:17>
n<> u<39> t<Constant_expression> p<44> c<33> s<43> l<3:15> el<3:18>
n<0> u<40> t<IntConst> p<41> l<3:19> el<3:20>
n<> u<41> t<Primary_literal> p<42> c<40> l<3:19> el<3:20>
n<> u<42> t<Constant_primary> p<43> c<41> l<3:19> el<3:20>
n<> u<43> t<Constant_expression> p<44> c<42> l<3:19> el<3:20>
n<> u<44> t<Constant_range> p<45> c<39> l<3:15> el<3:20>
n<> u<45> t<Packed_dimension> p<46> c<44> l<3:14> el<3:21>
n<> u<46> t<Data_type> p<50> c<28> s<49> l<3:3> el<3:21>
n<signed_result> u<47> t<StringConst> p<48> l<3:22> el<3:35>
n<> u<48> t<Variable_decl_assignment> p<49> c<47> l<3:22> el<3:35>
n<> u<49> t<List_of_variable_decl_assignments> p<50> c<48> l<3:22> el<3:35>
n<> u<50> t<Variable_declaration> p<51> c<46> l<3:3> el<3:36>
n<> u<51> t<Data_declaration> p<52> c<50> l<3:3> el<3:36>
n<> u<52> t<Block_item_declaration> p<53> c<51> l<3:3> el<3:36>
n<> u<53> t<Tf_item_declaration> p<106> c<52> s<79> l<3:3> el<3:36>
n<> u<54> t<IntVec_TypeReg> p<72> s<55> l<4:3> el<4:6>
n<> u<55> t<Signing_Unsigned> p<72> s<71> l<4:7> el<4:15>
n<3> u<56> t<IntConst> p<57> l<4:17> el<4:18>
n<> u<57> t<Primary_literal> p<58> c<56> l<4:17> el<4:18>
n<> u<58> t<Constant_primary> p<59> c<57> l<4:17> el<4:18>
n<> u<59> t<Constant_expression> p<65> c<58> s<64> l<4:17> el<4:18>
n<1> u<60> t<IntConst> p<61> l<4:19> el<4:20>
n<> u<61> t<Primary_literal> p<62> c<60> l<4:19> el<4:20>
n<> u<62> t<Constant_primary> p<63> c<61> l<4:19> el<4:20>
n<> u<63> t<Constant_expression> p<65> c<62> l<4:19> el<4:20>
n<> u<64> t<BinOp_Minus> p<65> s<63> l<4:18> el<4:19>
n<> u<65> t<Constant_expression> p<70> c<59> s<69> l<4:17> el<4:20>
n<0> u<66> t<IntConst> p<67> l<4:21> el<4:22>
n<> u<67> t<Primary_literal> p<68> c<66> l<4:21> el<4:22>
n<> u<68> t<Constant_primary> p<69> c<67> l<4:21> el<4:22>
n<> u<69> t<Constant_expression> p<70> c<68> l<4:21> el<4:22>
n<> u<70> t<Constant_range> p<71> c<65> l<4:17> el<4:22>
n<> u<71> t<Packed_dimension> p<72> c<70> l<4:16> el<4:23>
n<> u<72> t<Data_type> p<76> c<54> s<75> l<4:3> el<4:23>
n<unsigned_result> u<73> t<StringConst> p<74> l<4:24> el<4:39>
n<> u<74> t<Variable_decl_assignment> p<75> c<73> l<4:24> el<4:39>
n<> u<75> t<List_of_variable_decl_assignments> p<76> c<74> l<4:24> el<4:39>
n<> u<76> t<Variable_declaration> p<77> c<72> l<4:3> el<4:40>
n<> u<77> t<Data_declaration> p<78> c<76> l<4:3> el<4:40>
n<> u<78> t<Block_item_declaration> p<79> c<77> l<4:3> el<4:40>
n<> u<79> t<Tf_item_declaration> p<106> c<78> s<104> l<4:3> el<4:40>
n<> u<80> t<IntVec_TypeReg> p<97> s<96> l<5:3> el<5:6>
n<4> u<81> t<IntConst> p<82> l<5:8> el<5:9>
n<> u<82> t<Primary_literal> p<83> c<81> l<5:8> el<5:9>
n<> u<83> t<Constant_primary> p<84> c<82> l<5:8> el<5:9>
n<> u<84> t<Constant_expression> p<90> c<83> s<89> l<5:8> el<5:9>
n<1> u<85> t<IntConst> p<86> l<5:10> el<5:11>
n<> u<86> t<Primary_literal> p<87> c<85> l<5:10> el<5:11>
n<> u<87> t<Constant_primary> p<88> c<86> l<5:10> el<5:11>
n<> u<88> t<Constant_expression> p<90> c<87> l<5:10> el<5:11>
n<> u<89> t<BinOp_Minus> p<90> s<88> l<5:9> el<5:10>
n<> u<90> t<Constant_expression> p<95> c<84> s<94> l<5:8> el<5:11>
n<0> u<91> t<IntConst> p<92> l<5:12> el<5:13>
n<> u<92> t<Primary_literal> p<93> c<91> l<5:12> el<5:13>
n<> u<93> t<Constant_primary> p<94> c<92> l<5:12> el<5:13>
n<> u<94> t<Constant_expression> p<95> c<93> l<5:12> el<5:13>
n<> u<95> t<Constant_range> p<96> c<90> l<5:8> el<5:13>
n<> u<96> t<Packed_dimension> p<97> c<95> l<5:7> el<5:14>
n<> u<97> t<Data_type> p<101> c<80> s<100> l<5:3> el<5:14>
n<nosign_result> u<98> t<StringConst> p<99> l<5:15> el<5:28>
n<> u<99> t<Variable_decl_assignment> p<100> c<98> l<5:15> el<5:28>
n<> u<100> t<List_of_variable_decl_assignments> p<101> c<99> l<5:15> el<5:28>
n<> u<101> t<Variable_declaration> p<102> c<97> l<5:3> el<5:29>
n<> u<102> t<Data_declaration> p<103> c<101> l<5:3> el<5:29>
n<> u<103> t<Block_item_declaration> p<104> c<102> l<5:3> el<5:29>
n<> u<104> t<Tf_item_declaration> p<106> c<103> s<105> l<5:3> el<5:29>
n<> u<105> t<Endfunction> p<106> l<6:1> el<6:12>
n<> u<106> t<Function_body_declaration> p<107> c<26> l<2:10> el<6:12>
n<> u<107> t<Function_declaration> p<108> c<106> l<2:1> el<6:12>
n<> u<108> t<Package_or_generate_item_declaration> p<109> c<107> l<2:1> el<6:12>
n<> u<109> t<Module_or_generate_item_declaration> p<110> c<108> l<2:1> el<6:12>
n<> u<110> t<Module_common_item> p<111> c<109> l<2:1> el<6:12>
n<> u<111> t<Module_or_generate_item> p<112> c<110> l<2:1> el<6:12>
n<> u<112> t<Non_port_module_item> p<113> c<111> l<2:1> el<6:12>
n<> u<113> t<Module_item> p<114> c<112> l<2:1> el<6:12>
n<> u<114> t<Module_declaration> p<115> c<6> l<1:1> el<7:10>
n<> u<115> t<Description> p<116> c<114> l<1:1> el<7:10>
n<> u<116> t<Source_text> p<117> c<115> l<1:1> el<7:10>
n<> u<117> t<Top_level_rule> c<1> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "shift".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@shift".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@shift".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/LocalVarTypespec/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/LocalVarTypespec/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/LocalVarTypespec/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@shift)
|vpiElaborated:1
|vpiName:work@shift
|uhdmallModules:
\_module: work@shift (work@shift), file:dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@shift)
  |vpiFullName:work@shift
  |vpiDefName:work@shift
  |vpiTaskFunc:
  \_function: (work@shift.fshr_u), line:2:1, endln:6:12
    |vpiParent:
    \_module: work@shift (work@shift), file:dut.sv, line:1:1, endln:7:10
    |vpiName:fshr_u
    |vpiFullName:work@shift.fshr_u
    |vpiVariables:
    \_logic_var: (signed_result), line:3:3, endln:3:21
      |vpiTypespec:
      \_logic_typespec: , line:3:3, endln:3:21
        |vpiRange:
        \_range: , line:3:14, endln:3:21
          |vpiParent:
          \_function: (work@shift.fshr_u), line:2:1, endln:6:12
          |vpiLeftRange:
          \_operation: , line:3:15, endln:3:18
            |vpiParent:
            \_range: , line:3:14, endln:3:21
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:3:15, endln:3:16
              |vpiParent:
              \_operation: , line:3:15, endln:3:18
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiConstType:9
            |vpiOperand:
            \_constant: , line:3:17, endln:3:18
              |vpiParent:
              \_operation: , line:3:15, endln:3:18
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:19, endln:3:20
            |vpiParent:
            \_range: , line:3:14, endln:3:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:signed_result
      |vpiAutomatic:1
    |vpiVariables:
    \_logic_var: (unsigned_result), line:4:3, endln:4:23
      |vpiTypespec:
      \_logic_typespec: , line:4:3, endln:4:23
        |vpiRange:
        \_range: , line:4:16, endln:4:23
          |vpiParent:
          \_function: (work@shift.fshr_u), line:2:1, endln:6:12
          |vpiLeftRange:
          \_operation: , line:4:17, endln:4:20
            |vpiParent:
            \_range: , line:4:16, endln:4:23
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:4:17, endln:4:18
              |vpiParent:
              \_operation: , line:4:17, endln:4:20
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiOperand:
            \_constant: , line:4:19, endln:4:20
              |vpiParent:
              \_operation: , line:4:17, endln:4:20
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:21, endln:4:22
            |vpiParent:
            \_range: , line:4:16, endln:4:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:unsigned_result
      |vpiAutomatic:1
    |vpiVariables:
    \_logic_var: (nosign_result), line:5:3, endln:5:14
      |vpiTypespec:
      \_logic_typespec: , line:5:3, endln:5:14
        |vpiRange:
        \_range: , line:5:7, endln:5:14
          |vpiParent:
          \_function: (work@shift.fshr_u), line:2:1, endln:6:12
          |vpiLeftRange:
          \_operation: , line:5:8, endln:5:11
            |vpiParent:
            \_range: , line:5:7, endln:5:14
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:5:8, endln:5:9
              |vpiParent:
              \_operation: , line:5:8, endln:5:11
              |vpiDecompile:4
              |vpiSize:64
              |UINT:4
              |vpiConstType:9
            |vpiOperand:
            \_constant: , line:5:10, endln:5:11
              |vpiParent:
              \_operation: , line:5:8, endln:5:11
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:5:12, endln:5:13
            |vpiParent:
            \_range: , line:5:7, endln:5:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:nosign_result
      |vpiAutomatic:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: , line:2:10, endln:2:23
      |vpiTypespec:
      \_logic_typespec: , line:2:10, endln:2:23
        |vpiRange:
        \_range: , line:2:16, endln:2:23
          |vpiLeftRange:
          \_operation: , line:2:17, endln:2:20
            |vpiParent:
            \_range: , line:2:16, endln:2:23
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:2:17, endln:2:18
              |vpiParent:
              \_operation: , line:2:17, endln:2:20
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiOperand:
            \_constant: , line:2:19, endln:2:20
              |vpiParent:
              \_operation: , line:2:17, endln:2:20
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:21, endln:2:22
            |vpiParent:
            \_range: , line:2:16, endln:2:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiParent:
    \_module: work@shift (work@shift), file:dut.sv, line:1:1, endln:7:10
    |vpiInstance:
    \_module: work@shift (work@shift), file:dut.sv, line:1:1, endln:7:10
|uhdmtopModules:
\_module: work@shift (work@shift), file:dut.sv, line:1:1, endln:7:10
  |vpiName:work@shift
  |vpiDefName:work@shift
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@shift.fshr_u), line:2:1, endln:6:12
    |vpiParent:
    \_module: work@shift (work@shift), file:dut.sv, line:1:1, endln:7:10
    |vpiName:fshr_u
    |vpiFullName:work@shift.fshr_u
    |vpiVariables:
    \_logic_var: (work@shift.fshr_u.signed_result), line:3:3, endln:3:21
      |vpiParent:
      \_function: (work@shift.fshr_u), line:2:1, endln:6:12
      |vpiTypespec:
      \_logic_typespec: , line:3:3, endln:3:21
      |vpiName:signed_result
      |vpiFullName:work@shift.fshr_u.signed_result
      |vpiAutomatic:1
    |vpiVariables:
    \_logic_var: (work@shift.fshr_u.unsigned_result), line:4:3, endln:4:23
      |vpiParent:
      \_function: (work@shift.fshr_u), line:2:1, endln:6:12
      |vpiTypespec:
      \_logic_typespec: , line:4:3, endln:4:23
      |vpiName:unsigned_result
      |vpiFullName:work@shift.fshr_u.unsigned_result
      |vpiAutomatic:1
    |vpiVariables:
    \_logic_var: (work@shift.fshr_u.nosign_result), line:5:3, endln:5:14
      |vpiParent:
      \_function: (work@shift.fshr_u), line:2:1, endln:6:12
      |vpiTypespec:
      \_logic_typespec: , line:5:3, endln:5:14
      |vpiName:nosign_result
      |vpiFullName:work@shift.fshr_u.nosign_result
      |vpiAutomatic:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: , line:2:10, endln:2:23
    |vpiParent:
    \_module: work@shift (work@shift), file:dut.sv, line:1:1, endln:7:10
    |vpiInstance:
    \_module: work@shift (work@shift), file:dut.sv, line:1:1, endln:7:10
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/LocalVarTypespec/dut.sv | ${SURELOG_DIR}/build/regression/LocalVarTypespec/roundtrip/dut_000.sv | 4 | 7 | 

