Output for test 102: ldb
Assembly:

.orig x3000

lea r7 rand

; R0 = 0x00CD
ldb r0 r7 #0

; R1 = 0x00AB
ldb r1 r7 #1

; R2 = 0x0076
ldb r2 r7 #2

; R3 = 0x0098
ldb r3 r7 #3

; R4 = 0x0001
ldb r4 r7 #-1

; R5 = 0x0023
ldb r5 r7 #-2

halt

.fill x0123
rand .fill xABCD
.fill x9876
.end

; R0 = 0xFFCD
; R1 = 0xFFAB
; R2 = 0x0076
; R3 = 0xFF98
; R4 = 0x0001
; R5 = 0x0023

START SIMULATOR OUTPUT

LC-3b Simulator

Loading Control Store from file: ucode

Read 11 words from program into memory.

LC-3b-SIM> 
Simulating...

CYCLE_COUNT = 0
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3002
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 1
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3002
NEW_PS.DE_V = 1
ir = 0xee08
NEW_PS.DE_IR = 0xee08
loading new pc

CYCLE_COUNT = 2
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xee08
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 58
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3004
NEW_PS.DE_V = 1
ir = 0x21c0
NEW_PS.DE_IR = 0x21c0
loading new pc

CYCLE_COUNT = 3
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 10
output = 3012
-------------in eval_shf----------------
PS.AGEX_IR = 0xee08
bit5 = 0, bit4 = 0, imm4 = 0x0008
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x21c0
PS.DE_IR(15:11) = 4
CONTROL_STORE_ADDRESS = 8
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 4
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x21c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x21c0
PS.DE_IR(15:11) = 4
CONTROL_STORE_ADDRESS = 8
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 5
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x21c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x21c0
PS.DE_IR(15:11) = 4
CONTROL_STORE_ADDRESS = 8
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3012 into REGS[7]
in FETCH_stage

CYCLE_COUNT = 6
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x21c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x21c0
PS.DE_IR(15:11) = 4
CONTROL_STORE_ADDRESS = 8
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3012 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3006
NEW_PS.DE_V = 1
ir = 0x23c1
NEW_PS.DE_IR = 0x23c1
loading new pc

CYCLE_COUNT = 7
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3012
-------------in eval_shf----------------
PS.AGEX_IR = 0x21c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3012
performing left shift
result = 0x3012
in DE_stage
PS.DE_IR = 0x23c1
PS.DE_IR(15:11) = 4
CONTROL_STORE_ADDRESS = 8
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 1
Loading AGEX
loaded value 0x3012 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3008
NEW_PS.DE_V = 1
ir = 0x25c2
NEW_PS.DE_IR = 0x25c2
loading new pc

CYCLE_COUNT = 8
in MEM_stage
making cache access
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 1
output = 3013
-------------in eval_shf----------------
PS.AGEX_IR = 0x23c1
bit5 = 0, bit4 = 0, imm4 = 0x0001
PS.AGEX_SR1 = 0x3012
performing left shift
result = 0x6024
in DE_stage
PS.DE_IR = 0x25c2
PS.DE_IR(15:11) = 4
CONTROL_STORE_ADDRESS = 8
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 2
Loading AGEX
loaded value 0x3012 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[2] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300a
NEW_PS.DE_V = 1
ir = 0x27c3
NEW_PS.DE_IR = 0x27c3
loading new pc

CYCLE_COUNT = 9
in MEM_stage
making cache access
in AGEX_stage, Valid = 1
in DE_stage
PS.DE_IR = 0x27c3
PS.DE_IR(15:11) = 4
CONTROL_STORE_ADDRESS = 8
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 3
Loading value 0xffcd into REGS[0]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage

CYCLE_COUNT = 10
in MEM_stage
making cache access
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 2
output = 3014
-------------in eval_shf----------------
PS.AGEX_IR = 0x25c2
bit5 = 0, bit4 = 0, imm4 = 0x0002
PS.AGEX_SR1 = 0x3012
performing left shift
result = 0xc048
in DE_stage
PS.DE_IR = 0x27c3
PS.DE_IR(15:11) = 4
CONTROL_STORE_ADDRESS = 8
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 3
Loading AGEX
loaded value 0x3012 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300c
NEW_PS.DE_V = 1
ir = 0x29ff
NEW_PS.DE_IR = 0x29ff
loading new pc

CYCLE_COUNT = 11
in MEM_stage
making cache access
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 3
output = 3015
-------------in eval_shf----------------
PS.AGEX_IR = 0x27c3
bit5 = 0, bit4 = 0, imm4 = 0x0003
PS.AGEX_SR1 = 0x3012
performing left shift
result = 0x8090
in DE_stage
PS.DE_IR = 0x29ff
PS.DE_IR(15:11) = 5
CONTROL_STORE_ADDRESS = 11
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 4
Loading AGEX
loaded value 0x3012 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[4] into NEW_PS.AGEX_SR2
Loading value 0xffab into REGS[1]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300e
NEW_PS.DE_V = 1
ir = 0x2bfe
NEW_PS.DE_IR = 0x2bfe
loading new pc

CYCLE_COUNT = 12
in MEM_stage
making cache access
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = ffff
output = 3011
-------------in eval_shf----------------
PS.AGEX_IR = 0x29ff
bit5 = 1, bit4 = 1, imm4 = 0x000f
PS.AGEX_SR1 = 0x3012
performing right shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x2bfe
PS.DE_IR(15:11) = 5
CONTROL_STORE_ADDRESS = 11
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 5
Loading AGEX
loaded value 0x3012 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[5] into NEW_PS.AGEX_SR2
Loading value 0x0076 into REGS[2]
loaded new condition codes, N = 0, Z = 0, P = 1
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3010
NEW_PS.DE_V = 1
ir = 0xf025
NEW_PS.DE_IR = 0xf025
loading new pc

CYCLE_COUNT = 13
in MEM_stage
making cache access
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = fffe
output = 3010
-------------in eval_shf----------------
PS.AGEX_IR = 0x2bfe
bit5 = 1, bit4 = 1, imm4 = 0x000e
PS.AGEX_SR1 = 0x3012
performing right shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xf025
PS.DE_IR(15:11) = 30
CONTROL_STORE_ADDRESS = 61
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0xffcd from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xffcd from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0xff98 into REGS[3]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3012
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 14
in MEM_stage
making cache access
in AGEX_stage, Valid = 1
-------------in eval_shf----------------
PS.AGEX_IR = 0xf025
bit5 = 1, bit4 = 0, imm4 = 0x0005
PS.AGEX_SR1 = 0xffcd
performing left shift
result = 0xf9a0
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0xff98 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x3012 from REGS[7] into NEW_PS.AGEX_SR2
Loading value 0x0001 into REGS[4]
loaded new condition codes, N = 0, Z = 0, P = 1
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3012
NEW_PS.DE_V = 0
ir = 0x0123
NEW_PS.DE_IR = 0x0123

CYCLE_COUNT = 15
in MEM_stage
making cache access
!!!!!!!!!!trap is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0xff98
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0123
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 1
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 4, sr2id = 3
Loading AGEX
loaded value 0x0001 from REGS[4] into NEW_PS.AGEX_SR1
loaded value 0xff98 from REGS[3] into NEW_PS.AGEX_SR2
Loading value 0x0023 into REGS[5]
loaded new condition codes, N = 0, Z = 0, P = 1
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3012
NEW_PS.DE_V = 0
ir = 0x0123
NEW_PS.DE_IR = 0x0123
v_mem_br_stall = 1, mem_pcmux = 2
loading new pc

CYCLE_COUNT = 16
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = fe46
output = 2e58
-------------in eval_shf----------------
PS.AGEX_IR = 0x0123
bit5 = 1, bit4 = 0, imm4 = 0x0003
PS.AGEX_SR1 = 0x0001
performing left shift
result = 0x0008
in DE_stage
PS.DE_IR = 0x0123
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 1
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 4, sr2id = 3
Loading AGEX
loaded value 0x0001 from REGS[4] into NEW_PS.AGEX_SR1
loaded value 0xff98 from REGS[3] into NEW_PS.AGEX_SR2
Loading value 0x3010 into REGS[7]
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x0002
NEW_PS.DE_V = 1
ir = 0x0000
NEW_PS.DE_IR = 0x0000
loading new pc

Simulator halted

LC-3b-SIM> 

Current architectural state :
-------------------------------------
Cycle Count : 17
PC          : 0x0002
CCs: N = 0  Z = 0  P = 1
Registers:
0: 0xffcd
1: 0xffab
2: 0x0076
3: 0xff98
4: 0x0001
5: 0x0023
6: 0x0000
7: 0x3010

LC-3b-SIM> 
Bye.
