;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 207, <-120
	SUB 200, 0
	ADD 210, 60
	CMP -207, <-120
	SLT 3, 20
	SLT 3, 20
	SUB @-127, 200
	MOV 2, @-100
	SUB 0, 0
	DAT #277, #60
	SUB 0, 0
	SUB @121, 106
	SUB 207, <-120
	JMP 200
	JMP 0
	JMP 0
	JMP <127, 106
	DJN -1, @-20
	SUB @27, @2
	JMP 200
	SUB 207, <-120
	ADD #277, <60
	JMP <127, 106
	JMP <127, 106
	ADD @-127, 100
	SUB 20, @12
	SUB 20, @12
	JMN <127, 106
	SUB 0, 0
	SPL <-127, 100
	MOV -7, <-20
	SPL 0, <402
	JMN <121, 103
	SPL 0, <402
	JMP <127, 106
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	DAT #30, #9
	MOV -1, <-20
	SPL 0, <402
	MOV -7, <-20
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 200, 0
	SUB 200, 0
	ADD 210, 60
