#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b42f5d4ee0 .scope module, "not_gate_tb" "not_gate_tb" 2 1;
 .timescale 0 0;
v000001b42f5d52a0_0 .var "t_a", 0 0;
v000001b42f58e0b0_0 .net "t_y", 0 0, L_000001b42f58e150;  1 drivers
S_000001b42f5d5070 .scope module, "mygate" "not_gate" 2 4, 3 1 0, S_000001b42f5d4ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
v000001b42f5d5200_0 .net "a", 0 0, v000001b42f5d52a0_0;  1 drivers
v000001b42f5866f0_0 .net "y", 0 0, L_000001b42f58e150;  alias, 1 drivers
L_000001b42f58e150 .reduce/nor v000001b42f5d52a0_0;
    .scope S_000001b42f5d4ee0;
T_0 ;
    %vpi_call 2 7 "$monitor", v000001b42f5d52a0_0, v000001b42f58e0b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b42f5d52a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b42f5d52a0_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "not_gate_tb.v";
    "not_gate.v";
