<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml gtia.twx gtia.ncd -o gtia.twr gtia.pcf -ucf
miniSpartan6-plus.ucf

</twCmdLine><twDesign>gtia.ncd</twDesign><twDesignPath>gtia.ncd</twDesignPath><twPCF>gtia.pcf</twPCF><twPcfPath>gtia.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx25</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;OSC&quot; PERIOD = 279.3 ns |" ScopeName="">NET &quot;OSC_IBUFG&quot; PERIOD = 279.3 ns HIGH 50%;</twConstName><twItemCnt>420668</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13089</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.464</twMinPer></twConstHead><twPathRptBanner iPaths="40" iCriticalPaths="0" sType="EndPoint">Paths for end point line_odd_84_3 (SLICE_X37Y69.DX), 40 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>264.836</twSlack><twSrc BELType="FF">color_counter_0</twSrc><twDest BELType="FF">line_odd_84_3</twDest><twTotPathDel>14.422</twTotPathDel><twClkSkew dest = "0.441" src = "0.448">0.007</twClkSkew><twDelConst>279.300</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>color_counter_0</twSrc><twDest BELType='FF'>line_odd_84_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.650">color_clock</twSrcClk><twPathDel><twSite>SLICE_X28Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>color_counter&lt;3&gt;</twComp><twBEL>color_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>165</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>color_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_odd_125&lt;3&gt;</twComp><twBEL>LEDS&lt;1&gt;91</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y48.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>LEDS&lt;1&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pix_previous&lt;3&gt;</twComp><twBEL>LEDS&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>LEDS&lt;1&gt;_mmx_out2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_118&lt;3&gt;</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o126</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">3.028</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o_mmx_out9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_314&lt;3&gt;</twComp><twBEL>Mmux_AN[2]_PWR_7_o_mux_306_OUT120</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.DX</twSite><twDelType>net</twDelType><twFanCnt>436</twFanCnt><twDelInfo twEdge="twRising">6.187</twDelInfo><twComp>mode_40char_prior[6]_AND_11_o_mmx_out6</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>line_odd_84&lt;3&gt;</twComp><twBEL>line_odd_84_3</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>12.971</twRouteDel><twTotDel>14.422</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twDestClk><twPctLog>10.1</twPctLog><twPctRoute>89.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>265.417</twSlack><twSrc BELType="FF">color_counter_3</twSrc><twDest BELType="FF">line_odd_84_3</twDest><twTotPathDel>13.841</twTotPathDel><twClkSkew dest = "0.441" src = "0.448">0.007</twClkSkew><twDelConst>279.300</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>color_counter_3</twSrc><twDest BELType='FF'>line_odd_84_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.650">color_clock</twSrcClk><twPathDel><twSite>SLICE_X28Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>color_counter&lt;3&gt;</twComp><twBEL>color_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>color_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N71</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o1152</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y47.C6</twSite><twDelType>net</twDelType><twFanCnt>405</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_118&lt;3&gt;</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o126</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">3.028</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o_mmx_out9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_314&lt;3&gt;</twComp><twBEL>Mmux_AN[2]_PWR_7_o_mux_306_OUT120</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.DX</twSite><twDelType>net</twDelType><twFanCnt>436</twFanCnt><twDelInfo twEdge="twRising">6.187</twDelInfo><twComp>mode_40char_prior[6]_AND_11_o_mmx_out6</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>line_odd_84&lt;3&gt;</twComp><twBEL>line_odd_84_3</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>12.390</twRouteDel><twTotDel>13.841</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>265.491</twSlack><twSrc BELType="FF">color_counter_0</twSrc><twDest BELType="FF">line_odd_84_3</twDest><twTotPathDel>13.767</twTotPathDel><twClkSkew dest = "0.441" src = "0.448">0.007</twClkSkew><twDelConst>279.300</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>color_counter_0</twSrc><twDest BELType='FF'>line_odd_84_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.650">color_clock</twSrcClk><twPathDel><twSite>SLICE_X28Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>color_counter&lt;3&gt;</twComp><twBEL>color_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>165</twFanCnt><twDelInfo twEdge="twRising">2.824</twDelInfo><twComp>color_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>colpf_3&lt;3&gt;</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o126_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_118&lt;3&gt;</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o126</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">3.028</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o_mmx_out9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_314&lt;3&gt;</twComp><twBEL>Mmux_AN[2]_PWR_7_o_mux_306_OUT120</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.DX</twSite><twDelType>net</twDelType><twFanCnt>436</twFanCnt><twDelInfo twEdge="twRising">6.187</twDelInfo><twComp>mode_40char_prior[6]_AND_11_o_mmx_out6</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>line_odd_84&lt;3&gt;</twComp><twBEL>line_odd_84_3</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>12.573</twRouteDel><twTotDel>13.767</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="40" iCriticalPaths="0" sType="EndPoint">Paths for end point line_odd_110_3 (SLICE_X50Y59.AX), 40 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>264.972</twSlack><twSrc BELType="FF">color_counter_0</twSrc><twDest BELType="FF">line_odd_110_3</twDest><twTotPathDel>14.368</twTotPathDel><twClkSkew dest = "0.523" src = "0.448">-0.075</twClkSkew><twDelConst>279.300</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>color_counter_0</twSrc><twDest BELType='FF'>line_odd_110_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.650">color_clock</twSrcClk><twPathDel><twSite>SLICE_X28Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>color_counter&lt;3&gt;</twComp><twBEL>color_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>165</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>color_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_odd_125&lt;3&gt;</twComp><twBEL>LEDS&lt;1&gt;91</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y48.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>LEDS&lt;1&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pix_previous&lt;3&gt;</twComp><twBEL>LEDS&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>LEDS&lt;1&gt;_mmx_out2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_118&lt;3&gt;</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o126</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">3.028</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o_mmx_out9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_314&lt;3&gt;</twComp><twBEL>Mmux_AN[2]_PWR_7_o_mux_306_OUT120</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>436</twFanCnt><twDelInfo twEdge="twRising">6.110</twDelInfo><twComp>mode_40char_prior[6]_AND_11_o_mmx_out6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>line_odd_110&lt;0&gt;</twComp><twBEL>line_odd_110_3</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>12.894</twRouteDel><twTotDel>14.368</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>265.553</twSlack><twSrc BELType="FF">color_counter_3</twSrc><twDest BELType="FF">line_odd_110_3</twDest><twTotPathDel>13.787</twTotPathDel><twClkSkew dest = "0.523" src = "0.448">-0.075</twClkSkew><twDelConst>279.300</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>color_counter_3</twSrc><twDest BELType='FF'>line_odd_110_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.650">color_clock</twSrcClk><twPathDel><twSite>SLICE_X28Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>color_counter&lt;3&gt;</twComp><twBEL>color_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>color_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N71</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o1152</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y47.C6</twSite><twDelType>net</twDelType><twFanCnt>405</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_118&lt;3&gt;</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o126</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">3.028</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o_mmx_out9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_314&lt;3&gt;</twComp><twBEL>Mmux_AN[2]_PWR_7_o_mux_306_OUT120</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>436</twFanCnt><twDelInfo twEdge="twRising">6.110</twDelInfo><twComp>mode_40char_prior[6]_AND_11_o_mmx_out6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>line_odd_110&lt;0&gt;</twComp><twBEL>line_odd_110_3</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>12.313</twRouteDel><twTotDel>13.787</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>265.627</twSlack><twSrc BELType="FF">color_counter_0</twSrc><twDest BELType="FF">line_odd_110_3</twDest><twTotPathDel>13.713</twTotPathDel><twClkSkew dest = "0.523" src = "0.448">-0.075</twClkSkew><twDelConst>279.300</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>color_counter_0</twSrc><twDest BELType='FF'>line_odd_110_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.650">color_clock</twSrcClk><twPathDel><twSite>SLICE_X28Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>color_counter&lt;3&gt;</twComp><twBEL>color_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>165</twFanCnt><twDelInfo twEdge="twRising">2.824</twDelInfo><twComp>color_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>colpf_3&lt;3&gt;</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o126_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_118&lt;3&gt;</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o126</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">3.028</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o_mmx_out9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_314&lt;3&gt;</twComp><twBEL>Mmux_AN[2]_PWR_7_o_mux_306_OUT120</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>436</twFanCnt><twDelInfo twEdge="twRising">6.110</twDelInfo><twComp>mode_40char_prior[6]_AND_11_o_mmx_out6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>line_odd_110&lt;0&gt;</twComp><twBEL>line_odd_110_3</twBEL></twPathDel><twLogDel>1.217</twLogDel><twRouteDel>12.496</twRouteDel><twTotDel>13.713</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="40" iCriticalPaths="0" sType="EndPoint">Paths for end point line_even_84_3 (SLICE_X38Y70.DX), 40 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>264.984</twSlack><twSrc BELType="FF">color_counter_0</twSrc><twDest BELType="FF">line_even_84_3</twDest><twTotPathDel>14.279</twTotPathDel><twClkSkew dest = "0.446" src = "0.448">0.002</twClkSkew><twDelConst>279.300</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>color_counter_0</twSrc><twDest BELType='FF'>line_even_84_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.650">color_clock</twSrcClk><twPathDel><twSite>SLICE_X28Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>color_counter&lt;3&gt;</twComp><twBEL>color_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>165</twFanCnt><twDelInfo twEdge="twRising">2.773</twDelInfo><twComp>color_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_odd_125&lt;3&gt;</twComp><twBEL>LEDS&lt;1&gt;91</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y48.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>LEDS&lt;1&gt;9</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>pix_previous&lt;3&gt;</twComp><twBEL>LEDS&lt;1&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>LEDS&lt;1&gt;_mmx_out2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_118&lt;3&gt;</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o126</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">3.028</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o_mmx_out9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_314&lt;3&gt;</twComp><twBEL>Mmux_AN[2]_PWR_7_o_mux_306_OUT120</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y70.DX</twSite><twDelType>net</twDelType><twFanCnt>436</twFanCnt><twDelInfo twEdge="twRising">6.021</twDelInfo><twComp>mode_40char_prior[6]_AND_11_o_mmx_out6</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>line_even_84&lt;3&gt;</twComp><twBEL>line_even_84_3</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>12.805</twRouteDel><twTotDel>14.279</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>265.565</twSlack><twSrc BELType="FF">color_counter_3</twSrc><twDest BELType="FF">line_even_84_3</twDest><twTotPathDel>13.698</twTotPathDel><twClkSkew dest = "0.446" src = "0.448">0.002</twClkSkew><twDelConst>279.300</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>color_counter_3</twSrc><twDest BELType='FF'>line_even_84_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.650">color_clock</twSrcClk><twPathDel><twSite>SLICE_X28Y38.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>color_counter&lt;3&gt;</twComp><twBEL>color_counter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y38.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>color_counter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N71</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y38.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o1152</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y47.C6</twSite><twDelType>net</twDelType><twFanCnt>405</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_118&lt;3&gt;</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o126</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">3.028</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o_mmx_out9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_314&lt;3&gt;</twComp><twBEL>Mmux_AN[2]_PWR_7_o_mux_306_OUT120</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y70.DX</twSite><twDelType>net</twDelType><twFanCnt>436</twFanCnt><twDelInfo twEdge="twRising">6.021</twDelInfo><twComp>mode_40char_prior[6]_AND_11_o_mmx_out6</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>line_even_84&lt;3&gt;</twComp><twBEL>line_even_84_3</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>12.224</twRouteDel><twTotDel>13.698</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>265.639</twSlack><twSrc BELType="FF">color_counter_0</twSrc><twDest BELType="FF">line_even_84_3</twDest><twTotPathDel>13.624</twTotPathDel><twClkSkew dest = "0.446" src = "0.448">0.002</twClkSkew><twDelConst>279.300</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>color_counter_0</twSrc><twDest BELType='FF'>line_even_84_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.650">color_clock</twSrcClk><twPathDel><twSite>SLICE_X28Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>color_counter&lt;3&gt;</twComp><twBEL>color_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>165</twFanCnt><twDelInfo twEdge="twRising">2.824</twDelInfo><twComp>color_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>colpf_3&lt;3&gt;</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o126_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y47.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y47.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_118&lt;3&gt;</twComp><twBEL>GND_7_o_GND_7_o_OR_20_o126</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">3.028</twDelInfo><twComp>GND_7_o_GND_7_o_OR_20_o_mmx_out9</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>line_even_314&lt;3&gt;</twComp><twBEL>Mmux_AN[2]_PWR_7_o_mux_306_OUT120</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y70.DX</twSite><twDelType>net</twDelType><twFanCnt>436</twFanCnt><twDelInfo twEdge="twRising">6.021</twDelInfo><twComp>mode_40char_prior[6]_AND_11_o_mmx_out6</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>line_even_84&lt;3&gt;</twComp><twBEL>line_even_84_3</twBEL></twPathDel><twLogDel>1.217</twLogDel><twRouteDel>12.407</twRouteDel><twTotDel>13.624</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;OSC_IBUFG&quot; PERIOD = 279.3 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point AN_decoding.temp2_0 (SLICE_X35Y39.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">AN_decoding.temp2_0</twSrc><twDest BELType="FF">AN_decoding.temp2_0</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>AN_decoding.temp2_0</twSrc><twDest BELType='FF'>AN_decoding.temp2_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y39.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twSrcClk><twPathDel><twSite>SLICE_X35Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>AN_decoding.temp2&lt;3&gt;</twComp><twBEL>AN_decoding.temp2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y39.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>AN_decoding.temp2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>AN_decoding.temp2&lt;3&gt;</twComp><twBEL>Mmux_AN[2]_PWR_7_o_mux_306_OUT127</twBEL><twBEL>AN_decoding.temp2_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point AN_decoding.temp2_3 (SLICE_X35Y39.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">AN_decoding.temp2_3</twSrc><twDest BELType="FF">AN_decoding.temp2_3</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>AN_decoding.temp2_3</twSrc><twDest BELType='FF'>AN_decoding.temp2_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y39.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twSrcClk><twPathDel><twSite>SLICE_X35Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>AN_decoding.temp2&lt;3&gt;</twComp><twBEL>AN_decoding.temp2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y39.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>AN_decoding.temp2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>AN_decoding.temp2&lt;3&gt;</twComp><twBEL>Mmux_AN[2]_PWR_7_o_mux_306_OUT4</twBEL><twBEL>AN_decoding.temp2_3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point AN_decoding.temp2_5 (SLICE_X31Y38.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.439</twSlack><twSrc BELType="FF">AN_decoding.temp2_5</twSrc><twDest BELType="FF">AN_decoding.temp2_5</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>AN_decoding.temp2_5</twSrc><twDest BELType='FF'>AN_decoding.temp2_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y38.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twSrcClk><twPathDel><twSite>SLICE_X31Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>AN_decoding.temp2&lt;7&gt;</twComp><twBEL>AN_decoding.temp2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>AN_decoding.temp2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>AN_decoding.temp2&lt;7&gt;</twComp><twBEL>Mmux_AN[2]_PWR_7_o_mux_306_OUT61</twBEL><twBEL>AN_decoding.temp2_5</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.026</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="418.950">color_clock</twDestClk><twPctLog>94.1</twPctLog><twPctRoute>5.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;OSC_IBUFG&quot; PERIOD = 279.3 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tbcper_I" slack="277.570" period="279.300" constraintValue="279.300" deviceLimit="1.730" freqLimit="578.035" physResource="BUFG_OSC/I0" logResource="BUFG_OSC/I0" locationPin="BUFGMUX_X3Y7.I0" clockNet="OSC_IBUFG"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tockper" slack="277.661" period="279.300" constraintValue="279.300" deviceLimit="1.639" freqLimit="610.128" physResource="gtia_hblank_1/CLK0" logResource="gtia_hblank_1/CK0" locationPin="OLOGIC_X4Y71.CLK0" clockNet="color_clock"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tockper" slack="277.661" period="279.300" constraintValue="279.300" deviceLimit="1.639" freqLimit="610.128" physResource="gtia_vsync_1/CLK0" logResource="gtia_vsync_1/CK0" locationPin="OLOGIC_X2Y70.CLK0" clockNet="color_clock"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;CLK32&quot; PERIOD = 31.25 ns |" ScopeName="">NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.250" period="31.250" constraintValue="15.625" deviceLimit="5.000" physResource="dvid_clock/PrescalerPLL/PLL_ADV/CLKIN1" logResource="dvid_clock/PrescalerPLL/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="dvid_clock/PrescalerPLL/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="37" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.250" period="31.250" constraintValue="15.625" deviceLimit="5.000" physResource="dvid_clock/PrescalerPLL/PLL_ADV/CLKIN1" logResource="dvid_clock/PrescalerPLL/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="dvid_clock/PrescalerPLL/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="38" type="MAXPERIOD" name="Tpllper_CLKIN" slack="21.380" period="31.250" constraintValue="31.250" deviceLimit="52.630" freqLimit="19.001" physResource="dvid_clock/PrescalerPLL/PLL_ADV/CLKIN1" logResource="dvid_clock/PrescalerPLL/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN2" clockNet="dvid_clock/PrescalerPLL/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from  NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%;  multiplied by 1.07 to 33.482 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from
 NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%;
 multiplied by 1.07 to 33.482 nS  
</twPinLimitBanner><twPinLimit anchorID="41" type="MAXPERIOD" name="Tpllper_CLKIN" slack="19.148" period="33.482" constraintValue="33.482" deviceLimit="52.630" freqLimit="19.001" physResource="dvid_clock/ClockGenPLL/PLL_ADV/CLKIN1" logResource="dvid_clock/ClockGenPLL/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="dvid_clock/prescale_out_buf"/><twPinLimit anchorID="42" type="MAXPERIOD" name="Tpllper_CLKFB" slack="19.148" period="33.482" constraintValue="33.482" deviceLimit="52.630" freqLimit="19.001" physResource="dvid_clock/ClockGenPLL/PLL_ADV/CLKFBOUT" logResource="dvid_clock/ClockGenPLL/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y1.CLKFBOUT" clockNet="dvid_clock/pll_fbout"/><twPinLimit anchorID="43" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="23.482" period="33.482" constraintValue="16.741" deviceLimit="5.000" physResource="dvid_clock/ClockGenPLL/PLL_ADV/CLKIN1" logResource="dvid_clock/ClockGenPLL/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="dvid_clock/prescale_out_buf"/></twPinLimitRpt></twConst><twConst anchorID="44" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;dvid_clock/pll_clk10x&quot; derived from  PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS    divided by 9.50 to 3.524 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.952</twMinPer></twConstHead><twPinLimitRpt anchorID="45"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;dvid_clock/pll_clk10x&quot; derived from
 PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS  
 divided by 9.50 to 3.524 nS  
</twPinLimitBanner><twPinLimit anchorID="46" type="MINPERIOD" name="Tbccko_PLLIN" slack="2.572" period="3.524" constraintValue="3.524" deviceLimit="0.952" freqLimit="1050.420" physResource="dvid_clock/Clk10x_buf/PLLIN" logResource="dvid_clock/Clk10x_buf/PLLIN" locationPin="BUFPLL_X1Y5.PLLIN" clockNet="dvid_clock/pll_clk10x"/><twPinLimit anchorID="47" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.599" period="3.524" constraintValue="3.524" deviceLimit="0.925" freqLimit="1081.081" physResource="dvid_clock/ClockGenPLL/PLL_ADV/CLKOUT0" logResource="dvid_clock/ClockGenPLL/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="dvid_clock/pll_clk10x"/><twPinLimit anchorID="48" type="MAXPERIOD" name="Tpllper_CLKOUT(Foutmin)" slack="316.476" period="3.524" constraintValue="3.524" deviceLimit="320.000" freqLimit="3.125" physResource="dvid_clock/ClockGenPLL/PLL_ADV/CLKOUT0" logResource="dvid_clock/ClockGenPLL/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="dvid_clock/pll_clk10x"/></twPinLimitRpt></twConst><twConst anchorID="49" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;PixelClk10&quot; derived from  PERIOD analysis for net &quot;dvid_clock/pll_clk10x&quot; derived from PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS   divided by 9.50 to 3.524 nS    duty cycle corrected to 3.524 nS  HIGH 1.762 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="50"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;PixelClk10&quot; derived from
 PERIOD analysis for net &quot;dvid_clock/pll_clk10x&quot; derived from PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS   divided by 9.50 to 3.524 nS  
 duty cycle corrected to 3.524 nS  HIGH 1.762 nS 
</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;dvid_clock/pll_clk2x&quot; derived from  PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS    divided by 1.90 to 17.622 nS   </twConstName><twItemCnt>99</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>99</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.795</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DVI_D/SER_Clock/MasterSerDes (OLOGIC_X21Y69.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.827</twSlack><twSrc BELType="FF">DVI_D/SER_Clock/HalfData_4</twSrc><twDest BELType="FF">DVI_D/SER_Clock/MasterSerDes</twDest><twTotPathDel>2.629</twTotPathDel><twClkSkew dest = "0.154" src = "0.158">0.004</twClkSkew><twDelConst>17.622</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.316" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.162</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DVI_D/SER_Clock/HalfData_4</twSrc><twDest BELType='FF'>DVI_D/SER_Clock/MasterSerDes</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PixelClk2</twSrcClk><twPathDel><twSite>SLICE_X50Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>DVI_D/SER_Clock/HalfData&lt;4&gt;</twComp><twBEL>DVI_D/SER_Clock/HalfData_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X21Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.206</twDelInfo><twComp>DVI_D/SER_Clock/HalfData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X21Y69.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>DVI_D/SER_Clock/MasterSerDes</twComp><twBEL>DVI_D/SER_Clock/MasterSerDes</twBEL></twPathDel><twLogDel>0.423</twLogDel><twRouteDel>2.206</twRouteDel><twTotDel>2.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.622">PixelClk2</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DVI_D/SER_Clock/SlaveSerDes (OLOGIC_X21Y68.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.868</twSlack><twSrc BELType="FF">DVI_D/SER_Clock/HalfData_4</twSrc><twDest BELType="FF">DVI_D/SER_Clock/SlaveSerDes</twDest><twTotPathDel>2.588</twTotPathDel><twClkSkew dest = "0.154" src = "0.158">0.004</twClkSkew><twDelConst>17.622</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.316" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.162</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DVI_D/SER_Clock/HalfData_4</twSrc><twDest BELType='FF'>DVI_D/SER_Clock/SlaveSerDes</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PixelClk2</twSrcClk><twPathDel><twSite>SLICE_X50Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>DVI_D/SER_Clock/HalfData&lt;4&gt;</twComp><twBEL>DVI_D/SER_Clock/HalfData_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X21Y68.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.177</twDelInfo><twComp>DVI_D/SER_Clock/HalfData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X21Y68.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.036</twDelInfo><twComp>DVI_D/SER_Clock/SlaveSerDes</twComp><twBEL>DVI_D/SER_Clock/SlaveSerDes</twBEL></twPathDel><twLogDel>0.411</twLogDel><twRouteDel>2.177</twRouteDel><twTotDel>2.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.622">PixelClk2</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DVI_D/SER_Clock/SlaveSerDes (OLOGIC_X21Y68.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.886</twSlack><twSrc BELType="FF">DVI_D/SER_Clock/HalfData_4</twSrc><twDest BELType="FF">DVI_D/SER_Clock/SlaveSerDes</twDest><twTotPathDel>2.570</twTotPathDel><twClkSkew dest = "0.154" src = "0.158">0.004</twClkSkew><twDelConst>17.622</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.316" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.162</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DVI_D/SER_Clock/HalfData_4</twSrc><twDest BELType='FF'>DVI_D/SER_Clock/SlaveSerDes</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PixelClk2</twSrcClk><twPathDel><twSite>SLICE_X50Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>DVI_D/SER_Clock/HalfData&lt;4&gt;</twComp><twBEL>DVI_D/SER_Clock/HalfData_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X21Y68.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>DVI_D/SER_Clock/HalfData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X21Y68.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>DVI_D/SER_Clock/SlaveSerDes</twComp><twBEL>DVI_D/SER_Clock/SlaveSerDes</twBEL></twPathDel><twLogDel>0.423</twLogDel><twRouteDel>2.147</twRouteDel><twTotDel>2.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="17.622">PixelClk2</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;dvid_clock/pll_clk2x&quot; derived from
 PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS  
 divided by 1.90 to 17.622 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DVI_D/SER_Green/FullData_4 (SLICE_X42Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">DVI_D/CE_Green/Encoded_9</twSrc><twDest BELType="FF">DVI_D/SER_Green/FullData_4</twDest><twTotPathDel>0.401</twTotPathDel><twClkSkew dest = "0.932" src = "0.849">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.366" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.307</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DVI_D/CE_Green/Encoded_9</twSrc><twDest BELType='FF'>DVI_D/SER_Green/FullData_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X43Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DVI_D/CE_Green/Encoded&lt;9&gt;</twComp><twBEL>DVI_D/CE_Green/Encoded_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>DVI_D/CE_Green/Encoded&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>DVI_D/SER_Green/FullData&lt;4&gt;</twComp><twBEL>DVI_D/SER_Green/FullData_4</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.162</twRouteDel><twTotDel>0.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PixelClk2</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DVI_D/SER_Green/FullData_0 (SLICE_X44Y70.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="FF">DVI_D/CE_Green/Encoded_5</twSrc><twDest BELType="FF">DVI_D/SER_Green/FullData_0</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew dest = "0.945" src = "0.865">-0.080</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.366" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.307</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DVI_D/CE_Green/Encoded_5</twSrc><twDest BELType='FF'>DVI_D/SER_Green/FullData_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X44Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DVI_D/CE_Green/Encoded&lt;7&gt;</twComp><twBEL>DVI_D/CE_Green/Encoded_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>DVI_D/CE_Green/Encoded&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DVI_D/SER_Green/FullData&lt;3&gt;</twComp><twBEL>DVI_D/SER_Green/FullData_0</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.215</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PixelClk2</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DVI_D/SER_Green/FullData_3 (SLICE_X44Y70.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.082</twSlack><twSrc BELType="FF">DVI_D/CE_Green/Encoded_8</twSrc><twDest BELType="FF">DVI_D/SER_Green/FullData_3</twDest><twTotPathDel>0.475</twTotPathDel><twClkSkew dest = "0.945" src = "0.859">-0.086</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.366" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.307</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DVI_D/CE_Green/Encoded_8</twSrc><twDest BELType='FF'>DVI_D/SER_Green/FullData_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X44Y71.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>DVI_D/CE_Green/Encoded&lt;2&gt;</twComp><twBEL>DVI_D/CE_Green/Encoded_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y70.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.189</twDelInfo><twComp>DVI_D/CE_Green/Encoded&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DVI_D/SER_Green/FullData&lt;3&gt;</twComp><twBEL>DVI_D/SER_Green/FullData_3</twBEL></twPathDel><twLogDel>0.286</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PixelClk2</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;dvid_clock/pll_clk2x&quot; derived from
 PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS  
 divided by 1.90 to 17.622 nS  
</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="15.892" period="17.622" constraintValue="17.622" deviceLimit="1.730" freqLimit="578.035" physResource="dvid_clock/Clk2x_buf/I0" logResource="dvid_clock/Clk2x_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="dvid_clock/pll_clk2x"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="16.697" period="17.622" constraintValue="17.622" deviceLimit="0.925" freqLimit="1081.081" physResource="dvid_clock/ClockGenPLL/PLL_ADV/CLKOUT1" logResource="dvid_clock/ClockGenPLL/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="dvid_clock/pll_clk2x"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tcp" slack="17.192" period="17.622" constraintValue="17.622" deviceLimit="0.430" freqLimit="2325.581" physResource="DVI_D/SER_Blue/FullData&lt;4&gt;/CLK" logResource="DVI_D/SER_Blue/FullData_4/CK" locationPin="SLICE_X32Y64.CLK" clockNet="PixelClk2"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;dvid_clock/pll_clk1x&quot; derived from  PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS    multiplied by 1.05 to 35.244 nS   </twConstName><twItemCnt>961211040</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1726</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>22.276</twMinPer></twConstHead><twPathRptBanner iPaths="8362026" iCriticalPaths="0" sType="EndPoint">Paths for end point DVI_D/CE_Green/NewCnt_30 (SLICE_X6Y67.CX), 8362026 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.230</twSlack><twSrc BELType="FF">DVI_D/CE_Green/Cnt_12</twSrc><twDest BELType="FF">DVI_D/CE_Green/NewCnt_30</twDest><twTotPathDel>11.272</twTotPathDel><twClkSkew dest = "0.507" src = "0.440">-0.067</twClkSkew><twDelConst>17.622</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.366" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DVI_D/CE_Green/Cnt_12</twSrc><twDest BELType='FF'>DVI_D/CE_Green/NewCnt_30</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X46Y64.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="17.622">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X46Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;15&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;15&gt;</twComp><twBEL>DVI_D/CE_Green/Msub_n021612</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>DVI_D/CE_Green/Msub_n021612</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;15&gt;</twComp><twBEL>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;19&gt;</twComp><twBEL>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;23&gt;</twComp><twBEL>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;_22</twBEL><twBEL>DVI_D/CE_Green/n0216&lt;21&gt;_rt.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y60.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y60.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>line_odd_100&lt;0&gt;</twComp><twBEL>DVI_D/CE_Green/n0216&lt;21&gt;_rt</twBEL><twBEL>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>line_odd_111&lt;0&gt;</twComp><twBEL>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>line_odd_103&lt;0&gt;</twComp><twBEL>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.667</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_add_42_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;30&gt;</twComp><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT242</twBEL><twBEL>DVI_D/CE_Green/NewCnt_30</twBEL></twPathDel><twLogDel>2.518</twLogDel><twRouteDel>8.754</twRouteDel><twTotDel>11.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.230</twSlack><twSrc BELType="FF">DVI_D/CE_Green/Cnt_12</twSrc><twDest BELType="FF">DVI_D/CE_Green/NewCnt_30</twDest><twTotPathDel>11.272</twTotPathDel><twClkSkew dest = "0.507" src = "0.440">-0.067</twClkSkew><twDelConst>17.622</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.366" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DVI_D/CE_Green/Cnt_12</twSrc><twDest BELType='FF'>DVI_D/CE_Green/NewCnt_30</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X46Y64.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="17.622">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X46Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;15&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;15&gt;</twComp><twBEL>DVI_D/CE_Green/Msub_n021612</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>DVI_D/CE_Green/Msub_n021612</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;15&gt;</twComp><twBEL>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;19&gt;</twComp><twBEL>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;23&gt;</twComp><twBEL>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y61.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;27&gt;</twComp><twBEL>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;_26</twBEL><twBEL>DVI_D/CE_Green/n0216&lt;25&gt;_rt.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y61.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>line_odd_111&lt;0&gt;</twComp><twBEL>DVI_D/CE_Green/n0216&lt;25&gt;_rt</twBEL><twBEL>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>line_odd_103&lt;0&gt;</twComp><twBEL>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.667</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_add_42_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;30&gt;</twComp><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT242</twBEL><twBEL>DVI_D/CE_Green/NewCnt_30</twBEL></twPathDel><twLogDel>2.518</twLogDel><twRouteDel>8.754</twRouteDel><twTotDel>11.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.234</twSlack><twSrc BELType="FF">DVI_D/CE_Green/Cnt_12</twSrc><twDest BELType="FF">DVI_D/CE_Green/NewCnt_30</twDest><twTotPathDel>11.268</twTotPathDel><twClkSkew dest = "0.507" src = "0.440">-0.067</twClkSkew><twDelConst>17.622</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.366" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DVI_D/CE_Green/Cnt_12</twSrc><twDest BELType='FF'>DVI_D/CE_Green/NewCnt_30</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X46Y64.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="17.622">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X46Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;15&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;15&gt;</twComp><twBEL>DVI_D/CE_Green/Msub_n021612</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>DVI_D/CE_Green/Msub_n021612</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y58.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;15&gt;</twComp><twBEL>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;15</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;19&gt;</twComp><twBEL>DVI_D/CE_Green/Msub_n0216_cy&lt;0&gt;_18</twBEL><twBEL>DVI_D/CE_Green/n0216&lt;17&gt;_rt.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>DVI_D/CE_Green/n0216&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y59.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>line_odd_110&lt;0&gt;</twComp><twBEL>DVI_D/CE_Green/n0216&lt;17&gt;_rt</twBEL><twBEL>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_cy&lt;20&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_cy&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>line_odd_100&lt;0&gt;</twComp><twBEL>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_cy&lt;24&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_cy&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>line_odd_111&lt;0&gt;</twComp><twBEL>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_cy&lt;28&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_cy&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y62.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>line_odd_103&lt;0&gt;</twComp><twBEL>DVI_D/CE_Green/Madd_Cnt[31]_GND_18_o_add_42_OUT_xor&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.667</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_add_42_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.176</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;30&gt;</twComp><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT242</twBEL><twBEL>DVI_D/CE_Green/NewCnt_30</twBEL></twPathDel><twLogDel>2.518</twLogDel><twRouteDel>8.750</twRouteDel><twTotDel>11.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7052" iCriticalPaths="0" sType="EndPoint">Paths for end point DVI_D/CE_Green/NewCnt_30 (SLICE_X6Y67.D1), 7052 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.484</twSlack><twSrc BELType="FF">DVI_D/CE_Green/Cnt_21</twSrc><twDest BELType="FF">DVI_D/CE_Green/NewCnt_30</twDest><twTotPathDel>11.059</twTotPathDel><twClkSkew dest = "0.507" src = "0.399">-0.108</twClkSkew><twDelConst>17.622</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.366" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DVI_D/CE_Green/Cnt_21</twSrc><twDest BELType='FF'>DVI_D/CE_Green/NewCnt_30</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y70.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="17.622">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X43Y70.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;27&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;19&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;23&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DVI_D/CE_Green/Encoded&lt;2&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">6.762</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;30&gt;</twComp><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT242_F</twBEL><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT242</twBEL><twBEL>DVI_D/CE_Green/NewCnt_30</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>9.551</twRouteDel><twTotDel>11.059</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.640</twSlack><twSrc BELType="FF">DVI_D/CE_Green/Cnt_10</twSrc><twDest BELType="FF">DVI_D/CE_Green/NewCnt_30</twDest><twTotPathDel>10.865</twTotPathDel><twClkSkew dest = "0.507" src = "0.437">-0.070</twClkSkew><twDelConst>17.622</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.366" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DVI_D/CE_Green/Cnt_10</twSrc><twDest BELType='FF'>DVI_D/CE_Green/NewCnt_30</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y63.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="17.622">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X46Y63.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;7&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o6</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o6</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;23&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DVI_D/CE_Green/Encoded&lt;2&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">6.762</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;30&gt;</twComp><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT242_F</twBEL><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT242</twBEL><twBEL>DVI_D/CE_Green/NewCnt_30</twBEL></twPathDel><twLogDel>1.535</twLogDel><twRouteDel>9.330</twRouteDel><twTotDel>10.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.647</twSlack><twSrc BELType="FF">DVI_D/CE_Green/Cnt_16</twSrc><twDest BELType="FF">DVI_D/CE_Green/NewCnt_30</twDest><twTotPathDel>10.886</twTotPathDel><twClkSkew dest = "0.507" src = "0.409">-0.098</twClkSkew><twDelConst>17.622</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.366" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DVI_D/CE_Green/Cnt_16</twSrc><twDest BELType='FF'>DVI_D/CE_Green/NewCnt_30</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y65.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="17.622">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X43Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;19&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;15&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;23&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DVI_D/CE_Green/Encoded&lt;2&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">6.762</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;30&gt;</twComp><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT242_F</twBEL><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT242</twBEL><twBEL>DVI_D/CE_Green/NewCnt_30</twBEL></twPathDel><twLogDel>1.382</twLogDel><twRouteDel>9.504</twRouteDel><twTotDel>10.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7052" iCriticalPaths="0" sType="EndPoint">Paths for end point DVI_D/CE_Green/NewCnt_20 (SLICE_X6Y68.C3), 7052 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.639</twSlack><twSrc BELType="FF">DVI_D/CE_Green/Cnt_21</twSrc><twDest BELType="FF">DVI_D/CE_Green/NewCnt_20</twDest><twTotPathDel>10.902</twTotPathDel><twClkSkew dest = "0.505" src = "0.399">-0.106</twClkSkew><twDelConst>17.622</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.366" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DVI_D/CE_Green/Cnt_21</twSrc><twDest BELType='FF'>DVI_D/CE_Green/NewCnt_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y70.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="17.622">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X43Y70.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;27&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y65.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;19&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y70.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;23&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DVI_D/CE_Green/Encoded&lt;2&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.C3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">6.612</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;20&gt;</twComp><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT132_G</twBEL><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT132</twBEL><twBEL>DVI_D/CE_Green/NewCnt_20</twBEL></twPathDel><twLogDel>1.501</twLogDel><twRouteDel>9.401</twRouteDel><twTotDel>10.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.795</twSlack><twSrc BELType="FF">DVI_D/CE_Green/Cnt_10</twSrc><twDest BELType="FF">DVI_D/CE_Green/NewCnt_20</twDest><twTotPathDel>10.708</twTotPathDel><twClkSkew dest = "0.505" src = "0.437">-0.068</twClkSkew><twDelConst>17.622</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.366" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DVI_D/CE_Green/Cnt_10</twSrc><twDest BELType='FF'>DVI_D/CE_Green/NewCnt_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y63.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="17.622">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X46Y63.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;7&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o6</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o6</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;23&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DVI_D/CE_Green/Encoded&lt;2&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.C3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">6.612</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;20&gt;</twComp><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT132_G</twBEL><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT132</twBEL><twBEL>DVI_D/CE_Green/NewCnt_20</twBEL></twPathDel><twLogDel>1.528</twLogDel><twRouteDel>9.180</twRouteDel><twTotDel>10.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.802</twSlack><twSrc BELType="FF">DVI_D/CE_Green/Cnt_16</twSrc><twDest BELType="FF">DVI_D/CE_Green/NewCnt_20</twDest><twTotPathDel>10.729</twTotPathDel><twClkSkew dest = "0.505" src = "0.409">-0.096</twClkSkew><twDelConst>17.622</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.366" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.187</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DVI_D/CE_Green/Cnt_16</twSrc><twDest BELType='FF'>DVI_D/CE_Green/NewCnt_20</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y65.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="17.622">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X43Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;19&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DVI_D/CE_Green/Cnt&lt;15&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y70.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;23&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DVI_D/CE_Green/Encoded&lt;2&gt;</twComp><twBEL>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y68.C3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">6.612</twDelInfo><twComp>DVI_D/CE_Green/Cnt[31]_GND_18_o_OR_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DVI_D/CE_Green/NewCnt&lt;20&gt;</twComp><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT132_G</twBEL><twBEL>DVI_D/CE_Green/Mmux_Cnt[31]_Cnt[31]_mux_55_OUT132</twBEL><twBEL>DVI_D/CE_Green/NewCnt_20</twBEL></twPathDel><twLogDel>1.375</twLogDel><twRouteDel>9.354</twRouteDel><twTotDel>10.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;dvid_clock/pll_clk1x&quot; derived from
 PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS  
 multiplied by 1.05 to 35.244 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CLK_14M (SLICE_X53Y34.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">CLK_14M</twSrc><twDest BELType="FF">CLK_14M</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CLK_14M</twSrc><twDest BELType='FF'>CLK_14M</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X53Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CLK_14M</twComp><twBEL>CLK_14M</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>CLK_14M</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y34.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>CLK_14M</twComp><twBEL>CLK_14M_INV_110_o1_INV_0</twBEL><twBEL>CLK_14M</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Vga_gen/v_count_9 (SLICE_X24Y51.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.509</twSlack><twSrc BELType="FF">Vga_gen/v_count_9</twSrc><twDest BELType="FF">Vga_gen/v_count_9</twDest><twTotPathDel>0.509</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Vga_gen/v_count_9</twSrc><twDest BELType='FF'>Vga_gen/v_count_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X24Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Vga_gen/v_count&lt;9&gt;</twComp><twBEL>Vga_gen/v_count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>Vga_gen/v_count&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y51.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Vga_gen/v_count&lt;9&gt;</twComp><twBEL>Vga_gen/Mcount_v_count_lut&lt;9&gt;</twBEL><twBEL>Vga_gen/Mcount_v_count_xor&lt;9&gt;</twBEL><twBEL>Vga_gen/v_count_9</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twDestClk><twPctLog>85.3</twPctLog><twPctRoute>14.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Vga_gen/v_count_1 (SLICE_X24Y49.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">Vga_gen/v_count_1</twSrc><twDest BELType="FF">Vga_gen/v_count_1</twDest><twTotPathDel>0.518</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Vga_gen/v_count_1</twSrc><twDest BELType='FF'>Vga_gen/v_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twSrcClk><twPathDel><twSite>SLICE_X24Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Vga_gen/v_count&lt;3&gt;</twComp><twBEL>Vga_gen/v_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.084</twDelInfo><twComp>Vga_gen/v_count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Vga_gen/v_count&lt;3&gt;</twComp><twBEL>Vga_gen/Mcount_v_count_lut&lt;1&gt;</twBEL><twBEL>Vga_gen/Mcount_v_count_cy&lt;3&gt;</twBEL><twBEL>Vga_gen/v_count_1</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.084</twRouteDel><twTotDel>0.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="35.244">PixelClk</twDestClk><twPctLog>83.8</twPctLog><twPctRoute>16.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;dvid_clock/pll_clk1x&quot; derived from
 PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS  
 multiplied by 1.05 to 35.244 nS  
</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Tbcper_I" slack="33.514" period="35.244" constraintValue="35.244" deviceLimit="1.730" freqLimit="578.035" physResource="dvid_clock/Clk1x_buf/I0" logResource="dvid_clock/Clk1x_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="dvid_clock/pll_clk1x"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="34.814" period="35.244" constraintValue="35.244" deviceLimit="0.430" freqLimit="2325.581" physResource="Vga_gen/v_count&lt;3&gt;/CLK" logResource="Vga_gen/v_count_0/CK" locationPin="SLICE_X24Y49.CLK" clockNet="PixelClk"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="34.814" period="35.244" constraintValue="35.244" deviceLimit="0.430" freqLimit="2325.581" physResource="Vga_gen/v_count&lt;3&gt;/CLK" logResource="Vga_gen/v_count_1/CK" locationPin="SLICE_X24Y49.CLK" clockNet="PixelClk"/></twPinLimitRpt></twConst><twConst anchorID="97" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_O2 = PERIOD &quot;O2&quot; 1.74 MHz HIGH 50%;" ScopeName="">TS_O2 = PERIOD TIMEGRP &quot;O2&quot; 1.74 MHz HIGH 50%;</twConstName><twItemCnt>240</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>86</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.906</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point colpm_1_2 (SLICE_X47Y61.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>569.806</twSlack><twSrc BELType="FF">dma_counter_1</twSrc><twDest BELType="FF">colpm_1_2</twDest><twTotPathDel>4.917</twTotPathDel><twClkSkew dest = "0.327" src = "0.281">-0.046</twClkSkew><twDelConst>574.712</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dma_counter_1</twSrc><twDest BELType='FF'>colpm_1_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twSrcClk><twPathDel><twSite>SLICE_X38Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>dma_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>line_even_75&lt;7&gt;</twComp><twBEL>_n11230_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>_n11230_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>_n11230_inv</twComp><twBEL>_n11272_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>_n11272_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>colpm_1&lt;3&gt;</twComp><twBEL>colpm_1_2</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>3.665</twRouteDel><twTotDel>4.917</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="862.068">O2_buffered</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>569.933</twSlack><twSrc BELType="FF">dma_counter_2</twSrc><twDest BELType="FF">colpm_1_2</twDest><twTotPathDel>4.790</twTotPathDel><twClkSkew dest = "0.327" src = "0.281">-0.046</twClkSkew><twDelConst>574.712</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dma_counter_2</twSrc><twDest BELType='FF'>colpm_1_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twSrcClk><twPathDel><twSite>SLICE_X38Y54.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>dma_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dma_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>line_even_75&lt;7&gt;</twComp><twBEL>_n11230_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>_n11230_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>_n11230_inv</twComp><twBEL>_n11272_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>_n11272_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>colpm_1&lt;3&gt;</twComp><twBEL>colpm_1_2</twBEL></twPathDel><twLogDel>1.293</twLogDel><twRouteDel>3.497</twRouteDel><twTotDel>4.790</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="862.068">O2_buffered</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>569.950</twSlack><twSrc BELType="FF">dma_counter_0</twSrc><twDest BELType="FF">colpm_1_2</twDest><twTotPathDel>4.773</twTotPathDel><twClkSkew dest = "0.327" src = "0.281">-0.046</twClkSkew><twDelConst>574.712</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dma_counter_0</twSrc><twDest BELType='FF'>colpm_1_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twSrcClk><twPathDel><twSite>SLICE_X38Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>dma_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>dma_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>line_even_75&lt;7&gt;</twComp><twBEL>_n11230_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>_n11230_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>_n11230_inv</twComp><twBEL>_n11272_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>_n11272_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>colpm_1&lt;3&gt;</twComp><twBEL>colpm_1_2</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>3.521</twRouteDel><twTotDel>4.773</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="862.068">O2_buffered</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point colpm_1_1 (SLICE_X47Y61.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>569.822</twSlack><twSrc BELType="FF">dma_counter_1</twSrc><twDest BELType="FF">colpm_1_1</twDest><twTotPathDel>4.901</twTotPathDel><twClkSkew dest = "0.327" src = "0.281">-0.046</twClkSkew><twDelConst>574.712</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dma_counter_1</twSrc><twDest BELType='FF'>colpm_1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twSrcClk><twPathDel><twSite>SLICE_X38Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>dma_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>line_even_75&lt;7&gt;</twComp><twBEL>_n11230_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>_n11230_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>_n11230_inv</twComp><twBEL>_n11272_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>_n11272_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>colpm_1&lt;3&gt;</twComp><twBEL>colpm_1_1</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>3.665</twRouteDel><twTotDel>4.901</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="862.068">O2_buffered</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>569.949</twSlack><twSrc BELType="FF">dma_counter_2</twSrc><twDest BELType="FF">colpm_1_1</twDest><twTotPathDel>4.774</twTotPathDel><twClkSkew dest = "0.327" src = "0.281">-0.046</twClkSkew><twDelConst>574.712</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dma_counter_2</twSrc><twDest BELType='FF'>colpm_1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twSrcClk><twPathDel><twSite>SLICE_X38Y54.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>dma_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dma_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>line_even_75&lt;7&gt;</twComp><twBEL>_n11230_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>_n11230_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>_n11230_inv</twComp><twBEL>_n11272_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>_n11272_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>colpm_1&lt;3&gt;</twComp><twBEL>colpm_1_1</twBEL></twPathDel><twLogDel>1.277</twLogDel><twRouteDel>3.497</twRouteDel><twTotDel>4.774</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="862.068">O2_buffered</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>569.966</twSlack><twSrc BELType="FF">dma_counter_0</twSrc><twDest BELType="FF">colpm_1_1</twDest><twTotPathDel>4.757</twTotPathDel><twClkSkew dest = "0.327" src = "0.281">-0.046</twClkSkew><twDelConst>574.712</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dma_counter_0</twSrc><twDest BELType='FF'>colpm_1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twSrcClk><twPathDel><twSite>SLICE_X38Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>dma_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>dma_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>line_even_75&lt;7&gt;</twComp><twBEL>_n11230_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>_n11230_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>_n11230_inv</twComp><twBEL>_n11272_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>_n11272_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>colpm_1&lt;3&gt;</twComp><twBEL>colpm_1_1</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>3.521</twRouteDel><twTotDel>4.757</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="862.068">O2_buffered</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point colpm_1_3 (SLICE_X47Y61.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>569.830</twSlack><twSrc BELType="FF">dma_counter_1</twSrc><twDest BELType="FF">colpm_1_3</twDest><twTotPathDel>4.893</twTotPathDel><twClkSkew dest = "0.327" src = "0.281">-0.046</twClkSkew><twDelConst>574.712</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dma_counter_1</twSrc><twDest BELType='FF'>colpm_1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twSrcClk><twPathDel><twSite>SLICE_X38Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>dma_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>line_even_75&lt;7&gt;</twComp><twBEL>_n11230_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>_n11230_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>_n11230_inv</twComp><twBEL>_n11272_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>_n11272_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>colpm_1&lt;3&gt;</twComp><twBEL>colpm_1_3</twBEL></twPathDel><twLogDel>1.228</twLogDel><twRouteDel>3.665</twRouteDel><twTotDel>4.893</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="862.068">O2_buffered</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>569.957</twSlack><twSrc BELType="FF">dma_counter_2</twSrc><twDest BELType="FF">colpm_1_3</twDest><twTotPathDel>4.766</twTotPathDel><twClkSkew dest = "0.327" src = "0.281">-0.046</twClkSkew><twDelConst>574.712</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dma_counter_2</twSrc><twDest BELType='FF'>colpm_1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twSrcClk><twPathDel><twSite>SLICE_X38Y54.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>dma_counter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dma_counter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>line_even_75&lt;7&gt;</twComp><twBEL>_n11230_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>_n11230_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>_n11230_inv</twComp><twBEL>_n11272_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>_n11272_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>colpm_1&lt;3&gt;</twComp><twBEL>colpm_1_3</twBEL></twPathDel><twLogDel>1.269</twLogDel><twRouteDel>3.497</twRouteDel><twTotDel>4.766</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="862.068">O2_buffered</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>569.974</twSlack><twSrc BELType="FF">dma_counter_0</twSrc><twDest BELType="FF">colpm_1_3</twDest><twTotPathDel>4.749</twTotPathDel><twClkSkew dest = "0.327" src = "0.281">-0.046</twClkSkew><twDelConst>574.712</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dma_counter_0</twSrc><twDest BELType='FF'>colpm_1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twSrcClk><twPathDel><twSite>SLICE_X38Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>dma_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y55.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>dma_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>line_even_75&lt;7&gt;</twComp><twBEL>_n11230_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y65.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>_n11230_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y65.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>_n11230_inv</twComp><twBEL>_n11272_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>_n11272_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>colpm_1&lt;3&gt;</twComp><twBEL>colpm_1_3</twBEL></twPathDel><twLogDel>1.228</twLogDel><twRouteDel>3.521</twRouteDel><twTotDel>4.749</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="862.068">O2_buffered</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_O2 = PERIOD TIMEGRP &quot;O2&quot; 1.74 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dma_counter_0 (SLICE_X38Y54.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.465</twSlack><twSrc BELType="FF">dma_counter_0</twSrc><twDest BELType="FF">dma_counter_0</twDest><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dma_counter_0</twSrc><twDest BELType='FF'>dma_counter_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twSrcClk><twPathDel><twSite>SLICE_X38Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>dma_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>dma_counter&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>Mcount_dma_counter_xor&lt;0&gt;11_INV_0</twBEL><twBEL>dma_counter_0</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.034</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twDestClk><twPctLog>92.7</twPctLog><twPctRoute>7.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dma_counter_2 (SLICE_X38Y54.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.481</twSlack><twSrc BELType="FF">dma_counter_1</twSrc><twDest BELType="FF">dma_counter_2</twDest><twTotPathDel>0.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dma_counter_1</twSrc><twDest BELType='FF'>dma_counter_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twSrcClk><twPathDel><twSite>SLICE_X38Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>dma_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y54.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>Mcount_dma_counter_xor&lt;2&gt;11</twBEL><twBEL>dma_counter_2</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.116</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twDestClk><twPctLog>75.9</twPctLog><twPctRoute>24.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dma_counter_1 (SLICE_X38Y54.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.500</twSlack><twSrc BELType="FF">dma_counter_1</twSrc><twDest BELType="FF">dma_counter_1</twDest><twTotPathDel>0.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dma_counter_1</twSrc><twDest BELType='FF'>dma_counter_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twSrcClk><twPathDel><twSite>SLICE_X38Y54.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>dma_counter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.069</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>dma_counter&lt;1&gt;</twComp><twBEL>Mcount_dma_counter_xor&lt;1&gt;11</twBEL><twBEL>dma_counter_1</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.069</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="287.356">O2_buffered</twDestClk><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_O2 = PERIOD TIMEGRP &quot;O2&quot; 1.74 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="123" type="MINPERIOD" name="Tbcper_I" slack="572.982" period="574.712" constraintValue="574.712" deviceLimit="1.730" freqLimit="578.035" physResource="BUFG_o2/I0" logResource="BUFG_o2/I0" locationPin="BUFGMUX_X3Y5.I0" clockNet="O2_IBUFG"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tcp" slack="574.282" period="574.712" constraintValue="574.712" deviceLimit="0.430" freqLimit="2325.581" physResource="colbk&lt;7&gt;/CLK" logResource="colbk_4/CK" locationPin="SLICE_X36Y50.CLK" clockNet="O2_buffered"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tcp" slack="574.282" period="574.712" constraintValue="574.712" deviceLimit="0.430" freqLimit="2325.581" physResource="colbk&lt;7&gt;/CLK" logResource="colbk_5/CK" locationPin="SLICE_X36Y50.CLK" clockNet="O2_buffered"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="126"><twConstRollup name="CLK32_IBUF" fullName="NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%;" type="origin" depth="0" requirement="31.250" prefType="period" actual="10.000" actualRollup="19.751" errors="0" errorRollup="0" items="0" itemsRollup="961211139"/><twConstRollup name="dvid_clock/prescale_out" fullName="PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from  NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%;  multiplied by 1.07 to 33.482 nS   " type="child" depth="1" requirement="33.482" prefType="period" actual="10.000" actualRollup="21.162" errors="0" errorRollup="0" items="0" itemsRollup="961211139"/><twConstRollup name="dvid_clock/pll_clk10x" fullName="PERIOD analysis for net &quot;dvid_clock/pll_clk10x&quot; derived from  PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS    divided by 9.50 to 3.524 nS   " type="child" depth="2" requirement="3.524" prefType="period" actual="0.952" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="PixelClk10" fullName="PERIOD analysis for net &quot;PixelClk10&quot; derived from  PERIOD analysis for net &quot;dvid_clock/pll_clk10x&quot; derived from PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS   divided by 9.50 to 3.524 nS    duty cycle corrected to 3.524 nS  HIGH 1.762 nS  " type="child" depth="3" requirement="3.524" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="dvid_clock/pll_clk2x" fullName="PERIOD analysis for net &quot;dvid_clock/pll_clk2x&quot; derived from  PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS    divided by 1.90 to 17.622 nS   " type="child" depth="2" requirement="17.622" prefType="period" actual="2.795" actualRollup="N/A" errors="0" errorRollup="0" items="99" itemsRollup="0"/><twConstRollup name="dvid_clock/pll_clk1x" fullName="PERIOD analysis for net &quot;dvid_clock/pll_clk1x&quot; derived from  PERIOD analysis for net &quot;dvid_clock/prescale_out&quot; derived from NET &quot;CLK32_IBUF&quot; PERIOD = 31.25 ns HIGH 50%; multiplied by 1.07 to 33.482 nS    multiplied by 1.05 to 35.244 nS   " type="child" depth="2" requirement="35.244" prefType="period" actual="22.276" actualRollup="N/A" errors="0" errorRollup="0" items="961211040" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="127">0</twUnmetConstCnt><twDataSheet anchorID="128" twNameLen="15"><twClk2SUList anchorID="129" twDestWidth="5"><twDest>CLK32</twDest><twClk2SU><twSrc>CLK32</twSrc><twRiseRise>24.993</twRiseRise><twFallRise>11.392</twFallRise><twRiseFall>5.810</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="130" twDestWidth="2"><twDest>O2</twDest><twClk2SU><twSrc>O2</twSrc><twFallFall>4.906</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="131" twDestWidth="3"><twDest>OSC</twDest><twClk2SU><twSrc>OSC</twSrc><twFallFall>14.464</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="132"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>961632047</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>21834</twConnCnt></twConstCov><twStats anchorID="133"><twMinPer>22.276</twMinPer><twFootnote number="1" /><twMaxFreq>44.891</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jan 13 18:28:11 2016 </twTimestamp></twFoot><twClientInfo anchorID="134"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 518 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
