
ubuntu-preinstalled/xargs:     file format elf32-littlearm


Disassembly of section .init:

00001194 <.init>:
    1194:	push	{r3, lr}
    1198:	bl	22ec <__assert_fail@plt+0xd28>
    119c:	pop	{r3, pc}

Disassembly of section .plt:

000011a0 <fdopen@plt-0x14>:
    11a0:	push	{lr}		; (str lr, [sp, #-4]!)
    11a4:	ldr	lr, [pc, #4]	; 11b0 <fdopen@plt-0x4>
    11a8:	add	lr, pc, lr
    11ac:	ldr	pc, [lr, #8]!
    11b0:	muleq	r1, ip, ip

000011b4 <fdopen@plt>:
    11b4:	add	ip, pc, #0, 12
    11b8:	add	ip, ip, #102400	; 0x19000
    11bc:	ldr	pc, [ip, #3228]!	; 0xc9c

000011c0 <calloc@plt>:
    11c0:	add	ip, pc, #0, 12
    11c4:	add	ip, ip, #102400	; 0x19000
    11c8:	ldr	pc, [ip, #3220]!	; 0xc94

000011cc <raise@plt>:
    11cc:	add	ip, pc, #0, 12
    11d0:	add	ip, ip, #102400	; 0x19000
    11d4:	ldr	pc, [ip, #3212]!	; 0xc8c

000011d8 <strcmp@plt>:
    11d8:	add	ip, pc, #0, 12
    11dc:	add	ip, ip, #102400	; 0x19000
    11e0:	ldr	pc, [ip, #3204]!	; 0xc84

000011e4 <__cxa_finalize@plt>:
    11e4:	add	ip, pc, #0, 12
    11e8:	add	ip, ip, #102400	; 0x19000
    11ec:	ldr	pc, [ip, #3196]!	; 0xc7c

000011f0 <strtol@plt>:
    11f0:	add	ip, pc, #0, 12
    11f4:	add	ip, ip, #102400	; 0x19000
    11f8:	ldr	pc, [ip, #3188]!	; 0xc74

000011fc <read@plt>:
    11fc:	add	ip, pc, #0, 12
    1200:	add	ip, ip, #102400	; 0x19000
    1204:	ldr	pc, [ip, #3180]!	; 0xc6c

00001208 <fflush@plt>:
    1208:			; <UNDEFINED> instruction: 0xe7fd4778
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #102400	; 0x19000
    1214:	ldr	pc, [ip, #3168]!	; 0xc60

00001218 <wcwidth@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #102400	; 0x19000
    1220:	ldr	pc, [ip, #3160]!	; 0xc58

00001224 <free@plt>:
    1224:			; <UNDEFINED> instruction: 0xe7fd4778
    1228:	add	ip, pc, #0, 12
    122c:	add	ip, ip, #102400	; 0x19000
    1230:	ldr	pc, [ip, #3148]!	; 0xc4c

00001234 <ferror@plt>:
    1234:	add	ip, pc, #0, 12
    1238:	add	ip, ip, #102400	; 0x19000
    123c:	ldr	pc, [ip, #3140]!	; 0xc44

00001240 <_exit@plt>:
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #102400	; 0x19000
    1248:	ldr	pc, [ip, #3132]!	; 0xc3c

0000124c <memcpy@plt>:
    124c:			; <UNDEFINED> instruction: 0xe7fd4778
    1250:	add	ip, pc, #0, 12
    1254:	add	ip, ip, #102400	; 0x19000
    1258:	ldr	pc, [ip, #3120]!	; 0xc30

0000125c <execvp@plt>:
    125c:	add	ip, pc, #0, 12
    1260:	add	ip, ip, #102400	; 0x19000
    1264:	ldr	pc, [ip, #3112]!	; 0xc28

00001268 <mbsinit@plt>:
    1268:	add	ip, pc, #0, 12
    126c:	add	ip, ip, #102400	; 0x19000
    1270:	ldr	pc, [ip, #3104]!	; 0xc20

00001274 <signal@plt>:
    1274:	add	ip, pc, #0, 12
    1278:	add	ip, ip, #102400	; 0x19000
    127c:	ldr	pc, [ip, #3096]!	; 0xc18

00001280 <memcmp@plt>:
    1280:	add	ip, pc, #0, 12
    1284:	add	ip, ip, #102400	; 0x19000
    1288:	ldr	pc, [ip, #3088]!	; 0xc10

0000128c <dcgettext@plt>:
    128c:	add	ip, pc, #0, 12
    1290:	add	ip, ip, #102400	; 0x19000
    1294:	ldr	pc, [ip, #3080]!	; 0xc08

00001298 <__stack_chk_fail@plt>:
    1298:	add	ip, pc, #0, 12
    129c:	add	ip, ip, #102400	; 0x19000
    12a0:	ldr	pc, [ip, #3072]!	; 0xc00

000012a4 <sysconf@plt>:
    12a4:	add	ip, pc, #0, 12
    12a8:	add	ip, ip, #102400	; 0x19000
    12ac:	ldr	pc, [ip, #3064]!	; 0xbf8

000012b0 <dup2@plt>:
    12b0:	add	ip, pc, #0, 12
    12b4:	add	ip, ip, #102400	; 0x19000
    12b8:	ldr	pc, [ip, #3056]!	; 0xbf0

000012bc <getrlimit64@plt>:
    12bc:	add	ip, pc, #0, 12
    12c0:	add	ip, ip, #102400	; 0x19000
    12c4:	ldr	pc, [ip, #3048]!	; 0xbe8

000012c8 <realloc@plt>:
    12c8:	add	ip, pc, #0, 12
    12cc:	add	ip, ip, #102400	; 0x19000
    12d0:	ldr	pc, [ip, #3040]!	; 0xbe0

000012d4 <textdomain@plt>:
    12d4:	add	ip, pc, #0, 12
    12d8:	add	ip, ip, #102400	; 0x19000
    12dc:	ldr	pc, [ip, #3032]!	; 0xbd8

000012e0 <iswcntrl@plt>:
    12e0:	add	ip, pc, #0, 12
    12e4:	add	ip, ip, #102400	; 0x19000
    12e8:	ldr	pc, [ip, #3024]!	; 0xbd0

000012ec <iswprint@plt>:
    12ec:	add	ip, pc, #0, 12
    12f0:	add	ip, ip, #102400	; 0x19000
    12f4:	ldr	pc, [ip, #3016]!	; 0xbc8

000012f8 <__poll_chk@plt>:
    12f8:	add	ip, pc, #0, 12
    12fc:	add	ip, ip, #102400	; 0x19000
    1300:	ldr	pc, [ip, #3008]!	; 0xbc0

00001304 <sigaction@plt>:
    1304:	add	ip, pc, #0, 12
    1308:	add	ip, ip, #102400	; 0x19000
    130c:	ldr	pc, [ip, #3000]!	; 0xbb8

00001310 <fwrite@plt>:
    1310:	add	ip, pc, #0, 12
    1314:	add	ip, ip, #102400	; 0x19000
    1318:	ldr	pc, [ip, #2992]!	; 0xbb0

0000131c <lseek64@plt>:
    131c:	add	ip, pc, #0, 12
    1320:	add	ip, ip, #102400	; 0x19000
    1324:	ldr	pc, [ip, #2984]!	; 0xba8

00001328 <waitpid@plt>:
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #102400	; 0x19000
    1330:	ldr	pc, [ip, #2976]!	; 0xba0

00001334 <__ctype_get_mb_cur_max@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #102400	; 0x19000
    133c:	ldr	pc, [ip, #2968]!	; 0xb98

00001340 <strcpy@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #102400	; 0x19000
    1348:	ldr	pc, [ip, #2960]!	; 0xb90

0000134c <__fpending@plt>:
    134c:	add	ip, pc, #0, 12
    1350:	add	ip, ip, #102400	; 0x19000
    1354:	ldr	pc, [ip, #2952]!	; 0xb88

00001358 <mbrtowc@plt>:
    1358:	add	ip, pc, #0, 12
    135c:	add	ip, ip, #102400	; 0x19000
    1360:	ldr	pc, [ip, #2944]!	; 0xb80

00001364 <error@plt>:
    1364:	add	ip, pc, #0, 12
    1368:	add	ip, ip, #102400	; 0x19000
    136c:	ldr	pc, [ip, #2936]!	; 0xb78

00001370 <opendir@plt>:
    1370:	add	ip, pc, #0, 12
    1374:	add	ip, ip, #102400	; 0x19000
    1378:	ldr	pc, [ip, #2928]!	; 0xb70

0000137c <open64@plt>:
    137c:	add	ip, pc, #0, 12
    1380:	add	ip, ip, #102400	; 0x19000
    1384:	ldr	pc, [ip, #2920]!	; 0xb68

00001388 <getenv@plt>:
    1388:	add	ip, pc, #0, 12
    138c:	add	ip, ip, #102400	; 0x19000
    1390:	ldr	pc, [ip, #2912]!	; 0xb60

00001394 <malloc@plt>:
    1394:	add	ip, pc, #0, 12
    1398:	add	ip, ip, #102400	; 0x19000
    139c:	ldr	pc, [ip, #2904]!	; 0xb58

000013a0 <__libc_start_main@plt>:
    13a0:	add	ip, pc, #0, 12
    13a4:	add	ip, ip, #102400	; 0x19000
    13a8:	ldr	pc, [ip, #2896]!	; 0xb50

000013ac <__freading@plt>:
    13ac:	add	ip, pc, #0, 12
    13b0:	add	ip, ip, #102400	; 0x19000
    13b4:	ldr	pc, [ip, #2888]!	; 0xb48

000013b8 <__gmon_start__@plt>:
    13b8:	add	ip, pc, #0, 12
    13bc:	add	ip, ip, #102400	; 0x19000
    13c0:	ldr	pc, [ip, #2880]!	; 0xb40

000013c4 <getopt_long@plt>:
    13c4:	add	ip, pc, #0, 12
    13c8:	add	ip, ip, #102400	; 0x19000
    13cc:	ldr	pc, [ip, #2872]!	; 0xb38

000013d0 <__ctype_b_loc@plt>:
    13d0:	add	ip, pc, #0, 12
    13d4:	add	ip, ip, #102400	; 0x19000
    13d8:	ldr	pc, [ip, #2864]!	; 0xb30

000013dc <getpid@plt>:
    13dc:	add	ip, pc, #0, 12
    13e0:	add	ip, ip, #102400	; 0x19000
    13e4:	ldr	pc, [ip, #2856]!	; 0xb28

000013e8 <exit@plt>:
    13e8:	add	ip, pc, #0, 12
    13ec:	add	ip, ip, #102400	; 0x19000
    13f0:	ldr	pc, [ip, #2848]!	; 0xb20

000013f4 <strtoul@plt>:
    13f4:	add	ip, pc, #0, 12
    13f8:	add	ip, ip, #102400	; 0x19000
    13fc:	ldr	pc, [ip, #2840]!	; 0xb18

00001400 <strlen@plt>:
    1400:	add	ip, pc, #0, 12
    1404:	add	ip, ip, #102400	; 0x19000
    1408:	ldr	pc, [ip, #2832]!	; 0xb10

0000140c <strchr@plt>:
    140c:	add	ip, pc, #0, 12
    1410:	add	ip, ip, #102400	; 0x19000
    1414:	ldr	pc, [ip, #2824]!	; 0xb08

00001418 <setenv@plt>:
    1418:	add	ip, pc, #0, 12
    141c:	add	ip, ip, #102400	; 0x19000
    1420:	ldr	pc, [ip, #2816]!	; 0xb00

00001424 <__errno_location@plt>:
    1424:	add	ip, pc, #0, 12
    1428:	add	ip, ip, #102400	; 0x19000
    142c:	ldr	pc, [ip, #2808]!	; 0xaf8

00001430 <__cxa_atexit@plt>:
    1430:			; <UNDEFINED> instruction: 0xe7fd4778
    1434:	add	ip, pc, #0, 12
    1438:	add	ip, ip, #102400	; 0x19000
    143c:	ldr	pc, [ip, #2796]!	; 0xaec

00001440 <memset@plt>:
    1440:			; <UNDEFINED> instruction: 0xe7fd4778
    1444:	add	ip, pc, #0, 12
    1448:	add	ip, ip, #102400	; 0x19000
    144c:	ldr	pc, [ip, #2784]!	; 0xae0

00001450 <strncpy@plt>:
    1450:	add	ip, pc, #0, 12
    1454:	add	ip, ip, #102400	; 0x19000
    1458:	ldr	pc, [ip, #2776]!	; 0xad8

0000145c <__printf_chk@plt>:
    145c:	add	ip, pc, #0, 12
    1460:	add	ip, ip, #102400	; 0x19000
    1464:	ldr	pc, [ip, #2768]!	; 0xad0

00001468 <write@plt>:
    1468:	add	ip, pc, #0, 12
    146c:	add	ip, ip, #102400	; 0x19000
    1470:	ldr	pc, [ip, #2760]!	; 0xac8

00001474 <fileno@plt>:
    1474:	add	ip, pc, #0, 12
    1478:	add	ip, ip, #102400	; 0x19000
    147c:	ldr	pc, [ip, #2752]!	; 0xac0

00001480 <__fprintf_chk@plt>:
    1480:			; <UNDEFINED> instruction: 0xe7fd4778
    1484:	add	ip, pc, #0, 12
    1488:	add	ip, ip, #102400	; 0x19000
    148c:	ldr	pc, [ip, #2740]!	; 0xab4

00001490 <memchr@plt>:
    1490:	add	ip, pc, #0, 12
    1494:	add	ip, ip, #102400	; 0x19000
    1498:	ldr	pc, [ip, #2732]!	; 0xaac

0000149c <fclose@plt>:
    149c:	add	ip, pc, #0, 12
    14a0:	add	ip, ip, #102400	; 0x19000
    14a4:	ldr	pc, [ip, #2724]!	; 0xaa4

000014a8 <strnlen@plt>:
    14a8:	add	ip, pc, #0, 12
    14ac:	add	ip, ip, #102400	; 0x19000
    14b0:	ldr	pc, [ip, #2716]!	; 0xa9c

000014b4 <pipe@plt>:
    14b4:	add	ip, pc, #0, 12
    14b8:	add	ip, ip, #102400	; 0x19000
    14bc:	ldr	pc, [ip, #2708]!	; 0xa94

000014c0 <fseeko64@plt>:
    14c0:			; <UNDEFINED> instruction: 0xe7fd4778
    14c4:	add	ip, pc, #0, 12
    14c8:	add	ip, ip, #102400	; 0x19000
    14cc:	ldr	pc, [ip, #2696]!	; 0xa88

000014d0 <fcntl64@plt>:
    14d0:	add	ip, pc, #0, 12
    14d4:	add	ip, ip, #102400	; 0x19000
    14d8:	ldr	pc, [ip, #2688]!	; 0xa80

000014dc <setlocale@plt>:
    14dc:	add	ip, pc, #0, 12
    14e0:	add	ip, ip, #102400	; 0x19000
    14e4:	ldr	pc, [ip, #2680]!	; 0xa78

000014e8 <sigemptyset@plt>:
    14e8:	add	ip, pc, #0, 12
    14ec:	add	ip, ip, #102400	; 0x19000
    14f0:	ldr	pc, [ip, #2672]!	; 0xa70

000014f4 <fork@plt>:
    14f4:	add	ip, pc, #0, 12
    14f8:	add	ip, ip, #102400	; 0x19000
    14fc:	ldr	pc, [ip, #2664]!	; 0xa68

00001500 <strrchr@plt>:
    1500:	add	ip, pc, #0, 12
    1504:	add	ip, ip, #102400	; 0x19000
    1508:	ldr	pc, [ip, #2656]!	; 0xa60

0000150c <nl_langinfo@plt>:
    150c:	add	ip, pc, #0, 12
    1510:	add	ip, ip, #102400	; 0x19000
    1514:	ldr	pc, [ip, #2648]!	; 0xa58

00001518 <readdir64@plt>:
    1518:	add	ip, pc, #0, 12
    151c:	add	ip, ip, #102400	; 0x19000
    1520:	ldr	pc, [ip, #2640]!	; 0xa50

00001524 <fdopendir@plt>:
    1524:	add	ip, pc, #0, 12
    1528:	add	ip, ip, #102400	; 0x19000
    152c:	ldr	pc, [ip, #2632]!	; 0xa48

00001530 <putc@plt>:
    1530:	add	ip, pc, #0, 12
    1534:	add	ip, ip, #102400	; 0x19000
    1538:	ldr	pc, [ip, #2624]!	; 0xa40

0000153c <dirfd@plt>:
    153c:	add	ip, pc, #0, 12
    1540:	add	ip, ip, #102400	; 0x19000
    1544:	ldr	pc, [ip, #2616]!	; 0xa38

00001548 <bindtextdomain@plt>:
    1548:	add	ip, pc, #0, 12
    154c:	add	ip, ip, #102400	; 0x19000
    1550:	ldr	pc, [ip, #2608]!	; 0xa30

00001554 <isatty@plt>:
    1554:	add	ip, pc, #0, 12
    1558:	add	ip, ip, #102400	; 0x19000
    155c:	ldr	pc, [ip, #2600]!	; 0xa28

00001560 <unsetenv@plt>:
    1560:	add	ip, pc, #0, 12
    1564:	add	ip, ip, #102400	; 0x19000
    1568:	ldr	pc, [ip, #2592]!	; 0xa20

0000156c <fputs@plt>:
    156c:			; <UNDEFINED> instruction: 0xe7fd4778
    1570:	add	ip, pc, #0, 12
    1574:	add	ip, ip, #102400	; 0x19000
    1578:	ldr	pc, [ip, #2580]!	; 0xa14

0000157c <strncmp@plt>:
    157c:	add	ip, pc, #0, 12
    1580:	add	ip, ip, #102400	; 0x19000
    1584:	ldr	pc, [ip, #2572]!	; 0xa0c

00001588 <abort@plt>:
    1588:	add	ip, pc, #0, 12
    158c:	add	ip, ip, #102400	; 0x19000
    1590:	ldr	pc, [ip, #2564]!	; 0xa04

00001594 <getc@plt>:
    1594:	add	ip, pc, #0, 12
    1598:	add	ip, ip, #102400	; 0x19000
    159c:	ldr	pc, [ip, #2556]!	; 0x9fc

000015a0 <close@plt>:
    15a0:	add	ip, pc, #0, 12
    15a4:	add	ip, ip, #102400	; 0x19000
    15a8:	ldr	pc, [ip, #2548]!	; 0x9f4

000015ac <closedir@plt>:
    15ac:	add	ip, pc, #0, 12
    15b0:	add	ip, ip, #102400	; 0x19000
    15b4:	ldr	pc, [ip, #2540]!	; 0x9ec

000015b8 <__snprintf_chk@plt>:
    15b8:	add	ip, pc, #0, 12
    15bc:	add	ip, ip, #102400	; 0x19000
    15c0:	ldr	pc, [ip, #2532]!	; 0x9e4

000015c4 <__assert_fail@plt>:
    15c4:	add	ip, pc, #0, 12
    15c8:	add	ip, ip, #102400	; 0x19000
    15cc:	ldr	pc, [ip, #2524]!	; 0x9dc

Disassembly of section .text:

000015d0 <.text>:
    15d0:	blcc	f3f954 <__assert_fail@plt+0xf3e390>
    15d4:	svcmi	0x00f0e92d
    15d8:	cfstrs	mvf4, [sp, #-492]!	; 0xfffffe14
    15dc:	strmi	r8, [r9], r2, lsl #22
    15e0:	blmi	c3f964 <__assert_fail@plt+0xc3e3a0>
    15e4:	stmdavs	sl, {r0, r1, r7, r9, sl, lr}
    15e8:	muleq	r3, r3, r8
    15ec:			; <UNDEFINED> instruction: 0xf8df447c
    15f0:	adcslt	r3, fp, r8, lsr #22
    15f4:	blvc	93f978 <__assert_fail@plt+0x93e3b4>
    15f8:	ldrbtmi	r5, [pc], #-2275	; 1600 <__assert_fail@plt+0x3c>
    15fc:	teqls	r9, #1769472	; 0x1b0000
    1600:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1604:			; <UNDEFINED> instruction: 0xf88d9037
    1608:	bcs	5990 <__assert_fail@plt+0x43cc>
    160c:	rsbhi	pc, r3, #0
    1610:			; <UNDEFINED> instruction: 0xf0044610
    1614:			; <UNDEFINED> instruction: 0xf002f8f9
    1618:			; <UNDEFINED> instruction: 0xf8dffd0d
    161c:			; <UNDEFINED> instruction: 0xf7ff5b04
    1620:			; <UNDEFINED> instruction: 0xf8dfeede
    1624:	ldrbtmi	r1, [sp], #-2816	; 0xfffff500
    1628:	bmi	fff3f9ac <__assert_fail@plt+0xfff3e3e8>
    162c:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    1630:	andcs	r4, r6, r3, lsl #12
    1634:	adccc	pc, r4, r5, asr #17
    1638:			; <UNDEFINED> instruction: 0xf8c52300
    163c:			; <UNDEFINED> instruction: 0xf7ff30ac
    1640:			; <UNDEFINED> instruction: 0xf8dfef4e
    1644:	strtmi	r1, [r0], -r8, ror #21
    1648:			; <UNDEFINED> instruction: 0xf7ff4479
    164c:	qsub16mi	lr, r0, lr
    1650:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1654:	bcc	ff63f9d8 <__assert_fail@plt+0xff63e414>
    1658:			; <UNDEFINED> instruction: 0xf00658f8
    165c:	stmdacs	r0, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    1660:	ldrbthi	pc, [r6], #64	; 0x40	; <UNPREDICTABLE>
    1664:	beq	ff33f9e8 <__assert_fail@plt+0xff33e424>
    1668:			; <UNDEFINED> instruction: 0xf0064478
    166c:	andls	pc, sl, r5, lsl #29
    1670:			; <UNDEFINED> instruction: 0xf0402800
    1674:			; <UNDEFINED> instruction: 0xf10584ed
    1678:	vst4.16	{d16-d19}, [pc :64], r8
    167c:			; <UNDEFINED> instruction: 0xf0026100
    1680:	vmlane.f64	d31, d3, d9
    1684:	blcs	656c4 <__assert_fail@plt+0x64100>
    1688:	andhi	pc, r0, #0, 4
    168c:	bcc	fea3fa10 <__assert_fail@plt+0xfea3e44c>
    1690:	movwls	r4, #50299	; 0xc47b
    1694:	bcc	fe93fa18 <__assert_fail@plt+0xfe93e454>
    1698:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    169c:	bpl	fe83fa20 <__assert_fail@plt+0xfe83e45c>
    16a0:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    16a4:	bvs	fe73fa28 <__assert_fail@plt+0xfe73e464>
    16a8:	ldrbtmi	r9, [sp], #-776	; 0xfffffcf8
    16ac:	bcc	fe63fa30 <__assert_fail@plt+0xfe63e46c>
    16b0:			; <UNDEFINED> instruction: 0xf04f447e
    16b4:	strls	r0, [r7, -r1, lsl #20]
    16b8:	movwls	r4, #46203	; 0xb47b
    16bc:	bcc	fe33fa40 <__assert_fail@plt+0xfe33e47c>
    16c0:	movwls	r4, #54395	; 0xd47b
    16c4:			; <UNDEFINED> instruction: 0x462b4632
    16c8:	ldrbmi	r4, [r8], -r9, asr #12
    16cc:	andhi	pc, r0, sp, asr #17
    16d0:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
    16d4:			; <UNDEFINED> instruction: 0xf0001c42
    16d8:	ldmdacs	r8!, {r2, r9, pc}^
    16dc:	cmnhi	pc, r0, lsl #6	; <UNPREDICTABLE>
    16e0:	vsub.i8	d18, d0, d31
    16e4:	ldmdacc	r0!, {r0, r1, r3, r4, r7, sl, pc}
    16e8:	vadd.i8	q1, q0, q4
    16ec:	ldm	pc, {r0, r1, r2, r4, r7, sl, pc}^	; <UNPREDICTABLE>
    16f0:	tsteq	sp, r0, lsl r0	; <UNPREDICTABLE>
    16f4:	ldreq	r0, [r5], #1173	; 0x495
    16f8:	ldreq	r0, [r5], #1173	; 0x495
    16fc:	ldreq	r0, [r5], #1173	; 0x495
    1700:	ldreq	r0, [r5], #1173	; 0x495
    1704:	ldreq	r0, [r5], #1173	; 0x495
    1708:	ldreq	r0, [r5], #1173	; 0x495
    170c:	ldreq	r0, [r5], #1173	; 0x495
    1710:	ldreq	r0, [r5], #1173	; 0x495
    1714:	ldreq	r0, [r5], #1173	; 0x495
    1718:	ldreq	r0, [r5], #1173	; 0x495
    171c:	ldreq	r0, [r5], #280	; 0x118
    1720:	ldreq	r0, [r5], #1173	; 0x495
    1724:	ldreq	r0, [r5], #247	; 0xf7
    1728:			; <UNDEFINED> instruction: 0x00720495
    172c:	ldreq	r0, [r5], #1173	; 0x495
    1730:			; <UNDEFINED> instruction: 0x005e0495
    1734:	ldreq	r0, [r5], #1173	; 0x495
    1738:	ldreq	r0, [r5], #76	; 0x4c
    173c:	ldreq	r0, [r5], #1173	; 0x495
    1740:	ldreq	r0, [r5], #1173	; 0x495
    1744:	ldreq	r0, [r5], #1173	; 0x495
    1748:	ldreq	r0, [r5], #1173	; 0x495
    174c:	ldreq	r0, [r5], #1173	; 0x495
    1750:	ldreq	r0, [r5], #1173	; 0x495
    1754:	ldreq	r0, [r5], #87	; 0x57
    1758:	smulleq	r0, r3, r5, r4
    175c:	ldreq	r0, [r5], #280	; 0x118
    1760:	ldreq	r0, [r2], #1173	; 0x495
    1764:	ldreq	r0, [r5], #247	; 0xf7
    1768:	umlaleq	r0, r8, r5, r4
    176c:	umulleq	r0, sp, r5, r4
    1770:	subeq	r0, lr, r6, lsl #1
    1774:	umaaleq	r0, r9, r5, r4
    1778:			; <UNDEFINED> instruction: 0x012a0131
    177c:			; <UNDEFINED> instruction: 0x01500495
    1780:			; <UNDEFINED> instruction: 0x01070495
    1784:	beq	3d8c8 <__assert_fail@plt+0x3c304>
    1788:	strcs	lr, [r1], #-1948	; 0xfffff864
    178c:			; <UNDEFINED> instruction: 0xf8dfe79a
    1790:	andcs	r3, r1, #192, 18	; 0x300000
    1794:			; <UNDEFINED> instruction: 0xf883447b
    1798:			; <UNDEFINED> instruction: 0xf8832048
    179c:	ldr	r2, [r1, r9, asr #32]
    17a0:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    17a4:	ldmpl	r3, {r0, r1, r2, r9, fp, ip, pc}^
    17a8:	movwls	r6, #47131	; 0xb81b
    17ac:	svcls	0x0007e78a
    17b0:	stceq	0, cr15, [r1], {79}	; 0x4f
    17b4:	ldmibeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    17b8:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    17bc:	cmpcs	r0, r0, lsl #4
    17c0:			; <UNDEFINED> instruction: 0xf8cd5838
    17c4:	stmdavs	r0, {lr, pc}
    17c8:			; <UNDEFINED> instruction: 0xf8e2f001
    17cc:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    17d0:	andsvs	r4, r8, fp, ror r4
    17d4:	svcls	0x0007e776
    17d8:			; <UNDEFINED> instruction: 0xf8df2201
    17dc:			; <UNDEFINED> instruction: 0xf04f0978
    17e0:	strdcs	r3, [ip, #-63]	; 0xffffffc1
    17e4:	andls	r5, r0, #56, 16	; 0x380000
    17e8:			; <UNDEFINED> instruction: 0xf0016800
    17ec:			; <UNDEFINED> instruction: 0xf8dff8d1
    17f0:	andcs	r3, r0, #108, 18	; 0x1b0000
    17f4:			; <UNDEFINED> instruction: 0x671a447b
    17f8:	andseq	lr, pc, #3194880	; 0x30c000
    17fc:			; <UNDEFINED> instruction: 0xf8dfe762
    1800:	andcs	r3, r1, #96, 18	; 0x180000
    1804:			; <UNDEFINED> instruction: 0xf883447b
    1808:			; <UNDEFINED> instruction: 0xe75b2050
    180c:	andcs	r9, r1, #7, 30
    1810:	stmdbeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1814:			; <UNDEFINED> instruction: 0xf04f216e
    1818:	ldmdapl	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    181c:	stmdavs	r0, {r9, ip, pc}
    1820:			; <UNDEFINED> instruction: 0xf8b6f001
    1824:	ldmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1828:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    182c:	stmib	r2, {r0, fp, sp}^
    1830:			; <UNDEFINED> instruction: 0xf000101f
    1834:			; <UNDEFINED> instruction: 0xf8df8104
    1838:	andcs	r3, r0, #48, 18	; 0xc0000
    183c:			; <UNDEFINED> instruction: 0x671a447b
    1840:			; <UNDEFINED> instruction: 0xf8dfe740
    1844:	bls	1cfc8c <__assert_fail@plt+0x1ce6c8>
    1848:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    184c:			; <UNDEFINED> instruction: 0xf0002800
    1850:	andcs	r8, r1, #240	; 0xf0
    1854:	mvnscc	pc, #79	; 0x4f
    1858:	andls	r2, r0, #108, 2
    185c:			; <UNDEFINED> instruction: 0xf898f001
    1860:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1864:			; <UNDEFINED> instruction: 0x67d8447b
    1868:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    186c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1870:	addcs	pc, r0, r3, asr #17
    1874:			; <UNDEFINED> instruction: 0xe725671a
    1878:			; <UNDEFINED> instruction: 0xf8df9a07
    187c:	ldmpl	r3, {r3, r4, r6, r7, fp, ip, sp}^
    1880:			; <UNDEFINED> instruction: 0x4618681b
    1884:			; <UNDEFINED> instruction: 0xf7ff9308
    1888:	blls	23cf80 <__assert_fail@plt+0x23b9bc>
    188c:	stmdacs	r1, {r1, r3, r4, fp, ip, sp, lr}
    1890:	addshi	pc, fp, r0
    1894:			; <UNDEFINED> instruction: 0xf0402a5c
    1898:	ldmdavc	sl, {r2, r3, r4, sl, pc}^
    189c:	cmpeq	ip, r2, lsr #3	; <UNPREDICTABLE>
    18a0:	vmul.i8	d2, d0, d10
    18a4:	ldm	pc, {r4, r5, r9, pc}^	; <UNPREDICTABLE>
    18a8:	addseq	pc, r0, r1, lsl r0	; <UNPREDICTABLE>
    18ac:	eoreq	r0, lr, #-536870910	; 0xe0000002
    18b0:	eoreq	r0, lr, #-536870910	; 0xe0000002
    18b4:	biceq	r0, sl, #-1610612725	; 0xa000000b
    18b8:	eoreq	r0, lr, #-536870910	; 0xe0000002
    18bc:			; <UNDEFINED> instruction: 0x03bc022e
    18c0:	eoreq	r0, lr, #-536870910	; 0xe0000002
    18c4:	eoreq	r0, lr, #-536870910	; 0xe0000002
    18c8:	eoreq	r0, lr, #-536870910	; 0xe0000002
    18cc:	adcseq	r0, ip, #-536870910	; 0xe0000002
    18d0:	eoreq	r0, lr, #-536870910	; 0xe0000002
    18d4:	adcseq	r0, lr, #-536870910	; 0xe0000002
    18d8:	sbceq	r0, r0, #-536870910	; 0xe0000002
    18dc:	adcseq	r0, r8, #-536870910	; 0xe0000002
    18e0:			; <UNDEFINED> instruction: 0xf8df9a07
    18e4:	ldmpl	r3, {r4, r5, r6, fp, ip, sp}^
    18e8:	bcs	1b958 <__assert_fail@plt+0x1a394>
    18ec:	sbchi	pc, sl, r0
    18f0:	stmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    18f4:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    18f8:	stmib	r3, {r1, r3, r4, r8, r9, sl, sp, lr}^
    18fc:	usat	r1, #1, pc, lsl #2	; <UNPREDICTABLE>
    1900:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1904:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1908:			; <UNDEFINED> instruction: 0xe6db659a
    190c:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1910:			; <UNDEFINED> instruction: 0xf8df2200
    1914:	ldrbtmi	r1, [fp], #-2156	; 0xfffff794
    1918:	tstls	r8, r9, ror r4
    191c:	addscs	pc, r0, r3, lsl #17
    1920:			; <UNDEFINED> instruction: 0xf8dfe6d0
    1924:	bls	1cf9ec <__assert_fail@plt+0x1ce428>
    1928:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    192c:			; <UNDEFINED> instruction: 0xf0002b00
    1930:	ldmdavc	sl, {r1, r5, r7, pc}
    1934:			; <UNDEFINED> instruction: 0xf0002a00
    1938:			; <UNDEFINED> instruction: 0xf8df809e
    193c:	ldrbtmi	r2, [sl], #-2120	; 0xfffff7b8
    1940:	addscc	pc, ip, r2, asr #17
    1944:			; <UNDEFINED> instruction: 0xf8dfe6be
    1948:	andcs	r3, r1, #64, 16	; 0x400000
    194c:			; <UNDEFINED> instruction: 0xf883447b
    1950:	ldrt	r2, [r7], r9, asr #32
    1954:	ldrmi	r9, [r8, ip, lsl #22]
    1958:			; <UNDEFINED> instruction: 0xf8df9f07
    195c:	ldrshcs	r3, [r3, #-120]!	; 0xffffff88
    1960:	stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1964:	andls	r4, pc, #2046820352	; 0x7a000000
    1968:			; <UNDEFINED> instruction: 0x461058fb
    196c:	strmi	r2, [r7], -r1, lsl #4
    1970:	stclvs	3, cr9, [r3, #36]	; 0x24
    1974:	andls	r2, r0, r0
    1978:	stmdavs	r0, {r0, r3, fp, ip, pc}
    197c:			; <UNDEFINED> instruction: 0xf808f001
    1980:	addmi	r6, r2, #16000	; 0x3e80
    1984:	cmnle	r1, #3145728	; 0x300000
    1988:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    198c:			; <UNDEFINED> instruction: 0x6653447a
    1990:			; <UNDEFINED> instruction: 0xf8dfe698
    1994:	ldrbtmi	r0, [r8], #-2048	; 0xfffff800
    1998:	mrrc2	0, 0, pc, ip, cr2	; <UNPREDICTABLE>
    199c:	ubfxcs	pc, pc, #17, #25
    19a0:			; <UNDEFINED> instruction: 0x3774f8df
    19a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    19a8:	blls	e5ba18 <__assert_fail@plt+0xe5a454>
    19ac:			; <UNDEFINED> instruction: 0xf040405a
    19b0:	stmdals	sl, {r1, r2, r3, r7, r8, r9, pc}
    19b4:	ldc	0, cr11, [sp], #236	; 0xec
    19b8:	pop	{r1, r8, r9, fp, pc}
    19bc:	bls	4a5984 <__assert_fail@plt+0x4a43c0>
    19c0:	bcs	1fa10 <__assert_fail@plt+0x1e44c>
    19c4:	orrshi	pc, r5, #64	; 0x40
    19c8:			; <UNDEFINED> instruction: 0xf8dfb2c2
    19cc:			; <UNDEFINED> instruction: 0xf8df37d0
    19d0:	ldrbtmi	r1, [fp], #-2000	; 0xfffff830
    19d4:	tstls	r8, r9, ror r4
    19d8:	addscs	pc, r0, r3, lsl #17
    19dc:			; <UNDEFINED> instruction: 0xf5b0e672
    19e0:			; <UNDEFINED> instruction: 0xf0407f80
    19e4:	bls	1e2658 <__assert_fail@plt+0x1e1094>
    19e8:			; <UNDEFINED> instruction: 0xf8df213d
    19ec:	ldmpl	r3, {r3, r5, r6, r8, r9, sl, ip, sp}^
    19f0:			; <UNDEFINED> instruction: 0x4618681b
    19f4:			; <UNDEFINED> instruction: 0xf7ff9309
    19f8:	strmi	lr, [r7], -sl, lsl #26
    19fc:			; <UNDEFINED> instruction: 0xf0402800
    1a00:	stmdals	r9, {r0, r2, r3, r6, r8, r9, pc}
    1a04:	ldrbvs	r9, [r8], #2829	; 0xb0d
    1a08:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    1a0c:			; <UNDEFINED> instruction: 0xf43f2800
    1a10:			; <UNDEFINED> instruction: 0xf7ffae59
    1a14:			; <UNDEFINED> instruction: 0xf8dfed08
    1a18:	andcs	r1, r5, #140, 14	; 0x2300000
    1a1c:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    1a20:			; <UNDEFINED> instruction: 0xf7ff4638
    1a24:	blls	27cafc <__assert_fail@plt+0x27b538>
    1a28:	strmi	r4, [r2], -r1, lsr #12
    1a2c:			; <UNDEFINED> instruction: 0xf7ff2001
    1a30:			; <UNDEFINED> instruction: 0xf8dfec9a
    1a34:	andcs	r3, r1, #116, 14	; 0x1d00000
    1a38:			; <UNDEFINED> instruction: 0x67da447b
    1a3c:	svcvs	0x0013e714
    1a40:			; <UNDEFINED> instruction: 0xf43f2b00
    1a44:			; <UNDEFINED> instruction: 0xf8c2aef8
    1a48:	ldrt	r1, [fp], -r0, lsl #1
    1a4c:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    1a50:	andls	r2, r9, r5, lsl #4
    1a54:	ldrbtmi	r2, [r9], #-0
    1a58:	ldc	7, cr15, [r8], {255}	; 0xff
    1a5c:	vldrvs	d25, [r9, #60]	; 0x3c
    1a60:	strmi	r9, [pc], -r9, lsl #22
    1a64:	strls	r2, [r0, -r0, lsl #2]
    1a68:	strmi	r4, [r8], -r2, lsl #12
    1a6c:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    1a70:	vldrvs	d25, [fp, #60]	; 0x3c
    1a74:			; <UNDEFINED> instruction: 0xf8dfe788
    1a78:	andcs	r3, r0, #56, 14	; 0xe00000
    1a7c:			; <UNDEFINED> instruction: 0xf8c3447b
    1a80:			; <UNDEFINED> instruction: 0xe61f209c
    1a84:			; <UNDEFINED> instruction: 0x272cf8df
    1a88:			; <UNDEFINED> instruction: 0xe731447a
    1a8c:			; <UNDEFINED> instruction: 0xf7ff980a
    1a90:	stmdacs	r0, {r1, r3, sl, fp, sp, lr, pc}
    1a94:			; <UNDEFINED> instruction: 0xf5b0dd0a
    1a98:	vpmax.f32	d22, d0, d0
    1a9c:	mcrvs	3, 3, r8, cr11, cr15, {0}
    1aa0:	andvs	pc, r0, r0, lsr #11
    1aa4:	svclt	0x00284298
    1aa8:			; <UNDEFINED> instruction: 0x66684618
    1aac:			; <UNDEFINED> instruction: 0x3708f8df
    1ab0:	mrcvs	4, 2, r4, cr10, cr11, {3}
    1ab4:	svcvs	0x0000f5b2
    1ab8:	rscshi	pc, lr, #192	; 0xc0
    1abc:	usatcs	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    1ac0:	subseq	pc, r8, r3, lsl #2
    1ac4:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    1ac8:			; <UNDEFINED> instruction: 0x679a447a
    1acc:	tstls	ip, r9, ror r4
    1ad0:			; <UNDEFINED> instruction: 0xf920f002
    1ad4:			; <UNDEFINED> instruction: 0xf8dfe5de
    1ad8:	ldrbtmi	r0, [r8], #-1772	; 0xfffff914
    1adc:	cdp2	0, 9, cr15, cr4, cr3, {0}
    1ae0:			; <UNDEFINED> instruction: 0xf8dfe599
    1ae4:	svcls	0x000736e4
    1ae8:			; <UNDEFINED> instruction: 0xf8d3447b
    1aec:			; <UNDEFINED> instruction: 0xb133309c
    1af0:			; <UNDEFINED> instruction: 0x36d8f8df
    1af4:	ldrbtmi	r9, [fp], #-2568	; 0xfffff5f8
    1af8:			; <UNDEFINED> instruction: 0xf000429a
    1afc:	blls	322554 <__assert_fail@plt+0x320f90>
    1b00:	blls	393968 <__assert_fail@plt+0x3923a4>
    1b04:			; <UNDEFINED> instruction: 0xf0402b00
    1b08:	mrcge	2, 0, r8, cr5, cr14, {5}
    1b0c:			; <UNDEFINED> instruction: 0x36c0f8df
    1b10:			; <UNDEFINED> instruction: 0x4630ad14
    1b14:	tstls	r4, #2063597568	; 0x7b000000
    1b18:	stcl	7, cr15, [r6], #1020	; 0x3fc
    1b1c:	strtmi	r9, [r9], -lr, lsl #22
    1b20:	ldrmi	r2, [sl], -sl
    1b24:			; <UNDEFINED> instruction: 0xf7ff9335
    1b28:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1b2c:	msrhi	SPSR_s, r0, asr #32
    1b30:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    1b34:			; <UNDEFINED> instruction: 0x26004630
    1b38:	tstls	r4, #2063597568	; 0x7b000000
    1b3c:	ldcl	7, cr15, [r4], {255}	; 0xff
    1b40:	ldrtmi	r4, [r2], -r9, lsr #12
    1b44:	ldrtls	r2, [r5], -ip
    1b48:	bl	ff73fb4c <__assert_fail@plt+0xff73e588>
    1b4c:			; <UNDEFINED> instruction: 0xf0402800
    1b50:			; <UNDEFINED> instruction: 0xf8df8143
    1b54:	stmdals	fp, {r2, r7, r9, sl, ip}
    1b58:			; <UNDEFINED> instruction: 0xf7ff4479
    1b5c:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    1b60:	tsthi	r4, r0, asr #32	; <UNPREDICTABLE>
    1b64:			; <UNDEFINED> instruction: 0x3674f8df
    1b68:			; <UNDEFINED> instruction: 0x2674f8df
    1b6c:	ldrbtmi	r5, [sl], #-2299	; 0xfffff705
    1b70:			; <UNDEFINED> instruction: 0xf8c2681b
    1b74:			; <UNDEFINED> instruction: 0xf8df308c
    1b78:	ldrbtmi	r3, [fp], #-1644	; 0xfffff994
    1b7c:	bcs	1d7ec <__assert_fail@plt+0x1c228>
    1b80:	subhi	pc, r4, #0
    1b84:			; <UNDEFINED> instruction: 0x3660f8df
    1b88:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1b8c:			; <UNDEFINED> instruction: 0xf8df659a
    1b90:	ldmpl	fp!, {r2, r3, r4, r6, r9, sl, ip, sp}^
    1b94:	ldmdavs	fp, {r2, r3, r8, r9, ip, pc}
    1b98:			; <UNDEFINED> instruction: 0xf000455b
    1b9c:	stccs	0, cr8, [r0], {237}	; 0xed
    1ba0:			; <UNDEFINED> instruction: 0x81a3f040
    1ba4:			; <UNDEFINED> instruction: 0x4648f8df
    1ba8:	mcrvs	4, 3, r4, cr0, cr12, {3}
    1bac:			; <UNDEFINED> instruction: 0xf0053001
    1bb0:	mcrvs	12, 3, pc, cr3, cr7, {6}	; <UNPREDICTABLE>
    1bb4:	addeq	pc, r4, r4, asr #17
    1bb8:			; <UNDEFINED> instruction: 0xf0051c58
    1bbc:	ldrdcs	pc, [r0, -r1]
    1bc0:	andscs	r4, r1, r3, lsl #12
    1bc4:			; <UNDEFINED> instruction: 0xf7ff61e3
    1bc8:	svcvs	0x0023eb56
    1bcc:			; <UNDEFINED> instruction: 0xf0002b00
    1bd0:	b	13e2090 <__assert_fail@plt+0x13e0acc>
    1bd4:	strbmi	r0, [r0], -fp, lsl #17
    1bd8:			; <UNDEFINED> instruction: 0xf00544c8
    1bdc:	blls	340ee8 <__assert_fail@plt+0x33f924>
    1be0:	strmi	r6, [fp, #2077]!	; 0x81d
    1be4:	stcle	0, cr9, [ip, #-28]	; 0xffffffe4
    1be8:	bl	26880c <__assert_fail@plt+0x267248>
    1bec:	bl	c2e08 <__assert_fail@plt+0xc1844>
    1bf0:			; <UNDEFINED> instruction: 0xf8540585
    1bf4:			; <UNDEFINED> instruction: 0xf7ff0b04
    1bf8:	strbmi	lr, [r4, #-3076]	; 0xfffff3fc
    1bfc:	bleq	13fd18 <__assert_fail@plt+0x13e754>
    1c00:			; <UNDEFINED> instruction: 0xf8dfd1f7
    1c04:	mcr	5, 0, r4, cr8, cr0, {7}
    1c08:			; <UNDEFINED> instruction: 0xf8dfba90
    1c0c:	ldrbtmi	r3, [ip], #-1516	; 0xfffffa14
    1c10:	strbvs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1c14:	movwls	r4, #38011	; 0x947b
    1c18:	svcvs	0x00203310
    1c1c:	mcr	4, 0, r4, cr8, cr14, {3}
    1c20:			; <UNDEFINED> instruction: 0xf7ff3a10
    1c24:			; <UNDEFINED> instruction: 0xf8dfebee
    1c28:			; <UNDEFINED> instruction: 0xf10635d8
    1c2c:			; <UNDEFINED> instruction: 0xf8cd0a10
    1c30:	ldrbtmi	r9, [fp], #-44	; 0xffffffd4
    1c34:			; <UNDEFINED> instruction: 0xf8df930a
    1c38:			; <UNDEFINED> instruction: 0xf8dd35cc
    1c3c:	ldrbtmi	fp, [fp], #-48	; 0xffffffd0
    1c40:	blls	2136ac <__assert_fail@plt+0x2120e8>
    1c44:	ldrmi	r6, [r8, r0, ror #13]
    1c48:	subsle	r1, r3, r3, asr #24
    1c4c:	vmlane.f64	d25, d2, d9
    1c50:	bne	43d4b8 <__assert_fail@plt+0x43bef4>
    1c54:	cmpcc	r8, #0, 10
    1c58:	movwls	r9, #49677	; 0xc20d
    1c5c:			; <UNDEFINED> instruction: 0xf0024618
    1c60:	bls	27febc <__assert_fail@plt+0x27e8f8>
    1c64:			; <UNDEFINED> instruction: 0xf8db980a
    1c68:	andsvs	r3, r5, #0
    1c6c:	bls	2e9890 <__assert_fail@plt+0x2e82cc>
    1c70:	vnmls.f16	s14, s16, s8
    1c74:			; <UNDEFINED> instruction: 0xf8521a10
    1c78:			; <UNDEFINED> instruction: 0xf8572023
    1c7c:	stmdals	ip, {r0, r1, r5, ip, sp}
    1c80:	strls	r3, [r2], #-769	; 0xfffffcff
    1c84:	strls	r9, [r0, #-1281]	; 0xfffffaff
    1c88:	ldc2l	0, cr15, [r6, #-4]!
    1c8c:	bcc	fe43d4f4 <__assert_fail@plt+0xfe43bf30>
    1c90:	ldrdmi	pc, [r0], -fp
    1c94:	strcc	r9, [r1], #-2058	; 0xfffff7f6
    1c98:	adcmi	r7, r3, #1073741825	; 0x40000001
    1c9c:	svcls	0x0007dd1e
    1ca0:	bls	2c1f38 <__assert_fail@plt+0x2c0974>
    1ca4:	svcne	0x0025462b
    1ca8:	ldrmi	r4, [r4], #-1085	; 0xfffffbc3
    1cac:	and	r9, r1, sp, lsl #30
    1cb0:	mulcc	r4, r9, r8
    1cb4:	blcs	13fe0c <__assert_fail@plt+0x13e848>
    1cb8:	stceq	0, cr15, [r0], {79}	; 0x4f
    1cbc:			; <UNDEFINED> instruction: 0xf1069304
    1cc0:	smlsdls	r3, r8, r0, r0
    1cc4:			; <UNDEFINED> instruction: 0xf8d64651
    1cc8:	stmib	sp, {r2, r7, ip, sp}^
    1ccc:	movwls	ip, #11264	; 0x2c00
    1cd0:	svccc	0x0004f855
    1cd4:	cdp2	0, 2, cr15, cr2, cr1, {0}
    1cd8:	mvnle	r4, r0, lsr #11
    1cdc:	streq	pc, [r8, #-2271]!	; 0xfffff721
    1ce0:			; <UNDEFINED> instruction: 0xf1004478
    1ce4:	subscc	r0, r8, r0, lsl r1
    1ce8:	cdp2	0, 10, cr15, cr12, cr1, {0}
    1cec:	ldrmi	r9, [r8, r8, lsl #22]
    1cf0:			; <UNDEFINED> instruction: 0xd1ab1c43
    1cf4:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
    1cf8:	blvs	ff692eec <__assert_fail@plt+0xff691928>
    1cfc:	adccs	pc, ip, r3, asr #17
    1d00:	movwls	r6, #43995	; 0xabdb
    1d04:	bcs	1e3b634 <__assert_fail@plt+0x1e3a070>
    1d08:	orrshi	pc, fp, r0
    1d0c:	movwcs	lr, #35277	; 0x89cd
    1d10:	bl	17bfd14 <__assert_fail@plt+0x17be750>
    1d14:	blls	26853c <__assert_fail@plt+0x266f78>
    1d18:			; <UNDEFINED> instruction: 0xf8316801
    1d1c:			; <UNDEFINED> instruction: 0xf4122012
    1d20:			; <UNDEFINED> instruction: 0xf0006200
    1d24:	smlatbcs	r8, r3, r1, r8
    1d28:			; <UNDEFINED> instruction: 0x460f1c5a
    1d2c:	movwcs	lr, #35277	; 0x89cd
    1d30:	bl	1e3fd34 <__assert_fail@plt+0x1e3e770>
    1d34:	movwcs	r9, #2568	; 0xa08
    1d38:			; <UNDEFINED> instruction: 0x46019312
    1d3c:	andvs	r4, fp, r0, lsl r6
    1d40:	ldmdbge	r2, {r1, r3, r4, r5, r9, sl, lr}
    1d44:	bl	15bfd48 <__assert_fail@plt+0x15be784>
    1d48:	ldmcs	pc!, {r0, r3, r8, r9, fp, ip, pc}^	; <UNPREDICTABLE>
    1d4c:	mrcge	6, 1, APSR_nzcv, cr7, cr15, {3}
    1d50:			; <UNDEFINED> instruction: 0xf04f2f10
    1d54:	movwls	r0, #29189	; 0x7205
    1d58:	cmnhi	r7, r0	; <UNPREDICTABLE>
    1d5c:	ldrtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1d60:	andcs	r4, r0, r9, ror r4
    1d64:			; <UNDEFINED> instruction: 0xf7ff24ff
    1d68:	blls	1fc7b8 <__assert_fail@plt+0x1fb1f4>
    1d6c:	strls	r2, [r0], #-256	; 0xffffff00
    1d70:	andcs	r4, r1, r2, lsl #12
    1d74:	b	ffdbfd78 <__assert_fail@plt+0xffdbe7b4>
    1d78:	movwcs	r9, #2572	; 0xa0c
    1d7c:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1d80:	bleq	7dec4 <__assert_fail@plt+0x7c900>
    1d84:	blge	dd9dd8 <__assert_fail@plt+0xdd8814>
    1d88:	smlad	r8, r3, r3, r9
    1d8c:	strhi	pc, [r4], #2271	; 0x8df
    1d90:	stmdals	fp, {r0, r8, sl, sp}
    1d94:			; <UNDEFINED> instruction: 0xf8c844f8
    1d98:			; <UNDEFINED> instruction: 0xf0005054
    1d9c:	strmi	pc, [r6], -r3, lsr #25
    1da0:	addeq	pc, ip, r8, asr #17
    1da4:			; <UNDEFINED> instruction: 0xf47f2800
    1da8:			; <UNDEFINED> instruction: 0xf7ffaee6
    1dac:			; <UNDEFINED> instruction: 0xf8dfeb3c
    1db0:	andcs	r1, r5, #104, 8	; 0x68000000
    1db4:			; <UNDEFINED> instruction: 0x46034479
    1db8:	ldmdavs	pc, {r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    1dbc:	b	19bfdc0 <__assert_fail@plt+0x19be7fc>
    1dc0:	tstcs	r8, fp, lsl #20
    1dc4:	ldrtmi	r4, [r0], -r4, lsl #12
    1dc8:			; <UNDEFINED> instruction: 0xf826f005
    1dcc:	ldrtmi	r4, [r9], -r2, lsr #12
    1dd0:	strtmi	r4, [r8], -r3, lsl #12
    1dd4:	b	ff1bfdd8 <__assert_fail@plt+0xff1be814>
    1dd8:	bl	93fddc <__assert_fail@plt+0x93e818>
    1ddc:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1de0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1de4:	ldrtmi	r6, [r0], -r5, lsl #16
    1de8:	b	143fdec <__assert_fail@plt+0x143e828>
    1dec:	strmi	r4, [r2], -r9, lsr #12
    1df0:			; <UNDEFINED> instruction: 0xf7ff4630
    1df4:			; <UNDEFINED> instruction: 0xe6aceab8
    1df8:	bl	53fdfc <__assert_fail@plt+0x53e838>
    1dfc:	strtne	pc, [r0], #-2271	; 0xfffff721
    1e00:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1e04:	ldrdhi	pc, [r0], -r0
    1e08:			; <UNDEFINED> instruction: 0xf7ff980e
    1e0c:	strbmi	lr, [r1], -r0, asr #20
    1e10:	stmdals	lr, {r1, r9, sl, lr}
    1e14:	b	fe9bfe18 <__assert_fail@plt+0xfe9be854>
    1e18:	andcs	lr, fp, #144703488	; 0x8a00000
    1e1c:	andcs	lr, r7, #893386752	; 0x35400000
    1e20:	andcs	lr, sl, #884998144	; 0x34c00000
    1e24:	andcs	lr, sp, #876609536	; 0x34400000
    1e28:	andcs	lr, r9, #868220928	; 0x33c00000
    1e2c:	svcls	0x000ce5cd
    1e30:	ldrbmi	r6, [fp, #-2107]	; 0xfffff7c5
    1e34:			; <UNDEFINED> instruction: 0x4efbda1f
    1e38:	ldreq	pc, [r0, #-260]	; 0xfffffefc
    1e3c:			; <UNDEFINED> instruction: 0xf859447e
    1e40:	ldrmi	r2, [r0], -r3, lsr #32
    1e44:			; <UNDEFINED> instruction: 0xf7ff9207
    1e48:			; <UNDEFINED> instruction: 0xf896eadc
    1e4c:			; <UNDEFINED> instruction: 0xf04fe004
    1e50:	bls	1c4e58 <__assert_fail@plt+0x1c3894>
    1e54:			; <UNDEFINED> instruction: 0xf8cd4629
    1e58:			; <UNDEFINED> instruction: 0xf8cdc004
    1e5c:			; <UNDEFINED> instruction: 0xf8cde008
    1e60:	marne	acc0, ip, r3
    1e64:	subseq	pc, r8, r4, lsl #2
    1e68:	stc2	0, cr15, [r6], {1}
    1e6c:	movwcc	r6, #6203	; 0x183b
    1e70:	ldrbmi	r6, [fp, #-59]	; 0xffffffc5
    1e74:	bmi	ffb38e08 <__assert_fail@plt+0xffb37844>
    1e78:	blmi	ffb0ae80 <__assert_fail@plt+0xffb098bc>
    1e7c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    1e80:	stfmie	f7, [fp], #80	; 0x50
    1e84:	ldrbtmi	r6, [ip], #-2328	; 0xfffff6e8
    1e88:			; <UNDEFINED> instruction: 0xf1046a19
    1e8c:			; <UNDEFINED> instruction: 0xf1040610
    1e90:			; <UNDEFINED> instruction: 0x67580558
    1e94:	blls	21a800 <__assert_fail@plt+0x21923c>
    1e98:	mulcc	r1, r8, r7
    1e9c:	svcvs	0x00e3d00e
    1ea0:	rscsle	r2, r8, r0, lsl #22
    1ea4:			; <UNDEFINED> instruction: 0x2094f8d4
    1ea8:	ldmle	r4!, {r0, r1, r4, r7, r9, lr}^
    1eac:			; <UNDEFINED> instruction: 0x46284631
    1eb0:	stc2l	0, cr15, [r8, #4]
    1eb4:			; <UNDEFINED> instruction: 0xf8c42300
    1eb8:			; <UNDEFINED> instruction: 0xe7ec3094
    1ebc:	ldrbtmi	r4, [fp], #-3037	; 0xfffff423
    1ec0:	svcvs	0x005a6919
    1ec4:			; <UNDEFINED> instruction: 0xd1084291
    1ec8:	svceq	0x0000f1ba
    1ecc:	svcge	0x0012f43f
    1ed0:	umaalcc	pc, r0, r3, r8	; <UNPREDICTABLE>
    1ed4:			; <UNDEFINED> instruction: 0xf47f2b00
    1ed8:	ldmmi	r7, {r0, r2, r3, r8, r9, sl, fp, sp, pc}^
    1edc:			; <UNDEFINED> instruction: 0xf1004478
    1ee0:	subscc	r0, r8, r0, lsl r1
    1ee4:	stc2	0, cr15, [lr, #4]!
    1ee8:	blmi	ff53bb00 <__assert_fail@plt+0xff53a53c>
    1eec:	ldmibmi	r4, {r0, r2, r9, sp}^
    1ef0:	strmi	r2, [r4], -r0
    1ef4:	ldmpl	sp!, {r0, r1, r4, r6, r7, r9, sl, fp, lr}^
    1ef8:	ldrbtmi	r4, [lr], #-1145	; 0xfffffb87
    1efc:			; <UNDEFINED> instruction: 0xf7ff682f
    1f00:	andls	lr, r7, r6, asr #19
    1f04:	cdp2	0, 10, cr15, cr10, cr1, {0}
    1f08:	tstcs	r1, r7, lsl #20
    1f0c:	ldrtmi	r4, [r8], -r3, lsl #12
    1f10:	strcc	lr, [r0], #-2509	; 0xfffff633
    1f14:	b	fedbff18 <__assert_fail@plt+0xfedbe954>
    1f18:	andcs	r4, r5, #3325952	; 0x32c000
    1f1c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1f20:			; <UNDEFINED> instruction: 0xf7ff682f
    1f24:			; <UNDEFINED> instruction: 0x6df3e9b4
    1f28:	strls	r2, [r1], #-257	; 0xfffffeff
    1f2c:	strmi	r9, [r2], -r0, lsl #6
    1f30:			; <UNDEFINED> instruction: 0xf7ff4638
    1f34:	stmibmi	r5, {r3, r5, r7, r9, fp, sp, lr, pc}^
    1f38:	strtmi	r2, [r0], -r5, lsl #4
    1f3c:	stmdavs	pc!, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    1f40:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f44:	tstcs	r1, r3, lsr lr
    1f48:	movwls	r9, #1025	; 0x401
    1f4c:	ldrtmi	r4, [r8], -r2, lsl #12
    1f50:	b	fe63ff54 <__assert_fail@plt+0xfe63e990>
    1f54:	andcs	r4, r5, #3112960	; 0x2f8000
    1f58:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1f5c:			; <UNDEFINED> instruction: 0xf7ff682f
    1f60:			; <UNDEFINED> instruction: 0xf8d6e996
    1f64:	andls	r8, r7, ip, asr r0
    1f68:	cdp2	0, 7, cr15, cr8, cr1, {0}
    1f6c:	tstcs	r1, r7, lsl #20
    1f70:	movweq	lr, #2984	; 0xba8
    1f74:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    1f78:			; <UNDEFINED> instruction: 0xf7ff3400
    1f7c:	ldmibmi	r5!, {r2, r7, r9, fp, sp, lr, pc}
    1f80:	strtmi	r2, [r0], -r5, lsl #4
    1f84:	stmdavs	pc!, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    1f88:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f8c:	tstcs	r1, r3, ror lr
    1f90:	movwls	r9, #1025	; 0x401
    1f94:	ldrtmi	r4, [r8], -r2, lsl #12
    1f98:	b	1d3ff9c <__assert_fail@plt+0x1d3e9d8>
    1f9c:	andcs	r4, r5, #2850816	; 0x2b8000
    1fa0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1fa4:			; <UNDEFINED> instruction: 0xf7ff682e
    1fa8:	smlsdxcs	r0, r2, r9, lr
    1fac:	strmi	r2, [r2], -r1, lsl #2
    1fb0:			; <UNDEFINED> instruction: 0xf06f4630
    1fb4:	stmib	sp, {r9, sl, lr}^
    1fb8:			; <UNDEFINED> instruction: 0xf7ff6700
    1fbc:	strtmi	lr, [r0], -r4, ror #20
    1fc0:	b	ff23ffc4 <__assert_fail@plt+0xff23ea00>
    1fc4:			; <UNDEFINED> instruction: 0xf43f2800
    1fc8:	stmibmi	r4!, {r0, r2, r3, r5, r6, r7, r8, sl, fp, sp, pc}
    1fcc:	strtmi	r2, [r0], -r5, lsl #4
    1fd0:	ldrbtmi	r6, [r9], #-2094	; 0xfffff7d2
    1fd4:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fd8:	strmi	r2, [r2], -r1, lsl #2
    1fdc:			; <UNDEFINED> instruction: 0xf7ff4630
    1fe0:			; <UNDEFINED> instruction: 0xf1baea52
    1fe4:			; <UNDEFINED> instruction: 0xf43f0f00
    1fe8:	ldmibmi	sp, {r0, r2, r3, r4, r6, r7, r8, sl, fp, sp, pc}
    1fec:	andcs	r4, r5, #32, 12	; 0x2000000
    1ff0:	ldrbtmi	r6, [r9], #-2092	; 0xfffff7d4
    1ff4:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ff8:	tstcs	r1, ip, lsl #22
    1ffc:			; <UNDEFINED> instruction: 0xf859681b
    2000:	strmi	r3, [r2], -r3, lsr #32
    2004:			; <UNDEFINED> instruction: 0xf7ff4620
    2008:	strb	lr, [fp, #2622]	; 0xa3e
    200c:	blcs	1df80 <__assert_fail@plt+0x1c9bc>
    2010:	cfldrsge	mvf15, [sp, #252]!	; 0xfc
    2014:			; <UNDEFINED> instruction: 0x2000e5b6
    2018:	blx	fe03e022 <__assert_fail@plt+0xfe03ca5e>
    201c:			; <UNDEFINED> instruction: 0xf0002001
    2020:	andcs	pc, ip, #128000	; 0x1f400
    2024:	stmibmi	pc, {r0, r4, r6, r7, sl, sp, lr, pc}	; <UNPREDICTABLE>
    2028:	andcs	r2, r0, r5, lsl #4
    202c:			; <UNDEFINED> instruction: 0xf7ff4479
    2030:	tstcs	r0, lr, lsr #18
    2034:	strmi	r4, [r8], -r2, lsl #12
    2038:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    203c:	andcs	lr, r8, #398458880	; 0x17c00000
    2040:	tstcs	r0, r3, asr #9
    2044:			; <UNDEFINED> instruction: 0x460f1c9a
    2048:	stmibmi	r7, {r4, r5, r6, r9, sl, sp, lr, pc}
    204c:	sxtab16	r4, r8, r9, ror #8
    2050:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2054:	andcs	r4, r5, #2179072	; 0x214000
    2058:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    205c:			; <UNDEFINED> instruction: 0xf7ff2000
    2060:			; <UNDEFINED> instruction: 0x4621e916
    2064:	andcs	r4, r1, r2, lsl #12
    2068:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    206c:	andcs	r4, r5, #128, 18	; 0x200000
    2070:	ldrbtmi	r9, [r9], #-775	; 0xfffffcf9
    2074:			; <UNDEFINED> instruction: 0xf7ff2000
    2078:	blls	1fc4a8 <__assert_fail@plt+0x1faee4>
    207c:	strmi	r2, [r2], -r0, lsl #2
    2080:			; <UNDEFINED> instruction: 0xf7ff2001
    2084:	blmi	1efc64c <__assert_fail@plt+0x1efb088>
    2088:	adccs	pc, r5, #64, 4
    208c:	ldmdami	fp!, {r1, r3, r4, r5, r6, r8, fp, lr}^
    2090:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2094:	ldrbtmi	r3, [r8], #-800	; 0xfffffce0
    2098:	b	fe54009c <__assert_fail@plt+0xfe53ead8>
    209c:	andcs	r4, r5, #120, 18	; 0x1e0000
    20a0:	ldrbtmi	r2, [r9], #-0
    20a4:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    20a8:	tstcs	r0, r1, lsl fp
    20ac:	stmiapl	fp!, {r0, r1, r3, r4, r8}^
    20b0:	andcs	r4, r1, r2, lsl #12
    20b4:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    20b8:	vpadd.i8	q10, q0, q9
    20bc:	ldmdbmi	r2!, {r0, r2, r4, r5, r6, r7, r9, ip}^
    20c0:	ldrbtmi	r4, [fp], #-2162	; 0xfffff78e
    20c4:			; <UNDEFINED> instruction: 0x33204479
    20c8:			; <UNDEFINED> instruction: 0xf7ff4478
    20cc:			; <UNDEFINED> instruction: 0xf7ffea7c
    20d0:	stmdbmi	pc!, {r2, r5, r6, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    20d4:	movwls	r2, #29189	; 0x7205
    20d8:			; <UNDEFINED> instruction: 0xe7cb4479
    20dc:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q14.5>
    20e0:	stmdbmi	sp!, {r0, r3, r4, r6, r7, r9, ip}^
    20e4:	ldrbtmi	r4, [fp], #-2157	; 0xfffff793
    20e8:			; <UNDEFINED> instruction: 0x33204479
    20ec:			; <UNDEFINED> instruction: 0xf7ff4478
    20f0:	stmdbmi	fp!, {r1, r3, r5, r6, r9, fp, sp, lr, pc}^
    20f4:	andcs	r2, r0, r5, lsl #4
    20f8:	ldrbtmi	r9, [r9], #-775	; 0xfffffcf9
    20fc:	stmia	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2100:	blls	1e9150 <__assert_fail@plt+0x1e7b8c>
    2104:	strls	r2, [r0], #-256	; 0xffffff00
    2108:	andcs	r4, r1, r2, lsl #12
    210c:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2110:	andeq	r8, r0, r4, asr #7
    2114:	andeq	r9, r1, ip, asr r8
    2118:	andeq	r0, r0, r0, ror r1
    211c:	andeq	r9, r1, lr, asr #16
    2120:	andeq	r9, r1, r2, lsr sl
    2124:	andeq	r7, r0, ip, lsl #19
    2128:	andeq	r8, r0, r6, asr #15
    212c:	andeq	r7, r0, ip, ror #25
    2130:			; <UNDEFINED> instruction: 0x000001b0
    2134:	andeq	r2, r0, r9, lsr #32
    2138:	andeq	r0, r0, sp, asr #26
    213c:	ldrdeq	r1, [r0], -fp
    2140:	andeq	r9, r1, r2, asr #10
    2144:	andeq	r7, r0, ip, lsl #31
    2148:	andeq	r7, r0, r0, ror ip
    214c:	muleq	r1, r8, r9
    2150:	andeq	r9, r1, r4, asr #17
    2154:	andeq	r0, r0, ip, lsr #3
    2158:	andeq	r9, r1, r4, lsr r8
    215c:	andeq	r9, r1, r4, ror #16
    2160:	andeq	r9, r1, r4, asr r8
    2164:	andeq	r9, r1, lr, lsr #16
    2168:	andeq	r9, r1, ip, lsl r8
    216c:	strdeq	r9, [r1], -r4
    2170:	andeq	r9, r1, sl, ror #15
    2174:	andeq	r9, r1, r2, ror #14
    2178:	andeq	r9, r1, r2, asr r7
    217c:	andeq	r9, r1, r2, asr #14
    2180:	muleq	r0, r9, r6
    2184:	andeq	r9, r1, sl, lsl r7
    2188:	andeq	r9, r1, ip, lsl #14
    218c:	strdeq	r9, [r1], -r4
    2190:	andeq	r9, r1, ip, asr #13
    2194:	muleq	r0, r6, r9
    2198:	andeq	r9, r1, r4, lsr #9
    219c:	andeq	r9, r1, r6, lsl #13
    21a0:	ldrdeq	r1, [r0], -sp
    21a4:	strdeq	r7, [r0], -r8
    21a8:	andeq	r9, r1, r0, lsr #12
    21ac:	andeq	r7, r0, lr, lsr fp
    21b0:	ldrdeq	r9, [r1], -ip
    21b4:	muleq	r0, ip, r8
    21b8:	andeq	r9, r1, r8, lsr #11
    21bc:	andeq	r1, r0, sp, lsr r1
    21c0:	andeq	r0, r0, r5, ror #17
    21c4:	andeq	r7, r0, r2, asr r8
    21c8:	andeq	r9, r1, r0, ror r5
    21cc:			; <UNDEFINED> instruction: 0x000014bb
    21d0:	andeq	r0, r0, r1, lsr #17
    21d4:	andeq	r1, r0, sp, lsr #8
    21d8:	ldrdeq	r7, [r0], -r0
    21dc:	andeq	r0, r0, r0, lsl #3
    21e0:	andeq	r9, r1, sl, ror #9
    21e4:	ldrdeq	r9, [r1], -lr
    21e8:	andeq	r9, r1, lr, asr #9
    21ec:	andeq	r0, r0, r4, ror r1
    21f0:			; <UNDEFINED> instruction: 0x000194b0
    21f4:	andeq	r9, r1, sl, asr #8
    21f8:	andeq	r9, r1, r4, asr #8
    21fc:	andeq	r9, r1, ip, lsr r4
    2200:	ldrdeq	r9, [r1], -r2
    2204:	andeq	r9, r1, r6, asr #7
    2208:	andeq	r9, r1, r8, ror r3
    220c:	andeq	r9, r1, r0, ror #6
    2210:	andeq	r7, r0, r8, ror #13
    2214:	andeq	r9, r1, r4, asr #5
    2218:	andeq	r7, r0, r8, asr #18
    221c:	strdeq	r7, [r0], -r6
    2220:			; <UNDEFINED> instruction: 0x000078b2
    2224:	andeq	r9, r1, r8, asr #3
    2228:	andeq	r9, r1, r8, lsl #3
    222c:	ldrdeq	r9, [r1], -sl
    2230:	ldrdeq	r9, [r1], -r2
    2234:	muleq	r1, sl, r1
    2238:	andeq	r9, r1, ip, ror r1
    223c:	andeq	r0, r0, r8, ror r1
    2240:	andeq	r7, r0, r0, lsr #16
    2244:	andeq	r9, r1, lr, asr r1
    2248:	andeq	r7, r0, sl, lsr #16
    224c:	andeq	r7, r0, r8, asr #16
    2250:	andeq	r7, r0, sl, ror r8
    2254:	andeq	r7, r0, r8, lsl #17
    2258:	muleq	r0, lr, r8
    225c:	andeq	r7, r0, sl, lsr #17
    2260:	andeq	r7, r0, sl, lsr r9
    2264:	andeq	r7, r0, r4, lsr r6
    2268:	muleq	r0, r8, r3
    226c:	strdeq	r7, [r0], -r0
    2270:	andeq	r7, r0, r2, lsr r3
    2274:	ldrdeq	r7, [r0], -r8
    2278:	andeq	r6, r0, lr, asr #7
    227c:	andeq	r7, r0, r6, lsl #12
    2280:	andeq	r7, r0, r6, lsr r5
    2284:	andeq	r7, r0, r6, lsr #19
    2288:	muleq	r0, ip, r3
    228c:	andeq	r7, r0, r0, asr #5
    2290:	andeq	r7, r0, r8, lsr r4
    2294:	andeq	r7, r0, r2, lsl #19
    2298:	andeq	r6, r0, r8, ror r3
    229c:	andeq	r7, r0, r0, lsl #5
    22a0:			; <UNDEFINED> instruction: 0x000073b2
    22a4:	bleq	3e3e8 <__assert_fail@plt+0x3ce24>
    22a8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    22ac:	strbtmi	fp, [sl], -r2, lsl #24
    22b0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    22b4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    22b8:	ldrmi	sl, [sl], #776	; 0x308
    22bc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    22c0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    22c4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    22c8:			; <UNDEFINED> instruction: 0xf85a4b06
    22cc:	stmdami	r6, {r0, r1, ip, sp}
    22d0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    22d4:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    22d8:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    22dc:	andeq	r8, r1, r0, ror fp
    22e0:	andeq	r0, r0, r0, ror #2
    22e4:	andeq	r0, r0, r4, lsl #3
    22e8:	andeq	r0, r0, ip, lsl #3
    22ec:	ldr	r3, [pc, #20]	; 2308 <__assert_fail@plt+0xd44>
    22f0:	ldr	r2, [pc, #20]	; 230c <__assert_fail@plt+0xd48>
    22f4:	add	r3, pc, r3
    22f8:	ldr	r2, [r3, r2]
    22fc:	cmp	r2, #0
    2300:	bxeq	lr
    2304:	b	13b8 <__gmon_start__@plt>
    2308:	andeq	r8, r1, r0, asr fp
    230c:	andeq	r0, r0, ip, ror r1
    2310:	blmi	1d4330 <__assert_fail@plt+0x1d2d6c>
    2314:	bmi	1d34fc <__assert_fail@plt+0x1d1f38>
    2318:	addmi	r4, r3, #2063597568	; 0x7b000000
    231c:	andle	r4, r3, sl, ror r4
    2320:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2324:	ldrmi	fp, [r8, -r3, lsl #2]
    2328:	svclt	0x00004770
    232c:	andeq	r8, r1, r0, asr #26
    2330:	andeq	r8, r1, ip, lsr sp
    2334:	andeq	r8, r1, ip, lsr #22
    2338:	andeq	r0, r0, r8, ror #2
    233c:	stmdbmi	r9, {r3, fp, lr}
    2340:	bmi	253528 <__assert_fail@plt+0x251f64>
    2344:	bne	253530 <__assert_fail@plt+0x251f6c>
    2348:	svceq	0x00cb447a
    234c:			; <UNDEFINED> instruction: 0x01a1eb03
    2350:	andle	r1, r3, r9, asr #32
    2354:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2358:	ldrmi	fp, [r8, -r3, lsl #2]
    235c:	svclt	0x00004770
    2360:	andeq	r8, r1, r4, lsl sp
    2364:	andeq	r8, r1, r0, lsl sp
    2368:	andeq	r8, r1, r0, lsl #22
    236c:	andeq	r0, r0, r4, lsr #3
    2370:	blmi	2af798 <__assert_fail@plt+0x2ae1d4>
    2374:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2378:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    237c:	blmi	270930 <__assert_fail@plt+0x26f36c>
    2380:	ldrdlt	r5, [r3, -r3]!
    2384:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2388:			; <UNDEFINED> instruction: 0xf7fe6818
    238c:			; <UNDEFINED> instruction: 0xf7ffef2c
    2390:	blmi	1c2294 <__assert_fail@plt+0x1c0cd0>
    2394:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2398:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    239c:	ldrdeq	r8, [r1], -lr
    23a0:	ldrdeq	r8, [r1], -r0
    23a4:	andeq	r0, r0, r4, ror #2
    23a8:	andeq	r8, r1, sl, ror ip
    23ac:			; <UNDEFINED> instruction: 0x00018cbe
    23b0:	svclt	0x0000e7c4
    23b4:	svclt	0x00004770
    23b8:			; <UNDEFINED> instruction: 0xf06f4b07
    23bc:	ldrbtmi	r4, [fp], #-512	; 0xfffffe00
    23c0:	addsmi	r6, r1, #1638400	; 0x190000
    23c4:	ldmdavs	sl, {r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    23c8:	andsvs	r3, sl, r1, lsl #4
    23cc:	blmi	cabd8 <__assert_fail@plt+0xc9614>
    23d0:	andsvs	r4, sl, fp, ror r4
    23d4:	svclt	0x00004770
    23d8:	andeq	r8, r1, r6, asr #24
    23dc:	andeq	r8, r1, r8, lsl #25
    23e0:	andcs	r4, r5, #81920	; 0x14000
    23e4:	ldrbtmi	r2, [r9], #-0
    23e8:			; <UNDEFINED> instruction: 0xf7feb508
    23ec:	tstcs	r0, r0, asr pc
    23f0:	andcs	r4, r1, r2, lsl #12
    23f4:	svc	0x00b6f7fe
    23f8:	andeq	r5, r0, sl, lsr #31
    23fc:	svcmi	0x00f0e92d
    2400:	ldmdbmi	r0!, {r0, r1, r3, r7, r9, sl, lr}^
    2404:	bmi	1c2e628 <__assert_fail@plt+0x1c2d064>
    2408:	blmi	1c135f4 <__assert_fail@plt+0x1c12030>
    240c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    2410:	andls	r6, r5, #1179648	; 0x120000
    2414:	andeq	pc, r0, #79	; 0x4f
    2418:	teqlt	sl, #5898240	; 0x5a0000
    241c:	stcge	15, cr4, [r4, #-432]	; 0xfffffe50
    2420:	asrshi	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    2424:			; <UNDEFINED> instruction: 0xf8df4606
    2428:	ldrbtmi	sl, [pc], #-432	; 2430 <__assert_fail@plt+0xe6c>
    242c:			; <UNDEFINED> instruction: 0xf04f44f8
    2430:	ldrbtmi	r0, [sl], #2304	; 0x900
    2434:	andeq	pc, r1, #128	; 0x80
    2438:	andls	r9, r2, #201326592	; 0xc000000
    243c:	ldrmi	r9, [sl], -r3, lsl #22
    2440:	andsvs	r2, r3, r0, lsl #6
    2444:	strbmi	r9, [fp, #2818]	; 0xb02
    2448:	movwcs	fp, #3980	; 0xf8c
    244c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    2450:			; <UNDEFINED> instruction: 0x4622461c
    2454:			; <UNDEFINED> instruction: 0xf04f4629
    2458:			; <UNDEFINED> instruction: 0xf7fe30ff
    245c:	mcrrne	15, 6, lr, r2, cr6
    2460:	andle	r4, pc, r3, lsl #12
    2464:			; <UNDEFINED> instruction: 0x2c00b9f8
    2468:	addhi	pc, pc, r0
    246c:	blmi	1594de0 <__assert_fail@plt+0x159381c>
    2470:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2474:	blls	15c4e4 <__assert_fail@plt+0x15af20>
    2478:			; <UNDEFINED> instruction: 0xf040405a
    247c:	andlt	r8, r7, r1, lsr #1
    2480:	svchi	0x00f0e8bd
    2484:	svc	0x00cef7fe
    2488:	blcs	11c49c <__assert_fail@plt+0x11aed8>
    248c:	addhi	pc, fp, r0, asr #32
    2490:	ldrdcc	pc, [r0], -r8
    2494:	svclt	0x00142b00
    2498:			; <UNDEFINED> instruction: 0xf0464633
    249c:	blcs	30a8 <__assert_fail@plt+0x1ae4>
    24a0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    24a4:	ldmvs	sl!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    24a8:	sbcsle	r2, r2, r0, lsl #20
    24ac:	strdcs	r6, [r0], -r9
    24b0:	stfeqd	f7, [r4], {161}	; 0xa1
    24b4:	andcc	lr, r1, r2
    24b8:	smullle	r4, sl, r0, r2
    24bc:	svcne	0x0004f85c
    24c0:			; <UNDEFINED> instruction: 0xd1f84299
    24c4:	smullle	r4, r4, r0, r2	; <UNPREDICTABLE>
    24c8:	ldrdne	pc, [ip], -sl
    24cc:	andcs	r4, r0, r2, lsl #12
    24d0:	ldrdcc	pc, [r4], -sl
    24d4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    24d8:	eoreq	pc, r2, r1, asr #16
    24dc:	bls	1110e8 <__assert_fail@plt+0x10fb24>
    24e0:	andcc	pc, r4, sl, asr #17
    24e4:	movwcs	pc, #29634	; 0x73c2	; <UNPREDICTABLE>
    24e8:	ldrshtle	r2, [pc], -pc
    24ec:	blcs	1fef040 <__assert_fail@plt+0x1feda7c>
    24f0:			; <UNDEFINED> instruction: 0xf002d028
    24f4:	movwcc	r0, #4991	; 0x137f
    24f8:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
    24fc:	vldrle	d2, [r3, #-0]
    2500:	andcs	r4, r5, #901120	; 0xdc000
    2504:	ldcmi	0, cr2, [r7], #-0
    2508:			; <UNDEFINED> instruction: 0xf7fe4479
    250c:	ldrbtmi	lr, [ip], #-3776	; 0xfffff140
    2510:	stmdbvs	r3!, {r8, sp}^
    2514:	ldmdavs	fp, {r2, sl, fp, ip, pc}
    2518:	ldrbteq	pc, [pc], #-4	; 2520 <__assert_fail@plt+0xf5c>	; <UNPREDICTABLE>
    251c:	strmi	r9, [r2], -r0, lsl #8
    2520:			; <UNDEFINED> instruction: 0xf7fe207d
    2524:	bls	13e1ac <__assert_fail@plt+0x13cbe8>
    2528:	svcmi	0x007ff412
    252c:	blmi	bb6540 <__assert_fail@plt+0xbb4f7c>
    2530:	ldrbtmi	r2, [fp], #-635	; 0xfffffd85
    2534:	blmi	b5b4a4 <__assert_fail@plt+0xb59ee0>
    2538:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    253c:			; <UNDEFINED> instruction: 0xf47f2b00
    2540:			; <UNDEFINED> instruction: 0xe793af7d
    2544:	andcs	r4, r5, #688128	; 0xa8000
    2548:	ldrbtmi	r2, [r9], #-0
    254c:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    2550:			; <UNDEFINED> instruction: 0xf89d4b28
    2554:	tstcs	r0, r1, lsl r0
    2558:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    255c:	strls	r6, [r0], #-2075	; 0xfffff7e5
    2560:	rsbscs	r4, sp, r2, lsl #12
    2564:	mrc	7, 7, APSR_nzcv, cr14, cr14, {7}
    2568:	strb	r9, [r2, r4, lsl #20]
    256c:	andcs	r4, r5, #557056	; 0x88000
    2570:			; <UNDEFINED> instruction: 0xf7fe4479
    2574:			; <UNDEFINED> instruction: 0xf8daee8c
    2578:	tstcs	r0, r4, lsl r0
    257c:			; <UNDEFINED> instruction: 0x4602681b
    2580:			; <UNDEFINED> instruction: 0xf7fe207c
    2584:	bls	13e14c <__assert_fail@plt+0x13cb88>
    2588:	ldmdbmi	ip, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    258c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2590:	mrc	7, 3, APSR_nzcv, cr12, cr14, {7}
    2594:			; <UNDEFINED> instruction: 0x46214b1a
    2598:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    259c:	strtmi	r4, [r0], -r2, lsl #12
    25a0:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    25a4:	ldmdbmi	r7, {r1, r5, r6, r8, r9, sl, sp, lr, pc}
    25a8:	andcs	r2, r0, r5, lsl #4
    25ac:	ldrbtmi	r9, [r9], #-770	; 0xfffffcfe
    25b0:	mcr	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    25b4:	ldrmi	r9, [r9], -r2, lsl #22
    25b8:	andcs	r4, r1, r2, lsl #12
    25bc:	mrc	7, 6, APSR_nzcv, cr2, cr14, {7}
    25c0:	mcr	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    25c4:	andeq	r8, r1, r0, asr #20
    25c8:	andeq	r0, r0, r0, ror r1
    25cc:	andeq	r8, r1, sl, asr #24
    25d0:	andeq	r8, r1, lr, lsr #24
    25d4:	andeq	r8, r1, ip, lsr #24
    25d8:	andeq	r8, r1, r6, lsr #24
    25dc:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    25e0:	andeq	r5, r0, ip, lsr pc
    25e4:	andeq	r8, r1, sl, asr #22
    25e8:	andeq	r8, r1, r6, lsr #22
    25ec:	andeq	r8, r1, r0, lsr #22
    25f0:	ldrdeq	r5, [r0], -lr
    25f4:	andeq	r8, r1, r0, lsl #22
    25f8:	muleq	r0, r0, lr
    25fc:	andeq	r5, r0, r6, asr #28
    2600:	andeq	r8, r1, r0, asr #21
    2604:	andeq	r5, r0, r6, lsl #28
    2608:			; <UNDEFINED> instruction: 0x4606b5f8
    260c:	strcs	r4, [r0], #-2863	; 0xfffff4d1
    2610:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2614:	strmi	r5, [r3], -r2
    2618:	sub	fp, r5, sp, lsl r9
    261c:	adcmi	r3, ip, #16777216	; 0x1000000
    2620:	ldrmi	sp, [sl], -pc
    2624:	ldmdavs	r1, {r2, r8, r9, ip, sp}
    2628:	mvnsle	r2, r0, lsl #18
    262c:	tstcs	r1, r8, lsr #22
    2630:			; <UNDEFINED> instruction: 0x46206016
    2634:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2638:	subne	pc, r0, r3, lsl #17
    263c:	subsvs	r4, sl, sl, lsl #8
    2640:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2644:	vqadd.s8	d29, d5, d22
    2648:	vorr.i32	<illegal reg q10.5>, #5120	; 0x00001400
    264c:	addsmi	r5, sp, #1409286145	; 0x54000001
    2650:	stclne	8, cr13, [fp], #-228	; 0xffffff1c
    2654:	bl	d3f0c <__assert_fail@plt+0xd2948>
    2658:	addseq	r0, r9, r5, asr r3
    265c:	ldrbtmi	r4, [sp], #-3357	; 0xfffff2e3
    2660:			; <UNDEFINED> instruction: 0xf00460ab
    2664:	stmiavs	fp!, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2668:	vstmiaeq	r4, {s28-s106}
    266c:	svclt	0x003e429c
    2670:	strcs	r4, [r0, -r3, lsr #12]
    2674:	tsteq	ip, r0, lsl #22
    2678:	rscvs	r4, r8, r2, lsl #12
    267c:			; <UNDEFINED> instruction: 0xf841d205
    2680:	movwcc	r7, #6916	; 0x1b04
    2684:	addsmi	r6, r8, #168, 16	; 0xa80000
    2688:			; <UNDEFINED> instruction: 0xf852d8f9
    268c:	strbtmi	r3, [r2], #-36	; 0xffffffdc
    2690:	sbcle	r2, fp, r0, lsl #22
    2694:	vpadd.i8	d20, d0, d0
    2698:	ldmdbmi	r0, {r1, r2, r4, r7, r9, ip, lr}
    269c:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    26a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    26a4:	svc	0x008ef7fe
    26a8:	bicsle	r2, r2, r0, lsl #16
    26ac:	cmpcs	r0, r4, lsl #12
    26b0:	bfi	r2, r0, #6, #14
    26b4:	svclt	0x00140fa3
    26b8:	movwcs	r2, #769	; 0x301
    26bc:	strle	r0, [r2], #-161	; 0xffffff5f
    26c0:	strtmi	fp, [r3], -fp, lsl #18
    26c4:			; <UNDEFINED> instruction: 0xf005e7ca
    26c8:	svclt	0x0000f823
    26cc:	andeq	r8, r1, r8, asr #20
    26d0:	andeq	r8, r1, r4, lsr #20
    26d4:	strdeq	r8, [r1], -sl
    26d8:	andeq	r7, r0, sl, asr #7
    26dc:	andeq	r5, r0, r0, asr #27
    26e0:	andeq	r5, r0, r6, asr #27
    26e4:	tstcs	r0, r0, ror r5
    26e8:	stc2l	0, cr15, [r0], #4
    26ec:	svclt	0x00b81e05
    26f0:	blle	14b6f8 <__assert_fail@plt+0x14a134>
    26f4:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    26f8:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    26fc:	tstlt	r8, r4, lsl #12
    2700:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2704:	mcr	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2708:	strtmi	r4, [r8], -r6, lsl #12
    270c:			; <UNDEFINED> instruction: 0xf7fe6835
    2710:	eorsvs	lr, r5, r8, asr #30
    2714:	svclt	0x0000e7f4
    2718:	ldrdeq	r6, [r0], -lr
    271c:	strlt	r4, [r0, #3711]	; 0xe7f
    2720:	orrslt	r4, r8, lr, ror r4
    2724:	andcs	r4, r5, #129024	; 0x1f800
    2728:	andcs	r4, r0, lr, ror r9
    272c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    2730:			; <UNDEFINED> instruction: 0xf7fe681c
    2734:	blmi	1f3ddec <__assert_fail@plt+0x1f3c828>
    2738:	ldmpl	r3!, {r0, r8, sp}^
    273c:			; <UNDEFINED> instruction: 0x4602681b
    2740:			; <UNDEFINED> instruction: 0xf7fe4620
    2744:	andcs	lr, r1, r0, lsr #29
    2748:	mcr	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    274c:	andcs	r4, r5, #121856	; 0x1dc00
    2750:			; <UNDEFINED> instruction: 0x46044977
    2754:	ldrbtmi	r5, [r9], #-2293	; 0xfffff70b
    2758:			; <UNDEFINED> instruction: 0xf7fe682f
    275c:	blmi	1cbddc4 <__assert_fail@plt+0x1cbc800>
    2760:	ldmpl	r6!, {r0, r8, sp}^
    2764:			; <UNDEFINED> instruction: 0x46026833
    2768:			; <UNDEFINED> instruction: 0xf7fe4638
    276c:	ldmdbmi	r1!, {r2, r3, r7, r9, sl, fp, sp, lr, pc}^
    2770:	strtmi	r2, [r0], -r5, lsl #4
    2774:			; <UNDEFINED> instruction: 0xf7fe4479
    2778:	stmdavs	r9!, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    277c:	mrc	7, 7, APSR_nzcv, cr8, cr14, {7}
    2780:	andcs	r4, r5, #1785856	; 0x1b4000
    2784:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2788:	stc	7, cr15, [r0, #1016]	; 0x3f8
    278c:			; <UNDEFINED> instruction: 0xf7fe6829
    2790:	stmdbmi	sl!, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    2794:	strtmi	r2, [r0], -r5, lsl #4
    2798:			; <UNDEFINED> instruction: 0xf7fe4479
    279c:	stmdavs	r9!, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    27a0:	mcr	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    27a4:	andcs	r4, r5, #1671168	; 0x198000
    27a8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    27ac:	stcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    27b0:			; <UNDEFINED> instruction: 0xf7fe6829
    27b4:	stmdbmi	r3!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    27b8:	strtmi	r2, [r0], -r5, lsl #4
    27bc:			; <UNDEFINED> instruction: 0xf7fe4479
    27c0:	stmdavs	r9!, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
    27c4:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    27c8:	andcs	r4, r5, #1556480	; 0x17c000
    27cc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    27d0:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    27d4:			; <UNDEFINED> instruction: 0xf7fe6829
    27d8:	ldmdbmi	ip, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}^
    27dc:	strtmi	r2, [r0], -r5, lsl #4
    27e0:			; <UNDEFINED> instruction: 0xf7fe4479
    27e4:	stmdavs	r9!, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    27e8:	mcr	7, 6, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    27ec:	andcs	r4, r5, #88, 18	; 0x160000
    27f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    27f4:	stcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    27f8:			; <UNDEFINED> instruction: 0xf7fe6829
    27fc:	ldmdbmi	r5, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    2800:	strtmi	r2, [r0], -r5, lsl #4
    2804:			; <UNDEFINED> instruction: 0xf7fe4479
    2808:	stmdavs	r9!, {r1, r6, r8, sl, fp, sp, lr, pc}
    280c:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    2810:	andcs	r4, r5, #1327104	; 0x144000
    2814:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2818:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    281c:			; <UNDEFINED> instruction: 0xf7fe6829
    2820:	stmdbmi	lr, {r3, r5, r7, r9, sl, fp, sp, lr, pc}^
    2824:	strtmi	r2, [r0], -r5, lsl #4
    2828:			; <UNDEFINED> instruction: 0xf7fe4479
    282c:	stmdavs	r9!, {r4, r5, r8, sl, fp, sp, lr, pc}
    2830:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    2834:	andcs	r4, r5, #1212416	; 0x128000
    2838:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    283c:	stc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2840:			; <UNDEFINED> instruction: 0xf7fe6829
    2844:	stmdbmi	r7, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}^
    2848:	strtmi	r2, [r0], -r5, lsl #4
    284c:			; <UNDEFINED> instruction: 0xf7fe4479
    2850:	stmdavs	r9!, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    2854:	mcr	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2858:	andcs	r4, r5, #1097728	; 0x10c000
    285c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2860:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    2864:			; <UNDEFINED> instruction: 0xf7fe6829
    2868:	stmdbmi	r0, {r2, r7, r9, sl, fp, sp, lr, pc}^
    286c:	strtmi	r2, [r0], -r5, lsl #4
    2870:			; <UNDEFINED> instruction: 0xf7fe4479
    2874:	stmdavs	r9!, {r2, r3, r8, sl, fp, sp, lr, pc}
    2878:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    287c:	andcs	r4, r5, #60, 18	; 0xf0000
    2880:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2884:	stc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2888:			; <UNDEFINED> instruction: 0xf7fe6829
    288c:	ldmdbmi	r9!, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    2890:	strtmi	r2, [r0], -r5, lsl #4
    2894:			; <UNDEFINED> instruction: 0xf7fe4479
    2898:	stmdavs	r9!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    289c:	mcr	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    28a0:	andcs	r4, r5, #868352	; 0xd4000
    28a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    28a8:	ldcl	7, cr15, [r0], #1016	; 0x3f8
    28ac:			; <UNDEFINED> instruction: 0xf7fe6829
    28b0:	ldmdbmi	r2!, {r5, r6, r9, sl, fp, sp, lr, pc}
    28b4:	strtmi	r2, [r0], -r5, lsl #4
    28b8:			; <UNDEFINED> instruction: 0xf7fe4479
    28bc:	stmdavs	r9!, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    28c0:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    28c4:	andcs	r4, r5, #753664	; 0xb8000
    28c8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    28cc:	ldcl	7, cr15, [lr], {254}	; 0xfe
    28d0:			; <UNDEFINED> instruction: 0xf7fe6829
    28d4:	stmdbmi	fp!, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    28d8:	strtmi	r2, [r0], -r5, lsl #4
    28dc:			; <UNDEFINED> instruction: 0xf7fe4479
    28e0:	stmdavs	r9!, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    28e4:	mcr	7, 2, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    28e8:	andcs	r4, r5, #638976	; 0x9c000
    28ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    28f0:	stcl	7, cr15, [ip], {254}	; 0xfe
    28f4:			; <UNDEFINED> instruction: 0xf7fe6829
    28f8:	stmdbmi	r4!, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    28fc:	strtmi	r2, [r0], -r5, lsl #4
    2900:			; <UNDEFINED> instruction: 0xf7fe4479
    2904:	stmdavs	r9!, {r2, r6, r7, sl, fp, sp, lr, pc}
    2908:	mrc	7, 1, APSR_nzcv, cr2, cr14, {7}
    290c:	stmdavs	r8!, {r0, r4, r5, fp, sp, lr}
    2910:	stc2l	0, cr15, [r0, #-4]!
    2914:			; <UNDEFINED> instruction: 0xf7fe4620
    2918:	svclt	0x0000ed68
    291c:	andeq	r8, r1, r8, lsr #14
    2920:	andeq	r0, r0, r8, ror r1
    2924:	andeq	r5, r0, sl, asr #26
    2928:	muleq	r0, r8, r1
    292c:	andeq	r0, r0, r8, lsl #3
    2930:	andeq	r5, r0, sl, asr #26
    2934:	andeq	r5, r0, r0, ror #26
    2938:	muleq	r0, lr, sp
    293c:	andeq	r5, r0, r4, lsl #28
    2940:	andeq	r5, r0, r6, asr #29
    2944:	andeq	r5, r0, r4, lsl #30
    2948:	ldrdeq	r5, [r0], -lr
    294c:	strheq	r6, [r0], -r0
    2950:	andeq	r6, r0, r6, lsr r1
    2954:	andeq	r6, r0, r8, asr r1
    2958:	andeq	r6, r0, r6, lsl #4
    295c:	andeq	r6, r0, r4, ror r2
    2960:	andeq	r6, r0, r2, lsl #6
    2964:	andeq	r6, r0, r0, asr #6
    2968:	andeq	r6, r0, r6, lsl #8
    296c:	andeq	r6, r0, r0, asr #8
    2970:	andeq	r6, r0, lr, ror #8
    2974:	andeq	r6, r0, ip, lsr #9
    2978:	andeq	r6, r0, r2, ror r5
    297c:	andeq	r6, r0, ip, lsr #11
    2980:	ldrdeq	r6, [r0], -lr
    2984:	andeq	r6, r0, r4, lsl r6
    2988:	andeq	r6, r0, sl, asr #12
    298c:	andeq	r6, r0, r4, ror r6
    2990:	mvnsmi	lr, sp, lsr #18
    2994:	mrcmi	6, 1, r4, cr13, cr12, {0}
    2998:	blmi	f6ebb8 <__assert_fail@plt+0xf6d5f4>
    299c:	ldrbtmi	r4, [lr], #-1551	; 0xfffff9f1
    29a0:	ldrmi	sl, [r5], -r4, lsl #18
    29a4:	ldmpl	r3!, {r1, r3, r9, sp}^
    29a8:			; <UNDEFINED> instruction: 0xf8df4606
    29ac:	ldmdavs	fp, {r3, r5, r6, r7, pc}
    29b0:			; <UNDEFINED> instruction: 0xf04f9305
    29b4:			; <UNDEFINED> instruction: 0xf7fe0300
    29b8:	blls	13da30 <__assert_fail@plt+0x13c46c>
    29bc:	adcsmi	r4, r3, #248, 8	; 0xf8000000
    29c0:	ldmdavc	fp, {r1, r3, r6, ip, lr, pc}
    29c4:	cmple	r7, r0, lsl #22
    29c8:	blle	a13470 <__assert_fail@plt+0xa11eac>
    29cc:	svclt	0x00a82c00
    29d0:	sfmle	f4, 4, [sl], {160}	; 0xa0
    29d4:	blmi	b9529c <__assert_fail@plt+0xb93cd8>
    29d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    29dc:	blls	15ca4c <__assert_fail@plt+0x15b488>
    29e0:	cmple	r1, sl, asr r0
    29e4:	pop	{r1, r2, ip, sp, pc}
    29e8:	stfmid	f0, [ip, #-960]!	; 0xfffffc40
    29ec:	stmdbmi	ip!, {r3, r4, r9, sl, lr}
    29f0:			; <UNDEFINED> instruction: 0xf8582205
    29f4:	ldrbtmi	r3, [r9], #-5
    29f8:			; <UNDEFINED> instruction: 0xf7fe681d
    29fc:	blmi	a7db24 <__assert_fail@plt+0xa7c560>
    2a00:			; <UNDEFINED> instruction: 0xf8582101
    2a04:	stmib	sp, {r0, r1, ip, sp}^
    2a08:	ldmdavs	fp, {r0, sl, ip, sp, lr}
    2a0c:	strmi	r9, [r2], -r0, lsl #12
    2a10:			; <UNDEFINED> instruction: 0xf7fe4628
    2a14:	blls	33defc <__assert_fail@plt+0x33c938>
    2a18:			; <UNDEFINED> instruction: 0x4620b9db
    2a1c:	ldcmi	7, cr14, [pc], {218}	; 0xda
    2a20:	stmdbmi	r1!, {r3, r4, r9, sl, lr}
    2a24:			; <UNDEFINED> instruction: 0xf8582205
    2a28:	ldrbtmi	r3, [r9], #-4
    2a2c:			; <UNDEFINED> instruction: 0xf7fe681c
    2a30:	blmi	73daf0 <__assert_fail@plt+0x73c52c>
    2a34:			; <UNDEFINED> instruction: 0xf8582101
    2a38:	stmib	sp, {r0, r1, ip, sp}^
    2a3c:	ldmdavs	fp, {r0, r8, sl, ip, sp, lr}
    2a40:	strmi	r9, [r2], -r0, lsl #12
    2a44:			; <UNDEFINED> instruction: 0xf7fe4620
    2a48:	blls	33dec8 <__assert_fail@plt+0x33c904>
    2a4c:	blcs	142f4 <__assert_fail@plt+0x12d30>
    2a50:	andcs	sp, r1, r0, asr #1
    2a54:	mcr2	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    2a58:	andcs	r4, r5, #16, 22	; 0x4000
    2a5c:	andcs	r4, r0, r3, lsl r9
    2a60:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2a64:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2a68:	ldc	7, cr15, [r0], {254}	; 0xfe
    2a6c:	tstcs	r1, sp, lsl #22
    2a70:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2a74:	strvs	lr, [r0, -sp, asr #19]
    2a78:			; <UNDEFINED> instruction: 0x4602681b
    2a7c:			; <UNDEFINED> instruction: 0xf7fe4620
    2a80:	andcs	lr, r1, r2, lsl #26
    2a84:	mcr2	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    2a88:	stc	7, cr15, [r6], {254}	; 0xfe
    2a8c:	andeq	r8, r1, sl, lsr #9
    2a90:	andeq	r0, r0, r0, ror r1
    2a94:	andeq	r8, r1, ip, lsl #9
    2a98:	andeq	r8, r1, r0, ror r4
    2a9c:	andeq	r0, r0, r8, ror r1
    2aa0:	andeq	r6, r0, lr, lsl r6
    2aa4:	muleq	r0, r8, r1
    2aa8:			; <UNDEFINED> instruction: 0x000065ba
    2aac:	andeq	r6, r0, r8, asr r5
    2ab0:	ldrbmi	lr, [r0, sp, lsr #18]!
    2ab4:	stclmi	6, cr4, [r8, #-512]	; 0xfffffe00
    2ab8:	ldrdls	pc, [r0, -pc]!	; <UNPREDICTABLE>
    2abc:	ldrbtmi	r4, [r9], #1149	; 0x47d
    2ac0:	blcs	5cf74 <__assert_fail@plt+0x5b9b0>
    2ac4:	blmi	11b6b38 <__assert_fail@plt+0x11b5574>
    2ac8:	svcmi	0x00462400
    2acc:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2ad0:	stmdbvs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    2ad4:	andcs	r2, r0, r3, lsl #2
    2ad8:	ldrdge	pc, [r0], -r6
    2adc:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    2ae0:			; <UNDEFINED> instruction: 0xf99af004
    2ae4:	tstcs	r1, sl, lsr r6
    2ae8:	ldrbmi	r4, [r0], -r3, lsl #12
    2aec:	stcl	7, cr15, [sl], {254}	; 0xfe
    2af0:	blle	14ccaf8 <__assert_fail@plt+0x14cb534>
    2af4:	strcc	r6, [r1], #-2347	; 0xfffff6d5
    2af8:	adcmi	r3, r3, #1024	; 0x400
    2afc:			; <UNDEFINED> instruction: 0xf1b8d8e9
    2b00:	eorsle	r0, r1, r0, lsl #30
    2b04:	ldrbtmi	r4, [ip], #-3128	; 0xfffff3c8
    2b08:	blcs	1dc9c <__assert_fail@plt+0x1c6d8>
    2b0c:	blmi	d36bec <__assert_fail@plt+0xd35628>
    2b10:	ldmdami	r6!, {r2, r9, sp}
    2b14:			; <UNDEFINED> instruction: 0xf8592101
    2b18:	ldrbtmi	r4, [r8], #-3
    2b1c:			; <UNDEFINED> instruction: 0xf7fe6823
    2b20:	stmdavs	r0!, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2b24:			; <UNDEFINED> instruction: 0xf8baf005
    2b28:	cmple	sp, r0, lsl #16
    2b2c:	ldrbtmi	r4, [sp], #-3376	; 0xfffff2d0
    2b30:			; <UNDEFINED> instruction: 0xf7fe6c68
    2b34:			; <UNDEFINED> instruction: 0xf1b0ed30
    2b38:	svclt	0x00183fff
    2b3c:	strmi	r2, [r4], -sl, lsl #16
    2b40:	stclvs	0, cr13, [r8], #-28	; 0xffffffe4
    2b44:	stc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2b48:	svccc	0x00fff1b0
    2b4c:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    2b50:	strdcc	sp, [r1], -r7
    2b54:			; <UNDEFINED> instruction: 0xf024d030
    2b58:			; <UNDEFINED> instruction: 0xf1a00020
    2b5c:	blx	fec02cc8 <__assert_fail@plt+0xfec01704>
    2b60:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    2b64:			; <UNDEFINED> instruction: 0x87f0e8bd
    2b68:	andcs	r4, sl, sp, lsl fp
    2b6c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2b70:			; <UNDEFINED> instruction: 0xf7fe6819
    2b74:			; <UNDEFINED> instruction: 0x4640ecde
    2b78:			; <UNDEFINED> instruction: 0x87f0e8bd
    2b7c:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    2b80:	ldc2	7, cr15, [r0, #1020]!	; 0x3fc
    2b84:	strbtvs	r4, [r0], #-1541	; 0xfffff9fb
    2b88:	bicle	r2, r0, r0, lsl #16
    2b8c:	mcrr	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    2b90:	andcs	r4, r5, #409600	; 0x64000
    2b94:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    2b98:	and	r4, r6, r8, lsr #12
    2b9c:	mcrr	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    2ba0:	andcs	r4, r5, #360448	; 0x58000
    2ba4:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    2ba8:			; <UNDEFINED> instruction: 0xf7fe2000
    2bac:			; <UNDEFINED> instruction: 0x4621eb70
    2bb0:	andcs	r4, r1, r2, lsl #12
    2bb4:	bl	ff5c0bb4 <__assert_fail@plt+0xff5bf5f0>
    2bb8:	ldc	7, cr15, [r4], #-1016	; 0xfffffc08
    2bbc:	andcs	r4, r5, #16, 18	; 0x40000
    2bc0:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    2bc4:	ldrb	r2, [r0, r0]!
    2bc8:	stc	7, cr15, [ip], #-1016	; 0xfffffc08
    2bcc:	andcs	r4, r5, #212992	; 0x34000
    2bd0:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    2bd4:	strb	r2, [r8, r0]!
    2bd8:	muleq	r1, ip, r5
    2bdc:	andeq	r8, r1, sl, lsl #7
    2be0:	andeq	r0, r0, r8, ror r1
    2be4:	andeq	r6, r0, r4, ror r5
    2be8:	andeq	r8, r1, r2, asr r5
    2bec:	andeq	r6, r0, sl, ror r5
    2bf0:	andeq	r8, r1, sl, lsr #10
    2bf4:	andeq	r6, r0, r6, ror #9
    2bf8:	ldrdeq	r6, [r0], -ip
    2bfc:	andeq	r6, r0, r4, lsr #9
    2c00:	ldrdeq	r6, [r0], -ip
    2c04:	andeq	r6, r0, r8, ror r4
    2c08:	bmi	fefd5308 <__assert_fail@plt+0xfefd3d44>
    2c0c:	ldrblt	r4, [r0, #1145]!	; 0x479
    2c10:	ldcmi	0, cr11, [lr], #572	; 0x23c
    2c14:	stmpl	sl, {r1, r2, r3, r4, r9, sl, lr}
    2c18:	ldmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}
    2c1c:			; <UNDEFINED> instruction: 0xf04f920d
    2c20:	stmdavs	r3!, {r9}
    2c24:	ldfmid	f3, [sl, #428]!	; 0x1ac
    2c28:	ldrbtmi	r6, [sp], #-2083	; 0xfffff7dd
    2c2c:	addsmi	r6, sl, #6946816	; 0x6a0000
    2c30:	tstcs	r1, r7, lsl #6
    2c34:			; <UNDEFINED> instruction: 0xf7ff2000
    2c38:	stmdavs	r2!, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    2c3c:	addsmi	r6, r3, #7012352	; 0x6b0000
    2c40:	lfmmi	f5, 1, [r4], #988	; 0x3dc
    2c44:			; <UNDEFINED> instruction: 0xf894447c
    2c48:	blcs	ed70 <__assert_fail@plt+0xd7ac>
    2c4c:	sbcshi	pc, sl, r0, asr #32
    2c50:	ldrbtmi	r4, [fp], #-2993	; 0xfffff44f
    2c54:	umaalcc	pc, r9, r3, r8	; <UNPREDICTABLE>
    2c58:			; <UNDEFINED> instruction: 0xf0402b00
    2c5c:	smlattcs	r0, sp, r0, r8
    2c60:			; <UNDEFINED> instruction: 0xf7ff4608
    2c64:	stmdage	r6, {r0, r1, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    2c68:	stc	7, cr15, [r4], #-1016	; 0xfffffc08
    2c6c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2c70:	msrhi	CPSR_fc, r0, asr #32
    2c74:	andcs	r4, r1, #10816	; 0x2a40
    2c78:	tstcs	r2, r7, lsl #16
    2c7c:			; <UNDEFINED> instruction: 0xff4af004
    2c80:	and	r4, fp, sp, ror r4
    2c84:	bl	ff3c0c84 <__assert_fail@plt+0xff3bf6c0>
    2c88:	bcs	2dcc98 <__assert_fail@plt+0x2db6d4>
    2c8c:	stmdavs	sl!, {r1, r2, r4, r5, r6, r8, ip, lr, pc}^
    2c90:	rsbsle	r2, r3, r0, lsl #20
    2c94:	andcs	r2, r0, r1, lsl #2
    2c98:	blx	fec40c9e <__assert_fail@plt+0xfec3f6da>
    2c9c:	stc	7, cr15, [sl], #-1016	; 0xfffffc08
    2ca0:	blle	ffbca4b8 <__assert_fail@plt+0xffbc8ef4>
    2ca4:	stmdals	r6, {r2, r3, r5, r6, r8, ip, lr, pc}
    2ca8:	ldcl	7, cr15, [sl], #-1016	; 0xfffffc08
    2cac:	ldrbtmi	r4, [fp], #-2972	; 0xfffff464
    2cb0:			; <UNDEFINED> instruction: 0xf00163dc
    2cb4:	stmdacs	r0, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
    2cb8:	rschi	pc, r7, r0, asr #32
    2cbc:	ldcmi	0, cr2, [r9], {0}
    2cc0:	stc2	7, cr15, [r2], #1020	; 0x3fc
    2cc4:	ldrbtmi	sl, [ip], #-3848	; 0xfffff0f8
    2cc8:	tstcs	r3, r1, lsl #4
    2ccc:	strmi	r9, [r3], -r0, lsl #8
    2cd0:	movwls	r4, #5688	; 0x1638
    2cd4:			; <UNDEFINED> instruction: 0xf7fe2314
    2cd8:	blmi	fe4fdea0 <__assert_fail@plt+0xfe4fc8dc>
    2cdc:	cfldrdvs	mvd4, [sp], {123}	; 0x7b
    2ce0:	bl	fe840ce0 <__assert_fail@plt+0xfe83f71c>
    2ce4:	teqlt	sp, r4, lsl #12
    2ce8:	andcs	r4, r1, #59768832	; 0x3900000
    2cec:			; <UNDEFINED> instruction: 0xf7fe4628
    2cf0:	stmdacs	r0, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
    2cf4:	adcshi	pc, r7, r0, asr #5
    2cf8:	ldrbtmi	r4, [fp], #-2956	; 0xfffff474
    2cfc:			; <UNDEFINED> instruction: 0xf8936d5a
    2d00:	bcs	ee48 <__assert_fail@plt+0xd884>
    2d04:	adcshi	pc, sp, r0
    2d08:	bmi	fe26f3fc <__assert_fail@plt+0xfe26de38>
    2d0c:	andcs	r4, r0, sl, ror r4
    2d10:			; <UNDEFINED> instruction: 0xf7fe9203
    2d14:	bls	fde34 <__assert_fail@plt+0xfc870>
    2d18:	ldrmi	r2, [r0], -r0, lsl #2
    2d1c:	bl	bc0d1c <__assert_fail@plt+0xbbf758>
    2d20:	vmull.p8	<illegal reg q8.5>, d0, d5
    2d24:	strhle	r8, [r8], -sp
    2d28:			; <UNDEFINED> instruction: 0xf7fe2100
    2d2c:	stmdacs	r0, {r1, r6, r7, r9, fp, sp, lr, pc}
    2d30:	adcshi	pc, r1, r0, asr #32
    2d34:			; <UNDEFINED> instruction: 0xf7fe4628
    2d38:			; <UNDEFINED> instruction: 0x4630ec34
    2d3c:			; <UNDEFINED> instruction: 0xf834f001
    2d40:			; <UNDEFINED> instruction: 0xf0002800
    2d44:	movwcs	r8, #28873	; 0x70c9
    2d48:	stmdals	r7, {r0, r1, r5, sp, lr}
    2d4c:	strtmi	r2, [r1], -r4, lsl #4
    2d50:	bl	fe2c0d50 <__assert_fail@plt+0xfe2bf78c>
    2d54:			; <UNDEFINED> instruction: 0xf7fe9807
    2d58:	stmdavs	r1!, {r2, r5, sl, fp, sp, lr, pc}
    2d5c:			; <UNDEFINED> instruction: 0xf0002907
    2d60:	bmi	1d2304c <__assert_fail@plt+0x1d21a88>
    2d64:	ldmdavs	r3!, {sp}
    2d68:			; <UNDEFINED> instruction: 0xf7fe447a
    2d6c:	stmdavs	r3!, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    2d70:			; <UNDEFINED> instruction: 0xf0402b02
    2d74:	rsbscs	r8, pc, pc, lsr #1
    2d78:	b	18c0d78 <__assert_fail@plt+0x18bf7b4>
    2d7c:	rsble	r1, r4, r3, ror #24
    2d80:			; <UNDEFINED> instruction: 0xf7fe9807
    2d84:	stmdals	r6, {r1, r2, r3, sl, fp, sp, lr, pc}
    2d88:	andcs	sl, r4, #4, 18	; 0x10000
    2d8c:			; <UNDEFINED> instruction: 0xf9d2f004
    2d90:	strmi	r2, [r5], -r4, lsl #16
    2d94:	mcrrne	0, 4, sp, r2, cr0
    2d98:	cmnlt	r0, r2, lsr #32
    2d9c:	bl	10c0d9c <__assert_fail@plt+0x10bf7d8>
    2da0:	andcs	r4, r5, #1654784	; 0x194000
    2da4:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    2da8:			; <UNDEFINED> instruction: 0xf7fe2000
    2dac:			; <UNDEFINED> instruction: 0x462bea70
    2db0:	strmi	r4, [r2], -r1, lsr #12
    2db4:			; <UNDEFINED> instruction: 0xf7fe2001
    2db8:			; <UNDEFINED> instruction: 0x4620ead6
    2dbc:	stc2	7, cr15, [r4], #-1020	; 0xfffffc04
    2dc0:	strcs	r9, [r1, -r6, lsl #16]
    2dc4:	bl	ffb40dc4 <__assert_fail@plt+0xffb3f800>
    2dc8:	blmi	13d5740 <__assert_fail@plt+0x13d417c>
    2dcc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2dd0:	blls	35ce40 <__assert_fail@plt+0x35b87c>
    2dd4:			; <UNDEFINED> instruction: 0xf040405a
    2dd8:	ldrtmi	r8, [r8], -r8, lsl #1
    2ddc:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    2de0:			; <UNDEFINED> instruction: 0xf7fe9806
    2de4:			; <UNDEFINED> instruction: 0xf7feebde
    2de8:	ldmdbmi	r5, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}^
    2dec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2df0:	andcs	r6, r0, r4, lsl #16
    2df4:	b	12c0df4 <__assert_fail@plt+0x12bf830>
    2df8:	strmi	r4, [r2], -r1, lsr #12
    2dfc:			; <UNDEFINED> instruction: 0xf7fe2000
    2e00:			; <UNDEFINED> instruction: 0xe7ddeab2
    2e04:			; <UNDEFINED> instruction: 0xf7ff2001
    2e08:	biclt	pc, r8, r3, asr lr	; <UNPREDICTABLE>
    2e0c:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    2e10:			; <UNDEFINED> instruction: 0xf47f2b00
    2e14:	ldr	sl, [fp, -r4, lsr #30]
    2e18:			; <UNDEFINED> instruction: 0xf7fe9806
    2e1c:	stmdbge	r5, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    2e20:	andcs	r4, r0, #32, 12	; 0x2000000
    2e24:	b	fe040e24 <__assert_fail@plt+0xfe03f860>
    2e28:	blcs	1e9a40 <__assert_fail@plt+0x1e847c>
    2e2c:	blcs	b7164 <__assert_fail@plt+0xb5ba0>
    2e30:	rsbscs	sp, lr, r8
    2e34:	b	ff640e34 <__assert_fail@plt+0xff63f870>
    2e38:			; <UNDEFINED> instruction: 0xf7ff2000
    2e3c:	smuadx	lr, r9, lr
    2e40:	strb	r2, [r1, r1, lsl #14]
    2e44:			; <UNDEFINED> instruction: 0xf7fe207f
    2e48:			; <UNDEFINED> instruction: 0xf7feead0
    2e4c:	ldmdbmi	sp!, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    2e50:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2e54:	andcs	r6, r0, r4, lsl #16
    2e58:	b	640e58 <__assert_fail@plt+0x63f894>
    2e5c:	strmi	r4, [r2], -r1, lsr #12
    2e60:			; <UNDEFINED> instruction: 0xf7fe2001
    2e64:	ldmdbmi	r8!, {r7, r9, fp, sp, lr, pc}
    2e68:	andcs	r2, r0, r5, lsl #4
    2e6c:	ldrbtmi	r6, [r9], #-2087	; 0xfffff7d9
    2e70:	b	340e70 <__assert_fail@plt+0x33f8ac>
    2e74:	ldrtmi	r4, [r9], -fp, lsr #12
    2e78:	andcs	r4, r0, r2, lsl #12
    2e7c:	b	1cc0e7c <__assert_fail@plt+0x1cbf8b8>
    2e80:	stmdblt	fp!, {r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    2e84:	ldrbtmi	r4, [sl], #-2609	; 0xfffff5cf
    2e88:			; <UNDEFINED> instruction: 0xf001e741
    2e8c:	ldr	pc, [r5, -r7, lsl #19]
    2e90:	ldrbtmi	r4, [sl], #-2607	; 0xfffff5d1
    2e94:	stmdbmi	pc!, {r0, r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    2e98:	stmdavs	r4!, {r0, r2, r9, sp}
    2e9c:			; <UNDEFINED> instruction: 0xe7da4479
    2ea0:	tstcs	r8, sp, lsr #22
    2ea4:	ldrbtmi	r6, [fp], #-2087	; 0xfffff7d9
    2ea8:			; <UNDEFINED> instruction: 0xf8939a03
    2eac:	ldmiblt	r5!, {r4, r6, ip, lr}^
    2eb0:			; <UNDEFINED> instruction: 0xf0034628
    2eb4:	bmi	a82d80 <__assert_fail@plt+0xa817bc>
    2eb8:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    2ebc:	strtmi	r4, [r8], -r3, lsl #12
    2ec0:	b	1440ec0 <__assert_fail@plt+0x143f8fc>
    2ec4:			; <UNDEFINED> instruction: 0xf7fee739
    2ec8:	stmdbmi	r5!, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    2ecc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2ed0:	strb	r6, [r0, r4, lsl #16]
    2ed4:	smlsldx	r2, pc, lr, r0	; <UNPREDICTABLE>
    2ed8:			; <UNDEFINED> instruction: 0x46316830
    2edc:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ee0:	blcs	1cf74 <__assert_fail@plt+0x1b9b0>
    2ee4:	svcge	0x0036f43f
    2ee8:			; <UNDEFINED> instruction: 0xf7fee72f
    2eec:	ldrdcs	lr, [r0], -r6
    2ef0:			; <UNDEFINED> instruction: 0xff92f003
    2ef4:			; <UNDEFINED> instruction: 0x46394a1b
    2ef8:			; <UNDEFINED> instruction: 0x4603447a
    2efc:			; <UNDEFINED> instruction: 0xf7fe2001
    2f00:	svclt	0x0000ea32
    2f04:	andeq	r8, r1, ip, lsr r2
    2f08:	andeq	r0, r0, r0, ror r1
    2f0c:	andeq	r8, r1, ip, ror #7
    2f10:	andeq	r8, r1, lr, lsr #8
    2f14:	andeq	r8, r1, r4, lsl r4
    2f18:	andeq	r8, r1, r6, lsl #8
    2f1c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    2f20:	andeq	r8, r1, sl, lsr #7
    2f24:	andeq	r6, r0, lr, lsr #8
    2f28:	andeq	r8, r1, ip, ror r3
    2f2c:	andeq	r8, r1, lr, asr r3
    2f30:	andeq	r6, r0, r8, asr r3
    2f34:	andeq	r7, r0, r4, ror #4
    2f38:	andeq	r6, r0, r0, lsl r4
    2f3c:	andeq	r8, r1, ip, ror r0
    2f40:	andeq	r6, r0, sl, ror #6
    2f44:	muleq	r0, r6, r2
    2f48:	andeq	r6, r0, sl, lsl #5
    2f4c:	andeq	r6, r0, r2, lsr r2
    2f50:	ldrdeq	r6, [r0], -r2
    2f54:	andeq	r6, r0, r4, lsl #5
    2f58:			; <UNDEFINED> instruction: 0x000181b2
    2f5c:	andeq	r7, r0, r2, lsl r1
    2f60:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    2f64:	ldrdeq	r7, [r0], -r4
    2f68:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    2f6c:	bcs	5cfdc <__assert_fail@plt+0x5ba18>
    2f70:	ldmdavs	sl, {r1, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    2f74:	rscscc	pc, pc, #-2147483648	; 0x80000000
    2f78:			; <UNDEFINED> instruction: 0x4770601a
    2f7c:	muleq	r1, sl, r0
    2f80:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    2f84:	tstlt	r3, r3, lsl #30
    2f88:	blmi	254d50 <__assert_fail@plt+0x25378c>
    2f8c:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2f90:	mvnsle	r2, r0, lsl #22
    2f94:	svcvs	0x00436902
    2f98:	smlalsle	r4, r5, sl, r2
    2f9c:	blcs	1e5b0 <__assert_fail@plt+0x1cfec>
    2fa0:			; <UNDEFINED> instruction: 0xf100d1f2
    2fa4:	subscc	r0, r8, r0, lsl r1
    2fa8:	stcllt	0, cr15, [ip, #-0]
    2fac:	ldrdeq	r8, [r1], -r6
    2fb0:	andeq	r8, r1, r8, ror r0
    2fb4:	addlt	fp, r4, r0, ror r5
    2fb8:	ldrbtmi	r4, [sp], #-3373	; 0xfffff2d3
    2fbc:	bvs	1a5e970 <__assert_fail@plt+0x1a5d3ac>
    2fc0:	umullcs	pc, r8, r5, r8	; <UNPREDICTABLE>
    2fc4:			; <UNDEFINED> instruction: 0xf8d51e5e
    2fc8:	bne	1d931e0 <__assert_fail@plt+0x1d91c1c>
    2fcc:	cmplt	r2, r6, lsr #8
    2fd0:			; <UNDEFINED> instruction: 0xf895e03e
    2fd4:	addmi	r3, r3, #144	; 0x90
    2fd8:	adcsmi	sp, r4, #25
    2fdc:			; <UNDEFINED> instruction: 0xf804d23b
    2fe0:			; <UNDEFINED> instruction: 0xf8d50b01
    2fe4:			; <UNDEFINED> instruction: 0xf7fe008c
    2fe8:	mcrrne	10, 13, lr, r3, cr6
    2fec:			; <UNDEFINED> instruction: 0xf8d5d1f1
    2ff0:	movwcs	r2, #4228	; 0x1084
    2ff4:	addcc	pc, r8, r5, lsl #17
    2ff8:	eorle	r4, r9, r2, lsr #5
    2ffc:			; <UNDEFINED> instruction: 0xf8042300
    3000:	svcvs	0x00293b01
    3004:	movwlt	r1, #6820	; 0x1aa4
    3008:	andlt	r4, r4, r0, lsr #12
    300c:	movwcs	fp, #3440	; 0xd70
    3010:	blcc	81028 <__assert_fail@plt+0x7fa64>
    3014:			; <UNDEFINED> instruction: 0xf8d56f29
    3018:			; <UNDEFINED> instruction: 0xf8d53094
    301c:	movwcc	r2, #4228	; 0x1084
    3020:	addscc	pc, r4, r5, asr #17
    3024:	stmdbcs	r0, {r2, r5, r7, r9, fp, ip}
    3028:	ldmdami	r2, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    302c:	tstls	r1, r8, ror r4
    3030:	tstls	r0, r3, lsr #12
    3034:	tsteq	r0, r5, lsl #2	; <UNPREDICTABLE>
    3038:			; <UNDEFINED> instruction: 0xf1057906
    303c:			; <UNDEFINED> instruction: 0x96020058
    3040:	blx	fe6bf04a <__assert_fail@plt+0xfe6bda86>
    3044:	andlt	r4, r4, r0, lsr #12
    3048:	stmdami	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    304c:			; <UNDEFINED> instruction: 0xe7ee4478
    3050:	ldrbtcc	pc, [pc], #79	; 3058 <__assert_fail@plt+0x1a94>	; <UNPREDICTABLE>
    3054:			; <UNDEFINED> instruction: 0xf7ffe7d8
    3058:	stmdbmi	r8, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    305c:	andcs	r2, r0, r5, lsl #4
    3060:			; <UNDEFINED> instruction: 0xf7fe4479
    3064:	tstcs	r0, r4, lsl r9
    3068:	andcs	r4, r1, r2, lsl #12
    306c:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3070:	muleq	r1, lr, r0
    3074:	ldrdeq	r7, [r1], -r8
    3078:			; <UNDEFINED> instruction: 0x00017fb8
    307c:	andeq	r6, r0, r4, lsr #3
    3080:	svcmi	0x00f0e92d
    3084:			; <UNDEFINED> instruction: 0xf8dfb089
    3088:	ldrbtmi	r7, [pc], #-1408	; 3090 <__assert_fail@plt+0x1acc>
    308c:	bvs	1e9ea80 <__assert_fail@plt+0x1e9d4bc>
    3090:	ldrdpl	pc, [r4], r7
    3094:			; <UNDEFINED> instruction: 0xf8971e5e
    3098:	bne	feda7300 <__assert_fail@plt+0xfeda5d3c>
    309c:			; <UNDEFINED> instruction: 0xf1b9442e
    30a0:			; <UNDEFINED> instruction: 0xf0400f00
    30a4:			; <UNDEFINED> instruction: 0xf8d78098
    30a8:			; <UNDEFINED> instruction: 0xf7fe008c
    30ac:	mcrrne	10, 7, lr, r2, cr4
    30b0:			; <UNDEFINED> instruction: 0xf0004604
    30b4:			; <UNDEFINED> instruction: 0xf8df822b
    30b8:			; <UNDEFINED> instruction: 0xf04f7554
    30bc:			; <UNDEFINED> instruction: 0xf8df3bff
    30c0:	movwcs	r8, #5456	; 0x1550
    30c4:	movwls	r4, #21631	; 0x547f
    30c8:			; <UNDEFINED> instruction: 0xf8df44f8
    30cc:			; <UNDEFINED> instruction: 0xf8df3548
    30d0:	ldrbtmi	sl, [fp], #-1352	; 0xfffffab8
    30d4:			; <UNDEFINED> instruction: 0xf8df9307
    30d8:	ldrbtmi	r3, [sl], #1348	; 0x544
    30dc:	movwls	r4, #25723	; 0x647b
    30e0:	cmneq	pc, #52	; 0x34	; <UNPREDICTABLE>
    30e4:			; <UNDEFINED> instruction: 0xf7fed117
    30e8:	stmdavs	r1, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
    30ec:	andsne	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
    30f0:			; <UNDEFINED> instruction: 0xf10007cb
    30f4:	stfcsd	f0, [sp], {141}	; 0x8d
    30f8:	stccs	15, cr11, [sl], {24}
    30fc:			; <UNDEFINED> instruction: 0xf8dad10b
    3100:			; <UNDEFINED> instruction: 0xf7fe008c
    3104:	mcrrne	10, 4, lr, r3, cr8
    3108:	orrhi	pc, sl, r0
    310c:	strmi	r4, [r4], -r3, lsr #13
    3110:	cmneq	pc, #52	; 0x34	; <UNPREDICTABLE>
    3114:			; <UNDEFINED> instruction: 0xf1a4d0e7
    3118:	stmdbcs	r1, {r0, r1, r3, r8}
    311c:			; <UNDEFINED> instruction: 0x81aef240
    3120:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3124:	movwls	r4, #25723	; 0x647b
    3128:	eorle	r2, r7, sl, lsl #24
    312c:	blcs	1ee20 <__assert_fail@plt+0x1d85c>
    3130:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    3134:			; <UNDEFINED> instruction: 0xf0002c27
    3138:	mrrccs	0, 9, r8, ip, cr7
    313c:	stccs	0, cr13, [r2], #-456	; 0xfffffe38
    3140:	addshi	pc, r2, r0
    3144:			; <UNDEFINED> instruction: 0xf0402c00
    3148:	blls	1a35d8 <__assert_fail@plt+0x1a2014>
    314c:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
    3150:			; <UNDEFINED> instruction: 0xf0002b00
    3154:	adcmi	r8, lr, #-2147483587	; 0x8000003d
    3158:	eorhi	pc, r7, #64, 4
    315c:	strtmi	r9, [r3], r6, lsl #22
    3160:	blmi	8117c <__assert_fail@plt+0x7fbb8>
    3164:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3168:	ldrdeq	pc, [ip], r3
    316c:	b	4c116c <__assert_fail@plt+0x4bfba8>
    3170:			; <UNDEFINED> instruction: 0xf0001c43
    3174:			; <UNDEFINED> instruction: 0x46048155
    3178:	bicsle	r2, r7, sl, lsl #24
    317c:	cmneq	pc, #59	; 0x3b	; <UNPREDICTABLE>
    3180:			; <UNDEFINED> instruction: 0xf7fed147
    3184:	stmdavs	r1, {r1, r2, r5, r8, fp, sp, lr, pc}
    3188:	andscc	pc, fp, r1, lsr r8	; <UNPREDICTABLE>
    318c:	strble	r0, [r0, #-2008]	; 0xfffff828
    3190:	ldrge	pc, [r0], #2271	; 0x8df
    3194:			; <UNDEFINED> instruction: 0xf8da44fa
    3198:	strmi	fp, [fp, #132]!	; 0x84
    319c:			; <UNDEFINED> instruction: 0xf049bf18
    31a0:			; <UNDEFINED> instruction: 0xf1b90901
    31a4:			; <UNDEFINED> instruction: 0xf0000f00
    31a8:			; <UNDEFINED> instruction: 0xf8da8160
    31ac:	movwcs	r0, #156	; 0x9c
    31b0:	blcc	811cc <__assert_fail@plt+0x7fc08>
    31b4:	streq	lr, [fp, #-2981]	; 0xfffff45b
    31b8:	stmdavc	r2, {r3, r4, r7, r8, ip, sp, pc}
    31bc:	mulcc	r0, fp, r8
    31c0:			; <UNDEFINED> instruction: 0xd10e429a
    31c4:			; <UNDEFINED> instruction: 0xf7fe4659
    31c8:	ldmdblt	r0, {r3, fp, sp, lr, pc}^
    31cc:			; <UNDEFINED> instruction: 0xf88a2301
    31d0:	blls	14f438 <__assert_fail@plt+0x14de74>
    31d4:			; <UNDEFINED> instruction: 0xf04fb10b
    31d8:			; <UNDEFINED> instruction: 0x462835ff
    31dc:	pop	{r0, r3, ip, sp, pc}
    31e0:			; <UNDEFINED> instruction: 0xf8df8ff0
    31e4:	ldrbtmi	r0, [r8], #-1092	; 0xfffffbbc
    31e8:	stmdbcs	r0, {r0, r8, r9, sl, fp, sp, lr}
    31ec:			; <UNDEFINED> instruction: 0xf8dfd1f5
    31f0:			; <UNDEFINED> instruction: 0x465a443c
    31f4:	strtmi	r9, [fp], -r1, lsl #2
    31f8:	tstls	r0, ip, ror r4
    31fc:	tsteq	r0, r0, lsl #2	; <UNPREDICTABLE>
    3200:	stmdbvc	r4!, {r3, r4, r6, ip, sp}
    3204:			; <UNDEFINED> instruction: 0xf0009402
    3208:			; <UNDEFINED> instruction: 0x4628fab7
    320c:	pop	{r0, r3, ip, sp, pc}
    3210:			; <UNDEFINED> instruction: 0xf8df8ff0
    3214:	ldrbtmi	r1, [r9], #-1052	; 0xfffffbe4
    3218:			; <UNDEFINED> instruction: 0x3094f8d1
    321c:			; <UNDEFINED> instruction: 0xf8c13301
    3220:			; <UNDEFINED> instruction: 0xe7b53094
    3224:	strmi	pc, [ip], #-2271	; 0xfffff721
    3228:			; <UNDEFINED> instruction: 0xf8d4447c
    322c:			; <UNDEFINED> instruction: 0xf7fe008c
    3230:			; <UNDEFINED> instruction: 0xf1b0e9b2
    3234:			; <UNDEFINED> instruction: 0x46833fff
    3238:	sbchi	pc, r4, r0
    323c:			; <UNDEFINED> instruction: 0xf8d4b920
    3240:	bcs	b4c8 <__assert_fail@plt+0x9f04>
    3244:	sbchi	pc, r8, r0
    3248:	vhsub.s8	d20, d16, d30
    324c:			; <UNDEFINED> instruction: 0xf8d481ae
    3250:			; <UNDEFINED> instruction: 0xf805008c
    3254:			; <UNDEFINED> instruction: 0xf7febb01
    3258:	mcrrne	9, 9, lr, r3, cr14	; <UNPREDICTABLE>
    325c:			; <UNDEFINED> instruction: 0xf0004604
    3260:			; <UNDEFINED> instruction: 0xf04f80df
    3264:	ldrb	r0, [pc, -r1, lsl #18]
    3268:	bicge	pc, ip, #14614528	; 0xdf0000
    326c:			; <UNDEFINED> instruction: 0xf8da44fa
    3270:			; <UNDEFINED> instruction: 0xf7fe008c
    3274:			; <UNDEFINED> instruction: 0xf1b0e990
    3278:			; <UNDEFINED> instruction: 0x46833fff
    327c:	cmnhi	pc, r0	; <UNPREDICTABLE>
    3280:	beq	3f3c4 <__assert_fail@plt+0x3de00>
    3284:	svceq	0x000af1bb
    3288:	orrshi	pc, ip, r0
    328c:			; <UNDEFINED> instruction: 0xf00045a3
    3290:			; <UNDEFINED> instruction: 0xf1bb808f
    3294:	eorsle	r0, r2, r0, lsl #30
    3298:	vhsub.s8	d20, d16, d30
    329c:	bmi	ff9e38bc <__assert_fail@plt+0xff9e22f8>
    32a0:	bllt	812bc <__assert_fail@plt+0x7fcf8>
    32a4:			; <UNDEFINED> instruction: 0xf8d2447a
    32a8:			; <UNDEFINED> instruction: 0xf7fe008c
    32ac:			; <UNDEFINED> instruction: 0xf1b0e974
    32b0:			; <UNDEFINED> instruction: 0x46833fff
    32b4:	blmi	ff8b7a54 <__assert_fail@plt+0xff8b6490>
    32b8:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    32bc:	ldrdcs	pc, [r4], r3
    32c0:	addsne	pc, r8, r3, lsl #17
    32c4:	addle	r4, r6, sl, lsr #5
    32c8:	eorvc	r2, fp, r0, lsl #6
    32cc:	mrc2	7, 2, pc, cr8, cr15, {7}
    32d0:	andcs	r4, r5, #220, 18	; 0x370000
    32d4:	ldrbtmi	r2, [r9], #-0
    32d8:	svc	0x00d8f7fd
    32dc:			; <UNDEFINED> instruction: 0xf04f2c22
    32e0:	strmi	r0, [r5], -r5, lsl #4
    32e4:	orrhi	pc, r2, r0
    32e8:	ldrdcs	r4, [r0], -r7
    32ec:			; <UNDEFINED> instruction: 0xf7fd4479
    32f0:	strmi	lr, [r3], -lr, asr #31
    32f4:	tstcs	r0, sl, lsr #12
    32f8:			; <UNDEFINED> instruction: 0xf7fe2001
    32fc:			; <UNDEFINED> instruction: 0xf8d8e834
    3300:	bcs	b588 <__assert_fail@plt+0x9fc4>
    3304:	sbchi	pc, r3, r0
    3308:	vhsub.s8	d20, d16, d30
    330c:			; <UNDEFINED> instruction: 0xf805814e
    3310:			; <UNDEFINED> instruction: 0xf8d8bb01
    3314:			; <UNDEFINED> instruction: 0xf7fe008c
    3318:			; <UNDEFINED> instruction: 0xf1b0e93e
    331c:			; <UNDEFINED> instruction: 0x46833fff
    3320:			; <UNDEFINED> instruction: 0xf8d8d1b0
    3324:	andcs	r3, r1, #132	; 0x84
    3328:	addscs	pc, r8, r8, lsl #17
    332c:			; <UNDEFINED> instruction: 0xf43f42ab
    3330:			; <UNDEFINED> instruction: 0xf885af52
    3334:	strb	sl, [r9, r0]
    3338:	beq	1fff410 <__assert_fail@plt+0x1ffde4c>
    333c:	mrcge	4, 7, APSR_nzcv, cr10, cr15, {3}
    3340:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3344:			; <UNDEFINED> instruction: 0xf8336803
    3348:	bfieq	r3, r4, #0, #26
    334c:	mrcge	5, 7, APSR_nzcv, cr2, cr15, {3}
    3350:			; <UNDEFINED> instruction: 0x009cf8d7
    3354:	ldrdlt	pc, [r4], r7
    3358:	blge	81374 <__assert_fail@plt+0x7fdb0>
    335c:	streq	lr, [fp, #-2981]	; 0xfffff45b
    3360:			; <UNDEFINED> instruction: 0xf0002800
    3364:	stmdavc	r2, {r0, r4, r5, r7, pc}
    3368:	mulcc	r0, fp, r8
    336c:			; <UNDEFINED> instruction: 0xf040429a
    3370:	ldrbmi	r8, [r9], -fp, lsr #1
    3374:	svc	0x0030f7fd
    3378:			; <UNDEFINED> instruction: 0xf0402800
    337c:	movwcs	r8, #4261	; 0x10a5
    3380:	addscc	pc, r8, r7, lsl #17
    3384:	blcs	29fa0 <__assert_fail@plt+0x289dc>
    3388:	svcge	0x0025f47f
    338c:	adcmi	lr, lr, #9699328	; 0x940000
    3390:	tsthi	fp, r0, asr #4	; <UNPREDICTABLE>
    3394:			; <UNDEFINED> instruction: 0xf8054bad
    3398:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    339c:	ldrdeq	pc, [ip], r3
    33a0:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33a4:			; <UNDEFINED> instruction: 0xf0001c41
    33a8:	strtmi	r8, [r3], r7, ror #1
    33ac:	ldrb	r4, [r8, -r4, lsl #12]
    33b0:	ldrbtmi	r4, [sl], #-2727	; 0xfffff559
    33b4:	ldrdeq	pc, [ip], r2
    33b8:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33bc:	stclne	6, cr4, [r0], #-16
    33c0:	svcge	0x004ff47f
    33c4:	andcs	r4, r1, #166912	; 0x28c00
    33c8:			; <UNDEFINED> instruction: 0xf8d3447b
    33cc:			; <UNDEFINED> instruction: 0xf8834084
    33d0:	adcmi	r2, r5, #152	; 0x98
    33d4:	ldrbt	sp, [lr], lr, lsr #2
    33d8:	andcs	r4, r5, #2605056	; 0x27c000
    33dc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    33e0:			; <UNDEFINED> instruction: 0xf7fd4479
    33e4:	usaxmi	lr, r9, r4
    33e8:	ldrbmi	r4, [r8], -r2, lsl #12
    33ec:	svc	0x00baf7fd
    33f0:			; <UNDEFINED> instruction: 0xf8c442ae
    33f4:	vhadd.s8	d25, d16, d16
    33f8:			; <UNDEFINED> instruction: 0xf8d480d8
    33fc:			; <UNDEFINED> instruction: 0xf805008c
    3400:			; <UNDEFINED> instruction: 0xf7febb01
    3404:	strmi	lr, [r4], -r8, asr #17
    3408:			; <UNDEFINED> instruction: 0xf47f1c60
    340c:	ldrb	sl, [r9, sp, lsl #29]
    3410:			; <UNDEFINED> instruction: 0xf8d39b06
    3414:			; <UNDEFINED> instruction: 0xf7fe008c
    3418:	mcrrne	8, 11, lr, r1, cr14
    341c:	mrcge	4, 3, APSR_nzcv, cr6, cr15, {3}
    3420:	ldrbtmi	r4, [fp], #-2958	; 0xfffff472
    3424:	ldrdmi	pc, [r4], r3
    3428:			; <UNDEFINED> instruction: 0xf8832201
    342c:	adcmi	r2, ip, #152	; 0x98
    3430:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {1}
    3434:			; <UNDEFINED> instruction: 0xf8052300
    3438:	blls	152044 <__assert_fail@plt+0x150a80>
    343c:	blcs	a0f8 <__assert_fail@plt+0x8b34>
    3440:	stmmi	r7, {r0, r1, r2, r3, r5, r6, r8, ip, lr, pc}
    3444:	svcvs	0x00014478
    3448:			; <UNDEFINED> instruction: 0xf47f2900
    344c:	cdpmi	14, 8, cr10, cr5, cr6, {6}
    3450:	tstls	r1, r2, lsr #12
    3454:	ldrbtmi	r4, [lr], #-1579	; 0xfffff9d5
    3458:			; <UNDEFINED> instruction: 0xf1009100
    345c:	subscc	r0, r8, r0, lsl r1
    3460:	strls	r7, [r2], #-2356	; 0xfffff6cc
    3464:			; <UNDEFINED> instruction: 0xf988f000
    3468:			; <UNDEFINED> instruction: 0xf8dae6b7
    346c:			; <UNDEFINED> instruction: 0xf7fe008c
    3470:	mcrrne	8, 9, lr, r1, cr2
    3474:	strtmi	sp, [r3], r6, lsr #1
    3478:	strt	r4, [r6], -r4, lsl #12
    347c:			; <UNDEFINED> instruction: 0xf8d39b07
    3480:			; <UNDEFINED> instruction: 0xf7fe008c
    3484:	mcrrne	8, 8, lr, r2, cr8
    3488:	mcrge	4, 2, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    348c:	ldmdbmi	r6!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    3490:	ldrbmi	r2, [r8], -r5, lsl #4
    3494:			; <UNDEFINED> instruction: 0xf7fd4479
    3498:			; <UNDEFINED> instruction: 0x4659eefa
    349c:	ldrbmi	r4, [r8], -r2, lsl #12
    34a0:	svc	0x0060f7fd
    34a4:			; <UNDEFINED> instruction: 0xf04f42ae
    34a8:			; <UNDEFINED> instruction: 0xf8c80201
    34ac:	ldmdble	ip!, {r5, r7, sp}^
    34b0:	bllt	814cc <__assert_fail@plt+0x7ff08>
    34b4:	ldrdeq	pc, [ip], r8
    34b8:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34bc:	svccc	0x00fff1b0
    34c0:			; <UNDEFINED> instruction: 0xf47f4683
    34c4:	usat	sl, #22, pc, asr #29	; <UNPREDICTABLE>
    34c8:	strtmi	r4, [fp], -r8, ror #18
    34cc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    34d0:			; <UNDEFINED> instruction: 0xa19cf8df
    34d4:			; <UNDEFINED> instruction: 0xf8cd4479
    34d8:	ldrbtmi	r9, [sl], #4
    34dc:	stmdbvc	sp, {r1, r3, r4, r6, r9, sl, lr}
    34e0:	subseq	pc, r8, sl, lsl #2
    34e4:	tsteq	r0, sl, lsl #2	; <UNPREDICTABLE>
    34e8:	andls	pc, r0, sp, asr #17
    34ec:			; <UNDEFINED> instruction: 0xf0009502
    34f0:			; <UNDEFINED> instruction: 0xf8daf943
    34f4:			; <UNDEFINED> instruction: 0xf8da008c
    34f8:			; <UNDEFINED> instruction: 0xf7fe5084
    34fc:	mcrrne	8, 4, lr, r2, cr12
    3500:			; <UNDEFINED> instruction: 0xf8cdd046
    3504:			; <UNDEFINED> instruction: 0xf04f9014
    3508:	ldr	r0, [r4, r1, lsl #18]!
    350c:	ldrdmi	pc, [r4], r7
    3510:			; <UNDEFINED> instruction: 0xf8872301
    3514:	adcmi	r3, ip, #152	; 0x98
    3518:	mrcge	4, 2, APSR_nzcv, cr13, cr15, {1}
    351c:	blls	81538 <__assert_fail@plt+0x7ff74>
    3520:	blmi	150a1dc <__assert_fail@plt+0x1508c18>
    3524:			; <UNDEFINED> instruction: 0xf8d3447b
    3528:	stmdacs	r0, {r2, r3, r4, r7}
    352c:	stmdavc	r2, {r0, r3, r7, ip, lr, pc}
    3530:	addsmi	r7, sl, #2293760	; 0x230000
    3534:	strtmi	sp, [r1], -r5, lsl #3
    3538:	mcr	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    353c:	orrle	r2, r0, r0, lsl #16
    3540:	stmdbmi	sp, {r0, r3, r6, r9, sl, sp, lr, pc}^
    3544:	strtmi	r2, [r0], -r5, lsl #4
    3548:			; <UNDEFINED> instruction: 0xf7fd4479
    354c:	strtmi	lr, [r1], -r0, lsr #29
    3550:	strtmi	r4, [r0], -r2, lsl #12
    3554:	svc	0x0006f7fd
    3558:	adcmi	r9, lr, #24576	; 0x6000
    355c:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    3560:	adccc	pc, r0, r2, asr #17
    3564:			; <UNDEFINED> instruction: 0xf8d2d921
    3568:			; <UNDEFINED> instruction: 0xf805008c
    356c:			; <UNDEFINED> instruction: 0xf7fe4b01
    3570:	mcrrne	8, 1, lr, r2, cr2
    3574:	svcge	0x0019f47f
    3578:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
    357c:			; <UNDEFINED> instruction: 0xf8dae752
    3580:	andcs	r3, r1, #132	; 0x84
    3584:	addscs	pc, r8, sl, lsl #17
    3588:			; <UNDEFINED> instruction: 0xf43f429d
    358c:	ldr	sl, [fp], r4, lsr #28
    3590:	ldrdmi	pc, [r4], sl
    3594:			; <UNDEFINED> instruction: 0xf88a2301
    3598:	adcmi	r3, r5, #152	; 0x98
    359c:			; <UNDEFINED> instruction: 0xf805bf1c
    35a0:	blne	b6a1ac <__assert_fail@plt+0xb68be8>
    35a4:	svcge	0x004df47f
    35a8:			; <UNDEFINED> instruction: 0xf7ffe615
    35ac:	ldmdbmi	r4!, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    35b0:	andcs	r2, r0, r5, lsl #4
    35b4:			; <UNDEFINED> instruction: 0xf7fd4479
    35b8:	tstcs	r0, sl, ror #28
    35bc:	andcs	r4, r1, r2, lsl #12
    35c0:	mrc	7, 6, APSR_nzcv, cr0, cr13, {7}
    35c4:	ldc2l	7, cr15, [ip], {255}	; 0xff
    35c8:	andcs	r4, r5, #753664	; 0xb8000
    35cc:	ldrbtmi	r2, [r9], #-0
    35d0:	mrc	7, 2, APSR_nzcv, cr12, cr13, {7}
    35d4:			; <UNDEFINED> instruction: 0xf04f2c22
    35d8:	strmi	r0, [r5], -r5, lsl #4
    35dc:	stmdbmi	sl!, {r0, r2, r3, ip, lr, pc}
    35e0:	ldrbtmi	r2, [r9], #-0
    35e4:	mrc	7, 2, APSR_nzcv, cr2, cr13, {7}
    35e8:	str	r4, [r3], r3, lsl #12
    35ec:	andcs	r4, r0, r7, lsr #18
    35f0:			; <UNDEFINED> instruction: 0xf7fd4479
    35f4:	strmi	lr, [r3], -ip, asr #28
    35f8:	stmdbmi	r5!, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    35fc:	ldrbtmi	r2, [r9], #-0
    3600:	mcr	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3604:	ldrbt	r4, [r5], -r3, lsl #12
    3608:	andeq	r7, r1, lr, asr #31
    360c:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    3610:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    3614:	andeq	r7, r1, r6, lsl #31
    3618:	andeq	r7, r1, lr, ror pc
    361c:	andeq	r7, r1, ip, ror pc
    3620:	andeq	r7, r1, r4, lsr pc
    3624:	andeq	r7, r1, r4, asr #29
    3628:	andeq	r7, r1, r2, ror lr
    362c:	andeq	r7, r1, ip, lsl #28
    3630:	andeq	r7, r1, r2, asr #28
    3634:	andeq	r7, r1, r0, lsr lr
    3638:	andeq	r7, r1, ip, ror #27
    363c:			; <UNDEFINED> instruction: 0x00017db4
    3640:	muleq	r1, lr, sp
    3644:	andeq	r5, r0, r6, asr #30
    3648:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    364c:			; <UNDEFINED> instruction: 0x00017cbe
    3650:	andeq	r7, r1, r6, lsr #25
    3654:	muleq	r1, r0, ip
    3658:	andeq	r5, r0, r4, lsr #29
    365c:	andeq	r7, r1, r6, lsr ip
    3660:	andeq	r7, r1, r4, lsl ip
    3664:	andeq	r7, r1, lr, lsr #23
    3668:	strdeq	r5, [r0], -r0
    366c:	andeq	r7, r1, r0, lsr fp
    3670:	andeq	r7, r1, lr, ror fp
    3674:	andeq	r7, r1, r4, lsr fp
    3678:	andeq	r5, r0, ip, lsr sp
    367c:	ldrdeq	r7, [r1], -lr
    3680:	andeq	r5, r0, r0, asr ip
    3684:	andeq	r5, r0, lr, asr #24
    3688:	muleq	r0, sl, ip
    368c:	andeq	r5, r0, r4, lsl #25
    3690:	andeq	r5, r0, r6, ror ip
    3694:			; <UNDEFINED> instruction: 0xf7fdb538
    3698:	ldcmi	14, cr14, [r2], {162}	; 0xa2
    369c:			; <UNDEFINED> instruction: 0xf8d4447c
    36a0:	addsmi	r3, r8, #164	; 0xa4
    36a4:			; <UNDEFINED> instruction: 0xf894d113
    36a8:	smlatblt	r5, r8, r0, r5
    36ac:	andcs	fp, r1, r8, lsr sp
    36b0:			; <UNDEFINED> instruction: 0xf8844629
    36b4:			; <UNDEFINED> instruction: 0xf7fe00a8
    36b8:			; <UNDEFINED> instruction: 0xf8d4fea1
    36bc:	blvs	ff8cb974 <__assert_fail@plt+0xff8ca3b0>
    36c0:	adcpl	pc, r8, r4, lsl #17
    36c4:	smlalsle	r4, r1, sl, r2
    36c8:			; <UNDEFINED> instruction: 0xf7fd6be0
    36cc:	blmi	1bedbc <__assert_fail@plt+0x1bd7f8>
    36d0:	andsvs	pc, r6, #64, 4
    36d4:	stmdami	r6, {r0, r2, r8, fp, lr}
    36d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    36dc:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    36e0:	svc	0x0070f7fd
    36e4:			; <UNDEFINED> instruction: 0x000179bc
    36e8:	muleq	r0, r0, r3
    36ec:	andeq	r4, r0, r6, lsl #27
    36f0:	andeq	r5, r0, r2, lsr ip
    36f4:	ldrbmi	r2, [r0, -r0]!
    36f8:	blmi	715f6c <__assert_fail@plt+0x7149a8>
    36fc:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    3700:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    3704:	strmi	r4, [r5], -ip, lsl #12
    3708:	movwls	r6, #22555	; 0x581b
    370c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3710:	mrc	7, 1, APSR_nzcv, cr10, cr13, {7}
    3714:	strcs	fp, [r0], -r0, ror #2
    3718:	stmdbge	r3, {r2, r8, r9, fp, sp, pc}
    371c:	strls	r2, [r0], -sl, lsl #4
    3720:			; <UNDEFINED> instruction: 0xf814f004
    3724:	bls	131d2c <__assert_fail@plt+0x130768>
    3728:	svclt	0x002c42a2
    372c:	andcs	r2, r1, r0
    3730:	blmi	395f74 <__assert_fail@plt+0x3949b0>
    3734:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3738:	blls	15d7a8 <__assert_fail@plt+0x15c1e4>
    373c:	qaddle	r4, sl, r1
    3740:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    3744:	stc	7, cr15, [r8, #1012]!	; 0x3f4
    3748:	mcr	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    374c:	andcs	r4, r5, #147456	; 0x24000
    3750:	stmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    3754:			; <UNDEFINED> instruction: 0xf7fd4630
    3758:			; <UNDEFINED> instruction: 0x462bed9a
    375c:	strmi	r4, [r2], -r1, lsr #12
    3760:			; <UNDEFINED> instruction: 0xf7fd2001
    3764:	svclt	0x0000ee00
    3768:	andeq	r7, r1, ip, asr #14
    376c:	andeq	r0, r0, r0, ror r1
    3770:	andeq	r7, r1, r4, lsl r7
    3774:	andeq	r6, r0, r0, asr #6
    3778:	mvnsmi	lr, sp, lsr #18
    377c:	bcs	2b3a4 <__assert_fail@plt+0x29de0>
    3780:	adchi	pc, r5, r0
    3784:	blmi	17951ec <__assert_fail@plt+0x1793c28>
    3788:	strmi	r4, [ip], -r5, lsl #12
    378c:			; <UNDEFINED> instruction: 0x4616447b
    3790:	mlale	pc, sl, r2, r4	; <UNPREDICTABLE>
    3794:	stmdbvs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
    3798:	tsteq	r3, r8, lsl #22
    379c:	ldrmi	r6, [r1], #-2243	; 0xfffff73d
    37a0:	ldmdble	r1!, {r0, r3, r4, r7, r9, lr}^
    37a4:			; <UNDEFINED> instruction: 0xf0402f00
    37a8:	stmdavs	r2!, {r2, r3, r4, r7, pc}
    37ac:	addsmi	r6, sl, #3194880	; 0x30c000
    37b0:	addshi	pc, r7, r0
    37b4:	blcs	1ddc8 <__assert_fail@plt+0x1c804>
    37b8:	addshi	pc, lr, r0, asr #32
    37bc:	teqlt	fp, r3, lsl #16
    37c0:	blcs	1e0d4 <__assert_fail@plt+0x1cb10>
    37c4:	addshi	pc, r8, r0, asr #32
    37c8:	blcs	1e1dc <__assert_fail@plt+0x1cc18>
    37cc:	addshi	pc, r4, r0, asr #32
    37d0:	strtmi	r4, [r8], -r1, lsr #12
    37d4:			; <UNDEFINED> instruction: 0xf936f000
    37d8:	bvs	fea9d864 <__assert_fail@plt+0xfea9c2a0>
    37dc:	stmibvs	fp!, {r1, r3, r4, r8, ip, sp, pc}^
    37e0:	addsmi	r1, sl, #831488	; 0xcb000
    37e4:	stmdbvs	fp!, {r1, ip, lr, pc}
    37e8:	smlabble	r4, fp, r2, r4
    37ec:	strtmi	r4, [r8], -r1, lsr #12
    37f0:			; <UNDEFINED> instruction: 0xf928f000
    37f4:	movwcs	fp, #6415	; 0x190f
    37f8:	stmdavs	r3!, {r0, r1, r5, r6, r7, r8, sp, lr}
    37fc:			; <UNDEFINED> instruction: 0x0c01e9d4
    3800:	eorsle	r4, r6, #415236096	; 0x18c00000
    3804:	vmovne	r4, r9, s31, s32
    3808:	vstmiaeq	r3, {d14-d13}
    380c:	addsmi	r4, r6, #2046820352	; 0x7a000000
    3810:	eorvs	fp, r1, r2, lsl #30
    3814:			; <UNDEFINED> instruction: 0xf8402200
    3818:	eorle	r2, r7, r3, lsr #32
    381c:	stmiavs	r3!, {r1, r5, r8, fp, sp, lr}^
    3820:	ldrmi	r6, [r3], #-33	; 0xffffffdf
    3824:	andcc	pc, r0, ip, asr #17
    3828:	cmplt	r3, r6, lsl #22
    382c:	ldrmi	r6, [r9], -r0, ror #17
    3830:			; <UNDEFINED> instruction: 0xf7fd4410
    3834:	stmdbvs	r2!, {r1, r2, r7, r8, sl, fp, sp, lr, pc}
    3838:	ldrmi	r9, [sl], #-2823	; 0xfffff4f9
    383c:	stmiavs	r0!, {r1, r5, r8, sp, lr}^
    3840:	ldrmi	r4, [r0], #-1585	; 0xfffff9cf
    3844:	ldcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    3848:	stmdavs	r2!, {r0, r1, r5, r8, fp, sp, lr}
    384c:			; <UNDEFINED> instruction: 0x61234443
    3850:	bvs	feaf2574 <__assert_fail@plt+0xfeaf0fb0>
    3854:	stmibvs	r9!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    3858:	addmi	r1, fp, #331776	; 0x51000
    385c:	stmdbvs	fp!, {r1, ip, lr, pc}
    3860:			; <UNDEFINED> instruction: 0xd104429a
    3864:	strtmi	r4, [r1], -r8, lsr #12
    3868:			; <UNDEFINED> instruction: 0xf8ecf000
    386c:	pop	{r0, r1, r2, r4, r8, r9, fp, ip, sp, pc}
    3870:	tstlt	r8, #240, 2	; 0x3c
    3874:	movteq	lr, #51791	; 0xca4f
    3878:	biceq	lr, ip, pc, asr #20
    387c:			; <UNDEFINED> instruction: 0xf00360a3
    3880:	stmdavs	r3!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    3884:	ldr	r6, [sp, r0, rrx]!
    3888:	svccs	0x00006821
    388c:	stmdbvs	r3, {r0, r2, r5, r7, ip, lr, pc}
    3890:	umlalle	r4, fp, r9, r2
    3894:			; <UNDEFINED> instruction: 0x0c01e9d4
    3898:	stmible	sl!, {r2, r3, r7, r8, sl, lr}^
    389c:	vstmiaeq	r1, {d14-d13}
    38a0:	ldr	r3, [ip, r1, lsl #2]!
    38a4:	addmi	r6, sl, #671744	; 0xa4000
    38a8:	strtmi	sp, [r8], -r5, lsl #2
    38ac:			; <UNDEFINED> instruction: 0xf0004621
    38b0:	ldrb	pc, [fp, r9, asr #17]	; <UNPREDICTABLE>
    38b4:	cmnvs	r3, r3, lsr #18
    38b8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    38bc:	vst2.16	{d18-d21}, [pc], r0
    38c0:	adcvs	r7, r3, r0, lsl #1
    38c4:	cdp2	0, 4, cr15, cr12, cr3, {0}
    38c8:	rsbvs	r6, r0, r3, lsr #16
    38cc:	blmi	3bd73c <__assert_fail@plt+0x3bc178>
    38d0:	subsne	pc, r5, #64, 4
    38d4:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    38d8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    38dc:			; <UNDEFINED> instruction: 0xf7fd4478
    38e0:	stmdbmi	ip, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    38e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    38e8:			; <UNDEFINED> instruction: 0xf7fd2000
    38ec:	ldrdcs	lr, [r0, -r0]
    38f0:	andcs	r4, r1, r2, lsl #12
    38f4:	ldc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    38f8:	andcs	r4, r5, #114688	; 0x1c000
    38fc:			; <UNDEFINED> instruction: 0xe7f34479
    3900:	andeq	r6, r0, ip, asr r3
    3904:	ldrdeq	r6, [r0], -ip
    3908:	andeq	r6, r0, r4, lsr #7
    390c:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    3910:	andeq	r6, r0, r0, lsl #4
    3914:	andeq	r6, r0, lr, lsl #4
    3918:	andeq	r6, r0, r4, lsr r2
    391c:	svcmi	0x00f0e92d
    3920:	stclmi	6, cr4, [r6, #-124]	; 0xffffff84
    3924:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    3928:	ldrbtmi	r8, [sp], #-2818	; 0xfffff4fe
    392c:	stmdavs	ip!, {r6, r7, fp, sp, lr}
    3930:	bne	fe43f158 <__assert_fail@plt+0xfe43db94>
    3934:	cdpne	0, 4, cr11, cr6, cr7, {4}
    3938:	ldrmi	r9, [r4], -r4, lsl #8
    393c:	blls	12a18c <__assert_fail@plt+0x128bc8>
    3940:	bls	4e8150 <__assert_fail@plt+0x4e6b8c>
    3944:	bls	528158 <__assert_fail@plt+0x526b94>
    3948:	bcs	43f170 <__assert_fail@plt+0x43dbac>
    394c:	andls	r9, r1, #86016	; 0x15000
    3950:	andls	r9, r5, #90112	; 0x16000
    3954:	rsble	r2, r0, r0, lsl #22
    3958:			; <UNDEFINED> instruction: 0xa010f8dd
    395c:	bls	ea568 <__assert_fail@plt+0xe8fa4>
    3960:	bl	d54b4 <__assert_fail@plt+0xd3ef0>
    3964:	eor	r0, r6, r2, lsl #18
    3968:	beq	13e7f0 <__assert_fail@plt+0x13d22c>
    396c:	ldmdble	sl!, {r1, r2, r4, r6, r8, sl, lr}
    3970:	bl	fe9952d8 <__assert_fail@plt+0xfe993d14>
    3974:	strtmi	r0, [r1], -sl, lsl #12
    3978:			; <UNDEFINED> instruction: 0xf7fd4652
    397c:	ldrmi	lr, [r1, #3434]!	; 0xd6a
    3980:	suble	r4, r7, #-754974720	; 0xd3000000
    3984:	bl	fe9aa594 <__assert_fail@plt+0xfe9a8fd0>
    3988:			; <UNDEFINED> instruction: 0xb12b0609
    398c:			; <UNDEFINED> instruction: 0x46584619
    3990:	ldcl	7, cr15, [r6], {253}	; 0xfd
    3994:	ldrmi	r9, [fp], #2819	; 0xb03
    3998:	mrc	6, 0, r4, cr8, cr8, {2}
    399c:			; <UNDEFINED> instruction: 0xf7fd1a10
    39a0:			; <UNDEFINED> instruction: 0xf8d8ecd0
    39a4:	blls	539fc <__assert_fail@plt+0x52438>
    39a8:	strtmi	r1, [ip], #-2879	; 0xfffff4c1
    39ac:	bl	fe9d4c20 <__assert_fail@plt+0xfe9d365c>
    39b0:	stmdavc	r2!, {r1, r3, r8, r9, sl}
    39b4:			; <UNDEFINED> instruction: 0xf8d8b1aa
    39b8:			; <UNDEFINED> instruction: 0x46201018
    39bc:	blx	fe63f9c8 <__assert_fail@plt+0xfe63e404>
    39c0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    39c4:	adcsmi	sp, r7, #208, 2	; 0x34
    39c8:	strtmi	sp, [r1], -sp, lsl #4
    39cc:			; <UNDEFINED> instruction: 0x463a443c
    39d0:			; <UNDEFINED> instruction: 0xf7fd4658
    39d4:	stmdavc	r2!, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    39d8:	ldrtmi	r1, [fp], #3062	; 0xbf6
    39dc:	bcs	152a0 <__assert_fail@plt+0x13cdc>
    39e0:	ldrbmi	sp, [sl], r9, ror #3
    39e4:	ldrbmi	lr, [sl], r2
    39e8:	stmiblt	r2!, {r1, r5, fp, ip, sp, lr}^
    39ec:	bne	fe43f254 <__assert_fail@plt+0xfe43dc90>
    39f0:			; <UNDEFINED> instruction: 0xf80a2400
    39f4:	strbmi	r4, [r0], -r1, lsl #22
    39f8:	ldrmi	lr, [r2], #-2509	; 0xfffff633
    39fc:	bls	12aa18 <__assert_fail@plt+0x129454>
    3a00:	bl	feaa8a58 <__assert_fail@plt+0xfeaa7494>
    3a04:	andlt	r0, r7, r2, lsl #6
    3a08:	blhi	bed04 <__assert_fail@plt+0xbd740>
    3a0c:	svcmi	0x00f0e8bd
    3a10:	mrclt	7, 5, APSR_nzcv, cr2, cr15, {7}
    3a14:			; <UNDEFINED> instruction: 0x462c46da
    3a18:	andcc	lr, r1, r6, ror #15
    3a1c:	stc2	0, cr15, [r0, #12]!
    3a20:	eorvs	r9, r8, r4
    3a24:	stmdbmi	r6, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
    3a28:	andcs	r2, r0, r5, lsl #4
    3a2c:			; <UNDEFINED> instruction: 0xf7fd4479
    3a30:	tstcs	r0, lr, lsr #24
    3a34:	andcs	r4, r1, r2, lsl #12
    3a38:	ldc	7, cr15, [r4], {253}	; 0xfd
    3a3c:	ldrdeq	r7, [r1], -lr
    3a40:	andeq	r6, r0, ip, lsl r1
    3a44:	svcmi	0x00f0e92d
    3a48:	bmi	1d2fc64 <__assert_fail@plt+0x1d2e6a0>
    3a4c:	strmi	r2, [pc], -r0, lsl #6
    3a50:	movwcc	lr, #6605	; 0x19cd
    3a54:	movwls	r4, #1146	; 0x47a
    3a58:			; <UNDEFINED> instruction: 0xf7ff4680
    3a5c:	ldmdavs	r8!, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    3a60:			; <UNDEFINED> instruction: 0xf0002800
    3a64:	ldmdavs	fp!, {r4, r6, r7, pc}^
    3a68:	addmi	pc, r0, r0, lsl #2
    3a6c:			; <UNDEFINED> instruction: 0xf8533801
    3a70:	addeq	r5, r0, r0, lsr #32
    3a74:			; <UNDEFINED> instruction: 0xf0402d00
    3a78:	strhcc	r8, [r8], -fp
    3a7c:			; <UNDEFINED> instruction: 0xf00346a9
    3a80:	ldmdavs	sl!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    3a84:			; <UNDEFINED> instruction: 0x401cf8d8
    3a88:	ldrmi	r4, [r6], -sl, lsr #13
    3a8c:	stccs	6, cr4, [r0], {131}	; 0x83
    3a90:	addshi	pc, r8, r0
    3a94:			; <UNDEFINED> instruction: 0xf1ab687b
    3a98:	bl	c3eb0 <__assert_fail@plt+0xc28ec>
    3a9c:			; <UNDEFINED> instruction: 0xf8530584
    3aa0:	addsmi	r0, sp, #4, 22	; 0x1000
    3aa4:	svceq	0x0004f841
    3aa8:	bl	278294 <__assert_fail@plt+0x276cd0>
    3aac:	adcmi	r0, r6, #4, 2
    3ab0:	svclt	0x00944625
    3ab4:	movwcs	r2, #4864	; 0x1300
    3ab8:	svclt	0x00284291
    3abc:			; <UNDEFINED> instruction: 0xb1bb2300
    3ac0:	bl	2ddcb4 <__assert_fail@plt+0x2dc6f0>
    3ac4:	strtmi	r0, [r5], -r4, lsl #25
    3ac8:	addeq	lr, r1, r3, lsl #22
    3acc:			; <UNDEFINED> instruction: 0xf8503501
    3ad0:	stmdbne	fp, {r2, r8, r9, fp, sp, lr, pc}^
    3ad4:	addsmi	r1, r3, #27648	; 0x6c00
    3ad8:	bl	141c10 <__assert_fail@plt+0x14064c>
    3adc:	movwcs	fp, #3884	; 0xf2c
    3ae0:	adcmi	r2, lr, #67108864	; 0x4000000
    3ae4:	movwcs	fp, #3992	; 0xf98
    3ae8:	mvnle	r2, r0, lsl #22
    3aec:	cmnle	fp, #1342177290	; 0x5000000a
    3af0:	ldrdmi	pc, [r0], -r8	; <UNPREDICTABLE>
    3af4:	ldmibvs	r9!, {r0, r1, r3, r4, r6, r9, sl, lr}
    3af8:	strbmi	r4, [r0], -sl, lsr #12
    3afc:	eorge	pc, r5, fp, asr #16
    3b00:	strmi	r4, [r4], -r0, lsr #15
    3b04:	teqle	sl, r0, lsl #16
    3b08:			; <UNDEFINED> instruction: 0x201cf8d8
    3b0c:	adcsmi	r1, r1, #20736	; 0x5100
    3b10:	bvs	fee384a8 <__assert_fail@plt+0xfee36ee4>
    3b14:	addmi	r4, r6, #20, 12	; 0x1400000
    3b18:	movwcs	fp, #3884	; 0xf2c
    3b1c:	stmdacs	r0, {r0, r8, r9, sp}
    3b20:	movwcs	fp, #7944	; 0x1f08
    3b24:	adcsvs	fp, lr, #-1073741820	; 0xc0000004
    3b28:			; <UNDEFINED> instruction: 0x401cf8d8
    3b2c:			; <UNDEFINED> instruction: 0xb3206a78
    3b30:	addsmi	r6, r8, #765952	; 0xbb000
    3b34:	bne	6f83c0 <__assert_fail@plt+0x6f6dfc>
    3b38:	svclt	0x00142b01
    3b3c:	ldrbeq	lr, [r3], -r6, lsr #23
    3b40:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    3b44:	addmi	fp, lr, #-2147483644	; 0x80000004
    3b48:			; <UNDEFINED> instruction: 0x460ebf38
    3b4c:	svclt	0x00382e01
    3b50:	ldmdavs	sl!, {r0, r9, sl, sp}
    3b54:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    3b58:	addmi	r1, fp, #17408	; 0x4400
    3b5c:			; <UNDEFINED> instruction: 0x4658d397
    3b60:	bl	18c1b5c <__assert_fail@plt+0x18c0598>
    3b64:	tstcs	r0, sl, ror r9
    3b68:	mvnscc	pc, #79	; 0x4f
    3b6c:	mvnsvs	r6, ip, lsr r0
    3b70:	eorsvs	r6, fp, #-2147483634	; 0x8000000e
    3b74:	pop	{r0, r2, ip, sp, pc}
    3b78:	ldmdaeq	r6!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    3b7c:	bvs	1efdb0c <__assert_fail@plt+0x1efc548>
    3b80:			; <UNDEFINED> instruction: 0x201cf8d8
    3b84:	svclt	0x0083429e
    3b88:			; <UNDEFINED> instruction: 0x4633627e
    3b8c:			; <UNDEFINED> instruction: 0x401cf8d8
    3b90:	orrslt	r4, fp, r4, lsl r6
    3b94:	addsmi	r6, r9, #757760	; 0xb9000
    3b98:	bne	ff2f9fe0 <__assert_fail@plt+0xff2f8a1c>
    3b9c:	andle	r2, pc, r1, lsl #22
    3ba0:	ldrbeq	lr, [r3], -r6, lsl #22
    3ba4:	andcc	fp, r1, #-2147483642	; 0x80000006
    3ba8:	svclt	0x00384296
    3bac:	mcrcs	6, 0, r4, cr1, cr6, {0}
    3bb0:	bl	fea54e5c <__assert_fail@plt+0xfea53898>
    3bb4:	svclt	0x00380904
    3bb8:	strb	r2, [sl, r1, lsl #12]
    3bbc:	rscsle	r1, r1, r3, ror ip
    3bc0:	strb	r3, [pc, r1, lsl #12]!
    3bc4:	ldrb	r4, [r2, -r9, asr #12]!
    3bc8:	rscscs	r4, r2, #21504	; 0x5400
    3bcc:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
    3bd0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3bd4:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
    3bd8:	ldcl	7, cr15, [r4], #1012	; 0x3f4
    3bdc:	andcs	r4, r5, #311296	; 0x4c000
    3be0:			; <UNDEFINED> instruction: 0xf7fd4479
    3be4:			; <UNDEFINED> instruction: 0x4621eb54
    3be8:	andcs	r4, r1, r2, lsl #12
    3bec:	bl	feec1be8 <__assert_fail@plt+0xfeec0624>
    3bf0:			; <UNDEFINED> instruction: 0xf44f4b0f
    3bf4:	stmdbmi	pc, {r0, r1, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
    3bf8:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    3bfc:	movwcc	r4, #50297	; 0xc479
    3c00:			; <UNDEFINED> instruction: 0xf7fd4478
    3c04:	blmi	37ef8c <__assert_fail@plt+0x37d9c8>
    3c08:	andne	pc, r5, #64, 4
    3c0c:	stmdami	sp, {r2, r3, r8, fp, lr}
    3c10:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3c14:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    3c18:	ldcl	7, cr15, [r4], {253}	; 0xfd
    3c1c:	muleq	r0, r4, r0
    3c20:	andeq	r6, r0, ip, lsr #1
    3c24:	strdeq	r5, [r0], -lr
    3c28:	andeq	r5, r0, r6, asr #31
    3c2c:	ldrdeq	r5, [r0], -ip
    3c30:	andeq	r6, r0, r2, lsl #1
    3c34:	ldrdeq	r5, [r0], -r4
    3c38:	andeq	r5, r0, r0, ror pc
    3c3c:	andeq	r6, r0, ip, rrx
    3c40:			; <UNDEFINED> instruction: 0x00005ebe
    3c44:	andeq	r5, r0, r6, asr #30
    3c48:	andcs	fp, r0, r8, lsl #10
    3c4c:	bl	ac1c48 <__assert_fail@plt+0xac0684>
    3c50:	svclt	0x00d82800
    3c54:	andmi	pc, r0, pc, rrx
    3c58:	svclt	0x0000bd08
    3c5c:	blmi	2f1144 <__assert_fail@plt+0x2efb80>
    3c60:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    3c64:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    3c68:	cmplt	sl, r2, lsr #16
    3c6c:	ldrmi	r2, [r0], -r0, lsl #10
    3c70:	bl	ff1c1c6c <__assert_fail@plt+0xff1c06a8>
    3c74:	svccs	0x0004f854
    3c78:	ldrmi	r1, [sp], #-3139	; 0xfffff3bd
    3c7c:	mvnsle	r2, r0, lsl #20
    3c80:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    3c84:			; <UNDEFINED> instruction: 0x46284615
    3c88:	svclt	0x0000bd38
    3c8c:	andeq	r7, r1, r6, ror #3
    3c90:	andeq	r0, r0, r8, lsr #3
    3c94:			; <UNDEFINED> instruction: 0x4604b570
    3c98:			; <UNDEFINED> instruction: 0xf7ff460e
    3c9c:			; <UNDEFINED> instruction: 0xf44fffdf
    3ca0:	adcvs	r5, r3, r0, lsl #7
    3ca4:	andcs	r4, r0, r5, lsl #12
    3ca8:	b	fff41ca4 <__assert_fail@plt+0xfff406e0>
    3cac:	eorvs	r2, r2, r0, lsl #4
    3cb0:	svclt	0x00d82800
    3cb4:	andmi	pc, r0, pc, rrx
    3cb8:	rsbvs	r4, r0, r5, lsl #5
    3cbc:	stmibne	r9!, {r0, r1, r4, fp, ip, lr, pc}
    3cc0:	andsle	r4, r2, #268435464	; 0x10000008
    3cc4:	rsbvs	r1, r3, r3, asr #20
    3cc8:	stmdbcc	r2, {r0, r3, r4, r7, fp}
    3ccc:	cmnlt	r1, r1, lsr #2
    3cd0:	ldrmi	r4, [r0], -ip, lsl #18
    3cd4:	andcs	lr, r5, #196, 18	; 0x310000
    3cd8:	mvnvs	r4, r9, ror r4
    3cdc:	andcs	lr, r9, #196, 18	; 0x310000
    3ce0:	eorvs	r6, r1, #227	; 0xe3
    3ce4:	andcs	fp, r1, r0, ror sp
    3ce8:	andcs	fp, r2, r0, ror sp
    3cec:	blmi	1b32b4 <__assert_fail@plt+0x1b1cf0>
    3cf0:	andcs	pc, r6, #64, 4
    3cf4:	stmdami	r6, {r0, r2, r8, fp, lr}
    3cf8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3cfc:	ldrbtmi	r3, [r8], #-804	; 0xfffffcdc
    3d00:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    3d04:			; <UNDEFINED> instruction: 0xfffffa19
    3d08:	andeq	r5, r0, r4, lsl #31
    3d0c:	ldrdeq	r5, [r0], -r6
    3d10:	strdeq	r5, [r0], -r2
    3d14:			; <UNDEFINED> instruction: 0xf5b36843
    3d18:	movwle	r3, #24320	; 0x5f00
    3d1c:			; <UNDEFINED> instruction: 0xf5b36883
    3d20:	svclt	0x00983f00
    3d24:	movwcc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    3d28:	ldrbmi	r6, [r0, -r3, asr #1]!
    3d2c:	vadd.i8	q11, <illegal reg q15.5>, q0
    3d30:			; <UNDEFINED> instruction: 0xf6c773ff
    3d34:	addsmi	r7, r8, #-67108861	; 0xfc000003
    3d38:			; <UNDEFINED> instruction: 0xf04fb570
    3d3c:	andvs	r0, sp, r0, lsl #10
    3d40:	stmib	r1, {r0, r2, r3, r8, sp, lr}^
    3d44:	stmib	r1, {r0, r8, sl, ip, lr}^
    3d48:	stmdale	sp, {r0, r3, r8, sl, ip, lr}
    3d4c:	strmi	r3, [ip], -r1
    3d50:			; <UNDEFINED> instruction: 0xf0034616
    3d54:			; <UNDEFINED> instruction: 0xf04ffc05
    3d58:	strdvs	r3, [r5, #-63]!	; 0xffffffc1
    3d5c:	strvs	lr, [r6, #-2500]	; 0xfffff63c
    3d60:	stmib	r4, {r0, r1, r5, r9, sp, lr}^
    3d64:	cfldr64lt	mvdx0, [r0, #-12]!
    3d68:			; <UNDEFINED> instruction: 0xf44f4b05
    3d6c:	stmdbmi	r5, {r0, r1, r2, r3, r9, ip, sp, lr}
    3d70:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    3d74:	teqcc	r8, #2030043136	; 0x79000000
    3d78:			; <UNDEFINED> instruction: 0xf7fd4478
    3d7c:	svclt	0x0000ec24
    3d80:	andeq	r5, r0, sl, lsl #30
    3d84:	andeq	r5, r0, ip, asr sp
    3d88:	muleq	r0, r0, lr
    3d8c:			; <UNDEFINED> instruction: 0xf04f69c0
    3d90:	stmdbvs	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    3d94:	strcs	fp, [r0], #-1040	; 0xfffffbf0
    3d98:	bicvs	r6, ip, r8
    3d9c:			; <UNDEFINED> instruction: 0xf85d610a
    3da0:	andvs	r4, fp, #4, 22	; 0x1000
    3da4:	svclt	0x00004770
    3da8:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    3dac:	strcs	fp, [r0, #-483]	; 0xfffffe1d
    3db0:	strtmi	r4, [lr], -r4, lsl #12
    3db4:	strcc	r4, [r1, #-1560]	; 0xfffff9e8
    3db8:	bl	8c1db4 <__assert_fail@plt+0x8c07f0>
    3dbc:	svccc	0x0004f854
    3dc0:	blcs	14de0 <__assert_fail@plt+0x1381c>
    3dc4:	stmdami	sl, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3dc8:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    3dcc:	ldc2	7, cr15, [r4], {255}	; 0xff
    3dd0:	andcs	fp, r1, r8, lsl #2
    3dd4:	stmdami	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    3dd8:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3ddc:	stc2	7, cr15, [ip], {255}	; 0xff
    3de0:	svclt	0x00183800
    3de4:	ldcllt	0, cr2, [r0, #-4]!
    3de8:			; <UNDEFINED> instruction: 0x461e461d
    3dec:	svclt	0x0000e7eb
    3df0:	andeq	r5, r0, r2, ror #28
    3df4:	andeq	r5, r0, sl, ror lr
    3df8:	push	{r2, r5, fp, lr}
    3dfc:	ldrbtmi	r4, [r8], #-1016	; 0xfffffc08
    3e00:	stc2l	0, cr15, [r0], #-0
    3e04:	eorsle	r2, ip, r0, lsl #16
    3e08:			; <UNDEFINED> instruction: 0xf7fd4605
    3e0c:			; <UNDEFINED> instruction: 0xf04feb0c
    3e10:			; <UNDEFINED> instruction: 0xf04f0900
    3e14:			; <UNDEFINED> instruction: 0x46c837ff
    3e18:	strtmi	r4, [r8], -r6, lsl #12
    3e1c:	andhi	pc, r0, r6, asr #17
    3e20:	bl	1ec1e1c <__assert_fail@plt+0x1ec0858>
    3e24:	strmi	r2, [r4], -r0, lsl #2
    3e28:	stfvcp	f3, [r3], {136}	; 0x88
    3e2c:	blcs	b8fe80 <__assert_fail@plt+0xb8e8bc>
    3e30:	stfvcd	f5, [r3, #-20]!	; 0xffffffec
    3e34:	rscsle	r2, r0, r0, lsl #22
    3e38:	blcs	ba68cc <__assert_fail@plt+0xba5308>
    3e3c:			; <UNDEFINED> instruction: 0xf000d0ed
    3e40:			; <UNDEFINED> instruction: 0xf04ffa4d
    3e44:	addmi	r0, r7, #16384	; 0x4000
    3e48:			; <UNDEFINED> instruction: 0x4607bfb8
    3e4c:	ldmdavs	r6!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3e50:	strtmi	fp, [r8], -r6, asr #18
    3e54:	bl	feac1e50 <__assert_fail@plt+0xfeac088c>
    3e58:	svceq	0x0000f1b9
    3e5c:			; <UNDEFINED> instruction: 0x4638d011
    3e60:	mvnshi	lr, #12386304	; 0xbd0000
    3e64:	tstcs	r8, sl, lsl #20
    3e68:			; <UNDEFINED> instruction: 0xf002447a
    3e6c:	bmi	283dc8 <__assert_fail@plt+0x282804>
    3e70:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
    3e74:	strtmi	r4, [r0], -r3, lsl #12
    3e78:	b	1d41e74 <__assert_fail@plt+0x1d408b0>
    3e7c:			; <UNDEFINED> instruction: 0xf7fd4628
    3e80:			; <UNDEFINED> instruction: 0xf04feb96
    3e84:			; <UNDEFINED> instruction: 0x463837ff
    3e88:	mvnshi	lr, #12386304	; 0xbd0000
    3e8c:	andeq	r5, r0, r6, asr #29
    3e90:	andeq	r5, r0, ip, asr lr
    3e94:	andeq	r6, r0, sl, asr r1
    3e98:			; <UNDEFINED> instruction: 0x460cb570
    3e9c:	strmi	r2, [r6], -r1, lsl #2
    3ea0:	cdp2	0, 3, cr15, cr8, cr3, {0}
    3ea4:	streq	pc, [r1, #-16]
    3ea8:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    3eac:	strtmi	sp, [r8], -r1
    3eb0:	stmdavs	r1!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    3eb4:	andeq	pc, r8, #4, 2
    3eb8:	tstcc	r1, r0, lsr #16
    3ebc:			; <UNDEFINED> instruction: 0xf0000089
    3ec0:	strhlt	pc, [r0, #-161]	; 0xffffff5f	; <UNPREDICTABLE>
    3ec4:	eorvs	r6, r0, r3, ror #16
    3ec8:	eorvs	pc, r3, r0, asr #16
    3ecc:	stmdavs	r3!, {r3, r5, r9, sl, lr}^
    3ed0:	rsbvs	r3, r3, r1, lsl #6
    3ed4:			; <UNDEFINED> instruction: 0xf04fbd70
    3ed8:			; <UNDEFINED> instruction: 0xe7e835ff
    3edc:			; <UNDEFINED> instruction: 0x460cb538
    3ee0:	strmi	r2, [r5], -r1, lsl #2
    3ee4:	cdp2	0, 1, cr15, cr6, cr3, {0}
    3ee8:	ldrle	r0, [r4], #-1987	; 0xfffff83d
    3eec:	movweq	lr, #6612	; 0x19d4
    3ef0:	svclt	0x003c4283
    3ef4:	bl	9df84 <__assert_fail@plt+0x9c9c0>
    3ef8:	movwle	r0, #25219	; 0x6283
    3efc:	rscscc	pc, pc, pc, asr #32
    3f00:	ldclt	0, cr6, [r8, #-916]!	; 0xfffffc6c
    3f04:	adcvs	r4, r3, r3, lsl #5
    3f08:			; <UNDEFINED> instruction: 0xf852d0f8
    3f0c:	movwcc	r1, #6916	; 0x1b04
    3f10:	lfmle	f4, 2, [r7], #564	; 0x234
    3f14:	strdcs	sp, [r0], -r2
    3f18:	svclt	0x0000bd38
    3f1c:	andcs	r4, r4, r5, lsl sl
    3f20:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    3f24:	addlt	fp, r6, r0, lsl r5
    3f28:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3f2c:			; <UNDEFINED> instruction: 0xf04f9305
    3f30:			; <UNDEFINED> instruction: 0xf7fd0300
    3f34:			; <UNDEFINED> instruction: 0x4669e9b8
    3f38:	andcs	r4, r7, r4, lsl #12
    3f3c:	svccc	0x00fff1b4
    3f40:	ldrcs	fp, [r4], #-3848	; 0xfffff0f8
    3f44:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f48:	ldmib	sp, {r4, r5, r8, fp, ip, sp, pc}^
    3f4c:	movwcc	r2, #4864	; 0x1300
    3f50:			; <UNDEFINED> instruction: 0xf1b2bf0c
    3f54:	ssub8mi	r3, r4, pc	; <UNPREDICTABLE>
    3f58:	blmi	1d6780 <__assert_fail@plt+0x1d51bc>
    3f5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f60:	blls	15dfd0 <__assert_fail@plt+0x15ca0c>
    3f64:	qaddle	r4, sl, r2
    3f68:	andlt	r4, r6, r0, lsr #12
    3f6c:			; <UNDEFINED> instruction: 0xf7fdbd10
    3f70:	svclt	0x0000e994
    3f74:	andeq	r6, r1, r6, lsr #30
    3f78:	andeq	r0, r0, r0, ror r1
    3f7c:	andeq	r6, r1, ip, ror #29
    3f80:	svcmi	0x00f0e92d
    3f84:	bmi	a159d4 <__assert_fail@plt+0xa14410>
    3f88:	cfstr32vc	mvfx15, [r5, #-692]	; 0xfffffd4c
    3f8c:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
    3f90:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3f94:			; <UNDEFINED> instruction: 0xf04f9383
    3f98:	cdpne	3, 0, cr0, cr3, cr0, {0}
    3f9c:	ldcle	3, cr9, [r3, #-4]!
    3fa0:			; <UNDEFINED> instruction: 0xf10d2300
    3fa4:	strmi	r0, [r9], ip, lsl #22
    3fa8:			; <UNDEFINED> instruction: 0x27054698
    3fac:	ldrbmi	r9, [ip], -r1, lsl #20
    3fb0:			; <UNDEFINED> instruction: 0x465a1ad5
    3fb4:	svclt	0x00a82d40
    3fb8:	stmiane	lr!, {r6, r8, sl, sp}^
    3fbc:			; <UNDEFINED> instruction: 0xf8a28097
    3fc0:			; <UNDEFINED> instruction: 0xf8428006
    3fc4:	movwcc	r3, #6920	; 0x1b08
    3fc8:	ldrhle	r4, [r7, #35]!	; 0x23
    3fcc:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    3fd0:	strtmi	r2, [r9], -r0, lsl #4
    3fd4:			; <UNDEFINED> instruction: 0xf7fd4658
    3fd8:	mcrrne	9, 9, lr, r3, cr0	; <UNPREDICTABLE>
    3fdc:			; <UNDEFINED> instruction: 0x4633d015
    3fe0:	strbeq	lr, [r5, #2827]	; 0xb0b
    3fe4:	ldrmi	r4, [r9], lr, asr #12
    3fe8:			; <UNDEFINED> instruction: 0x3006f9b4
    3fec:	andle	r2, r3, r0, lsr #22
    3ff0:	ldrbmi	r6, [r1], -r0, lsr #16
    3ff4:	stmdblt	r0, {r4, r5, r7, r8, r9, sl, lr}^
    3ff8:	adcmi	r3, ip, #8, 8	; 0x8000000
    3ffc:	bls	787d4 <__assert_fail@plt+0x77210>
    4000:	ldrtmi	r4, [r1], fp, asr #12
    4004:	lfmle	f4, 2, [r1], {154}	; 0x9a
    4008:	bmi	24c010 <__assert_fail@plt+0x24aa4c>
    400c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4010:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4014:	subsmi	r9, sl, r3, lsl #23
    4018:			; <UNDEFINED> instruction: 0xf50dd103
    401c:	pop	{r0, r2, r8, sl, fp, ip, sp, lr}
    4020:			; <UNDEFINED> instruction: 0xf7fd8ff0
    4024:	svclt	0x0000e93a
    4028:			; <UNDEFINED> instruction: 0x00016eba
    402c:	andeq	r0, r0, r0, ror r1
    4030:	andeq	r6, r1, sl, lsr lr
    4034:	blmi	65689c <__assert_fail@plt+0x6552d8>
    4038:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    403c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    4040:	movwls	r6, #14363	; 0x381b
    4044:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4048:	mrc2	7, 6, pc, cr6, cr15, {7}
    404c:	ble	4e054 <__assert_fail@plt+0x4ca90>
    4050:			; <UNDEFINED> instruction: 0xff64f7ff
    4054:			; <UNDEFINED> instruction: 0xf06f4912
    4058:	addsmi	r4, r0, #0, 4
    405c:	svclt	0x0018466a
    4060:	ldrbtmi	r3, [r9], #-1
    4064:	movwls	r2, #768	; 0x300
    4068:	movwcc	lr, #6605	; 0x19cd
    406c:			; <UNDEFINED> instruction: 0xff88f7ff
    4070:	ldmib	sp, {r2, r3, r8, r9, fp, lr}^
    4074:	ldrbtmi	r1, [fp], #-512	; 0xfffffe00
    4078:	andne	lr, r0, #3194880	; 0x30c000
    407c:	blmi	1d68ac <__assert_fail@plt+0x1d52e8>
    4080:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4084:	blls	de0f4 <__assert_fail@plt+0xdcb30>
    4088:	qaddle	r4, sl, r2
    408c:			; <UNDEFINED> instruction: 0xf85db005
    4090:			; <UNDEFINED> instruction: 0xf7fdfb04
    4094:	svclt	0x0000e902
    4098:	andeq	r6, r1, r0, lsl lr
    409c:	andeq	r0, r0, r0, ror r1
    40a0:			; <UNDEFINED> instruction: 0xfffffe33
    40a4:	muleq	r1, r6, r0
    40a8:	andeq	r6, r1, r8, asr #27
    40ac:	bmi	a310ec <__assert_fail@plt+0xa2fb28>
    40b0:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    40b4:	strdlt	fp, [r4], r0
    40b8:			; <UNDEFINED> instruction: 0x460458d3
    40bc:	ldmdavs	fp, {r0, r3, r9, sl, fp, ip, pc}
    40c0:			; <UNDEFINED> instruction: 0xf04f9303
    40c4:			; <UNDEFINED> instruction: 0xf0160300
    40c8:	svclt	0x001c0240
    40cc:	movwls	sl, #11018	; 0x2b0a
    40d0:	svclt	0x00184b21
    40d4:	ldrbtmi	r9, [fp], #-2570	; 0xfffff5f6
    40d8:	biclt	r7, r5, sp, lsl sl
    40dc:	vst1.8	{d20-d22}, [r6 :128], r0
    40e0:			; <UNDEFINED> instruction: 0xf0002100
    40e4:	vmovne.32	d4[0], pc
    40e8:	blmi	73acfc <__assert_fail@plt+0x739738>
    40ec:	bvc	16d52e0 <__assert_fail@plt+0x16d3d1c>
    40f0:	bmi	6f08a4 <__assert_fail@plt+0x6ef2e0>
    40f4:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    40f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    40fc:	subsmi	r9, sl, r3, lsl #22
    4100:	strtmi	sp, [r0], -r4, lsr #2
    4104:	pop	{r2, ip, sp, pc}
    4108:	strdlt	r4, [r3], -r0
    410c:	ldmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
    4110:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    4114:	ldrbtmi	r9, [r8], #-513	; 0xfffffdff
    4118:	blx	140122 <__assert_fail@plt+0x13eb5e>
    411c:	vmlane.f32	s18, s14, s2
    4120:	blmi	47a94c <__assert_fail@plt+0x479388>
    4124:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    4128:	andsvc	r7, r9, #-805306363	; 0xd0000005
    412c:	ldrdcs	lr, [r1, -r6]
    4130:			; <UNDEFINED> instruction: 0xf9d8f000
    4134:	ldrdcs	lr, [r1, -sp]
    4138:	stc2l	0, cr15, [ip], #12
    413c:	ldrtmi	r4, [r8], -r5, lsl #12
    4140:	b	bc213c <__assert_fail@plt+0xbc0b78>
    4144:	streq	pc, [r1, #-5]
    4148:	strb	r9, [sl, r1, lsl #20]!
    414c:	stmia	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4150:	muleq	r1, r6, sp
    4154:	andeq	r0, r0, r0, ror r1
    4158:	andeq	r7, r1, r6, lsr r0
    415c:	andeq	r7, r1, r0, lsr #32
    4160:	andeq	r6, r1, r2, asr sp
    4164:			; <UNDEFINED> instruction: 0x00005bbe
    4168:	andeq	r6, r1, r6, ror #31
    416c:	cfstr32mi	mvfx11, [r4], {16}
    4170:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    4174:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4178:	stmib	r4, {r8, r9, sp}^
    417c:	ldclt	3, cr3, [r0, #-0]
    4180:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    4184:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    4188:			; <UNDEFINED> instruction: 0xf7fd4478
    418c:	stmdacc	r0, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    4190:	andcs	fp, r1, r8, lsl pc
    4194:	svclt	0x0000bd08
    4198:	andeq	r5, r0, r0, asr fp
    419c:	bmi	956634 <__assert_fail@plt+0x955070>
    41a0:	blmi	95538c <__assert_fail@plt+0x953dc8>
    41a4:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    41a8:	addlt	r5, r6, sl, lsl #17
    41ac:	strvs	lr, [r0, #-2515]	; 0xfffff62d
    41b0:	andls	r6, r5, #1179648	; 0x120000
    41b4:	andeq	pc, r0, #79	; 0x4f
    41b8:	mrc2	7, 0, pc, cr14, cr15, {7}
    41bc:	ble	4e1c4 <__assert_fail@plt+0x4cc00>
    41c0:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    41c4:			; <UNDEFINED> instruction: 0xf06f491d
    41c8:	addsmi	r4, r8, #0, 6
    41cc:	svclt	0x0018aa01
    41d0:	ldrbtmi	r3, [r9], #-1
    41d4:			; <UNDEFINED> instruction: 0xf04f2400
    41d8:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    41dc:	strls	r5, [r1], -r2, lsl #8
    41e0:			; <UNDEFINED> instruction: 0xf7ff9304
    41e4:	stcls	14, cr15, [r4, #-820]	; 0xfffffccc
    41e8:	ble	254c84 <__assert_fail@plt+0x2536c0>
    41ec:	blmi	456a44 <__assert_fail@plt+0x455480>
    41f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    41f4:	blls	15e264 <__assert_fail@plt+0x15cca0>
    41f8:	tstle	r7, sl, asr r0
    41fc:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    4200:	andcs	r4, r5, #16, 18	; 0x40000
    4204:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4208:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    420c:	strtmi	r4, [r1], -fp, lsr #12
    4210:	strtmi	r4, [r0], -r2, lsl #12
    4214:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4218:	stmdbmi	ip, {r0, r1, r3, r8, r9, fp, lr}
    421c:	sbcvc	pc, r6, #1325400064	; 0x4f000000
    4220:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    4224:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4228:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    422c:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4230:	andeq	r6, r1, r8, lsr #25
    4234:	andeq	r0, r0, r0, ror r1
    4238:	andeq	r6, r1, r6, ror #30
    423c:			; <UNDEFINED> instruction: 0xfffffd07
    4240:	andeq	r6, r1, r8, asr ip
    4244:	andeq	r5, r0, lr, ror #21
    4248:	andeq	r5, r0, r2, lsl #23
    424c:	andeq	r5, r0, r8, ror #22
    4250:	andeq	r5, r0, r2, ror fp
    4254:			; <UNDEFINED> instruction: 0x4605b5f0
    4258:	addlt	r4, r7, r8, lsl ip
    425c:	ldrbtmi	r4, [ip], #-2840	; 0xfffff4e8
    4260:	stmiapl	r3!, {r3, r4, r9, sl, fp, lr}^
    4264:			; <UNDEFINED> instruction: 0xf0036818
    4268:	blmi	6036d4 <__assert_fail@plt+0x602110>
    426c:	andcs	r5, r5, #164, 18	; 0x290000
    4270:	ldmdbmi	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
    4274:	ldmdavs	fp, {sp}
    4278:	stmdavs	r7!, {r0, r3, r4, r5, r6, sl, lr}
    427c:			; <UNDEFINED> instruction: 0xf7fd9305
    4280:	ldmdbmi	r3, {r1, r2, fp, sp, lr, pc}
    4284:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4288:	andcs	r4, r0, r6, lsl #12
    428c:	svc	0x00fef7fc
    4290:	andcs	r4, r5, #16, 18	; 0x40000
    4294:			; <UNDEFINED> instruction: 0x46044479
    4298:			; <UNDEFINED> instruction: 0xf7fc2000
    429c:	stmib	sp, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    42a0:	blls	15d2a8 <__assert_fail@plt+0x15bce4>
    42a4:	strcs	r4, [r0], #-1577	; 0xfffff9d7
    42a8:	strmi	r9, [r2], -r3, lsl #8
    42ac:	bmi	2a8abc <__assert_fail@plt+0x2a74f8>
    42b0:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    42b4:			; <UNDEFINED> instruction: 0xf8e6f003
    42b8:	ldcllt	0, cr11, [r0, #28]!
    42bc:	andeq	r6, r1, sl, ror #23
    42c0:	andeq	r0, r0, r8, ror r1
    42c4:	andeq	r0, r0, r8, lsl #3
    42c8:	muleq	r1, ip, sp
    42cc:	andeq	r5, r0, r8, asr #22
    42d0:	andeq	r5, r0, sl, asr #22
    42d4:	andeq	r5, r0, ip, asr #22
    42d8:	andeq	r5, r0, lr, lsr fp
    42dc:	blmi	dd6bbc <__assert_fail@plt+0xdd55f8>
    42e0:	push	{r1, r3, r4, r5, r6, sl, lr}
    42e4:	strdlt	r4, [r6], r0
    42e8:			; <UNDEFINED> instruction: 0x460458d3
    42ec:	strcs	r4, [r0], -pc, lsl #12
    42f0:	movwls	r6, #22555	; 0x581b
    42f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    42f8:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42fc:	stmdbge	r4, {r1, r3, r9, sp}
    4300:	strtmi	r4, [r0], -r5, lsl #12
    4304:			; <UNDEFINED> instruction: 0xf7fc602e
    4308:			; <UNDEFINED> instruction: 0xf100ef74
    430c:	bcc	54b14 <__assert_fail@plt+0x53550>
    4310:	stmdble	r8, {r0, r1, r9, ip, sp}
    4314:	strtmi	r6, [r3], -r9, lsr #16
    4318:	andsle	r2, r7, r2, lsr #18
    431c:	andcs	r4, r1, r8, lsr #20
    4320:			; <UNDEFINED> instruction: 0xf7fd447a
    4324:	blls	13e3ac <__assert_fail@plt+0x13cde8>
    4328:	mulhi	r0, r3, r8
    432c:	svceq	0x0000f1b8
    4330:	addsmi	sp, ip, #1073741828	; 0x40000004
    4334:	bmi	8f83e4 <__assert_fail@plt+0x8f6e20>
    4338:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    433c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4340:	subsmi	r9, sl, r5, lsl #22
    4344:	andlt	sp, r6, r5, lsr r1
    4348:	ldrhhi	lr, [r0, #141]!	; 0x8d
    434c:	andcs	r4, r1, lr, lsl sl
    4350:			; <UNDEFINED> instruction: 0xf7fd447a
    4354:	ldmdbmi	sp, {r3, fp, sp, lr, pc}
    4358:	ldrtmi	r2, [r0], -r5, lsl #4
    435c:	ldrdhi	pc, [r0], -r5
    4360:			; <UNDEFINED> instruction: 0xf7fc4479
    4364:	bls	1401bc <__assert_fail@plt+0x13ebf8>
    4368:			; <UNDEFINED> instruction: 0x46054639
    436c:			; <UNDEFINED> instruction: 0xf0024630
    4370:			; <UNDEFINED> instruction: 0x4622fd53
    4374:	andls	r4, r3, r9, lsr r6
    4378:			; <UNDEFINED> instruction: 0xf0022001
    437c:	blls	1038b8 <__assert_fail@plt+0x1022f4>
    4380:	strbmi	r4, [r1], -sl, lsr #12
    4384:	andcs	r9, r1, r0
    4388:	svc	0x00ecf7fc
    438c:	andcs	r4, r5, #16, 18	; 0x40000
    4390:	stmdavs	lr!, {r6, r9, sl, lr}
    4394:			; <UNDEFINED> instruction: 0xf7fc4479
    4398:	qsub16mi	lr, r2, sl
    439c:			; <UNDEFINED> instruction: 0x46054639
    43a0:			; <UNDEFINED> instruction: 0xf0024640
    43a4:			; <UNDEFINED> instruction: 0x462afd39
    43a8:			; <UNDEFINED> instruction: 0x46034631
    43ac:			; <UNDEFINED> instruction: 0xf7fc2001
    43b0:			; <UNDEFINED> instruction: 0xf7fcefda
    43b4:	svclt	0x0000ef72
    43b8:	andeq	r6, r1, r8, ror #22
    43bc:	andeq	r0, r0, r0, ror r1
    43c0:	andeq	r5, r0, ip, lsr #25
    43c4:	andeq	r6, r1, lr, lsl #22
    43c8:	andeq	r5, r0, ip, ror ip
    43cc:	andeq	r5, r0, r8, lsr #21
    43d0:	muleq	r0, r0, sl
    43d4:			; <UNDEFINED> instruction: 0x460eb5f0
    43d8:	addlt	r4, r5, sp, lsl #18
    43dc:	andcs	r4, r5, #7340032	; 0x700000
    43e0:	andcs	r4, r0, r9, ror r4
    43e4:	svc	0x0052f7fc
    43e8:	vstrmi	d4, [fp, #-40]	; 0xffffffd8
    43ec:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    43f0:	movwls	r4, #7178	; 0x1c0a
    43f4:	blmi	2955f0 <__assert_fail@plt+0x29402c>
    43f8:			; <UNDEFINED> instruction: 0x9600447c
    43fc:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4400:	strmi	r4, [r2], -r2, lsl #10
    4404:			; <UNDEFINED> instruction: 0xf7fd4638
    4408:	andlt	lr, r5, lr, lsr r8
    440c:	svclt	0x0000bdf0
    4410:	andeq	r5, r0, ip, asr sl
    4414:	andeq	r5, r0, r2, lsl #20
    4418:	andeq	r5, r0, r0, asr #22
    441c:	andeq	r5, r0, r4, asr fp
    4420:	andeq	r5, r0, r0, lsl fp
    4424:	mvnsmi	lr, #737280	; 0xb4000
    4428:	strmi	r4, [sp], -r6, lsl #12
    442c:			; <UNDEFINED> instruction: 0xf7fc4617
    4430:			; <UNDEFINED> instruction: 0xf8d0effa
    4434:	orrslt	r9, sp, #0
    4438:			; <UNDEFINED> instruction: 0x4680683a
    443c:	svclt	0x00142a00
    4440:	andscs	r4, r0, r0, lsl r6
    4444:	bl	fec3c460 <__assert_fail@plt+0xfec3ae9c>
    4448:	b	13c8150 <__assert_fail@plt+0x13c6b8c>
    444c:	ldmdale	sl, {r6, sl}
    4450:	addmi	r4, r5, #32, 12	; 0x2000000
    4454:	stmdblt	r2, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr, pc}^
    4458:	eorsvs	fp, r8, lr, asr #19
    445c:	svc	0x009af7fc
    4460:			; <UNDEFINED> instruction: 0xf8c8b170
    4464:	pop	{ip, pc}
    4468:	addmi	r8, r2, #248, 6	; 0xe0000003
    446c:	ldrtmi	fp, [r0], -r8, lsl #30
    4470:			; <UNDEFINED> instruction: 0x4601d0f6
    4474:			; <UNDEFINED> instruction: 0x46306038
    4478:	svc	0x0026f7fc
    447c:	mvnsle	r2, r0, lsl #16
    4480:	ldmfd	sp!, {sp}
    4484:			; <UNDEFINED> instruction: 0x462883f8
    4488:	mvnle	r2, r0, lsl #20
    448c:	blmi	27e424 <__assert_fail@plt+0x27ce60>
    4490:	stmdbmi	r9, {r0, r1, r2, r3, r6, r9, sp}
    4494:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    4498:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    449c:	ldm	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    44a0:	subcs	r4, r7, #7168	; 0x1c00
    44a4:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    44a8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    44ac:			; <UNDEFINED> instruction: 0xf7fd4478
    44b0:	svclt	0x0000e88a
    44b4:	andeq	r5, r0, r2, lsl fp
    44b8:	andeq	r5, r0, r4, ror #21
    44bc:	strdeq	r5, [r0], -sl
    44c0:	andeq	r5, r0, r0, lsl #22
    44c4:	ldrdeq	r5, [r0], -r2
    44c8:	ldrdeq	r5, [r0], -ip
    44cc:			; <UNDEFINED> instruction: 0x4604b510
    44d0:			; <UNDEFINED> instruction: 0xffa8f7ff
    44d4:	ldfltd	f3, [r0, #-0]
    44d8:			; <UNDEFINED> instruction: 0xf7fc4620
    44dc:			; <UNDEFINED> instruction: 0xf003eea6
    44e0:	svclt	0x0000f917
    44e4:	andcs	fp, r0, #56, 10	; 0xe000000
    44e8:	tstcs	r1, ip, lsl #12
    44ec:			; <UNDEFINED> instruction: 0xf0034605
    44f0:	vmovne.32	d3[0], pc
    44f4:			; <UNDEFINED> instruction: 0xf043db13
    44f8:	cmnlt	ip, r1, lsl #4
    44fc:	svclt	0x0008429a
    4500:	andle	r2, r8, r0
    4504:	tstcs	r2, r8, lsr #12
    4508:	blx	14051e <__assert_fail@plt+0x13ef5a>
    450c:			; <UNDEFINED> instruction: 0xf04f3001
    4510:	svclt	0x001830ff
    4514:	ldclt	0, cr2, [r8, #-0]
    4518:	andeq	pc, r1, #35	; 0x23
    451c:			; <UNDEFINED> instruction: 0xf04fe7ee
    4520:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    4524:	vhsub.s8	d18, d0, d0
    4528:			; <UNDEFINED> instruction: 0xf0034106
    452c:	svclt	0x0000baf3
    4530:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4534:			; <UNDEFINED> instruction: 0x47706018
    4538:	andeq	r6, r1, r6, ror #23
    453c:	addlt	fp, r4, r0, ror r5
    4540:	blmi	ad75f0 <__assert_fail@plt+0xad602c>
    4544:	stmiapl	r6!, {r2, r3, r4, r5, r6, sl, lr}^
    4548:			; <UNDEFINED> instruction: 0x46286835
    454c:	blx	ff140562 <__assert_fail@plt+0xff13ef9e>
    4550:	strtmi	fp, [r8], -r0, lsl #23
    4554:	ldc2	0, cr15, [ip], #-12
    4558:	andlt	fp, r4, r8, asr r9
    455c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4560:	ldmdalt	lr, {ip, sp, lr, pc}^
    4564:			; <UNDEFINED> instruction: 0xf0036830
    4568:	msrlt	SPSR_, #156672	; 0x26400
    456c:			; <UNDEFINED> instruction: 0xf0036830
    4570:	stmdbmi	r0!, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    4574:	andcs	r2, r0, r5, lsl #4
    4578:			; <UNDEFINED> instruction: 0xf7fc4479
    457c:	bmi	7bffa4 <__assert_fail@plt+0x7be9e0>
    4580:	ldmdavs	r5, {r1, r3, r4, r5, r6, sl, lr}
    4584:			; <UNDEFINED> instruction: 0xf7fc4606
    4588:	teqlt	r5, #312	; 0x138
    458c:	strtmi	r6, [r8], -r1, lsl #16
    4590:			; <UNDEFINED> instruction: 0xf0029103
    4594:	bmi	683968 <__assert_fail@plt+0x6823a4>
    4598:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    459c:	strmi	r9, [r3], -r0, lsl #12
    45a0:			; <UNDEFINED> instruction: 0xf7fc2000
    45a4:			; <UNDEFINED> instruction: 0xf000eee0
    45a8:	blmi	58269c <__assert_fail@plt+0x5810d8>
    45ac:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    45b0:	mcr	7, 2, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    45b4:	strtmi	r2, [r8], -r1, lsl #6
    45b8:	andcs	r9, r0, #0, 6
    45bc:			; <UNDEFINED> instruction: 0xf0032300
    45c0:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    45c4:	ldmdavs	r0!, {r1, r2, r3, r6, r7, ip, lr, pc}
    45c8:	stc2	0, cr15, [r2], {3}
    45cc:	bicsle	r2, r0, r0, lsl #16
    45d0:	pop	{r2, ip, sp, pc}
    45d4:			; <UNDEFINED> instruction: 0xf0004070
    45d8:	bmi	2b266c <__assert_fail@plt+0x2b10a8>
    45dc:	stmdavs	r1, {r0, r1, r4, r5, r9, sl, lr}
    45e0:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    45e4:	mrc	7, 5, APSR_nzcv, cr14, cr12, {7}
    45e8:	svclt	0x0000e7dd
    45ec:	andeq	r6, r1, r4, lsl #18
    45f0:	andeq	r0, r0, r0, lsl #3
    45f4:	andeq	r5, r0, ip, lsr sl
    45f8:	muleq	r1, r8, fp
    45fc:	andeq	r5, r0, lr, lsr #20
    4600:	muleq	r0, r0, r1
    4604:	andeq	r5, r0, sl, ror #19
    4608:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    460c:			; <UNDEFINED> instruction: 0x47706018
    4610:	andeq	r6, r1, r2, lsl fp
    4614:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4618:			; <UNDEFINED> instruction: 0x47707118
    461c:	andeq	r6, r1, r6, lsl #22
    4620:	addlt	fp, r4, r0, ror r5
    4624:	blmi	7d76a4 <__assert_fail@plt+0x7d60e0>
    4628:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    462c:			; <UNDEFINED> instruction: 0xf0036818
    4630:	smlalbtlt	pc, r8, pc, fp	; <UNPREDICTABLE>
    4634:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    4638:			; <UNDEFINED> instruction: 0xf7fc791e
    463c:			; <UNDEFINED> instruction: 0x4605eef4
    4640:	stmdavs	r3, {r1, r2, r4, r6, r8, ip, sp, pc}
    4644:	tstle	r7, r0, lsr #22
    4648:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
    464c:			; <UNDEFINED> instruction: 0xf0036818
    4650:	stmiblt	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    4654:	ldcllt	0, cr11, [r0, #-16]!
    4658:	andcs	r4, r5, #344064	; 0x54000
    465c:	ldrbtmi	r2, [r9], #-0
    4660:	mrc	7, 0, APSR_nzcv, cr4, cr12, {7}
    4664:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    4668:	ldmdavs	r8, {r1, r2, r9, sl, lr}
    466c:	stmdavs	fp!, {r7, r8, ip, sp, pc}
    4670:			; <UNDEFINED> instruction: 0xf0029303
    4674:	bmi	443888 <__assert_fail@plt+0x4422c4>
    4678:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    467c:	strmi	r9, [r3], -r0, lsl #12
    4680:			; <UNDEFINED> instruction: 0xf7fc2000
    4684:	blmi	38004c <__assert_fail@plt+0x37ea88>
    4688:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    468c:	ldcl	7, cr15, [r8, #1008]	; 0x3f0
    4690:	ldrtmi	r4, [r3], -fp, lsl #20
    4694:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    4698:	mcr	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    469c:	svclt	0x0000e7f3
    46a0:	andeq	r6, r1, r0, lsr #16
    46a4:	andeq	r0, r0, r8, lsl #3
    46a8:	andeq	r6, r1, r6, ror #21
    46ac:	andeq	r0, r0, r8, ror r1
    46b0:	andeq	r5, r0, r2, ror r9
    46b4:			; <UNDEFINED> instruction: 0x00016ab6
    46b8:	andeq	r5, r0, lr, asr #18
    46bc:	muleq	r0, r0, r1
    46c0:	andeq	r5, r0, r6, lsr r9
    46c4:	mvnsmi	lr, sp, lsr #18
    46c8:	mrc	7, 2, APSR_nzcv, cr2, cr12, {7}
    46cc:	tstlt	r8, r4, lsl #12
    46d0:	svc	0x0034f7fc
    46d4:	stmdble	r2, {r1, fp, sp}
    46d8:	pop	{r5, r9, sl, lr}
    46dc:	andcs	r8, r3, #240, 2	; 0x3c
    46e0:	tstmi	r6, r0, asr #4	; <UNPREDICTABLE>
    46e4:	blx	5c06f8 <__assert_fail@plt+0x5bf134>
    46e8:			; <UNDEFINED> instruction: 0xf7fc4606
    46ec:	mcrcs	14, 0, lr, cr0, cr12, {4}
    46f0:	ble	2d5f0c <__assert_fail@plt+0x2d4948>
    46f4:	ldrdhi	pc, [r0], -r0
    46f8:	strtmi	r2, [r0], -r0, lsl #14
    46fc:			; <UNDEFINED> instruction: 0xf7fc463c
    4700:	qsaxmi	lr, r0, r6
    4704:	andhi	pc, r0, r5, asr #17
    4708:	ldrhhi	lr, [r0, #141]!	; 0x8d
    470c:			; <UNDEFINED> instruction: 0xf7fc4630
    4710:			; <UNDEFINED> instruction: 0xf8d5ef0a
    4714:	strmi	r8, [r7], -r0
    4718:	mvnle	r2, r0, lsl #16
    471c:			; <UNDEFINED> instruction: 0xf7fc4630
    4720:	strb	lr, [sl, r0, asr #30]!
    4724:	bmi	4b1764 <__assert_fail@plt+0x4b01a0>
    4728:	addlt	fp, r2, r0, lsl #10
    472c:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    4730:	ldmpl	r3, {r0, r1, r8, fp, ip, pc}^
    4734:	subeq	pc, r0, #17
    4738:	movwls	r6, #6171	; 0x181b
    473c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4740:	bls	1343c0 <__assert_fail@plt+0x132dfc>
    4744:	movwls	sl, #2820	; 0xb04
    4748:	mrc	7, 0, APSR_nzcv, cr8, cr12, {7}
    474c:	stc2	0, cr15, [r2, #-8]!
    4750:	blmi	216f7c <__assert_fail@plt+0x2159b8>
    4754:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4758:	blls	5e7c8 <__assert_fail@plt+0x5d204>
    475c:	qaddle	r4, sl, r4
    4760:			; <UNDEFINED> instruction: 0xf85db002
    4764:	andlt	lr, r3, r4, lsl #22
    4768:			; <UNDEFINED> instruction: 0xf7fc4770
    476c:	svclt	0x0000ed96
    4770:	andeq	r6, r1, sl, lsl r7
    4774:	andeq	r0, r0, r0, ror r1
    4778:	strdeq	r6, [r1], -r4
    477c:	svcmi	0x00f0e92d
    4780:	b	17d61d4 <__assert_fail@plt+0x17d4c10>
    4784:	bmi	fa11f8 <__assert_fail@plt+0xf9fc34>
    4788:	blmi	f961f4 <__assert_fail@plt+0xf94c30>
    478c:	addlt	r4, r3, sl, ror r4
    4790:	svclt	0x00184680
    4794:	ldmpl	r3, {r0, sl, sp}^
    4798:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    479c:	addeq	lr, fp, pc, asr sl
    47a0:	ldmdavs	fp, {r8, r9, sl, fp, sp, pc}
    47a4:			; <UNDEFINED> instruction: 0xf04f607b
    47a8:	ldrble	r0, [sp], #-768	; 0xfffffd00
    47ac:	cmple	fp, r0, lsl #24
    47b0:	svcvs	0x007bf5b0
    47b4:	ldmdale	r2, {r1, r3, r7, r9, sl, lr}^
    47b8:			; <UNDEFINED> instruction: 0xf0203016
    47bc:	bl	feb447e0 <__assert_fail@plt+0xfeb4321c>
    47c0:			; <UNDEFINED> instruction: 0xf10d0d00
    47c4:			; <UNDEFINED> instruction: 0xf026060f
    47c8:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx15
    47cc:			; <UNDEFINED> instruction: 0xf1bbd04c
    47d0:			; <UNDEFINED> instruction: 0xf04f0f02
    47d4:	rsbsvs	r0, r0, r1
    47d8:			; <UNDEFINED> instruction: 0x46d6d918
    47dc:	andcs	r2, r2, r0, lsl #8
    47e0:	svcgt	0x0001f81e
    47e4:	andpl	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
    47e8:	andle	r4, r8, r5, ror #10
    47ec:	suble	r2, r1, r0, lsl #24
    47f0:	eorpl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    47f4:			; <UNDEFINED> instruction: 0xf81a1b64
    47f8:	strbmi	r5, [r5, #-4]!
    47fc:	strcc	sp, [r1], #-502	; 0xfffffe0a
    4800:			; <UNDEFINED> instruction: 0xf8461b05
    4804:	andcc	r5, r1, r0, lsr #32
    4808:	mvnle	r4, r3, lsl #11
    480c:			; <UNDEFINED> instruction: 0xf8c92400
    4810:			; <UNDEFINED> instruction: 0xf8984000
    4814:	orrslt	r0, r0, r0
    4818:	and	r4, r6, r5, asr #12
    481c:			; <UNDEFINED> instruction: 0xf856b334
    4820:	strmi	r0, [r0], #36	; 0x24
    4824:	stmdavc	r8!, {r2, r5, r9, fp, ip}
    4828:			; <UNDEFINED> instruction: 0xf81ab148
    482c:	strmi	ip, [r4, #4]
    4830:	strcc	sp, [r1], #-500	; 0xfffffe0c
    4834:	strmi	r3, [r3, #1281]!	; 0x501
    4838:			; <UNDEFINED> instruction: 0xf8c9d1f5
    483c:	ldrtmi	r8, [r0], -r0
    4840:	blx	a40856 <__assert_fail@plt+0xa3f292>
    4844:	bmi	40c850 <__assert_fail@plt+0x40b28c>
    4848:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    484c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4850:	subsmi	r6, sl, fp, ror r8
    4854:	smladcc	ip, r2, r1, sp
    4858:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    485c:			; <UNDEFINED> instruction: 0xf0038ff0
    4860:	strmi	pc, [r6], -r5, lsl #22
    4864:			; <UNDEFINED> instruction: 0xd1b22e00
    4868:	strb	r2, [ip, r0]!
    486c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4870:	ldrb	r3, [r8, r1, lsl #10]
    4874:			; <UNDEFINED> instruction: 0xf8462400
    4878:	strb	r0, [r4, r0, lsr #32]
    487c:	stc	7, cr15, [ip, #-1008]	; 0xfffffc10
    4880:			; <UNDEFINED> instruction: 0x000166bc
    4884:	andeq	r0, r0, r0, ror r1
    4888:	strdeq	r6, [r1], -lr
    488c:	adcscs	r4, r3, #4, 18	; 0x10000
    4890:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    4894:	blmi	115a80 <__assert_fail@plt+0x1144bc>
    4898:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    489c:	mrc	7, 4, APSR_nzcv, cr2, cr12, {7}
    48a0:	andeq	r5, r0, r8, asr #14
    48a4:	andeq	r5, r0, r0, asr r7
    48a8:	muleq	r0, r2, r7
    48ac:	svcmi	0x00f0e92d
    48b0:	stc	6, cr4, [sp, #-12]!
    48b4:	strmi	r8, [r8], -r2, lsl #22
    48b8:	adcslt	r4, r3, sp, lsl #12
    48bc:	stmib	r7, {r8, r9, sl, fp, sp, pc}^
    48c0:			; <UNDEFINED> instruction: 0xf8df2302
    48c4:			; <UNDEFINED> instruction: 0xf8df2600
    48c8:	ldrbtmi	r3, [sl], #-1536	; 0xfffffa00
    48cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    48d0:	sbccc	pc, r4, r7, asr #17
    48d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    48d8:	blx	8c08ee <__assert_fail@plt+0x8bf32a>
    48dc:	cmnvs	r8, r3, lsl #12
    48e0:	blx	fe8cc99a <__assert_fail@plt+0xfe8cb3d6>
    48e4:			; <UNDEFINED> instruction: 0xf8df1200
    48e8:	ldrbtmi	r3, [fp], #-1508	; 0xfffffa1c
    48ec:	mrcne	1, 0, r6, cr3, cr11, {1}
    48f0:	movwcs	fp, #7960	; 0x1f18
    48f4:	vqdmlal.s<illegal width 8>	q9, d0, d0
    48f8:	blcs	24e80 <__assert_fail@plt+0x238bc>
    48fc:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
    4900:	blx	1eef6 <__assert_fail@plt+0x1d932>
    4904:			; <UNDEFINED> instruction: 0xf5b0f003
    4908:	vrecps.f32	q3, q0, <illegal reg q13.5>
    490c:	andscc	r8, r6, r7, ror #2
    4910:	movweq	pc, #28704	; 0x7020	; <UNPREDICTABLE>
    4914:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    4918:	stmdaeq	pc, {r0, r2, r3, r8, ip, sp, lr, pc}	; <UNPREDICTABLE>
    491c:	stmdaeq	pc, {r3, r5, ip, sp, lr, pc}	; <UNPREDICTABLE>
    4920:	svceq	0x0000f1b8
    4924:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
    4928:	bleq	840d4c <__assert_fail@plt+0x83f788>
    492c:	ldrmi	r2, [r9], r0, lsl #6
    4930:			; <UNDEFINED> instruction: 0xf8cb773b
    4934:			; <UNDEFINED> instruction: 0xf04f3004
    4938:	eorsvs	r0, fp, #40, 20	; 0x28000
    493c:	ldreq	pc, [r0], #-264	; 0xfffffef8
    4940:	eorcc	pc, r8, r7, lsl #17
    4944:	ldmdbvs	fp!, {r0, r9, sl, sp}^
    4948:	andhi	pc, r4, r7, asr #17
    494c:	blx	29d54a <__assert_fail@plt+0x29bf86>
    4950:	svcvc	0x003b8a03
    4954:			; <UNDEFINED> instruction: 0x8010f8d7
    4958:			; <UNDEFINED> instruction: 0xf8dfbb93
    495c:	stmdavc	fp!, {r2, r4, r5, r6, r8, sl, sp}
    4960:	andne	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    4964:	andseq	pc, pc, #3
    4968:			; <UNDEFINED> instruction: 0xf851095b
    496c:	sbcsmi	r3, r3, r3, lsr #32
    4970:			; <UNDEFINED> instruction: 0xf14007da
    4974:	teqvs	lr, #-1073741811	; 0xc000000d
    4978:			; <UNDEFINED> instruction: 0xf887782d
    497c:			; <UNDEFINED> instruction: 0xf8876034
    4980:			; <UNDEFINED> instruction: 0x63bd6028
    4984:	suble	r2, r7, r0, lsl #26
    4988:	ldmib	r7, {r0, r8, sl, sp}^
    498c:			; <UNDEFINED> instruction: 0xf107120b
    4990:	addsmi	r0, r9, #60, 6	; 0xf0000000
    4994:			; <UNDEFINED> instruction: 0xf844bf18
    4998:			; <UNDEFINED> instruction: 0xf0001c10
    499c:			; <UNDEFINED> instruction: 0xf844812b
    49a0:			; <UNDEFINED> instruction: 0xf8042c0c
    49a4:	tstlt	r5, r8, lsl #24
    49a8:			; <UNDEFINED> instruction: 0xf8446bbb
    49ac:	svcvc	0x003b3c04
    49b0:	bvs	fff51a58 <__assert_fail@plt+0xfff50494>
    49b4:	eorls	pc, r8, r7, lsl #17
    49b8:	rscsvs	r4, sp, #352321536	; 0x15000000
    49bc:	sbcle	r2, ip, r0, lsl #22
    49c0:	ldc	7, cr15, [r8], #1008	; 0x3f0
    49c4:	strtmi	r4, [r8], -r1, lsl #12
    49c8:	blx	ff5c09da <__assert_fail@plt+0xff5bf416>
    49cc:			; <UNDEFINED> instruction: 0x4629465b
    49d0:			; <UNDEFINED> instruction: 0xf1074602
    49d4:			; <UNDEFINED> instruction: 0xf0030038
    49d8:	mcrrne	9, 12, pc, r3, cr5	; <UNPREDICTABLE>
    49dc:			; <UNDEFINED> instruction: 0xf0006338
    49e0:	stfned	f0, [r5], {18}
    49e4:	tsthi	r6, r0	; <UNPREDICTABLE>
    49e8:	stmdblt	r8, {r0, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr}^
    49ec:	teqvs	lr, #1028096	; 0xfb000
    49f0:	blcs	22a64 <__assert_fail@plt+0x214a0>
    49f4:	subshi	pc, sl, #64	; 0x40
    49f8:	vstrcs	d6, [r0, #-756]	; 0xfffffd0c
    49fc:	subshi	pc, pc, #64	; 0x40
    4a00:			; <UNDEFINED> instruction: 0xf8874658
    4a04:			; <UNDEFINED> instruction: 0xf7fc6034
    4a08:	tstlt	r8, r0, lsr ip
    4a0c:	andsls	pc, ip, r7, lsl #17
    4a10:	eorvs	pc, r8, r7, lsl #17
    4a14:			; <UNDEFINED> instruction: 0xd1b72d00
    4a18:			; <UNDEFINED> instruction: 0xf8ca2301
    4a1c:	ldmdbvs	fp!, {r2, ip, sp}^
    4a20:	ldrdhi	pc, [r4], -r7
    4a24:	ldmdble	r1!, {r1, r8, r9, fp, sp}
    4a28:	strbmi	r2, [r6], -r2, lsl #6
    4a2c:			; <UNDEFINED> instruction: 0xf04f462c
    4a30:	ldrmi	r0, [r9], r8, lsr #22
    4a34:			; <UNDEFINED> instruction: 0xf896607d
    4a38:	blx	2d8b02 <__assert_fail@plt+0x2d753e>
    4a3c:	cmnlt	sp, r4, lsl #6
    4a40:	cmnlt	sl, sl, lsl sl
    4a44:	blvs	1c9edb8 <__assert_fail@plt+0x1c9d7f4>
    4a48:	mulsle	r3, sl, r2
    4a4c:			; <UNDEFINED> instruction: 0xf0002c00
    4a50:			; <UNDEFINED> instruction: 0xf85a8145
    4a54:	bne	ff910aec <__assert_fail@plt+0xff90f528>
    4a58:	movwhi	pc, #19211	; 0x4b0b	; <UNPREDICTABLE>
    4a5c:	mvnle	r2, r0, lsl #26
    4a60:	ldmdavs	r9, {r1, r4, r5, r6, r7, r9, fp, sp, lr}^
    4a64:	mvnsle	r4, sl, lsl #5
    4a68:	bvs	fec1ead4 <__assert_fail@plt+0xfec1d510>
    4a6c:	stc	7, cr15, [r8], {252}	; 0xfc
    4a70:	mvnle	r2, r0, lsl #16
    4a74:	bl	fea51a80 <__assert_fail@plt+0xfea504bc>
    4a78:			; <UNDEFINED> instruction: 0xf84a0204
    4a7c:	ldmdbvs	fp!, {r0, r3, r5, sp}^
    4a80:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    4a84:	strbmi	r3, [fp, #-1576]	; 0xfffff9d8
    4a88:	ldmdavs	sp!, {r0, r2, r4, r6, r7, r8, ip, lr, pc}^
    4a8c:	movwcs	r6, #2232	; 0x8b8
    4a90:			; <UNDEFINED> instruction: 0xf10768fa
    4a94:			; <UNDEFINED> instruction: 0xf8c70190
    4a98:			; <UNDEFINED> instruction: 0xf107a00c
    4a9c:	andvs	r0, r3, r8, asr fp
    4aa0:	adceq	pc, r8, r7, lsl #2
    4aa4:			; <UNDEFINED> instruction: 0xa010f8d7
    4aa8:	bne	4402d0 <__assert_fail@plt+0x43ed0c>
    4aac:	beq	fe4402d4 <__assert_fail@plt+0xfe43ed10>
    4ab0:			; <UNDEFINED> instruction: 0xf8c7667a
    4ab4:			; <UNDEFINED> instruction: 0xf04f209c
    4ab8:	ldrmi	r0, [sl], -r1, lsl #18
    4abc:	andcc	pc, r4, fp, asr #17
    4ac0:	subscc	pc, r4, r7, lsl #17
    4ac4:			; <UNDEFINED> instruction: 0xf88765bb
    4ac8:			; <UNDEFINED> instruction: 0xf8873060
    4acc:			; <UNDEFINED> instruction: 0xf8c7308c
    4ad0:			; <UNDEFINED> instruction: 0xf8873090
    4ad4:			; <UNDEFINED> instruction: 0xf8c73098
    4ad8:			; <UNDEFINED> instruction: 0xf8d73094
    4adc:	bcs	1cd54 <__assert_fail@plt+0x1b790>
    4ae0:			; <UNDEFINED> instruction: 0xf897d044
    4ae4:			; <UNDEFINED> instruction: 0xf8d730a4
    4ae8:	blcs	14d90 <__assert_fail@plt+0x137cc>
    4aec:			; <UNDEFINED> instruction: 0x2328d157
    4af0:	movwhi	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
    4af4:			; <UNDEFINED> instruction: 0xf8d7685a
    4af8:	adcmi	r4, r2, #160	; 0xa0
    4afc:	addshi	pc, r4, r0
    4b00:			; <UNDEFINED> instruction: 0xf0402d00
    4b04:			; <UNDEFINED> instruction: 0xf89780ee
    4b08:	blcs	10c90 <__assert_fail@plt+0xf6cc>
    4b0c:			; <UNDEFINED> instruction: 0x81acf040
    4b10:			; <UNDEFINED> instruction: 0x3054f897
    4b14:	blcs	2050c <__assert_fail@plt+0x1ef48>
    4b18:	msrhi	SPSR_fsxc, r0, asr #32
    4b1c:	stmdavc	r3!, {r2, r3, r5, r6, r7, r9, fp, lr}
    4b20:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    4b24:	andseq	pc, pc, #3
    4b28:			; <UNDEFINED> instruction: 0xf851095b
    4b2c:	sbcsmi	r3, r3, r3, lsr #32
    4b30:			; <UNDEFINED> instruction: 0xf14007db
    4b34:			; <UNDEFINED> instruction: 0xf8c7815b
    4b38:	stmdavc	r4!, {r3, r5, r6, ip, pc}
    4b3c:	rsbls	pc, ip, r7, lsl #17
    4b40:	rsbls	pc, r0, r7, lsl #17
    4b44:	stccs	7, cr6, [r0], {60}	; 0x3c
    4b48:	rscshi	pc, sp, r0
    4b4c:	mrcvs	14, 5, r6, cr10, cr12, {3}
    4b50:			; <UNDEFINED> instruction: 0xf8d72300
    4b54:	ldrmi	r6, [r4], #-156	; 0xffffff64
    4b58:	ldrdcs	pc, [r0], r7	; <UNPREDICTABLE>
    4b5c:	rsbcc	pc, r0, r7, lsl #17
    4b60:			; <UNDEFINED> instruction: 0x667c4416
    4b64:	addscc	pc, r8, r7, lsl #17
    4b68:	addsvs	pc, ip, r7, asr #17
    4b6c:	umullcc	pc, ip, r7, r8	; <UNPREDICTABLE>
    4b70:	cmnle	lr, r0, lsl #22
    4b74:	ldmdavc	r3!, {r1, r2, r4, r6, r7, r9, fp, lr}
    4b78:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    4b7c:	andseq	pc, pc, #3
    4b80:			; <UNDEFINED> instruction: 0xf851095b
    4b84:	sbcsmi	r3, r3, r3, lsr #32
    4b88:	strble	r0, [r9, #-2009]!	; 0xfffff827
    4b8c:	adcls	pc, r0, r7, asr #17
    4b90:			; <UNDEFINED> instruction: 0xf8877834
    4b94:			; <UNDEFINED> instruction: 0xf88790a4
    4b98:			; <UNDEFINED> instruction: 0xf8c79098
    4b9c:	stccs	0, cr4, [r0], {168}	; 0xa8
    4ba0:			; <UNDEFINED> instruction: 0x2328d059
    4ba4:	movwhi	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
    4ba8:	bcs	23418 <__assert_fail@plt+0x21e54>
    4bac:	ldmvs	fp, {r1, r5, r7, ip, lr, pc}^
    4bb0:			; <UNDEFINED> instruction: 0xd1a542a3
    4bb4:	strtvs	lr, [r7], #-2519	; 0xfffff629
    4bb8:	andcs	lr, r0, r0, asr #32
    4bbc:	blmi	ff0976d8 <__assert_fail@plt+0xff096114>
    4bc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4bc4:			; <UNDEFINED> instruction: 0xf8d7681a
    4bc8:	subsmi	r3, sl, r4, asr #1
    4bcc:	msrhi	SPSR_fs, r0, asr #32
    4bd0:	ldrtmi	r3, [sp], ip, asr #15
    4bd4:	blhi	bfed0 <__assert_fail@plt+0xbe90c>
    4bd8:	svchi	0x00f0e8bd
    4bdc:			; <UNDEFINED> instruction: 0xf946f003
    4be0:	ldr	r4, [sp], r0, lsl #13
    4be4:			; <UNDEFINED> instruction: 0xf7fc4658
    4be8:	stmdacs	r0, {r6, r8, r9, fp, sp, lr, pc}
    4bec:	cmphi	r3, r0	; <UNPREDICTABLE>
    4bf0:			; <UNDEFINED> instruction: 0xe6e5773e
    4bf4:			; <UNDEFINED> instruction: 0xf7fc4620
    4bf8:			; <UNDEFINED> instruction: 0xf897eb2c
    4bfc:	blvs	e98cd4 <__assert_fail@plt+0xe97710>
    4c00:	ldcmi	8, cr15, [r0], {68}	; 0x44
    4c04:	strcs	lr, [r0, #-1739]	; 0xfffff935
    4c08:			; <UNDEFINED> instruction: 0xf887633e
    4c0c:			; <UNDEFINED> instruction: 0xf8879034
    4c10:	ldrt	r6, [sl], r8, lsr #32
    4c14:	strcs	r6, [r0, #-2808]	; 0xfffff508
    4c18:	bl	ffcc2c10 <__assert_fail@plt+0xffcc164c>
    4c1c:	eorsls	pc, r4, r7, lsl #17
    4c20:	eorvs	pc, r8, r7, lsl #17
    4c24:			; <UNDEFINED> instruction: 0xe6b06338
    4c28:			; <UNDEFINED> instruction: 0x609cf8d7
    4c2c:	ldmdavs	r8, {r1, r5, r9, sl, lr}
    4c30:			; <UNDEFINED> instruction: 0xf7fc4631
    4c34:	stmdacs	r0, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    4c38:	svcge	0x0062f47f
    4c3c:			; <UNDEFINED> instruction: 0xf8872300
    4c40:	ldmdbvs	fp!, {r3, r4, r7, ip, sp}^
    4c44:	strtmi	r3, [r6], #-1281	; 0xfffffaff
    4c48:	addsvs	pc, ip, r7, asr #17
    4c4c:	orrle	r4, sp, fp, lsr #5
    4c50:	ldmvs	sl!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, sp, lr}
    4c54:			; <UNDEFINED> instruction: 0x46406013
    4c58:			; <UNDEFINED> instruction: 0xf91cf003
    4c5c:	str	r2, [sp, r1]!
    4c60:	beq	4404c8 <__assert_fail@plt+0x43ef04>
    4c64:	bl	42c5c <__assert_fail@plt+0x41698>
    4c68:			; <UNDEFINED> instruction: 0xf0002800
    4c6c:			; <UNDEFINED> instruction: 0xf8878114
    4c70:			; <UNDEFINED> instruction: 0xf7fc908c
    4c74:	strmi	lr, [r1], -r0, ror #22
    4c78:			; <UNDEFINED> instruction: 0xf0024630
    4c7c:	mrc	10, 0, APSR_nzcv, cr8, cr13, {3}
    4c80:			; <UNDEFINED> instruction: 0x46313a10
    4c84:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    4c88:			; <UNDEFINED> instruction: 0xf0030a90
    4c8c:	mcrrne	8, 6, pc, r2, cr11	; <UNPREDICTABLE>
    4c90:	adceq	pc, r0, r7, asr #17
    4c94:	adchi	pc, r2, r0
    4c98:			; <UNDEFINED> instruction: 0xf0001c83
    4c9c:			; <UNDEFINED> instruction: 0xf8d780d9
    4ca0:	stmdblt	r0!, {r3, r5, r7, lr}^
    4ca4:			; <UNDEFINED> instruction: 0x609cf8d7
    4ca8:	adcls	pc, r0, r7, asr #17
    4cac:	blcs	22d80 <__assert_fail@plt+0x217bc>
    4cb0:	rscshi	pc, ip, r0, asr #32
    4cb4:	ldrdmi	pc, [r8], r7	; <UNPREDICTABLE>
    4cb8:			; <UNDEFINED> instruction: 0xf0402c00
    4cbc:	mnfe	f0, f0
    4cc0:			; <UNDEFINED> instruction: 0xf8870a10
    4cc4:			; <UNDEFINED> instruction: 0xf7fc90a4
    4cc8:			; <UNDEFINED> instruction: 0xf887ead0
    4ccc:	stmdacs	r0, {r3, r4, r7, ip, pc}
    4cd0:	svcge	0x0065f43f
    4cd4:			; <UNDEFINED> instruction: 0xf8872300
    4cd8:	strb	r3, [r0, -ip, lsl #1]!
    4cdc:	eorls	pc, r9, sl, asr #16
    4ce0:	ldmvs	fp!, {r0, r2, r3, r6, r7, r9, sl, sp, lr, pc}^
    4ce4:	eorvs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    4ce8:	teqvs	fp, fp, lsr #23
    4cec:	rsble	r2, r9, r0, lsl #28
    4cf0:	mlscc	r0, r7, r8, pc	; <UNPREDICTABLE>
    4cf4:	smclt	46828	; 0xb6ec
    4cf8:	mlscc	ip, r7, r8, pc	; <UNPREDICTABLE>
    4cfc:	bllt	e09f4 <__assert_fail@plt+0xdf430>
    4d00:	mrcvs	14, 5, r6, cr11, cr12, {3}
    4d04:			; <UNDEFINED> instruction: 0xf04f3e01
    4d08:			; <UNDEFINED> instruction: 0xf8870200
    4d0c:	ldrmi	r2, [ip], #-96	; 0xffffffa0
    4d10:	subsle	r6, r6, ip, ror r6
    4d14:			; <UNDEFINED> instruction: 0x3054f897
    4d18:	bmi	1b7350c <__assert_fail@plt+0x1b71f48>
    4d1c:			; <UNDEFINED> instruction: 0xf85a7823
    4d20:			; <UNDEFINED> instruction: 0xf0031002
    4d24:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    4d28:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    4d2c:			; <UNDEFINED> instruction: 0x07d840d3
    4d30:			; <UNDEFINED> instruction: 0xf8c7d50b
    4d34:	stmdavc	r4!, {r3, r5, r6, ip, pc}
    4d38:	rsbls	pc, ip, r7, lsl #17
    4d3c:	rsbls	pc, r0, r7, lsl #17
    4d40:	stccs	7, cr6, [r0], {60}	; 0x3c
    4d44:			; <UNDEFINED> instruction: 0xf7fcd1dc
    4d48:	ldrbmi	lr, [r8], -r0, lsr #24
    4d4c:	b	fe342d44 <__assert_fail@plt+0xfe341780>
    4d50:			; <UNDEFINED> instruction: 0xf0002800
    4d54:			; <UNDEFINED> instruction: 0xf88780a0
    4d58:			; <UNDEFINED> instruction: 0xf7fc9054
    4d5c:	strmi	lr, [r1], -ip, ror #21
    4d60:			; <UNDEFINED> instruction: 0xf0024620
    4d64:	strtmi	pc, [r1], -r9, lsl #20
    4d68:			; <UNDEFINED> instruction: 0x4602465b
    4d6c:	rsbseq	pc, r0, r7, lsl #2
    4d70:			; <UNDEFINED> instruction: 0xfff8f002
    4d74:	ldrtvs	r1, [r8], r1, asr #24
    4d78:	stcne	0, cr13, [r2], {29}
    4d7c:	svcvs	0x003cd025
    4d80:			; <UNDEFINED> instruction: 0x6e7cb950
    4d84:	rsbls	pc, r8, r7, asr #17
    4d88:	blcs	22e1c <__assert_fail@plt+0x21858>
    4d8c:	addhi	pc, lr, r0, asr #32
    4d90:	stccs	15, cr6, [r0], {60}	; 0x3c
    4d94:	addshi	pc, r3, r0, asr #32
    4d98:			; <UNDEFINED> instruction: 0xf8874658
    4d9c:			; <UNDEFINED> instruction: 0xf7fc906c
    4da0:			; <UNDEFINED> instruction: 0xf887ea64
    4da4:	stmdacs	r0, {r5, r6, ip, pc}
    4da8:	movwcs	sp, #203	; 0xcb
    4dac:	subscc	pc, r4, r7, lsl #17
    4db0:			; <UNDEFINED> instruction: 0xd1a52c00
    4db4:	movwcs	lr, #1991	; 0x7c7
    4db8:	rsbls	pc, r8, r7, asr #17
    4dbc:	rsbcc	pc, ip, r7, lsl #17
    4dc0:	ldmdbvs	sp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    4dc4:	umullscs	pc, r8, r7, r8	; <UNPREDICTABLE>
    4dc8:	cdpvs	6, 7, cr14, cr12, cr7, {4}
    4dcc:			; <UNDEFINED> instruction: 0xf7fc4620
    4dd0:	movwcs	lr, #2840	; 0xb18
    4dd4:	rsbcc	pc, ip, r7, lsl #17
    4dd8:			; <UNDEFINED> instruction: 0xe79266b8
    4ddc:			; <UNDEFINED> instruction: 0xf8c72300
    4de0:			; <UNDEFINED> instruction: 0xf88790a0
    4de4:			; <UNDEFINED> instruction: 0xf8879098
    4de8:	str	r3, [r0], r4, lsr #1
    4dec:			; <UNDEFINED> instruction: 0xf7fc4658
    4df0:	stmdacs	r0, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
    4df4:			; <UNDEFINED> instruction: 0xf887d04f
    4df8:			; <UNDEFINED> instruction: 0xf7fc9054
    4dfc:			; <UNDEFINED> instruction: 0x4601ea9c
    4e00:			; <UNDEFINED> instruction: 0xf0024620
    4e04:			; <UNDEFINED> instruction: 0x465bf9b9
    4e08:	strmi	r4, [r2], -r1, lsr #12
    4e0c:	rsbseq	pc, r0, r7, lsl #2
    4e10:			; <UNDEFINED> instruction: 0xffa8f002
    4e14:	ldrtvs	r1, [r8], r6, asr #24
    4e18:	stcne	0, cr13, [r4], {45}	; 0x2d
    4e1c:	svcvs	0x003cd032
    4e20:	vsubvs.f16	s23, s24, s0	; <UNPREDICTABLE>
    4e24:	rsbls	pc, r8, r7, asr #17
    4e28:	blcs	22ebc <__assert_fail@plt+0x218f8>
    4e2c:	svcvs	0x003cd13e
    4e30:	cmple	r4, r0, lsl #24
    4e34:			; <UNDEFINED> instruction: 0xf8874658
    4e38:			; <UNDEFINED> instruction: 0xf7fc906c
    4e3c:			; <UNDEFINED> instruction: 0xf887ea16
    4e40:	stmdacs	r0, {r5, r6, ip, pc}
    4e44:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {1}
    4e48:			; <UNDEFINED> instruction: 0xf8872300
    4e4c:			; <UNDEFINED> instruction: 0xe67a3054
    4e50:			; <UNDEFINED> instruction: 0x009cf8d7
    4e54:	b	ff542e4c <__assert_fail@plt+0xff541888>
    4e58:			; <UNDEFINED> instruction: 0xf8872300
    4e5c:			; <UNDEFINED> instruction: 0xf8879098
    4e60:			; <UNDEFINED> instruction: 0xf8c730a4
    4e64:	strb	r0, [r2], -r0, lsr #1
    4e68:	mlscc	ip, r7, r8, pc	; <UNPREDICTABLE>
    4e6c:	blcs	20b64 <__assert_fail@plt+0x1f5a0>
    4e70:	mcrge	4, 3, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    4e74:	movwcs	lr, #1639	; 0x667
    4e78:			; <UNDEFINED> instruction: 0xf8c76e7c
    4e7c:			; <UNDEFINED> instruction: 0xf8879068
    4e80:	strbt	r3, [r4], -ip, rrx
    4e84:			; <UNDEFINED> instruction: 0x46206e7c
    4e88:	b	feec2e80 <__assert_fail@plt+0xfeec18bc>
    4e8c:			; <UNDEFINED> instruction: 0xf8872300
    4e90:	ldrtvs	r3, [r8], ip, rrx
    4e94:	blmi	43e808 <__assert_fail@plt+0x43d244>
    4e98:	ldmdbmi	r0, {r1, r2, r4, r7, r9, sp}
    4e9c:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    4ea0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4ea4:	bl	fe3c2e9c <__assert_fail@plt+0xfe3c18d8>
    4ea8:	ldmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4eac:	adcscs	r4, r2, #13312	; 0x3400
    4eb0:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    4eb4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4eb8:			; <UNDEFINED> instruction: 0xf7fc4478
    4ebc:			; <UNDEFINED> instruction: 0xf7ffeb84
    4ec0:	svclt	0x0000fce5
    4ec4:	andeq	r6, r1, lr, ror r5
    4ec8:	andeq	r0, r0, r0, ror r1
    4ecc:	andeq	r6, r1, lr, asr r5
    4ed0:	andeq	r0, r0, ip, ror #2
    4ed4:	andeq	r6, r1, r8, lsl #5
    4ed8:	andeq	r5, r0, lr, lsl #3
    4edc:	andeq	r5, r0, ip, lsr r1
    4ee0:	andeq	r5, r0, sl, asr r1
    4ee4:	andeq	r5, r0, r8, ror r1
    4ee8:	andeq	r5, r0, r6, lsr #2
    4eec:	andeq	r5, r0, ip, asr r1
    4ef0:	svcmi	0x00f0e92d
    4ef4:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    4ef8:			; <UNDEFINED> instruction: 0xf8df8b02
    4efc:			; <UNDEFINED> instruction: 0xf8df28e0
    4f00:	ldrbtmi	r3, [sl], #-2272	; 0xfffff720
    4f04:	ldmmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4f08:	ldrbtmi	fp, [ip], #-209	; 0xffffff2f
    4f0c:	tstls	r2, r5
    4f10:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f14:			; <UNDEFINED> instruction: 0xf04f934f
    4f18:			; <UNDEFINED> instruction: 0xf7fc0300
    4f1c:	stmdacs	r1, {r2, r3, r9, fp, sp, lr, pc}
    4f20:	blls	bb088 <__assert_fail@plt+0xb9ac4>
    4f24:	mulhi	r0, r3, r8
    4f28:	svceq	0x0000f1b8
    4f2c:	bls	179114 <__assert_fail@plt+0x177b50>
    4f30:	beq	81344 <__assert_fail@plt+0x7fd80>
    4f34:	stccs	8, cr7, [r0], {20}
    4f38:	addshi	pc, fp, r0
    4f3c:	strcs	r9, [r0, #-2818]	; 0xfffff4fe
    4f40:	bleq	84137c <__assert_fail@plt+0x83fdb8>
    4f44:	andge	pc, ip, sp, asr #17
    4f48:	andeq	pc, r1, #-1073741776	; 0xc0000030
    4f4c:	andslt	pc, r0, sp, asr #17
    4f50:			; <UNDEFINED> instruction: 0xe014f8dd
    4f54:	strtmi	r4, [r9], ip, lsr #13
    4f58:	ldrmi	r2, [sl], r1
    4f5c:	andls	r4, r2, #162529280	; 0x9b00000
    4f60:	movwls	lr, #4128	; 0x1020
    4f64:	svceq	0x0000f1ba
    4f68:	ldrbmi	sp, [r0], -ip
    4f6c:	smlatbeq	r9, r6, fp, lr
    4f70:	b	fe6c2f68 <__assert_fail@plt+0xfe6c19a4>
    4f74:	strmi	r9, [r2], #2817	; 0xb01
    4f78:	mulcs	r0, sl, r8
    4f7c:			; <UNDEFINED> instruction: 0xf0402a00
    4f80:			; <UNDEFINED> instruction: 0x46b182f7
    4f84:			; <UNDEFINED> instruction: 0xf7fc4658
    4f88:	blls	13f880 <__assert_fail@plt+0x13e2bc>
    4f8c:			; <UNDEFINED> instruction: 0x46024659
    4f90:			; <UNDEFINED> instruction: 0xf7ff4638
    4f94:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    4f98:	strhi	pc, [r5], #-64	; 0xffffffc0
    4f9c:			; <UNDEFINED> instruction: 0x4682783c
    4fa0:			; <UNDEFINED> instruction: 0x46b446be
    4fa4:			; <UNDEFINED> instruction: 0xf10545a0
    4fa8:			; <UNDEFINED> instruction: 0xf10c0501
    4fac:			; <UNDEFINED> instruction: 0xf10e0601
    4fb0:	suble	r0, r6, r1, lsl #14
    4fb4:	stccs	8, cr7, [r0], {60}	; 0x3c
    4fb8:	stccs	0, cr13, [r9, #-364]	; 0xfffffe94
    4fbc:	movwcs	fp, #3988	; 0xf94
    4fc0:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    4fc4:	rscle	r2, fp, r0, lsl #22
    4fc8:	addeq	lr, r5, #5120	; 0x1400
    4fcc:	sbcle	r4, r8, #1610612745	; 0x60000009
    4fd0:			; <UNDEFINED> instruction: 0xe7e54618
    4fd4:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4fd8:	ldmdavc	r0!, {r1, r3, r8, sl, fp, sp, pc}
    4fdc:	strls	r2, [sp], -r0, lsl #6
    4fe0:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4fe4:	andcc	pc, ip, r9, lsl #17
    4fe8:	ldreq	pc, [pc], -r0
    4fec:	movwcc	lr, #2501	; 0x9c5
    4ff0:			; <UNDEFINED> instruction: 0xf8890942
    4ff4:			; <UNDEFINED> instruction: 0xf8543000
    4ff8:			; <UNDEFINED> instruction: 0xf8588001
    4ffc:	rscsmi	r2, r2, r2, lsr #32
    5000:	streq	pc, [r1], #-18	; 0xffffffee
    5004:	movthi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    5008:			; <UNDEFINED> instruction: 0xf8c92301
    500c:			; <UNDEFINED> instruction: 0xf8c9001c
    5010:			; <UNDEFINED> instruction: 0xf8893014
    5014:			; <UNDEFINED> instruction: 0xf8893018
    5018:			; <UNDEFINED> instruction: 0xf8d9300c
    501c:	bllt	fe8d1094 <__assert_fail@plt+0xfe8cfad0>
    5020:			; <UNDEFINED> instruction: 0xf8df9805
    5024:			; <UNDEFINED> instruction: 0xf8df27c8
    5028:	ldrbtmi	r3, [sl], #-1976	; 0xfffff848
    502c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5030:	subsmi	r9, sl, pc, asr #22
    5034:	bichi	pc, lr, #64	; 0x40
    5038:	ldc	0, cr11, [sp], #324	; 0x144
    503c:	pop	{r1, r8, r9, fp, pc}
    5040:			; <UNDEFINED> instruction: 0xf89b8ff0
    5044:	blcs	11050 <__assert_fail@plt+0xfa8c>
    5048:			; <UNDEFINED> instruction: 0x83a1f000
    504c:	bl	ab85c <__assert_fail@plt+0xaa298>
    5050:	bls	c6088 <__assert_fail@plt+0xc4ac4>
    5054:	strd	r4, [r8], -r4	; <UNPREDICTABLE>
    5058:	bl	95ac4 <__assert_fail@plt+0x94500>
    505c:			; <UNDEFINED> instruction: 0xd1a90604
    5060:	svccc	0x0001f812
    5064:			; <UNDEFINED> instruction: 0xf0002b00
    5068:			; <UNDEFINED> instruction: 0xf81c82e2
    506c:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    5070:	strdcs	sp, [r0], -r2
    5074:			; <UNDEFINED> instruction: 0xf8d9e7d5
    5078:			; <UNDEFINED> instruction: 0xf7fc0010
    507c:			; <UNDEFINED> instruction: 0xf889e9c2
    5080:			; <UNDEFINED> instruction: 0xf8894018
    5084:			; <UNDEFINED> instruction: 0xf8c9600c
    5088:	movwcs	r0, #20
    508c:			; <UNDEFINED> instruction: 0xc014f8dd
    5090:	ldrmi	r9, [pc], -r2, lsl #16
    5094:	movwls	r4, #5662	; 0x161e
    5098:	bge	629cbc <__assert_fail@plt+0x6286f8>
    509c:	subscc	pc, ip, sp, lsl #17
    50a0:	tstls	r8, #622592	; 0x98000
    50a4:			; <UNDEFINED> instruction: 0xf88d2501
    50a8:	cdp	0, 0, cr3, cr8, cr8, {3}
    50ac:			; <UNDEFINED> instruction: 0xf88d2a10
    50b0:	mcr	0, 0, r3, cr8, cr4, {4}
    50b4:			; <UNDEFINED> instruction: 0x93261a90
    50b8:			; <UNDEFINED> instruction: 0xf88d4664
    50bc:	tstls	r9, #160	; 0xa0
    50c0:			; <UNDEFINED> instruction: 0xf89d9327
    50c4:	strls	r3, [r4, #-148]	; 0xffffff6c
    50c8:			; <UNDEFINED> instruction: 0xf8cd901b
    50cc:			; <UNDEFINED> instruction: 0xf8cdc0a4
    50d0:	blcs	29108 <__assert_fail@plt+0x27b44>
    50d4:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    50d8:			; <UNDEFINED> instruction: 0xf0037823
    50dc:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    50e0:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    50e4:			; <UNDEFINED> instruction: 0x07db40d3
    50e8:			; <UNDEFINED> instruction: 0x81b1f140
    50ec:			; <UNDEFINED> instruction: 0x932a2301
    50f0:			; <UNDEFINED> instruction: 0xf88d7824
    50f4:			; <UNDEFINED> instruction: 0xf88d50ac
    50f8:	strtls	r5, [ip], #-160	; 0xffffff60
    50fc:	adcsle	r2, r8, r0, lsl #24
    5100:	bls	6bd18 <__assert_fail@plt+0x6a754>
    5104:	svclt	0x00942a09
    5108:			; <UNDEFINED> instruction: 0xf0032300
    510c:	blcs	5d18 <__assert_fail@plt+0x4754>
    5110:	orrshi	pc, fp, r0
    5114:	bl	ab920 <__assert_fail@plt+0xaa35c>
    5118:	addsmi	r0, r6, #536870920	; 0x20000008
    511c:	movwls	fp, #20284	; 0x4f3c
    5120:			; <UNDEFINED> instruction: 0xf0803601
    5124:	stmdbls	r3, {r0, r2, r4, r5, r7, r8, pc}
    5128:	blcs	2495c <__assert_fail@plt+0x23398>
    512c:	msrhi	SPSR_x, r0
    5130:	stmibvs	fp, {r2, r3, r5, r9, fp, ip, pc}^
    5134:			; <UNDEFINED> instruction: 0xf040429a
    5138:			; <UNDEFINED> instruction: 0xf10d80d3
    513c:			; <UNDEFINED> instruction: 0xf10d0e94
    5140:			; <UNDEFINED> instruction: 0xf50d0ccc
    5144:	ldm	lr!, {r2, r7, r8, fp, ip, sp, lr}
    5148:	stmia	ip!, {r0, r1, r2, r3}
    514c:	ldm	lr!, {r0, r1, r2, r3}
    5150:			; <UNDEFINED> instruction: 0xf88d000f
    5154:	stmia	ip!, {r3, r4, r6, r7, ip, sp, lr}
    5158:	ldm	lr!, {r0, r1, r2, r3}
    515c:	ldcls	0, cr0, [r7], #-60	; 0xffffffc4
    5160:	andeq	lr, pc, ip, lsr #17
    5164:	muleq	r3, lr, r8
    5168:	stm	ip, {r3, r4, r5, r8, r9, fp, ip, pc}
    516c:	ldrmi	r0, [ip], #-3
    5170:	blls	aa254 <__assert_fail@plt+0xa8c90>
    5174:			; <UNDEFINED> instruction: 0xf88d9742
    5178:	ldmdavc	sl, {r4, r8, ip, sp, lr}
    517c:			; <UNDEFINED> instruction: 0xf0029345
    5180:			; <UNDEFINED> instruction: 0xf88d0b1f
    5184:	ldmdbeq	r3, {r2, r8, ip, sp, lr}^
    5188:	andvc	pc, r4, r9, asr #17
    518c:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5190:	blx	303a26 <__assert_fail@plt+0x302462>
    5194:	bleq	81208 <__assert_fail@plt+0x7fc44>
    5198:	subhi	pc, sp, #0
    519c:	movwcs	r4, #5652	; 0x1614
    51a0:	movtls	r9, #25160	; 0x6248
    51a4:	tstpl	ip, sp, lsl #17	; <UNPREDICTABLE>
    51a8:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    51ac:			; <UNDEFINED> instruction: 0xf0002c00
    51b0:	mcrrls	3, 1, r8, r5, cr3
    51b4:	strcc	r9, [r1], -r6, asr #22
    51b8:	blvc	fe4425f4 <__assert_fail@plt+0xfe441030>
    51bc:	tstvc	r0, sp, lsl #17	; <UNPREDICTABLE>
    51c0:			; <UNDEFINED> instruction: 0xf89d441c
    51c4:	strbls	r3, [r5], #-260	; 0xfffffefc
    51c8:	cmple	r1, r0, lsl #22
    51cc:			; <UNDEFINED> instruction: 0xf0037823
    51d0:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    51d4:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    51d8:			; <UNDEFINED> instruction: 0x07da40d3
    51dc:	tsthi	r0, r0, asr #2	; <UNPREDICTABLE>
    51e0:	movtls	r2, #25345	; 0x6301
    51e4:			; <UNDEFINED> instruction: 0xf88d7824
    51e8:			; <UNDEFINED> instruction: 0xf88d511c
    51ec:	strbls	r5, [r8], #-272	; 0xfffffef0
    51f0:	rsble	r2, r9, r0, lsl #24
    51f4:	smullscc	pc, r8, sp, r8	; <UNPREDICTABLE>
    51f8:			; <UNDEFINED> instruction: 0xf0402b00
    51fc:			; <UNDEFINED> instruction: 0xf89d80df
    5200:			; <UNDEFINED> instruction: 0xf10d30cc
    5204:			; <UNDEFINED> instruction: 0x9c370ad0
    5208:			; <UNDEFINED> instruction: 0xf0402b00
    520c:	stmdavc	r3!, {r1, r2, r3, r5, r7, pc}
    5210:	andseq	pc, pc, #3
    5214:			; <UNDEFINED> instruction: 0xf858095b
    5218:	sbcsmi	r3, r3, r3, lsr #32
    521c:			; <UNDEFINED> instruction: 0xf14007d9
    5220:	movwcs	r8, #4250	; 0x109a
    5224:	stmdavc	r4!, {r3, r4, r5, r8, r9, ip, pc}
    5228:	rscpl	pc, r4, sp, lsl #17
    522c:	sbcspl	pc, r8, sp, lsl #17
    5230:	cfstrscs	mvf9, [r0], {58}	; 0x3a
    5234:	svcge	0x001df43f
    5238:			; <UNDEFINED> instruction: 0x311cf89d
    523c:	suble	r2, fp, r0, lsl #22
    5240:	blne	2b368 <__assert_fail@plt+0x29da4>
    5244:	andcs	fp, r1, r8, lsl pc
    5248:	stmdacs	r0, {r1, r4, r5, r6, sl, fp, ip}
    524c:	blls	df9774 <__assert_fail@plt+0xdf81b0>
    5250:	bls	e16ab0 <__assert_fail@plt+0xe154ec>
    5254:	ldrmi	r9, [r3], #-3141	; 0xfffff3bb
    5258:			; <UNDEFINED> instruction: 0xf89d9337
    525c:	bls	1191674 <__assert_fail@plt+0x11900b0>
    5260:	sbcseq	pc, r8, sp, lsl #17
    5264:			; <UNDEFINED> instruction: 0xf88d4414
    5268:	strbls	r0, [r5], #-272	; 0xfffffef0
    526c:	adcle	r2, sp, r0, lsl #22
    5270:	stmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5274:	strtmi	r4, [r0], -r1, lsl #12
    5278:			; <UNDEFINED> instruction: 0xff7ef001
    527c:	strtmi	r4, [r1], -fp, asr #12
    5280:	ldrbmi	r4, [r8], -r2, lsl #12
    5284:	stc2l	0, cr15, [lr, #-8]!
    5288:	subls	r1, r6, r3, asr #24
    528c:	sbchi	pc, r4, r0
    5290:			; <UNDEFINED> instruction: 0xf0001c84
    5294:	mcrrls	0, 12, r8, r8, cr8
    5298:	blls	11737e0 <__assert_fail@plt+0x117221c>
    529c:	subls	r2, r6, #268435456	; 0x10000000
    52a0:	blcs	23314 <__assert_fail@plt+0x21d50>
    52a4:	addhi	pc, sp, #64	; 0x40
    52a8:	stccs	12, cr9, [r0], {72}	; 0x48
    52ac:	eorhi	pc, r4, #64	; 0x40
    52b0:			; <UNDEFINED> instruction: 0xf88d4648
    52b4:			; <UNDEFINED> instruction: 0xf7fb511c
    52b8:	ldrdlt	lr, [r8, -r8]
    52bc:	smlabbvc	r4, sp, r8, pc	; <UNPREDICTABLE>
    52c0:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    52c4:	orrsle	r2, r5, r0, lsl #24
    52c8:	strt	r9, [sl], r9, lsr #16
    52cc:			; <UNDEFINED> instruction: 0xf88d2301
    52d0:	teqls	r8, #228	; 0xe4
    52d4:	sbcspl	pc, r8, sp, lsl #17
    52d8:	blls	11abbc0 <__assert_fail@plt+0x11aa5fc>
    52dc:			; <UNDEFINED> instruction: 0xd077429a
    52e0:	eormi	lr, r9, #3620864	; 0x374000
    52e4:	ldrmi	r9, [r4], #-2817	; 0xfffff4ff
    52e8:	adcvc	pc, r0, sp, lsl #17
    52ec:	movwls	r3, #4865	; 0x1301
    52f0:	umullscc	pc, r4, sp, r8	; <UNPREDICTABLE>
    52f4:	blcs	2a3a0 <__assert_fail@plt+0x28ddc>
    52f8:	mcrge	4, 7, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    52fc:	ldmda	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5300:	strtmi	r4, [r0], -r1, lsl #12
    5304:			; <UNDEFINED> instruction: 0xff38f001
    5308:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx1
    530c:			; <UNDEFINED> instruction: 0x46023a90
    5310:			; <UNDEFINED> instruction: 0xf002a82c
    5314:	mcrrne	13, 2, pc, r4, cr7	; <UNPREDICTABLE>
    5318:			; <UNDEFINED> instruction: 0xf000902a
    531c:	stcne	0, cr8, [r1], {162}	; 0xa2
    5320:	cmnhi	ip, r0	; <UNPREDICTABLE>
    5324:	ldmdblt	r0, {r2, r3, r5, sl, fp, ip, pc}^
    5328:	movwcs	r9, #7209	; 0x1c29
    532c:	stmdavc	r3!, {r1, r3, r5, r8, r9, ip, pc}
    5330:			; <UNDEFINED> instruction: 0xf0402b00
    5334:	sfmls	f0, 1, [ip], #-280	; 0xfffffee8
    5338:			; <UNDEFINED> instruction: 0xf0402c00
    533c:	mrc	1, 0, r8, cr8, cr13, {6}
    5340:			; <UNDEFINED> instruction: 0xf88d0a90
    5344:			; <UNDEFINED> instruction: 0xf7fb50ac
    5348:			; <UNDEFINED> instruction: 0xb108ef90
    534c:	addsvc	pc, r4, sp, lsl #17
    5350:	adcpl	pc, r0, sp, lsl #17
    5354:			; <UNDEFINED> instruction: 0xf10de6d2
    5358:			; <UNDEFINED> instruction: 0x46500ad0
    535c:	svc	0x0084f7fb
    5360:			; <UNDEFINED> instruction: 0xf0002800
    5364:			; <UNDEFINED> instruction: 0xf88d8225
    5368:			; <UNDEFINED> instruction: 0xf7fb50cc
    536c:	strmi	lr, [r1], -r4, ror #31
    5370:			; <UNDEFINED> instruction: 0xf0014620
    5374:	ldrbmi	pc, [r3], -r1, lsl #30	; <UNPREDICTABLE>
    5378:	strmi	r4, [r2], -r1, lsr #12
    537c:			; <UNDEFINED> instruction: 0xf002a83a
    5380:	mcrrne	12, 15, pc, r2, cr1	; <UNPREDICTABLE>
    5384:	adcle	r9, r1, r8, lsr r0
    5388:	subsle	r1, r5, r3, lsl #25
    538c:	ldmdblt	r0, {r1, r3, r4, r5, sl, fp, ip, pc}^
    5390:	andcs	r9, r1, #56320	; 0xdc00
    5394:	ldmdavc	fp, {r3, r4, r5, r9, ip, pc}
    5398:			; <UNDEFINED> instruction: 0xf0402b00
    539c:	lfmls	f0, 1, [sl], #-72	; 0xffffffb8
    53a0:			; <UNDEFINED> instruction: 0xf0402c00
    53a4:	ldrbmi	r8, [r0], -r9, lsr #3
    53a8:	rscpl	pc, r4, sp, lsl #17
    53ac:	svc	0x005cf7fb
    53b0:			; <UNDEFINED> instruction: 0xf88db108
    53b4:			; <UNDEFINED> instruction: 0xf88d70cc
    53b8:			; <UNDEFINED> instruction: 0xe73a50d8
    53bc:	smlalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    53c0:	blcs	2c4b0 <__assert_fail@plt+0x2aeec>
    53c4:	svcge	0x0035f47f
    53c8:	blls	11abcb0 <__assert_fail@plt+0x11aa6ec>
    53cc:			; <UNDEFINED> instruction: 0xd187429a
    53d0:	ldmdals	r7!, {r0, r2, r6, r8, fp, ip, pc}
    53d4:	svc	0x0054f7fb
    53d8:	svclt	0x00183800
    53dc:	ldr	r2, [r3, -r1]!
    53e0:			; <UNDEFINED> instruction: 0xf7fb4648
    53e4:	stmdacs	r0, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    53e8:	mvnhi	pc, r0
    53ec:	smlabbpl	r4, sp, r8, pc	; <UNPREDICTABLE>
    53f0:			; <UNDEFINED> instruction: 0x3601e73e
    53f4:	bls	aac008 <__assert_fail@plt+0xaaaa44>
    53f8:	ldmdbvs	fp, {r0, r3, r5, sl, fp, ip, pc}^
    53fc:			; <UNDEFINED> instruction: 0xf47f429a
    5400:	blls	f11cc <__assert_fail@plt+0xefc08>
    5404:	andls	r4, r6, #32, 12	; 0x2000000
    5408:			; <UNDEFINED> instruction: 0xf7fb6919
    540c:	bls	1c10fc <__assert_fail@plt+0x1bfb38>
    5410:			; <UNDEFINED> instruction: 0xf47f2800
    5414:	ldr	sl, [r0], r7, ror #30
    5418:			; <UNDEFINED> instruction: 0xf88d2301
    541c:	movtls	r7, #24860	; 0x611c
    5420:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    5424:	stmdals	r5, {r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
    5428:	svc	0x00eaf7fb
    542c:	tstvc	ip, sp, lsl #17	; <UNPREDICTABLE>
    5430:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    5434:	ldrb	r9, [sp], r6, asr #32
    5438:			; <UNDEFINED> instruction: 0xf7fb9837
    543c:			; <UNDEFINED> instruction: 0xf88defe2
    5440:			; <UNDEFINED> instruction: 0xf88d70e4
    5444:	ldrsbtls	r5, [r8], -r8
    5448:	strcc	lr, [r1], -r6, asr #14
    544c:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx11
    5450:			; <UNDEFINED> instruction: 0xf7fb0a90
    5454:	stmdacs	r0, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
    5458:			; <UNDEFINED> instruction: 0x81aaf000
    545c:	addspl	pc, r4, sp, lsl #17
    5460:	movwcs	lr, #5964	; 0x174c
    5464:	adcvc	pc, ip, sp, lsl #17
    5468:			; <UNDEFINED> instruction: 0xf88d932a
    546c:	blls	1196f4 <__assert_fail@plt+0x118130>
    5470:	bcs	26bc7c <__assert_fail@plt+0x26a6b8>
    5474:	movwcs	fp, #3988	; 0xf94
    5478:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    547c:	adcsle	r2, r8, r0, lsl #22
    5480:	bl	abc8c <__assert_fail@plt+0xaa6c8>
    5484:	addsmi	r0, r6, #536870920	; 0x20000008
    5488:	movwls	fp, #20284	; 0x4f3c
    548c:			; <UNDEFINED> instruction: 0xd3b13601
    5490:			; <UNDEFINED> instruction: 0xf89d9a07
    5494:	bl	fed9163c <__assert_fail@plt+0xfed90078>
    5498:			; <UNDEFINED> instruction: 0xf0000902
    549c:	ldflsd	f0, [fp], {122}	; 0x7a
    54a0:			; <UNDEFINED> instruction: 0xf89db183
    54a4:	ldcls	0, cr3, [lr], {116}	; 0x74
    54a8:	stfcsd	f3, [r0], {19}
    54ac:	teqhi	fp, r0	; <UNPREDICTABLE>
    54b0:	blls	72c524 <__assert_fail@plt+0x72af60>
    54b4:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    54b8:	rsbvc	pc, r8, sp, lsl #17
    54bc:	ldrls	r4, [fp], #-1052	; 0xfffffbe4
    54c0:	subsle	r4, sl, r3, lsr #13
    54c4:			; <UNDEFINED> instruction: 0x305cf89d
    54c8:	stmdavc	r3!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, pc}
    54cc:	andseq	pc, pc, #3
    54d0:			; <UNDEFINED> instruction: 0xf858095b
    54d4:	sbcsmi	r3, r3, r3, lsr #32
    54d8:	strle	r0, [r8, #-2010]	; 0xfffff826
    54dc:	tstls	ip, #67108864	; 0x4000000
    54e0:			; <UNDEFINED> instruction: 0xf88d7824
    54e4:			; <UNDEFINED> instruction: 0xf88d5074
    54e8:	ldrls	r5, [lr], #-104	; 0xffffff98
    54ec:	mrc	7, 0, lr, cr8, cr13, {6}
    54f0:			; <UNDEFINED> instruction: 0xf7fb0a10
    54f4:	stmdacs	r0, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    54f8:	cmphi	sl, r0	; <UNPREDICTABLE>
    54fc:	subspl	pc, ip, sp, lsl #17
    5500:	svc	0x0018f7fb
    5504:	strtmi	r4, [r0], -r1, lsl #12
    5508:	cdp2	0, 3, cr15, cr6, cr1, {0}
    550c:	bcc	440d74 <__assert_fail@plt+0x43f7b0>
    5510:	strmi	r4, [r2], -r1, lsr #12
    5514:			; <UNDEFINED> instruction: 0xf002a81e
    5518:	mcrrne	12, 2, pc, r3, cr5	; <UNPREDICTABLE>
    551c:	andsle	r9, sl, ip, lsl r0
    5520:	andsle	r1, sp, r4, lsl #25
    5524:	ldmdblt	r0, {r1, r2, r3, r4, sl, fp, ip, pc}^
    5528:	movwcs	r9, #7195	; 0x1c1b
    552c:	stmdavc	r3!, {r2, r3, r4, r8, r9, ip, pc}
    5530:			; <UNDEFINED> instruction: 0xf0402b00
    5534:	ldflsd	f0, [lr], {70}	; 0x46
    5538:			; <UNDEFINED> instruction: 0xf0402c00
    553c:	mrc	0, 0, r8, cr8, cr13, {6}
    5540:			; <UNDEFINED> instruction: 0xf88d0a10
    5544:			; <UNDEFINED> instruction: 0xf7fb5074
    5548:			; <UNDEFINED> instruction: 0xb108ee90
    554c:	subsvc	pc, ip, sp, lsl #17
    5550:	rsbpl	pc, r8, sp, lsl #17
    5554:	movwcs	lr, #6057	; 0x17a9
    5558:	rsbsvc	pc, r4, sp, lsl #17
    555c:			; <UNDEFINED> instruction: 0xe7a7931c
    5560:			; <UNDEFINED> instruction: 0x46209c1b
    5564:	svc	0x004cf7fb
    5568:	rsbsvc	pc, r4, sp, lsl #17
    556c:			; <UNDEFINED> instruction: 0xe7a0901c
    5570:	ssatmi	r4, #18, r8, lsl #12
    5574:			; <UNDEFINED> instruction: 0xf8dde514
    5578:			; <UNDEFINED> instruction: 0xf89db06c
    557c:	ldmiblt	fp, {r2, r3, r4, r6, ip, sp}
    5580:	mulcc	r0, fp, r8
    5584:	andseq	pc, pc, #3
    5588:			; <UNDEFINED> instruction: 0xf858095b
    558c:	sbcsmi	r3, r3, r3, lsr #32
    5590:			; <UNDEFINED> instruction: 0xf10007d9
    5594:	cdp	0, 1, cr8, cr8, cr0, {7}
    5598:			; <UNDEFINED> instruction: 0xf7fb0a10
    559c:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
    55a0:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    55a4:	subspl	pc, ip, sp, lsl #17
    55a8:	mcr	7, 6, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    55ac:	ldrbmi	r4, [r8], -r1, lsl #12
    55b0:	stc2l	0, cr15, [r2, #4]!
    55b4:	bcc	440e1c <__assert_fail@plt+0x43f858>
    55b8:			; <UNDEFINED> instruction: 0x46024659
    55bc:			; <UNDEFINED> instruction: 0xf002a81e
    55c0:	mcrrne	11, 13, pc, r2, cr1	; <UNPREDICTABLE>
    55c4:			; <UNDEFINED> instruction: 0xf000901c
    55c8:	stcne	0, cr8, [r3], {219}	; 0xdb
    55cc:	sbchi	pc, sp, r0
    55d0:	ldmdblt	r0, {r1, r2, r3, r4, sl, fp, ip, pc}^
    55d4:	movwcs	r9, #7195	; 0x1c1b
    55d8:	stmdavc	r3!, {r2, r3, r4, r8, r9, ip, pc}
    55dc:			; <UNDEFINED> instruction: 0xf0402b00
    55e0:	ldcls	0, cr8, [lr], {240}	; 0xf0
    55e4:			; <UNDEFINED> instruction: 0xf0402c00
    55e8:	cdp	0, 1, cr8, cr8, cr7, {4}
    55ec:			; <UNDEFINED> instruction: 0xf88d0a10
    55f0:			; <UNDEFINED> instruction: 0xf7fb5074
    55f4:	tstlt	r8, sl, lsr lr
    55f8:	subsvc	pc, ip, sp, lsl #17
    55fc:	rsbpl	pc, r8, sp, lsl #17
    5600:			; <UNDEFINED> instruction: 0xf0002c00
    5604:			; <UNDEFINED> instruction: 0xf89d8095
    5608:	movwcs	r2, #4268	; 0x10ac
    560c:	ldclne	3, cr9, [r3], #-16
    5610:	ldrmi	r9, [lr], -r7, lsl #12
    5614:			; <UNDEFINED> instruction: 0xf47f2a00
    5618:	strbt	sl, [fp], r6, lsl #27
    561c:			; <UNDEFINED> instruction: 0xf7fb9829
    5620:			; <UNDEFINED> instruction: 0xf88deef0
    5624:			; <UNDEFINED> instruction: 0xf88d70ac
    5628:	eorls	r5, sl, r0, lsr #1
    562c:			; <UNDEFINED> instruction: 0x4670e71f
    5630:	ands	pc, r4, sp, asr #17
    5634:			; <UNDEFINED> instruction: 0x4648e4f5
    5638:	mrc	7, 0, APSR_nzcv, cr6, cr11, {7}
    563c:			; <UNDEFINED> instruction: 0xf0002800
    5640:			; <UNDEFINED> instruction: 0xf88d80b7
    5644:			; <UNDEFINED> instruction: 0xf7fb5104
    5648:	stcls	14, cr14, [r2], {118}	; 0x76
    564c:	strtmi	r4, [r0], -r1, lsl #12
    5650:	ldc2	0, cr15, [r2, #4]
    5654:	strbmi	r4, [fp], -r1, lsr #12
    5658:	stmdage	r8, {r1, r9, sl, lr}^
    565c:	blx	fe0c166e <__assert_fail@plt+0xfe0c00aa>
    5660:	subls	r1, r6, r4, asr #24
    5664:	stcne	0, cr13, [r1], {89}	; 0x59
    5668:	mcrrls	0, 6, sp, r8, cr13
    566c:	mcrrls	9, 4, fp, r5, cr8	; <UNPREDICTABLE>
    5670:	movtls	r2, #25345	; 0x6301
    5674:	blcs	23708 <__assert_fail@plt+0x22144>
    5678:	adchi	pc, r3, r0, asr #32
    567c:	stccs	12, cr9, [r0], {72}	; 0x48
    5680:			; <UNDEFINED> instruction: 0x4648d13a
    5684:	tstpl	ip, sp, lsl #17	; <UNPREDICTABLE>
    5688:	stcl	7, cr15, [lr, #1004]!	; 0x3ec
    568c:			; <UNDEFINED> instruction: 0xf88db108
    5690:			; <UNDEFINED> instruction: 0xf88d7104
    5694:	str	r5, [r9, #272]	; 0x110
    5698:			; <UNDEFINED> instruction: 0xf7fb4628
    569c:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    56a0:	addhi	pc, r6, r0
    56a4:			; <UNDEFINED> instruction: 0xf8892601
    56a8:			; <UNDEFINED> instruction: 0xf7fb6000
    56ac:	svcls	0x0002ee44
    56b0:	ldrtmi	r4, [r8], -r1, lsl #12
    56b4:	stc2l	0, cr15, [r0, #-4]!
    56b8:			; <UNDEFINED> instruction: 0x462b4639
    56bc:	ldmdage	r0, {r1, r9, sl, lr}
    56c0:	blx	14416d2 <__assert_fail@plt+0x144010e>
    56c4:			; <UNDEFINED> instruction: 0xf8c91c41
    56c8:	svclt	0x00020014
    56cc:	andsmi	pc, r8, r9, lsl #17
    56d0:	andsvs	pc, r4, r9, asr #17
    56d4:	andvs	pc, ip, r9, lsl #17
    56d8:	cfldrdge	mvd15, [r7], {63}	; 0x3f
    56dc:			; <UNDEFINED> instruction: 0xf43f1c82
    56e0:	ldmdblt	r8, {r1, r3, r6, r7, sl, fp, sp, pc}^
    56e4:			; <UNDEFINED> instruction: 0x3010f8d9
    56e8:	andsvs	pc, r4, r9, asr #17
    56ec:	blcs	23760 <__assert_fail@plt+0x2219c>
    56f0:			; <UNDEFINED> instruction: 0xf8d9d167
    56f4:	tstlt	fp, ip, lsl r0
    56f8:			; <UNDEFINED> instruction: 0xf8c8f7ff
    56fc:	strcs	r4, [r1], #-1576	; 0xfffff9d8
    5700:	andsmi	pc, r8, r9, lsl #17
    5704:	ldc	7, cr15, [r0, #1004]!	; 0x3ec
    5708:	andmi	pc, ip, r9, lsl #17
    570c:			; <UNDEFINED> instruction: 0xf43f2800
    5710:	movwcs	sl, #3204	; 0xc84
    5714:	andcc	pc, r0, r9, lsl #17
    5718:	movwcs	lr, #5247	; 0x147f
    571c:	movtls	r9, #27717	; 0x6c45
    5720:	tstlt	ip, sp, lsl #17	; <UNPREDICTABLE>
    5724:			; <UNDEFINED> instruction: 0xf89de546
    5728:	blcs	118d0 <__assert_fail@plt+0x1030c>
    572c:	svcge	0x0023f43f
    5730:	stmdbls	r2, {r3, sl, fp, sp, pc}
    5734:	strtmi	r9, [r2], -r5, lsl #16
    5738:			; <UNDEFINED> instruction: 0xf8b8f7ff
    573c:	stmiblt	r8!, {r2, ip, pc}^
    5740:	umlalcs	pc, ip, sp, r8	; <UNPREDICTABLE>
    5744:	mcrrls	7, 6, lr, r5, cr3
    5748:			; <UNDEFINED> instruction: 0xf7fb4620
    574c:			; <UNDEFINED> instruction: 0xf88dee5a
    5750:	subls	fp, r6, ip, lsl r1
    5754:	movwcs	lr, #5422	; 0x152e
    5758:			; <UNDEFINED> instruction: 0xf89b931c
    575c:			; <UNDEFINED> instruction: 0xf88d4000
    5760:			; <UNDEFINED> instruction: 0xf88d5074
    5764:	ldrls	r5, [lr], #-104	; 0xffffff98
    5768:	ldmdals	fp, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
    576c:	mcr	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    5770:	rsbsvc	pc, r4, sp, lsl #17
    5774:	rsbpl	pc, r8, sp, lsl #17
    5778:	smlald	r9, r4, ip, r0
    577c:	ldrb	r6, [r0], #-2080	; 0xfffff7e0
    5780:			; <UNDEFINED> instruction: 0xf88d2301
    5784:	tstls	ip, #116	; 0x74
    5788:	rsbpl	pc, r8, sp, lsl #17
    578c:			; <UNDEFINED> instruction: 0x4670e73b
    5790:	blcs	3e8b4 <__assert_fail@plt+0x3d2f0>
    5794:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    5798:			; <UNDEFINED> instruction: 0x3074f89d
    579c:	blcs	2c81c <__assert_fail@plt+0x2b258>
    57a0:	svcge	0x0031f43f
    57a4:			; <UNDEFINED> instruction: 0xf8dde72c
    57a8:			; <UNDEFINED> instruction: 0xf8dbb010
    57ac:	ldrt	r0, [r8], #-0
    57b0:	addscs	r4, r6, #15360	; 0x3c00
    57b4:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    57b8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    57bc:			; <UNDEFINED> instruction: 0xf7fb4478
    57c0:	blmi	3c13d0 <__assert_fail@plt+0x3bfe0c>
    57c4:	stmdbmi	lr, {r1, r4, r5, r7, r9, sp}
    57c8:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    57cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    57d0:	mrc	7, 7, APSR_nzcv, cr8, cr11, {7}
    57d4:	stcl	7, cr15, [r0, #-1004]!	; 0xfffffc14
    57d8:	mrc	7, 6, APSR_nzcv, cr6, cr11, {7}
    57dc:	andeq	r5, r1, r6, asr #30
    57e0:	andeq	r0, r0, r0, ror r1
    57e4:	andeq	r5, r1, lr, lsr pc
    57e8:	andeq	r0, r0, ip, ror #2
    57ec:	andeq	r5, r1, lr, lsl lr
    57f0:	andeq	r4, r0, r4, ror r8
    57f4:	andeq	r4, r0, r2, lsr #16
    57f8:	andeq	r4, r0, r0, asr #16
    57fc:	andeq	r4, r0, r2, ror #16
    5800:	andeq	r4, r0, r0, lsl r8
    5804:	andeq	r4, r0, r6, asr #16
    5808:	mrcmi	5, 0, fp, cr10, cr8, {7}
    580c:	teqlt	r0, #2113929216	; 0x7e000000
    5810:	strmi	r2, [r4], -pc, lsr #2
    5814:	mrc	7, 3, APSR_nzcv, cr4, cr11, {7}
    5818:			; <UNDEFINED> instruction: 0xb1b84605
    581c:	blne	ecc940 <__assert_fail@plt+0xecb37c>
    5820:	vldrle	d2, [r3, #-24]	; 0xffffffe8
    5824:	stmdacc	r6, {r2, r4, r8, fp, lr}
    5828:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    582c:	mcr	7, 5, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    5830:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
    5834:	tstle	r0, ip, ror #22
    5838:	blcs	1d23a2c <__assert_fail@plt+0x1d22468>
    583c:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
    5840:	tstle	sl, sp, lsr #22
    5844:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
    5848:			; <UNDEFINED> instruction: 0x601c58f3
    584c:	blmi	358084 <__assert_fail@plt+0x356ac0>
    5850:	andsvs	r4, r4, sl, ror r4
    5854:			; <UNDEFINED> instruction: 0x601c58f3
    5858:			; <UNDEFINED> instruction: 0x463cbdf8
    585c:	blmi	2bf83c <__assert_fail@plt+0x2be278>
    5860:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
    5864:	ldmpl	r3!, {r0, r8, sp}^
    5868:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    586c:	ldcl	7, cr15, [r0, #-1004]	; 0xfffffc14
    5870:	mcr	7, 4, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    5874:	andeq	r5, r1, ip, lsr r6
    5878:	andeq	r4, r0, lr, asr #16
    587c:	andeq	r0, r0, r0, lsr #3
    5880:	ldrdeq	r5, [r1], -r4
    5884:	muleq	r0, r4, r1
    5888:	andeq	r0, r0, r8, ror r1
    588c:	ldrdeq	r4, [r0], -r8
    5890:	eorscs	fp, r0, #56, 10	; 0xe000000
    5894:	tstcs	r0, sp, lsl #12
    5898:			; <UNDEFINED> instruction: 0xf7fb4604
    589c:	stccs	13, cr14, [sl, #-848]	; 0xfffffcb0
    58a0:	strtmi	sp, [r0], -r2
    58a4:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
    58a8:	mcr	7, 3, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    58ac:	andcs	fp, r5, #112, 10	; 0x1c000000
    58b0:	strmi	r4, [lr], -r5, lsl #12
    58b4:	andcs	r4, r0, r1, lsl #12
    58b8:	stcl	7, cr15, [r8], #1004	; 0x3ec
    58bc:	strmi	r4, [r4], -r5, lsl #5
    58c0:	strtmi	sp, [r0], -r1
    58c4:			; <UNDEFINED> instruction: 0xf002bd70
    58c8:	stmdavc	r3, {r0, r1, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    58cc:	nopeq	{35}	; 0x23
    58d0:	tstle	r7, r5, asr fp
    58d4:			; <UNDEFINED> instruction: 0xf0237843
    58d8:	blcs	1506560 <__assert_fail@plt+0x1504f9c>
    58dc:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
    58e0:	nopeq	{35}	; 0x23
    58e4:			; <UNDEFINED> instruction: 0xd12b2b46
    58e8:	blcs	b63bfc <__assert_fail@plt+0xb62638>
    58ec:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
    58f0:			; <UNDEFINED> instruction: 0xd1252b38
    58f4:	bllt	6e3e08 <__assert_fail@plt+0x6e2844>
    58f8:	blcs	182398c <__assert_fail@plt+0x18223c8>
    58fc:	ldcmi	0, cr13, [r8], {41}	; 0x29
    5900:			; <UNDEFINED> instruction: 0xe7de447c
    5904:	tstle	fp, r7, asr #22
    5908:			; <UNDEFINED> instruction: 0xf0237843
    590c:	blcs	1086594 <__assert_fail@plt+0x1084fd0>
    5910:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
    5914:	tstle	r3, r1, lsr fp
    5918:	blcs	e23c2c <__assert_fail@plt+0xe22668>
    591c:	stmdbvc	r3, {r4, r8, ip, lr, pc}
    5920:	tstle	sp, r0, lsr fp
    5924:	blcs	ce3e38 <__assert_fail@plt+0xce2874>
    5928:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
    592c:	tstle	r7, r0, lsr fp
    5930:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
    5934:	blcs	18239c8 <__assert_fail@plt+0x1822404>
    5938:	stcmi	0, cr13, [sl], {14}
    593c:			; <UNDEFINED> instruction: 0xe7c0447c
    5940:	andle	r2, r3, r9, lsl #28
    5944:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    5948:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    594c:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    5950:	stcmi	7, cr14, [r7], {183}	; 0xb7
    5954:			; <UNDEFINED> instruction: 0xe7b4447c
    5958:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    595c:	svclt	0x0000e7b1
    5960:	andeq	r4, r0, r4, lsl #15
    5964:	andeq	r4, r0, ip, asr #14
    5968:	andeq	r4, r0, lr, asr #14
    596c:	andeq	r4, r0, r2, lsr r7
    5970:	andeq	r4, r0, ip, lsr r7
    5974:	andeq	r4, r0, r2, lsr r7
    5978:	svcmi	0x00f0e92d
    597c:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    5980:	strmi	r8, [r9], r2, lsl #22
    5984:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
    5988:			; <UNDEFINED> instruction: 0xf8df3206
    598c:			; <UNDEFINED> instruction: 0xf8df2bfc
    5990:	ldrbtmi	r3, [sl], #-3068	; 0xfffff404
    5994:	ldrdhi	pc, [r0], sp	; <UNPREDICTABLE>
    5998:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    599c:			; <UNDEFINED> instruction: 0xf04f931b
    59a0:	blls	a865a8 <__assert_fail@plt+0xa84fe4>
    59a4:	blls	aea5e4 <__assert_fail@plt+0xae9020>
    59a8:	blls	a6a5fc <__assert_fail@plt+0xa69038>
    59ac:	streq	pc, [r2], #-3
    59b0:	tstls	r2, #44, 22	; 0xb000
    59b4:	ldc	7, cr15, [lr], #1004	; 0x3ec
    59b8:			; <UNDEFINED> instruction: 0xf3c39b29
    59bc:	movwls	r0, #37696	; 0x9340
    59c0:			; <UNDEFINED> instruction: 0xf1b8900f
    59c4:	vmax.f32	d0, d1, d10
    59c8:	ldm	pc, {r0, r2, r3, r5, pc}^	; <UNPREDICTABLE>
    59cc:	rsbseq	pc, r1, #24
    59d0:	adceq	r0, r4, #-268435449	; 0xf0000007
    59d4:	andseq	r0, lr, #536870921	; 0x20000009
    59d8:	subseq	r0, r2, #-1879048189	; 0x90000003
    59dc:	andeq	r0, fp, r4, ror #4
    59e0:	andeq	r0, fp, fp
    59e4:	svceq	0x000af1b8
    59e8:			; <UNDEFINED> instruction: 0xf8dfd00e
    59ec:	strbmi	r0, [r1], -r4, lsr #23
    59f0:			; <UNDEFINED> instruction: 0xf7ff4478
    59f4:			; <UNDEFINED> instruction: 0x4641ff5b
    59f8:			; <UNDEFINED> instruction: 0xf8df4603
    59fc:	tstls	r3, #152, 22	; 0x26000
    5a00:			; <UNDEFINED> instruction: 0xf7ff4478
    5a04:	andsls	pc, r2, r3, asr pc	; <UNPREDICTABLE>
    5a08:	bleq	41b4c <__assert_fail@plt+0x40588>
    5a0c:			; <UNDEFINED> instruction: 0xf0002c00
    5a10:	ldcls	7, cr8, [r2, #-176]	; 0xffffff50
    5a14:	strls	r2, [r8], #-1025	; 0xfffffbff
    5a18:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
    5a1c:			; <UNDEFINED> instruction: 0xf7fb5a10
    5a20:	movwcs	lr, #3312	; 0xcf0
    5a24:	stmib	sp, {r4, r8, r9, ip, pc}^
    5a28:	tstls	r1, #671088640	; 0x28000000
    5a2c:	strcs	r9, [r0, -sp]
    5a30:	movwcc	r9, #6918	; 0x1b06
    5a34:	tsthi	r0, r0	; <UNPREDICTABLE>
    5a38:	blne	ff76c658 <__assert_fail@plt+0xff76b094>
    5a3c:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    5a40:			; <UNDEFINED> instruction: 0xf0002d00
    5a44:	blls	2a5e90 <__assert_fail@plt+0x2a48cc>
    5a48:			; <UNDEFINED> instruction: 0xf1b89807
    5a4c:	svclt	0x000c0f02
    5a50:			; <UNDEFINED> instruction: 0xf0032300
    5a54:	ldrmi	r0, [lr], -r1, lsl #6
    5a58:	movwls	r1, #51651	; 0xc9c3
    5a5c:			; <UNDEFINED> instruction: 0xf0002e00
    5a60:	bls	3666f8 <__assert_fail@plt+0x365134>
    5a64:			; <UNDEFINED> instruction: 0xf0002a00
    5a68:	blls	1a6bc8 <__assert_fail@plt+0x1a5604>
    5a6c:	bl	1d0278 <__assert_fail@plt+0x1cecb4>
    5a70:	ldrmi	r0, [r1], -r2, lsl #8
    5a74:	mvnscc	pc, #-1073741784	; 0xc0000028
    5a78:			; <UNDEFINED> instruction: 0xf383fab3
    5a7c:	cmpne	r3, #323584	; 0x4f000
    5a80:	movwcs	fp, #3992	; 0xf98
    5a84:			; <UNDEFINED> instruction: 0xf7fbb113
    5a88:			; <UNDEFINED> instruction: 0x9006ecbc
    5a8c:	addsmi	r9, ip, #6144	; 0x1800
    5a90:	strbhi	pc, [r1], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    5a94:	bne	4412fc <__assert_fail@plt+0x43fd38>
    5a98:	stmdals	ip, {r0, r2, r3, r9, fp, ip, pc}
    5a9c:	bl	ffc43a90 <__assert_fail@plt+0xffc424cc>
    5aa0:			; <UNDEFINED> instruction: 0xf0402800
    5aa4:	blls	266b8c <__assert_fail@plt+0x2655c8>
    5aa8:			; <UNDEFINED> instruction: 0xf0402b00
    5aac:	blls	3265c0 <__assert_fail@plt+0x324ffc>
    5ab0:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    5ab4:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
    5ab8:			; <UNDEFINED> instruction: 0xf014e8df
    5abc:	cmneq	sp, r8, lsl r1
    5ac0:	cmneq	sp, sp, ror r1
    5ac4:	cmneq	sp, sp, ror r1
    5ac8:	rsceq	r0, ip, #1073741855	; 0x4000001f
    5acc:	adceq	r0, fp, #224, 4
    5ad0:	rscseq	r0, r5, #-536870898	; 0xe000000e
    5ad4:	rscseq	r0, r1, #805306383	; 0x3000000f
    5ad8:	cmneq	sp, sp, ror r1
    5adc:	cmneq	sp, sp, ror r1
    5ae0:	cmneq	sp, sp, ror r1
    5ae4:	cmneq	sp, sp, ror r1
    5ae8:	cmneq	sp, sp, ror r1
    5aec:	cmneq	sp, sp, ror r1
    5af0:	cmneq	sp, sp, ror r1
    5af4:	cmneq	sp, sp, ror r1
    5af8:	cmneq	sp, sp, ror r1
    5afc:	ldrsbeq	r0, [r9, #-101]!	; 0xffffff9b
    5b00:			; <UNDEFINED> instruction: 0x06d30179
    5b04:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    5b08:	rsbseq	r0, ip, #1073741854	; 0x4000001e
    5b0c:	cmneq	r9, r9, ror r1
    5b10:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    5b14:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b18:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b1c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b20:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b24:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b28:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b2c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b30:	cmneq	r9, pc, ror r0
    5b34:	cmneq	r9, r9, ror r1
    5b38:	rsbeq	r0, r3, #1073741854	; 0x4000001e
    5b3c:	rsbseq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
    5b40:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b44:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b48:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b4c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b50:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b54:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b58:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b5c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b60:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b64:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b68:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b6c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b70:	cmneq	r9, pc, ror r0
    5b74:	rsbseq	r0, pc, r7, asr #4
    5b78:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    5b7c:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    5b80:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b84:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b88:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b8c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b90:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b94:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b98:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5b9c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5ba0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5ba4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5ba8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5bac:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    5bb0:	eorseq	r0, r3, #127	; 0x7f
    5bb4:	eorseq	r0, r3, #1073741854	; 0x4000001e
    5bb8:			; <UNDEFINED> instruction: 0x463206d3
    5bbc:	movwcs	r4, #1589	; 0x635
    5bc0:	stmdals	lr, {r1, r2, r4, r9, sl, lr}
    5bc4:			; <UNDEFINED> instruction: 0xf0002800
    5bc8:	vshr.u64	q12, <illegal reg q2.5>, #60
    5bcc:			; <UNDEFINED> instruction: 0xf0041147
    5bd0:			; <UNDEFINED> instruction: 0xf850021f
    5bd4:	blx	849c60 <__assert_fail@plt+0x84869c>
    5bd8:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
    5bdc:	sbchi	pc, sl, r0, asr #2
    5be0:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    5be4:	blx	fecec410 <__assert_fail@plt+0xfeceae4c>
    5be8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5bec:			; <UNDEFINED> instruction: 0xf0402a00
    5bf0:	bls	2e7348 <__assert_fail@plt+0x2e5d84>
    5bf4:	andeq	pc, r1, #130	; 0x82
    5bf8:	andsle	r4, r5, r3, lsl r0
    5bfc:	movwls	r4, #46553	; 0xb5d9
    5c00:	eorcs	fp, r7, #132, 30	; 0x210
    5c04:	andcs	pc, fp, sl, lsl #16
    5c08:	andeq	pc, r1, #-1073741822	; 0xc0000002
    5c0c:	svclt	0x00844591
    5c10:			; <UNDEFINED> instruction: 0xf80a2124
    5c14:			; <UNDEFINED> instruction: 0xf10b1002
    5c18:			; <UNDEFINED> instruction: 0xf10b0202
    5c1c:	ldrmi	r0, [r1, #2819]	; 0xb03
    5c20:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    5c24:	andne	pc, r2, sl, lsl #16
    5c28:			; <UNDEFINED> instruction: 0xf10745d9
    5c2c:	svclt	0x00840701
    5c30:			; <UNDEFINED> instruction: 0xf80a235c
    5c34:			; <UNDEFINED> instruction: 0xf10b300b
    5c38:	blls	208844 <__assert_fail@plt+0x207280>
    5c3c:	svclt	0x003845cb
    5c40:	andmi	pc, fp, sl, lsl #16
    5c44:			; <UNDEFINED> instruction: 0xf10b2d00
    5c48:	svclt	0x00080b01
    5c4c:	movwls	r2, #33536	; 0x8300
    5c50:	movwcc	r9, #6918	; 0x1b06
    5c54:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
    5c58:	vldrpl	d25, [sp, #28]
    5c5c:	svclt	0x00183d00
    5c60:	cfstr32cs	mvfx2, [r0, #-4]
    5c64:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    5c68:	andeq	pc, r2, #168, 2	; 0x2a
    5c6c:	blx	fecac098 <__assert_fail@plt+0xfecaaad4>
    5c70:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    5c74:	movweq	lr, #6658	; 0x1a02
    5c78:	svceq	0x0000f1bb
    5c7c:	movwcs	fp, #3864	; 0xf18
    5c80:			; <UNDEFINED> instruction: 0xf0402b00
    5c84:			; <UNDEFINED> instruction: 0xf08181d0
    5c88:	andsmi	r0, sl, r1, lsl #6
    5c8c:	ldrbthi	pc, [r2], -r0	; <UNPREDICTABLE>
    5c90:	blcs	2c8d8 <__assert_fail@plt+0x2b314>
    5c94:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
    5c98:	blcs	2c8c0 <__assert_fail@plt+0x2b2fc>
    5c9c:	ldrhi	pc, [r4], r0, asr #32
    5ca0:	bls	42c8ec <__assert_fail@plt+0x42b328>
    5ca4:	svclt	0x00183b00
    5ca8:			; <UNDEFINED> instruction: 0xf1b92301
    5cac:	svclt	0x00180f00
    5cb0:	blcs	e8b8 <__assert_fail@plt+0xd2f4>
    5cb4:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
    5cb8:			; <UNDEFINED> instruction: 0xf8dd9a11
    5cbc:	tstcs	r1, r4, asr #32
    5cc0:	andscc	lr, r0, #3358720	; 0x334000
    5cc4:			; <UNDEFINED> instruction: 0xf88a2327
    5cc8:	andcs	r3, r0, #0
    5ccc:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    5cd0:			; <UNDEFINED> instruction: 0xf04f468b
    5cd4:	tstls	sp, r2, lsl #16
    5cd8:	andls	r4, r9, #2063597568	; 0x7b000000
    5cdc:	bcc	441504 <__assert_fail@plt+0x43ff40>
    5ce0:	blls	27f77c <__assert_fail@plt+0x27e1b8>
    5ce4:			; <UNDEFINED> instruction: 0xf0402b00
    5ce8:	ldrmi	r8, [lr], -r7, ror #12
    5cec:	andeq	pc, r2, #168, 2	; 0x2a
    5cf0:	blx	fecac924 <__assert_fail@plt+0xfecab360>
    5cf4:			; <UNDEFINED> instruction: 0xf083f282
    5cf8:	ldmdbeq	r2, {r0, r8, r9}^
    5cfc:			; <UNDEFINED> instruction: 0xf0004013
    5d00:	ldrbmi	r8, [r9, #1360]	; 0x550
    5d04:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    5d08:	andne	pc, fp, sl, lsl #16
    5d0c:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    5d10:	svclt	0x00844589
    5d14:			; <UNDEFINED> instruction: 0xf80a2024
    5d18:			; <UNDEFINED> instruction: 0xf10b0001
    5d1c:	strmi	r0, [r9, #258]	; 0x102
    5d20:	eorcs	fp, r7, r4, lsl #31
    5d24:	andeq	pc, r1, sl, lsl #16
    5d28:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
    5d2c:	vrshl.s8	d20, d9, d16
    5d30:	pkhtbmi	r8, fp, r2, asr #10
    5d34:	movwls	r4, #46681	; 0xb659
    5d38:			; <UNDEFINED> instruction: 0xf80a235c
    5d3c:			; <UNDEFINED> instruction: 0xf1b8300b
    5d40:			; <UNDEFINED> instruction: 0xf10b0f02
    5d44:			; <UNDEFINED> instruction: 0xf0000b01
    5d48:	stmdals	r6, {r2, r4, r5, r6, r8, sl, pc}
    5d4c:	addmi	r1, r3, #31488	; 0x7b00
    5d50:	stmdals	r7, {r0, r2, r9, ip, lr, pc}
    5d54:	blcc	c1d068 <__assert_fail@plt+0xc1baa4>
    5d58:	vqdmulh.s<illegal width 8>	d18, d0, d9
    5d5c:	ldrtcs	r8, [r0], #-1393	; 0xfffffa8f
    5d60:			; <UNDEFINED> instruction: 0xf0839b0a
    5d64:	tstmi	sl, #67108864	; 0x4000000
    5d68:	svclt	0x0008462b
    5d6c:			; <UNDEFINED> instruction: 0xf43f4615
    5d70:	strcs	sl, [r0, #-3880]	; 0xfffff0d8
    5d74:			; <UNDEFINED> instruction: 0xf47f2e00
    5d78:	bls	2f1a4c <__assert_fail@plt+0x2f0488>
    5d7c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    5d80:	andsmi	r3, r3, r1, lsl #14
    5d84:	blcs	328f8 <__assert_fail@plt+0x31334>
    5d88:	svcge	0x0057f43f
    5d8c:	svclt	0x008445d9
    5d90:			; <UNDEFINED> instruction: 0xf80a2327
    5d94:			; <UNDEFINED> instruction: 0xf10b300b
    5d98:			; <UNDEFINED> instruction: 0xf10b0301
    5d9c:	ldrmi	r0, [r9, #2818]	; 0xb02
    5da0:	eorcs	fp, r7, #132, 30	; 0x210
    5da4:	andcs	pc, r3, sl, lsl #16
    5da8:	movwls	r2, #45824	; 0xb300
    5dac:	ldrtmi	lr, [r2], -r5, asr #14
    5db0:	str	r2, [r3, -r0, lsl #12]
    5db4:	blls	3cf5bc <__assert_fail@plt+0x3cdff8>
    5db8:			; <UNDEFINED> instruction: 0xf0402b01
    5dbc:			; <UNDEFINED> instruction: 0xf7fb83fb
    5dc0:	eorlt	lr, r3, #8, 22	; 0x2000
    5dc4:	stmdavs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
    5dc8:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    5dcc:	orrmi	pc, r0, #50331648	; 0x3000000
    5dd0:	blls	2909d8 <__assert_fail@plt+0x28f414>
    5dd4:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    5dd8:	andeq	pc, r1, #3
    5ddc:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
    5de0:	bcs	e5e8 <__assert_fail@plt+0xd024>
    5de4:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
    5de8:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    5dec:			; <UNDEFINED> instruction: 0xf383fab3
    5df0:	bls	288364 <__assert_fail@plt+0x286da0>
    5df4:	andeq	pc, r1, #130	; 0x82
    5df8:			; <UNDEFINED> instruction: 0xf43f4313
    5dfc:	blls	27198c <__assert_fail@plt+0x2703c8>
    5e00:			; <UNDEFINED> instruction: 0xf0002b00
    5e04:	movwcs	r8, #187	; 0xbb
    5e08:	stccs	6, cr14, [r0], {219}	; 0xdb
    5e0c:	ldrbthi	pc, [pc], #64	; 5e14 <__assert_fail@plt+0x4850>	; <UNPREDICTABLE>
    5e10:	movwls	r2, #41729	; 0xa301
    5e14:	svceq	0x0000f1b9
    5e18:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
    5e1c:			; <UNDEFINED> instruction: 0x377cf8df
    5e20:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5e24:	ldmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5e28:			; <UNDEFINED> instruction: 0xf8cd447b
    5e2c:			; <UNDEFINED> instruction: 0xf8cd902c
    5e30:	cdp	0, 0, cr9, cr8, cr4, {1}
    5e34:	movwcs	r3, #6672	; 0x1a10
    5e38:	movwls	r4, #34459	; 0x869b
    5e3c:	ldrb	r9, [r6, #781]!	; 0x30d
    5e40:			; <UNDEFINED> instruction: 0xf0402c00
    5e44:			; <UNDEFINED> instruction: 0xf1b98587
    5e48:			; <UNDEFINED> instruction: 0xf0000f00
    5e4c:	movwcs	r8, #5325	; 0x14cd
    5e50:	ldrmi	r9, [fp], r8, lsl #6
    5e54:	movwmi	lr, #39373	; 0x99cd
    5e58:			; <UNDEFINED> instruction: 0x2322930d
    5e5c:	andcc	pc, r0, sl, lsl #17
    5e60:			; <UNDEFINED> instruction: 0x373cf8df
    5e64:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
    5e68:	ldrls	r9, [r1], #-1035	; 0xfffffbf5
    5e6c:	bcc	441694 <__assert_fail@plt+0x4400d0>
    5e70:	movwcs	lr, #5597	; 0x15dd
    5e74:	stmib	sp, {r3, r8, r9, ip, pc}^
    5e78:	andcs	r3, r0, #603979776	; 0x24000000
    5e7c:	ldrmi	r9, [r3], sp, lsl #6
    5e80:			; <UNDEFINED> instruction: 0x3720f8df
    5e84:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5e88:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    5e8c:	andsls	r9, r1, #-1342177280	; 0xb0000000
    5e90:	bcc	4416b8 <__assert_fail@plt+0x4400f4>
    5e94:	movwcs	lr, #1483	; 0x5cb
    5e98:	cdp	2, 0, cr2, cr8, cr1, {0}
    5e9c:			; <UNDEFINED> instruction: 0x469b3a10
    5ea0:	tstls	r0, #8, 4	; 0x80000000
    5ea4:	movwcs	lr, #43469	; 0xa9cd
    5ea8:	movwls	r9, #37649	; 0x9311
    5eac:	ldr	r9, [lr, #781]!	; 0x30d
    5eb0:	strbmi	r2, [r3], r0, lsl #6
    5eb4:	bcc	4416dc <__assert_fail@plt+0x440118>
    5eb8:	ldmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5ebc:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
    5ec0:	movwcs	r3, #4873	; 0x1309
    5ec4:	eorshi	pc, r4, sp, asr #17
    5ec8:	ldr	r9, [r0, #776]!	; 0x308
    5ecc:	tstls	r0, #0, 6
    5ed0:	movwls	r4, #46747	; 0xb69b
    5ed4:	andcs	r9, r1, #1140850688	; 0x44000000
    5ed8:			; <UNDEFINED> instruction: 0xf8df930a
    5edc:			; <UNDEFINED> instruction: 0xf8cd36cc
    5ee0:			; <UNDEFINED> instruction: 0xf04f8034
    5ee4:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
    5ee8:	andls	r9, r9, #8, 4	; 0x80000000
    5eec:	bcc	441714 <__assert_fail@plt+0x440150>
    5ef0:	movwcs	lr, #5533	; 0x159d
    5ef4:	stmib	sp, {r3, r8, r9, ip, pc}^
    5ef8:	andcs	r3, r0, #603979776	; 0x24000000
    5efc:	ldrmi	r9, [r3], sp, lsl #6
    5f00:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    5f04:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5f08:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    5f0c:	andsls	r9, r1, #-1342177280	; 0xb0000000
    5f10:	bcc	441738 <__assert_fail@plt+0x440174>
    5f14:	cfstr32cs	mvfx14, [r0], {139}	; 0x8b
    5f18:	ldrbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    5f1c:	ldrb	r9, [r9, -sl, lsl #8]!
    5f20:	blls	18f728 <__assert_fail@plt+0x18e164>
    5f24:			; <UNDEFINED> instruction: 0xf0003301
    5f28:	blls	1a6bb4 <__assert_fail@plt+0x1a55f0>
    5f2c:	svclt	0x00181e5a
    5f30:			; <UNDEFINED> instruction: 0xf1a82201
    5f34:	blx	fecc6b44 <__assert_fail@plt+0xfecc5580>
    5f38:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5f3c:	svccs	0x0000b912
    5f40:	bichi	pc, r2, r0
    5f44:	ldrb	r2, [r4, -r0, lsl #10]
    5f48:			; <UNDEFINED> instruction: 0xf1b82600
    5f4c:			; <UNDEFINED> instruction: 0xf0000f02
    5f50:	ldmib	sp, {r2, r8, r9, pc}^
    5f54:	ldrbcs	r2, [ip], #-777	; 0xfffffcf7
    5f58:	bls	355fac <__assert_fail@plt+0x3549e8>
    5f5c:	svclt	0x00082a00
    5f60:	strtmi	r2, [r2], -r0, lsl #6
    5f64:			; <UNDEFINED> instruction: 0xf0402b00
    5f68:	blls	2a6b60 <__assert_fail@plt+0x2a559c>
    5f6c:			; <UNDEFINED> instruction: 0xf0402b00
    5f70:	blls	26710c <__assert_fail@plt+0x265b48>
    5f74:	blcs	f37c <__assert_fail@plt+0xddb8>
    5f78:	svcge	0x0045f47f
    5f7c:	ldrbt	r9, [r9], r9, lsl #22
    5f80:			; <UNDEFINED> instruction: 0xf1b82600
    5f84:			; <UNDEFINED> instruction: 0xf0000f02
    5f88:			; <UNDEFINED> instruction: 0xf1b882f7
    5f8c:	tstle	ip, r5, lsl #30
    5f90:			; <UNDEFINED> instruction: 0xf0139b29
    5f94:	andle	r0, r9, r4, lsl #6
    5f98:	vldmiane	fp!, {s18-s23}
    5f9c:	andle	r4, r4, #805306377	; 0x30000009
    5fa0:	ldmdavc	r4, {r2, r3, r9, fp, ip, pc}^
    5fa4:			; <UNDEFINED> instruction: 0xf0002c3f
    5fa8:	movwcs	r8, #1147	; 0x47b
    5fac:			; <UNDEFINED> instruction: 0x461d243f
    5fb0:			; <UNDEFINED> instruction: 0x2600e71f
    5fb4:	svceq	0x0002f1b8
    5fb8:	ldrls	fp, [r0, #-3870]	; 0xfffff0e2
    5fbc:	strtcs	r2, [r7], #-768	; 0xfffffd00
    5fc0:	svcge	0x0017f47f
    5fc4:	bllt	fe0ecbf0 <__assert_fail@plt+0xfe0eb62c>
    5fc8:	blx	fececc14 <__assert_fail@plt+0xfeceb650>
    5fcc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5fd0:	svceq	0x0000f1b9
    5fd4:	movwcs	fp, #3848	; 0xf08
    5fd8:			; <UNDEFINED> instruction: 0xf0402b00
    5fdc:	ldrbmi	r8, [r9, #1002]	; 0x3ea
    5fe0:			; <UNDEFINED> instruction: 0x2327bf84
    5fe4:	andcc	pc, fp, sl, lsl #16
    5fe8:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    5fec:	svclt	0x00844599
    5ff0:			; <UNDEFINED> instruction: 0xf80a225c
    5ff4:			; <UNDEFINED> instruction: 0xf10b2003
    5ff8:	ldrmi	r0, [r9, #770]	; 0x302
    5ffc:	eorcs	sp, r7, #32768	; 0x8000
    6000:	andcs	pc, r3, sl, lsl #16
    6004:			; <UNDEFINED> instruction: 0xf10b2300
    6008:	strtcs	r0, [r7], #-2819	; 0xfffff4fd
    600c:	ldrls	r9, [r0, #-779]	; 0xfffffcf5
    6010:	rsbscs	lr, r4, #176, 12	; 0xb000000
    6014:			; <UNDEFINED> instruction: 0xf1b89b09
    6018:	svclt	0x00140f02
    601c:			; <UNDEFINED> instruction: 0xf0032300
    6020:	blcs	6c2c <__assert_fail@plt+0x5668>
    6024:			; <UNDEFINED> instruction: 0xf04fd0a1
    6028:	blls	288038 <__assert_fail@plt+0x286a74>
    602c:	svclt	0x00182b00
    6030:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6034:			; <UNDEFINED> instruction: 0x46499a12
    6038:	ldrbmi	r9, [r0], -r9, lsr #22
    603c:			; <UNDEFINED> instruction: 0xf8cd2400
    6040:	andls	r8, r4, #0
    6044:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    6048:	movwls	r9, #6675	; 0x1a13
    604c:	andls	r9, r3, #33554432	; 0x2000000
    6050:	bls	1ecc70 <__assert_fail@plt+0x1eb6ac>
    6054:	ldc2	7, cr15, [r0], {255}	; 0xff
    6058:			; <UNDEFINED> instruction: 0xf8df4683
    605c:			; <UNDEFINED> instruction: 0xf8df2554
    6060:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
    6064:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6068:	subsmi	r9, sl, fp, lsl fp
    606c:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
    6070:	andslt	r4, sp, r8, asr r6
    6074:	blhi	c1370 <__assert_fail@plt+0xbfdac>
    6078:	svchi	0x00f0e8bd
    607c:			; <UNDEFINED> instruction: 0xf1a82462
    6080:	bls	246c90 <__assert_fail@plt+0x2456cc>
    6084:			; <UNDEFINED> instruction: 0xf383fab3
    6088:	bcs	85fc <__assert_fail@plt+0x7038>
    608c:	orrhi	pc, r5, #64	; 0x40
    6090:	strb	r4, [r9, #1557]	; 0x615
    6094:	ldrb	r2, [r2, r1, ror #8]!
    6098:	strcs	r2, [r0, #-1134]	; 0xfffffb92
    609c:	ldrbtcs	lr, [r2], #-1440	; 0xfffffa60
    60a0:	strbtcs	lr, [r6], #-2043	; 0xfffff805
    60a4:	rsbscs	lr, r6, #61603840	; 0x3ac0000
    60a8:	blls	1ffe2c <__assert_fail@plt+0x1fe868>
    60ac:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
    60b0:	mcrge	6, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    60b4:			; <UNDEFINED> instruction: 0xf853a302
    60b8:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    60bc:	svclt	0x00004718
    60c0:	andeq	r0, r0, pc, lsl r2
    60c4:			; <UNDEFINED> instruction: 0xfffffcf7
    60c8:			; <UNDEFINED> instruction: 0xfffffcf7
    60cc:			; <UNDEFINED> instruction: 0xfffffcf7
    60d0:			; <UNDEFINED> instruction: 0xfffffcf7
    60d4:			; <UNDEFINED> instruction: 0xfffffcf7
    60d8:			; <UNDEFINED> instruction: 0xfffffcf7
    60dc:	andeq	r0, r0, r3, asr r2
    60e0:	andeq	r0, r0, r7, asr #4
    60e4:			; <UNDEFINED> instruction: 0xffffff53
    60e8:	andeq	r0, r0, pc, asr #4
    60ec:			; <UNDEFINED> instruction: 0xffffffe7
    60f0:	andeq	r0, r0, r7, lsr r2
    60f4:	andeq	r0, r0, fp, asr #4
    60f8:			; <UNDEFINED> instruction: 0xfffffcf7
    60fc:			; <UNDEFINED> instruction: 0xfffffcf7
    6100:			; <UNDEFINED> instruction: 0xfffffcf7
    6104:			; <UNDEFINED> instruction: 0xfffffcf7
    6108:			; <UNDEFINED> instruction: 0xfffffcf7
    610c:			; <UNDEFINED> instruction: 0xfffffcf7
    6110:			; <UNDEFINED> instruction: 0xfffffcf7
    6114:			; <UNDEFINED> instruction: 0xfffffcf7
    6118:			; <UNDEFINED> instruction: 0xfffffcf7
    611c:			; <UNDEFINED> instruction: 0xfffffcf7
    6120:			; <UNDEFINED> instruction: 0xfffffcf7
    6124:			; <UNDEFINED> instruction: 0xfffffcf7
    6128:			; <UNDEFINED> instruction: 0xfffffcf7
    612c:			; <UNDEFINED> instruction: 0xfffffcf7
    6130:			; <UNDEFINED> instruction: 0xfffffcf7
    6134:			; <UNDEFINED> instruction: 0xfffffcf7
    6138:			; <UNDEFINED> instruction: 0xfffffcf7
    613c:			; <UNDEFINED> instruction: 0xfffffcf7
    6140:	andeq	r0, r0, fp, lsr r2
    6144:	strdeq	r0, [r0], -sp
    6148:	strdeq	r0, [r0], -sp
    614c:	andeq	r0, r0, r3, lsl r2
    6150:	strdeq	r0, [r0], -sp
    6154:			; <UNDEFINED> instruction: 0xfffffd29
    6158:	strdeq	r0, [r0], -sp
    615c:			; <UNDEFINED> instruction: 0xfffffef5
    6160:	strdeq	r0, [r0], -sp
    6164:	strdeq	r0, [r0], -sp
    6168:	strdeq	r0, [r0], -sp
    616c:			; <UNDEFINED> instruction: 0xfffffd29
    6170:			; <UNDEFINED> instruction: 0xfffffd29
    6174:			; <UNDEFINED> instruction: 0xfffffd29
    6178:			; <UNDEFINED> instruction: 0xfffffd29
    617c:			; <UNDEFINED> instruction: 0xfffffd29
    6180:			; <UNDEFINED> instruction: 0xfffffd29
    6184:			; <UNDEFINED> instruction: 0xfffffd29
    6188:			; <UNDEFINED> instruction: 0xfffffd29
    618c:			; <UNDEFINED> instruction: 0xfffffd29
    6190:			; <UNDEFINED> instruction: 0xfffffd29
    6194:			; <UNDEFINED> instruction: 0xfffffd29
    6198:			; <UNDEFINED> instruction: 0xfffffd29
    619c:			; <UNDEFINED> instruction: 0xfffffd29
    61a0:			; <UNDEFINED> instruction: 0xfffffd29
    61a4:			; <UNDEFINED> instruction: 0xfffffd29
    61a8:			; <UNDEFINED> instruction: 0xfffffd29
    61ac:	strdeq	r0, [r0], -sp
    61b0:	strdeq	r0, [r0], -sp
    61b4:	strdeq	r0, [r0], -sp
    61b8:	strdeq	r0, [r0], -sp
    61bc:			; <UNDEFINED> instruction: 0xfffffec3
    61c0:			; <UNDEFINED> instruction: 0xfffffcf7
    61c4:			; <UNDEFINED> instruction: 0xfffffd29
    61c8:			; <UNDEFINED> instruction: 0xfffffd29
    61cc:			; <UNDEFINED> instruction: 0xfffffd29
    61d0:			; <UNDEFINED> instruction: 0xfffffd29
    61d4:			; <UNDEFINED> instruction: 0xfffffd29
    61d8:			; <UNDEFINED> instruction: 0xfffffd29
    61dc:			; <UNDEFINED> instruction: 0xfffffd29
    61e0:			; <UNDEFINED> instruction: 0xfffffd29
    61e4:			; <UNDEFINED> instruction: 0xfffffd29
    61e8:			; <UNDEFINED> instruction: 0xfffffd29
    61ec:			; <UNDEFINED> instruction: 0xfffffd29
    61f0:			; <UNDEFINED> instruction: 0xfffffd29
    61f4:			; <UNDEFINED> instruction: 0xfffffd29
    61f8:			; <UNDEFINED> instruction: 0xfffffd29
    61fc:			; <UNDEFINED> instruction: 0xfffffd29
    6200:			; <UNDEFINED> instruction: 0xfffffd29
    6204:			; <UNDEFINED> instruction: 0xfffffd29
    6208:			; <UNDEFINED> instruction: 0xfffffd29
    620c:			; <UNDEFINED> instruction: 0xfffffd29
    6210:			; <UNDEFINED> instruction: 0xfffffd29
    6214:			; <UNDEFINED> instruction: 0xfffffd29
    6218:			; <UNDEFINED> instruction: 0xfffffd29
    621c:			; <UNDEFINED> instruction: 0xfffffd29
    6220:			; <UNDEFINED> instruction: 0xfffffd29
    6224:			; <UNDEFINED> instruction: 0xfffffd29
    6228:			; <UNDEFINED> instruction: 0xfffffd29
    622c:	strdeq	r0, [r0], -sp
    6230:			; <UNDEFINED> instruction: 0xfffffe8b
    6234:			; <UNDEFINED> instruction: 0xfffffd29
    6238:	strdeq	r0, [r0], -sp
    623c:			; <UNDEFINED> instruction: 0xfffffd29
    6240:	strdeq	r0, [r0], -sp
    6244:			; <UNDEFINED> instruction: 0xfffffd29
    6248:			; <UNDEFINED> instruction: 0xfffffd29
    624c:			; <UNDEFINED> instruction: 0xfffffd29
    6250:			; <UNDEFINED> instruction: 0xfffffd29
    6254:			; <UNDEFINED> instruction: 0xfffffd29
    6258:			; <UNDEFINED> instruction: 0xfffffd29
    625c:			; <UNDEFINED> instruction: 0xfffffd29
    6260:			; <UNDEFINED> instruction: 0xfffffd29
    6264:			; <UNDEFINED> instruction: 0xfffffd29
    6268:			; <UNDEFINED> instruction: 0xfffffd29
    626c:			; <UNDEFINED> instruction: 0xfffffd29
    6270:			; <UNDEFINED> instruction: 0xfffffd29
    6274:			; <UNDEFINED> instruction: 0xfffffd29
    6278:			; <UNDEFINED> instruction: 0xfffffd29
    627c:			; <UNDEFINED> instruction: 0xfffffd29
    6280:			; <UNDEFINED> instruction: 0xfffffd29
    6284:			; <UNDEFINED> instruction: 0xfffffd29
    6288:			; <UNDEFINED> instruction: 0xfffffd29
    628c:			; <UNDEFINED> instruction: 0xfffffd29
    6290:			; <UNDEFINED> instruction: 0xfffffd29
    6294:			; <UNDEFINED> instruction: 0xfffffd29
    6298:			; <UNDEFINED> instruction: 0xfffffd29
    629c:			; <UNDEFINED> instruction: 0xfffffd29
    62a0:			; <UNDEFINED> instruction: 0xfffffd29
    62a4:			; <UNDEFINED> instruction: 0xfffffd29
    62a8:			; <UNDEFINED> instruction: 0xfffffd29
    62ac:			; <UNDEFINED> instruction: 0xfffffe63
    62b0:	strdeq	r0, [r0], -sp
    62b4:			; <UNDEFINED> instruction: 0xfffffe63
    62b8:	andeq	r0, r0, r3, lsl r2
    62bc:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    62c0:	blx	feccf6c8 <__assert_fail@plt+0xfecce104>
    62c4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    62c8:	andsmi	r9, sl, #36864	; 0x9000
    62cc:	cfldrsge	mvf15, [r1, #252]	; 0xfc
    62d0:			; <UNDEFINED> instruction: 0xf1a8e6a9
    62d4:	blx	fecc6ee4 <__assert_fail@plt+0xfecc5920>
    62d8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    62dc:	blls	2bfba0 <__assert_fail@plt+0x2be5dc>
    62e0:			; <UNDEFINED> instruction: 0xf47f2b00
    62e4:	blls	a716e4 <__assert_fail@plt+0xa70120>
    62e8:	svclt	0x004807d9
    62ec:			; <UNDEFINED> instruction: 0xf53f3701
    62f0:	vmovls.32	d26[0], sl
    62f4:	rsbcs	lr, r6, #63963136	; 0x3d00000
    62f8:			; <UNDEFINED> instruction: 0xf1a8e637
    62fc:	blx	fecc6f0c <__assert_fail@plt+0xfecc5948>
    6300:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    6304:	rsbcs	lr, r2, #224, 14	; 0x3800000
    6308:	rsbscs	lr, r2, #49283072	; 0x2f00000
    630c:	rsbcs	lr, lr, #136314880	; 0x8200000
    6310:	rsbcs	lr, r1, #128, 12	; 0x8000000
    6314:	blls	33fbc0 <__assert_fail@plt+0x33e5fc>
    6318:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    631c:	stclge	6, cr15, [sl, #-252]	; 0xffffff04
    6320:			; <UNDEFINED> instruction: 0xf853a302
    6324:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    6328:	svclt	0x00004718
    632c:			; <UNDEFINED> instruction: 0xfffff9b7
    6330:			; <UNDEFINED> instruction: 0xfffffa89
    6334:			; <UNDEFINED> instruction: 0xfffffa89
    6338:			; <UNDEFINED> instruction: 0xfffffa89
    633c:			; <UNDEFINED> instruction: 0xfffffa89
    6340:			; <UNDEFINED> instruction: 0xfffffa89
    6344:			; <UNDEFINED> instruction: 0xfffffa89
    6348:			; <UNDEFINED> instruction: 0xfffffd69
    634c:			; <UNDEFINED> instruction: 0xfffffd51
    6350:	andeq	r0, r0, r9, lsr #4
    6354:			; <UNDEFINED> instruction: 0xfffffd6d
    6358:	andeq	r0, r0, r3, lsr #4
    635c:			; <UNDEFINED> instruction: 0xfffffd77
    6360:			; <UNDEFINED> instruction: 0xfffffd73
    6364:			; <UNDEFINED> instruction: 0xfffffa89
    6368:			; <UNDEFINED> instruction: 0xfffffa89
    636c:			; <UNDEFINED> instruction: 0xfffffa89
    6370:			; <UNDEFINED> instruction: 0xfffffa89
    6374:			; <UNDEFINED> instruction: 0xfffffa89
    6378:			; <UNDEFINED> instruction: 0xfffffa89
    637c:			; <UNDEFINED> instruction: 0xfffffa89
    6380:			; <UNDEFINED> instruction: 0xfffffa89
    6384:			; <UNDEFINED> instruction: 0xfffffa89
    6388:			; <UNDEFINED> instruction: 0xfffffa89
    638c:			; <UNDEFINED> instruction: 0xfffffa89
    6390:			; <UNDEFINED> instruction: 0xfffffa89
    6394:			; <UNDEFINED> instruction: 0xfffffa89
    6398:			; <UNDEFINED> instruction: 0xfffffa89
    639c:			; <UNDEFINED> instruction: 0xfffffa89
    63a0:			; <UNDEFINED> instruction: 0xfffffa89
    63a4:			; <UNDEFINED> instruction: 0xfffffa89
    63a8:			; <UNDEFINED> instruction: 0xfffffa89
    63ac:	andeq	r0, r0, r7, lsl r2
    63b0:	andeq	r0, r0, r3, lsl #4
    63b4:	andeq	r0, r0, r3, lsl #4
    63b8:	andeq	r0, r0, r7, lsl #4
    63bc:	andeq	r0, r0, r3, lsl #4
    63c0:	strdeq	r0, [r0], -sp
    63c4:	andeq	r0, r0, r3, lsl #4
    63c8:			; <UNDEFINED> instruction: 0xfffffc87
    63cc:	andeq	r0, r0, r3, lsl #4
    63d0:	andeq	r0, r0, r3, lsl #4
    63d4:	andeq	r0, r0, r3, lsl #4
    63d8:	strdeq	r0, [r0], -sp
    63dc:	strdeq	r0, [r0], -sp
    63e0:	strdeq	r0, [r0], -sp
    63e4:	strdeq	r0, [r0], -sp
    63e8:	strdeq	r0, [r0], -sp
    63ec:	strdeq	r0, [r0], -sp
    63f0:	strdeq	r0, [r0], -sp
    63f4:	strdeq	r0, [r0], -sp
    63f8:	strdeq	r0, [r0], -sp
    63fc:	strdeq	r0, [r0], -sp
    6400:	strdeq	r0, [r0], -sp
    6404:	strdeq	r0, [r0], -sp
    6408:	strdeq	r0, [r0], -sp
    640c:	strdeq	r0, [r0], -sp
    6410:	strdeq	r0, [r0], -sp
    6414:	strdeq	r0, [r0], -sp
    6418:	andeq	r0, r0, r3, lsl #4
    641c:	andeq	r0, r0, r3, lsl #4
    6420:	andeq	r0, r0, r3, lsl #4
    6424:	andeq	r0, r0, r3, lsl #4
    6428:			; <UNDEFINED> instruction: 0xfffffc55
    642c:			; <UNDEFINED> instruction: 0xfffffa89
    6430:	strdeq	r0, [r0], -sp
    6434:	strdeq	r0, [r0], -sp
    6438:	strdeq	r0, [r0], -sp
    643c:	strdeq	r0, [r0], -sp
    6440:	strdeq	r0, [r0], -sp
    6444:	strdeq	r0, [r0], -sp
    6448:	strdeq	r0, [r0], -sp
    644c:	strdeq	r0, [r0], -sp
    6450:	strdeq	r0, [r0], -sp
    6454:	strdeq	r0, [r0], -sp
    6458:	strdeq	r0, [r0], -sp
    645c:	strdeq	r0, [r0], -sp
    6460:	strdeq	r0, [r0], -sp
    6464:	strdeq	r0, [r0], -sp
    6468:	strdeq	r0, [r0], -sp
    646c:	strdeq	r0, [r0], -sp
    6470:	strdeq	r0, [r0], -sp
    6474:	strdeq	r0, [r0], -sp
    6478:	strdeq	r0, [r0], -sp
    647c:	strdeq	r0, [r0], -sp
    6480:	strdeq	r0, [r0], -sp
    6484:	strdeq	r0, [r0], -sp
    6488:	strdeq	r0, [r0], -sp
    648c:	strdeq	r0, [r0], -sp
    6490:	strdeq	r0, [r0], -sp
    6494:	strdeq	r0, [r0], -sp
    6498:	andeq	r0, r0, r3, lsl #4
    649c:			; <UNDEFINED> instruction: 0xfffffc1d
    64a0:	strdeq	r0, [r0], -sp
    64a4:	andeq	r0, r0, r3, lsl #4
    64a8:	strdeq	r0, [r0], -sp
    64ac:	andeq	r0, r0, r3, lsl #4
    64b0:	strdeq	r0, [r0], -sp
    64b4:	strdeq	r0, [r0], -sp
    64b8:	strdeq	r0, [r0], -sp
    64bc:	strdeq	r0, [r0], -sp
    64c0:	strdeq	r0, [r0], -sp
    64c4:	strdeq	r0, [r0], -sp
    64c8:	strdeq	r0, [r0], -sp
    64cc:	strdeq	r0, [r0], -sp
    64d0:	strdeq	r0, [r0], -sp
    64d4:	strdeq	r0, [r0], -sp
    64d8:	strdeq	r0, [r0], -sp
    64dc:	strdeq	r0, [r0], -sp
    64e0:	strdeq	r0, [r0], -sp
    64e4:	strdeq	r0, [r0], -sp
    64e8:	strdeq	r0, [r0], -sp
    64ec:	strdeq	r0, [r0], -sp
    64f0:	strdeq	r0, [r0], -sp
    64f4:	strdeq	r0, [r0], -sp
    64f8:	strdeq	r0, [r0], -sp
    64fc:	strdeq	r0, [r0], -sp
    6500:	strdeq	r0, [r0], -sp
    6504:	strdeq	r0, [r0], -sp
    6508:	strdeq	r0, [r0], -sp
    650c:	strdeq	r0, [r0], -sp
    6510:	strdeq	r0, [r0], -sp
    6514:	strdeq	r0, [r0], -sp
    6518:			; <UNDEFINED> instruction: 0xfffffbf5
    651c:	andeq	r0, r0, r3, lsl #4
    6520:			; <UNDEFINED> instruction: 0xfffffbf5
    6524:	andeq	r0, r0, r7, lsl #4
    6528:			; <UNDEFINED> instruction: 0xf7ff2200
    652c:	andcs	fp, r0, #72704	; 0x11c00
    6530:	andcs	lr, r0, #1040187392	; 0x3e000000
    6534:			; <UNDEFINED> instruction: 0xf0402f00
    6538:	ldrtmi	r8, [r5], -fp, lsr #2
    653c:			; <UNDEFINED> instruction: 0x4616463b
    6540:	andcs	lr, r0, #1459617792	; 0x57000000
    6544:	movwcs	r4, #1589	; 0x635
    6548:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
    654c:			; <UNDEFINED> instruction: 0x2600e451
    6550:	str	r2, [sl, #-630]	; 0xfffffd8a
    6554:	rsbscs	r2, r4, #0, 12
    6558:	blls	27fad0 <__assert_fail@plt+0x27e50c>
    655c:			; <UNDEFINED> instruction: 0xf47f2b00
    6560:	blls	2f1af8 <__assert_fail@plt+0x2f0534>
    6564:	strcs	r3, [r0, #-1793]	; 0xfffff8ff
    6568:	str	r2, [ip], #-1116	; 0xfffffba4
    656c:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
    6570:	svclt	0x00183a00
    6574:	ldrb	r2, [ip], #513	; 0x201
    6578:	blcs	2d1a4 <__assert_fail@plt+0x2bbe0>
    657c:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
    6580:	ldrtcs	r4, [pc], #-1565	; 6588 <__assert_fail@plt+0x4fc4>
    6584:	bllt	ffdc4588 <__assert_fail@plt+0xffdc2fc4>
    6588:			; <UNDEFINED> instruction: 0x000154b6
    658c:	andeq	r0, r0, r0, ror r1
    6590:	andeq	r4, r0, r8, lsr #13
    6594:	muleq	r0, r4, r6
    6598:			; <UNDEFINED> instruction: 0x000043bc
    659c:	andeq	r4, r0, ip, ror #4
    65a0:	andeq	r4, r0, sl, lsl r2
    65a4:	strdeq	r4, [r0], -r6
    65a8:	andeq	r4, r0, lr, lsr #3
    65ac:	andeq	r4, r0, sl, lsl #3
    65b0:	andeq	r4, r1, r6, ror #27
    65b4:	andcs	sl, r0, #25600	; 0x6400
    65b8:	andscs	lr, r9, #3358720	; 0x334000
    65bc:	bcc	fe441de4 <__assert_fail@plt+0xfe440820>
    65c0:	movwcc	r9, #6918	; 0x1b06
    65c4:	stmdals	r7, {r0, r1, r8, ip, lr, pc}
    65c8:	svc	0x001af7fa
    65cc:			; <UNDEFINED> instruction: 0xf8cd9006
    65d0:	blge	632748 <__assert_fail@plt+0x631184>
    65d4:	blt	fe441e3c <__assert_fail@plt+0xfe440878>
    65d8:	stmib	sp, {r9, sp}^
    65dc:			; <UNDEFINED> instruction: 0x46164615
    65e0:	subsls	pc, r0, sp, asr #17
    65e4:	bls	198050 <__assert_fail@plt+0x196a8c>
    65e8:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, fp, ip}
    65ec:	blne	497f60 <__assert_fail@plt+0x49699c>
    65f0:	strtmi	r4, [r1], #-1608	; 0xfffff9b8
    65f4:	blx	fedc2602 <__assert_fail@plt+0xfedc103e>
    65f8:	bicslt	r4, r8, r1, lsl #12
    65fc:			; <UNDEFINED> instruction: 0xf0001c43
    6600:	stfned	f0, [r8], {70}	; 0x46
    6604:	orrhi	pc, sp, r0
    6608:			; <UNDEFINED> instruction: 0xf1b89b09
    660c:	svclt	0x00140f02
    6610:			; <UNDEFINED> instruction: 0xf0032300
    6614:	blcs	7220 <__assert_fail@plt+0x5c5c>
    6618:	addshi	pc, r2, r0, asr #32
    661c:	strmi	r9, [lr], #-2072	; 0xfffff7e8
    6620:	mcr	7, 3, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    6624:	ldrbmi	r2, [r8], -r0, lsl #16
    6628:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    662c:	mrc	7, 0, APSR_nzcv, cr12, cr10, {7}
    6630:	sbcsle	r2, r8, r0, lsl #16
    6634:			; <UNDEFINED> instruction: 0xf0859b0a
    6638:	ldrtmi	r0, [r1], -r1, lsl #4
    663c:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    6640:	andsmi	r6, sl, r6, lsl fp
    6644:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    6648:			; <UNDEFINED> instruction: 0xf67f2901
    664c:	strmi	sl, [fp], -sl, asr #23
    6650:			; <UNDEFINED> instruction: 0xf8dd443b
    6654:	andcs	lr, r0, r0, lsr r0
    6658:	ldrmi	r9, [r9], -ip, lsl #10
    665c:			; <UNDEFINED> instruction: 0xf04f9d0b
    6660:	bcs	9704 <__assert_fail@plt+0x8140>
    6664:			; <UNDEFINED> instruction: 0xf1a8d04c
    6668:	stmdals	r9, {r1, r8, r9}
    666c:			; <UNDEFINED> instruction: 0xf383fab3
    6670:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    6674:	adchi	pc, r2, r0, asr #32
    6678:	andeq	pc, r1, r5, lsl #1
    667c:	andsle	r4, r3, r3
    6680:	andeq	pc, r1, fp, lsl #2
    6684:	svclt	0x008845d9
    6688:	andgt	pc, fp, sl, lsl #16
    668c:	svclt	0x00844581
    6690:			; <UNDEFINED> instruction: 0xf80a2524
    6694:			; <UNDEFINED> instruction: 0xf10b5000
    6698:			; <UNDEFINED> instruction: 0xf10b0002
    669c:	ldrmi	r0, [sp], -r3, lsl #22
    66a0:	svclt	0x00884581
    66a4:	andgt	pc, r0, sl, lsl #16
    66a8:			; <UNDEFINED> instruction: 0xf10745d9
    66ac:	svclt	0x00840701
    66b0:			; <UNDEFINED> instruction: 0xf80a235c
    66b4:			; <UNDEFINED> instruction: 0xf10b300b
    66b8:	ldrmi	r0, [r9, #769]	; 0x301
    66bc:	stmibeq	r0!, {r1, r7, r8, r9, sl, fp, ip, sp, pc}
    66c0:			; <UNDEFINED> instruction: 0xf80a3030
    66c4:			; <UNDEFINED> instruction: 0xf10b0003
    66c8:			; <UNDEFINED> instruction: 0xf10b0302
    66cc:	ldrmi	r0, [r9, #2819]	; 0xb03
    66d0:			; <UNDEFINED> instruction: 0xf3c4bf88
    66d4:			; <UNDEFINED> instruction: 0xf00400c2
    66d8:	svclt	0x00840407
    66dc:			; <UNDEFINED> instruction: 0xf80a3030
    66e0:	addmi	r0, pc, #3
    66e4:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    66e8:			; <UNDEFINED> instruction: 0x4610d271
    66ec:	svclt	0x008845d9
    66f0:	andmi	pc, fp, sl, lsl #16
    66f4:	bleq	82b28 <__assert_fail@plt+0x81564>
    66f8:	svcmi	0x0001f81e
    66fc:			; <UNDEFINED> instruction: 0xd1b22a00
    6700:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    6704:	sbcslt	r4, fp, #43	; 0x2b
    6708:	ldrbmi	fp, [r9, #310]	; 0x136
    670c:	ldrbcs	fp, [ip], -r4, lsl #31
    6710:	andvs	pc, fp, sl, lsl #16
    6714:	bleq	82b48 <__assert_fail@plt+0x81584>
    6718:	addmi	r3, pc, #262144	; 0x40000
    671c:	blcs	3b064 <__assert_fail@plt+0x39aa0>
    6720:			; <UNDEFINED> instruction: 0xf10bd060
    6724:	strcs	r0, [r0], -r1, lsl #6
    6728:			; <UNDEFINED> instruction: 0x463545d9
    672c:			; <UNDEFINED> instruction: 0xf80abf88
    6730:	ldrmi	ip, [r9, #11]
    6734:	bleq	c2b68 <__assert_fail@plt+0xc15a4>
    6738:			; <UNDEFINED> instruction: 0xf80abf88
    673c:	ldrb	ip, [r5, r3]
    6740:			; <UNDEFINED> instruction: 0xf43f2901
    6744:	stmdals	r7, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    6748:	stmdane	r3, {r1, r5, r6, sl, fp, ip}^
    674c:	ldrmi	r4, [ip], #-1026	; 0xfffffbfe
    6750:	blcc	847a0 <__assert_fail@plt+0x831dc>
    6754:	blcs	8554c8 <__assert_fail@plt+0x853f04>
    6758:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    675c:	ldrne	pc, [r4], #-3
    6760:	ldrne	r1, [r1], #-1041	; 0xfffffbef
    6764:	tstne	r1, r1, lsl r1
    6768:	tstne	r1, r1, lsl r1
    676c:	tstne	r1, r1, lsl r1
    6770:	tstne	r1, r1, lsl r1
    6774:	tstne	r1, r1, lsl r1
    6778:	tstne	r1, r1, lsl r1
    677c:	ldrne	r1, [r1], #-273	; 0xfffffeef
    6780:			; <UNDEFINED> instruction: 0xd1e54294
    6784:			; <UNDEFINED> instruction: 0xf8dde74a
    6788:			; <UNDEFINED> instruction: 0xf04f9050
    678c:	strb	r0, [ip], #-2050	; 0xfffff7fe
    6790:	ldrmi	r2, [r6], -r0, lsl #10
    6794:			; <UNDEFINED> instruction: 0xf7ff462b
    6798:	bls	2b4ff0 <__assert_fail@plt+0x2b3a2c>
    679c:	andls	r4, sl, #26
    67a0:	ldrbmi	lr, [r9, #1091]	; 0x443
    67a4:	blls	2f65cc <__assert_fail@plt+0x2f5008>
    67a8:	bge	ff1440ac <__assert_fail@plt+0xff142ae8>
    67ac:			; <UNDEFINED> instruction: 0xf7ff4659
    67b0:			; <UNDEFINED> instruction: 0xf8cdbac6
    67b4:			; <UNDEFINED> instruction: 0xf8dd9044
    67b8:	strt	r9, [r3], #-36	; 0xffffffdc
    67bc:	ldrt	r9, [r4], #-778	; 0xfffffcf6
    67c0:	cfstr32ls	mvfx9, [ip, #-44]	; 0xffffffd4
    67c4:	blt	ff8047c8 <__assert_fail@plt+0xff803204>
    67c8:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
    67cc:	strls	lr, [fp, #-1855]	; 0xfffff8c1
    67d0:			; <UNDEFINED> instruction: 0xf7ff9d0c
    67d4:			; <UNDEFINED> instruction: 0xf10bba32
    67d8:	strcs	r0, [r0, #-2820]	; 0xfffff4fc
    67dc:	movwls	r2, #46128	; 0xb430
    67e0:	blt	ff2447e4 <__assert_fail@plt+0xff243220>
    67e4:	usada8	r1, lr, r6, r4
    67e8:	movwls	r2, #33537	; 0x8301
    67ec:	movwls	r4, #42651	; 0xa69b
    67f0:	blmi	fe36b42c <__assert_fail@plt+0xfe369e68>
    67f4:	subls	pc, r4, sp, asr #17
    67f8:			; <UNDEFINED> instruction: 0xf8cd447b
    67fc:			; <UNDEFINED> instruction: 0xf8cd9040
    6800:	cdp	0, 0, cr9, cr8, cr12, {1}
    6804:			; <UNDEFINED> instruction: 0xf8cd3a10
    6808:			; <UNDEFINED> instruction: 0xf7ff9024
    680c:	movwcs	fp, #2320	; 0x910
    6810:			; <UNDEFINED> instruction: 0x469b9310
    6814:	tstls	r1, #738197504	; 0x2c000000
    6818:	movwls	r2, #41473	; 0xa201
    681c:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6820:	andls	r4, r8, #133120	; 0x20800
    6824:	andls	r4, r9, #2063597568	; 0x7b000000
    6828:	cdp	2, 0, cr9, cr8, cr13, {0}
    682c:			; <UNDEFINED> instruction: 0xf7ff3a10
    6830:			; <UNDEFINED> instruction: 0x462bb8fe
    6834:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
    6838:	blt	fe74483c <__assert_fail@plt+0xfe743278>
    683c:	strt	r4, [ip], #-1556	; 0xfffff9ec
    6840:			; <UNDEFINED> instruction: 0xf04f45d9
    6844:	svclt	0x00840430
    6848:			; <UNDEFINED> instruction: 0xf80a2330
    684c:	stcne	0, cr3, [fp], {11}
    6850:	bleq	102c5c <__assert_fail@plt+0x101698>
    6854:	svclt	0x00844599
    6858:			; <UNDEFINED> instruction: 0xf80a2030
    685c:			; <UNDEFINED> instruction: 0xf7ff0003
    6860:			; <UNDEFINED> instruction: 0x4632ba7f
    6864:	ldrtmi	lr, [r2], -r6, ror #12
    6868:	bls	500220 <__assert_fail@plt+0x4fec5c>
    686c:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
    6870:			; <UNDEFINED> instruction: 0xf43f2b00
    6874:	ldrbmi	sl, [r9, #2254]	; 0x8ce
    6878:			; <UNDEFINED> instruction: 0xf80abf88
    687c:			; <UNDEFINED> instruction: 0xf812300b
    6880:			; <UNDEFINED> instruction: 0xf10b3f01
    6884:	blcs	9490 <__assert_fail@plt+0x7ecc>
    6888:			; <UNDEFINED> instruction: 0xf7ffd1f5
    688c:	ldrtmi	fp, [r1], -r2, asr #17
    6890:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    6894:	strcs	r6, [r0, #-2838]	; 0xfffff4ea
    6898:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    689c:	ldrb	r9, [r3], sl, lsl #20
    68a0:	vldmiapl	r1, {s19-s25}
    68a4:	eoreq	pc, r1, #1073741864	; 0x40000028
    68a8:	ldmdale	r0, {r0, r2, r3, r4, r9, fp, sp}
    68ac:			; <UNDEFINED> instruction: 0xf002e8df
    68b0:	svceq	0x000f0f13
    68b4:	tstne	r3, #15, 30	; 0x3c
    68b8:	svceq	0x000f0f13
    68bc:	svceq	0x00130f13
    68c0:	svceq	0x000f0f0f
    68c4:	svceq	0x000f0f0f
    68c8:	movwne	r0, #65295	; 0xff0f
    68cc:	movwcs	r1, #787	; 0x313
    68d0:			; <UNDEFINED> instruction: 0xf7ff461d
    68d4:	bls	275314 <__assert_fail@plt+0x273d50>
    68d8:			; <UNDEFINED> instruction: 0xf47f2a00
    68dc:	ldrbmi	sl, [r9, #2987]	; 0xbab
    68e0:	ldrmi	r4, [pc], -ip, lsl #12
    68e4:	eorscs	fp, pc, #132, 30	; 0x210
    68e8:	andcs	pc, fp, sl, lsl #16
    68ec:	andeq	pc, r1, #-1073741822	; 0xc0000002
    68f0:	svclt	0x00844591
    68f4:			; <UNDEFINED> instruction: 0xf80a2022
    68f8:			; <UNDEFINED> instruction: 0xf10b0002
    68fc:	ldrmi	r0, [r1, #514]	; 0x202
    6900:	eorcs	fp, r2, r4, lsl #31
    6904:	andeq	pc, r2, sl, lsl #16
    6908:	andeq	pc, r3, #-1073741822	; 0xc0000002
    690c:	bleq	142d40 <__assert_fail@plt+0x14177c>
    6910:	svclt	0x00844591
    6914:			; <UNDEFINED> instruction: 0xf80a203f
    6918:	andcs	r0, r0, #2
    691c:			; <UNDEFINED> instruction: 0xf7ff4615
    6920:	bls	1b51a4 <__assert_fail@plt+0x1b3be0>
    6924:	ldrtmi	r4, [r1], -r3, lsr #12
    6928:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    692c:	ldmib	sp, {r0, r1, r4, r7, r9, lr}^
    6930:			; <UNDEFINED> instruction: 0xf8dd4615
    6934:	eorsle	r9, ip, #80	; 0x50
    6938:	ldmib	sp, {r1, r3, r9, sl, lr}^
    693c:	and	r0, r3, r6, lsl #2
    6940:	ldmne	fp!, {r0, r9, ip, sp}
    6944:	ldmdble	r3!, {r3, r4, r7, r9, lr}
    6948:	stccs	12, cr5, [r0, #-820]	; 0xfffffccc
    694c:			; <UNDEFINED> instruction: 0x4611d1f8
    6950:	ldrbt	r9, [r9], -sl, lsl #20
    6954:	movwls	r2, #33537	; 0x8301
    6958:	movwcc	lr, #39373	; 0x99cd
    695c:	movwls	r2, #53760	; 0xd200
    6960:	blmi	cd83b4 <__assert_fail@plt+0xcd6df0>
    6964:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    6968:	andsls	r9, r1, #-1342177280	; 0xb0000000
    696c:	bcc	442194 <__assert_fail@plt+0x440bd0>
    6970:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6974:	mrc	6, 0, r4, cr8, cr10, {0}
    6978:	blcs	151c0 <__assert_fail@plt+0x13bfc>
    697c:	andcs	fp, r0, #12, 30	; 0x30
    6980:	andeq	pc, r1, #2
    6984:	ldmdavc	fp, {r1, r3, r5, r6, r8, ip, sp, pc}
    6988:	bcs	4421f0 <__assert_fail@plt+0x440c2c>
    698c:	ldrbmi	fp, [r9, #331]	; 0x14b
    6990:			; <UNDEFINED> instruction: 0xf80abf88
    6994:			; <UNDEFINED> instruction: 0xf812300b
    6998:			; <UNDEFINED> instruction: 0xf10b3f01
    699c:	blcs	95a8 <__assert_fail@plt+0x7fe4>
    69a0:	ldrbmi	sp, [r9, #501]	; 0x1f5
    69a4:	movwcs	fp, #3972	; 0xf84
    69a8:	andcc	pc, fp, sl, lsl #16
    69ac:	bllt	15849b0 <__assert_fail@plt+0x15833ec>
    69b0:	bls	2981fc <__assert_fail@plt+0x296c38>
    69b4:	strb	r2, [r7], -r0, lsl #10
    69b8:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    69bc:			; <UNDEFINED> instruction: 0xf383fab3
    69c0:	movwls	r0, #43355	; 0xa95b
    69c4:	bllt	c849c8 <__assert_fail@plt+0xc83404>
    69c8:	strcs	r9, [r5], #-2834	; 0xfffff4ee
    69cc:	stmdbls	lr, {r0, r1, r4, r9, fp, ip, pc}
    69d0:	movwls	r9, #18473	; 0x4829
    69d4:	tstls	r2, r3, lsl #4
    69d8:	ldrbmi	r9, [r0], -r1
    69dc:	bls	1ed5fc <__assert_fail@plt+0x1ec038>
    69e0:	strls	r9, [r0], #-2321	; 0xfffff6ef
    69e4:			; <UNDEFINED> instruction: 0xffc8f7fe
    69e8:			; <UNDEFINED> instruction: 0xf7ff4683
    69ec:	movwcs	fp, #2870	; 0xb36
    69f0:	ldrmi	r2, [sl], -r1, lsl #2
    69f4:			; <UNDEFINED> instruction: 0xf8cd930b
    69f8:	tstls	r8, r4, asr #32
    69fc:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6a00:	tstls	r0, #0, 6
    6a04:	movwls	r4, #46747	; 0xb69b
    6a08:	andcs	r9, r1, #1140850688	; 0x44000000
    6a0c:	blmi	26b63c <__assert_fail@plt+0x26a078>
    6a10:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
    6a14:	andls	r9, sp, #-1879048192	; 0x90000000
    6a18:	bcc	442240 <__assert_fail@plt+0x440c7c>
    6a1c:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a20:	ldc	7, cr15, [sl], #-1000	; 0xfffffc18
    6a24:	ldc	7, cr15, [r0, #1000]!	; 0x3e8
    6a28:	andeq	r3, r0, r8, lsl #17
    6a2c:	andeq	r3, r0, r0, ror r8
    6a30:	andeq	r3, r0, sl, lsl r7
    6a34:	andeq	r3, r0, r2, lsl #13
    6a38:	svcmi	0x00f0e92d
    6a3c:	strmi	fp, [r5], -sp, lsl #1
    6a40:	pkhbtmi	r4, r9, ip, lsl #12
    6a44:			; <UNDEFINED> instruction: 0xf7fa4692
    6a48:	svcmi	0x0043ecee
    6a4c:	ldrbtmi	r2, [pc], #-3328	; 6a54 <__assert_fail@plt+0x5490>
    6a50:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr}
    6a54:	blle	1f2b680 <__assert_fail@plt+0x1f2a0bc>
    6a58:	strmi	r4, [r0], r0, asr #22
    6a5c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6a60:	lfmle	f4, 4, [ip], {171}	; 0xab
    6a64:	cmnmi	r0, #111	; 0x6f	; <UNPREDICTABLE>
    6a68:	ble	1c174e4 <__assert_fail@plt+0x1c15f20>
    6a6c:			; <UNDEFINED> instruction: 0xf1051d3b
    6a70:	addsmi	r0, lr, #1024	; 0x400
    6a74:	biceq	lr, fp, pc, asr #20
    6a78:			; <UNDEFINED> instruction: 0x4630d05d
    6a7c:	ldc2	0, cr15, [r4]
    6a80:	eorsvs	r4, r8, r6, lsl #12
    6a84:	tstcs	r0, r6, lsr pc
    6a88:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    6a8c:	andeq	lr, r0, #175104	; 0x2ac00
    6a90:	sbceq	lr, r0, r6, lsl #22
    6a94:			; <UNDEFINED> instruction: 0xf7fa00d2
    6a98:			; <UNDEFINED> instruction: 0xf8c7ecd6
    6a9c:	bvs	ff9f2aa4 <__assert_fail@plt+0xff9f14e0>
    6aa0:	biceq	lr, r5, #6144	; 0x1800
    6aa4:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    6aa8:	andeq	pc, r8, #4, 2
    6aac:			; <UNDEFINED> instruction: 0xf8d46858
    6ab0:			; <UNDEFINED> instruction: 0xf8d4b004
    6ab4:	strls	ip, [r4, -r8, lsr #32]
    6ab8:	bleq	82bec <__assert_fail@plt+0x81628>
    6abc:	andls	r6, r8, #2555904	; 0x270000
    6ac0:	movwls	r4, #46666	; 0xb64a
    6ac4:	smlsdls	r0, r3, r6, r4
    6ac8:			; <UNDEFINED> instruction: 0xf8cd9f08
    6acc:			; <UNDEFINED> instruction: 0xf8cdc00c
    6ad0:	strls	fp, [r2, -r4]
    6ad4:	andls	r9, r7, sl, lsl #2
    6ad8:			; <UNDEFINED> instruction: 0xff4ef7fe
    6adc:	addmi	r9, r1, #163840	; 0x28000
    6ae0:	blmi	83cb70 <__assert_fail@plt+0x83b5ac>
    6ae4:	stmdals	r7, {r0, r6, sl, fp, ip}
    6ae8:			; <UNDEFINED> instruction: 0xf846447b
    6aec:	addsmi	r1, r8, #53	; 0x35
    6af0:	tstls	r7, r3
    6af4:	bl	fe644ae4 <__assert_fail@plt+0xfe643520>
    6af8:	strmi	r9, [r8], -r7, lsl #18
    6afc:			; <UNDEFINED> instruction: 0xf0009107
    6b00:	svcls	0x000bfd2f
    6b04:	ldrbmi	r6, [r3], -r6, ror #21
    6b08:	strbmi	r6, [sl], -r5, lsr #21
    6b0c:	ldrdgt	pc, [r0], -r4
    6b10:	rsbsvs	r9, r8, r7, lsl #18
    6b14:	stmib	sp, {r3, r8, r9, sl, fp, ip, pc}^
    6b18:			; <UNDEFINED> instruction: 0xf8cd5603
    6b1c:	stmib	sp, {lr, pc}^
    6b20:	andls	fp, r7, r1, lsl #14
    6b24:			; <UNDEFINED> instruction: 0xff28f7fe
    6b28:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
    6b2c:	andcc	pc, r0, r8, asr #17
    6b30:	pop	{r0, r2, r3, ip, sp, pc}
    6b34:	strdcs	r8, [r0], -r0
    6b38:			; <UNDEFINED> instruction: 0xf0009307
    6b3c:	blls	206018 <__assert_fail@plt+0x204a54>
    6b40:	ldm	r3, {r1, r2, r9, sl, lr}
    6b44:	eorsvs	r0, lr, r3
    6b48:	andeq	lr, r3, r6, lsl #17
    6b4c:			; <UNDEFINED> instruction: 0xf000e79a
    6b50:			; <UNDEFINED> instruction: 0xf7fafddf
    6b54:	svclt	0x0000ed1a
    6b58:	strdeq	r4, [r1], -sl
    6b5c:			; <UNDEFINED> instruction: 0x000145b8
    6b60:	andeq	r4, r1, ip, lsl #11
    6b64:	andeq	r4, r1, r0, asr #12
    6b68:			; <UNDEFINED> instruction: 0x4604b570
    6b6c:	mrrc	7, 15, pc, sl, cr10	; <UNPREDICTABLE>
    6b70:	strmi	r6, [r5], -r6, lsl #16
    6b74:	strtmi	fp, [r0], -ip, lsr #2
    6b78:			; <UNDEFINED> instruction: 0xf0002130
    6b7c:	eorvs	pc, lr, pc, lsr #27
    6b80:	stcmi	13, cr11, [r5], {112}	; 0x70
    6b84:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
    6b88:	strvc	pc, [r0], #1284	; 0x504
    6b8c:			; <UNDEFINED> instruction: 0xf0004620
    6b90:	eorvs	pc, lr, r5, lsr #27
    6b94:	svclt	0x0000bd70
    6b98:	andeq	r4, r1, r2, lsr #11
    6b9c:	stmdavs	r0, {r3, r8, ip, sp, pc}
    6ba0:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    6ba4:			; <UNDEFINED> instruction: 0xf5004478
    6ba8:	stmdavs	r0, {r7, ip, sp, lr}
    6bac:	svclt	0x00004770
    6bb0:	andeq	r4, r1, r4, lsl #11
    6bb4:	andvs	fp, r1, r8, lsl #2
    6bb8:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    6bbc:			; <UNDEFINED> instruction: 0xf5004478
    6bc0:	andvs	r7, r1, r0, lsl #1
    6bc4:	svclt	0x00004770
    6bc8:	andeq	r4, r1, ip, ror #10
    6bcc:	orrslt	fp, r8, r0, lsr r4
    6bd0:			; <UNDEFINED> instruction: 0xf100094c
    6bd4:			; <UNDEFINED> instruction: 0xf0010308
    6bd8:			; <UNDEFINED> instruction: 0xf853011f
    6bdc:	blx	95ac74 <__assert_fail@plt+0x9596b0>
    6be0:	submi	pc, r2, r1
    6be4:	andeq	pc, r1, r0
    6be8:	andeq	pc, r1, #2
    6bec:	rsbmi	r4, sl, sl, lsl #1
    6bf0:	eorcs	pc, r4, r3, asr #16
    6bf4:			; <UNDEFINED> instruction: 0x4770bc30
    6bf8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    6bfc:	addvc	pc, r0, r0, lsl #10
    6c00:	svclt	0x0000e7e6
    6c04:	andeq	r4, r1, lr, lsr #10
    6c08:	tstlt	r0, r3, lsl #12
    6c0c:	subsvs	r6, r9, r8, asr r8
    6c10:	blmi	d89d8 <__assert_fail@plt+0xd7414>
    6c14:			; <UNDEFINED> instruction: 0xf503447b
    6c18:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
    6c1c:			; <UNDEFINED> instruction: 0x47706059
    6c20:	andeq	r4, r1, r4, lsl r5
    6c24:	cmplt	r8, r8, lsl #10
    6c28:	svclt	0x00182a00
    6c2c:			; <UNDEFINED> instruction: 0xf04f2900
    6c30:	andvs	r0, r3, sl, lsl #6
    6c34:	stmib	r0, {r0, r1, r2, ip, lr, pc}^
    6c38:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
    6c3c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    6c40:	addvc	pc, r0, r0, lsl #10
    6c44:			; <UNDEFINED> instruction: 0xf7fae7f0
    6c48:	svclt	0x0000eca0
    6c4c:	andeq	r4, r1, sl, ror #9
    6c50:	mvnsmi	lr, sp, lsr #18
    6c54:	strmi	fp, [r6], -sl, lsl #1
    6c58:	mvnlt	r9, r0, lsl ip
    6c5c:	movwcs	lr, #35277	; 0x89cd
    6c60:			; <UNDEFINED> instruction: 0xf7fa9107
    6c64:	bvs	ffa01bec <__assert_fail@plt+0xffa00628>
    6c68:	movwcs	lr, #35293	; 0x89dd
    6c6c:			; <UNDEFINED> instruction: 0xf8d09907
    6c70:	strmi	r8, [r5], -r0
    6c74:	ldrtmi	r9, [r0], -r4, lsl #14
    6c78:			; <UNDEFINED> instruction: 0xf1046aa6
    6c7c:	stmib	sp, {r3, r8, r9, sl}^
    6c80:	stmdavs	r6!, {r1, r9, sl, ip, sp, lr}^
    6c84:	stmdavs	r4!, {r0, r9, sl, ip, pc}
    6c88:			; <UNDEFINED> instruction: 0xf7fe9400
    6c8c:			; <UNDEFINED> instruction: 0xf8c5fe75
    6c90:	andlt	r8, sl, r0
    6c94:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6c98:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
    6c9c:	strvc	pc, [r0], #1284	; 0x504
    6ca0:	svclt	0x0000e7dc
    6ca4:	andeq	r4, r1, lr, lsl #9
    6ca8:	svcmi	0x00f0e92d
    6cac:	addlt	r4, fp, ip, lsl r6
    6cb0:	strmi	r4, [fp], -r3, lsl #13
    6cb4:	stccs	6, cr4, [r0], {21}
    6cb8:	movwls	sp, #28731	; 0x703b
    6cbc:	bl	fecc4cac <__assert_fail@plt+0xfecc36e8>
    6cc0:	smlattcs	r0, r7, sl, r6
    6cc4:			; <UNDEFINED> instruction: 0xf1046862
    6cc8:	blls	1c90f0 <__assert_fail@plt+0x1c7b2c>
    6ccc:	svclt	0x0014428d
    6cd0:			; <UNDEFINED> instruction: 0xf0424690
    6cd4:	ldrbmi	r0, [sl], -r1, lsl #16
    6cd8:			; <UNDEFINED> instruction: 0xf8d09308
    6cdc:	strmi	sl, [r6], -r0
    6ce0:	strmi	r9, [r8], -r4, lsl #14
    6ce4:			; <UNDEFINED> instruction: 0xf8cd6aa7
    6ce8:			; <UNDEFINED> instruction: 0xf8cd9008
    6cec:	strls	r8, [r3, -r4]
    6cf0:	strls	r6, [r0, -r7, lsr #16]
    6cf4:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    6cf8:	andls	r1, r9, r1, asr #24
    6cfc:	strmi	r9, [r8], -r7, lsl #2
    6d00:	stc2	0, cr15, [lr], #-0
    6d04:	ldrbmi	r6, [sl], -r7, ror #21
    6d08:	movwne	lr, #31197	; 0x79dd
    6d0c:	bvs	fe9ec924 <__assert_fail@plt+0xfe9eb360>
    6d10:	stmdbhi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    6d14:	stmdavs	r4!, {r0, r1, r8, r9, sl, ip, pc}
    6d18:	strmi	r9, [r3], r0, lsl #8
    6d1c:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    6d20:	andge	pc, r0, r6, asr #17
    6d24:	blls	273160 <__assert_fail@plt+0x271b9c>
    6d28:	ldrbmi	r6, [r8], -fp, lsr #32
    6d2c:	pop	{r0, r1, r3, ip, sp, pc}
    6d30:	stcmi	15, cr8, [r2], {240}	; 0xf0
    6d34:			; <UNDEFINED> instruction: 0xf504447c
    6d38:	ldr	r7, [lr, r0, lsl #9]!
    6d3c:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    6d40:	andcs	r4, r0, #19922944	; 0x1300000
    6d44:	svclt	0x00b0f7ff
    6d48:	blmi	6195ac <__assert_fail@plt+0x617fe8>
    6d4c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    6d50:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
    6d54:	ldmdavs	lr, {r0, r9, fp, sp}
    6d58:			; <UNDEFINED> instruction: 0xf1a6dd0a
    6d5c:	ldrtmi	r0, [r4], -r8, lsl #10
    6d60:	strbeq	lr, [r2, #2821]	; 0xb05
    6d64:	strcc	r6, [r8], #-2272	; 0xfffff720
    6d68:	b	17c4d58 <__assert_fail@plt+0x17c3794>
    6d6c:	mvnsle	r4, ip, lsr #5
    6d70:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
    6d74:	adcmi	r4, r0, #124, 8	; 0x7c000000
    6d78:			; <UNDEFINED> instruction: 0xf7fad007
    6d7c:	blmi	3816dc <__assert_fail@plt+0x380118>
    6d80:	addvc	pc, r0, #1325400064	; 0x4f000000
    6d84:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    6d88:	cfstrsmi	mvf2, [fp], {1}
    6d8c:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
    6d90:	andle	r4, r3, lr, lsr #5
    6d94:			; <UNDEFINED> instruction: 0xf7fa4630
    6d98:	eorvs	lr, r5, r8, asr #20
    6d9c:	andcs	r4, r1, #7168	; 0x1c00
    6da0:	andsvs	r4, sl, fp, ror r4
    6da4:	svclt	0x0000bd70
    6da8:	andeq	r4, r1, r8, asr #5
    6dac:	strdeq	r4, [r1], -sl
    6db0:			; <UNDEFINED> instruction: 0x000143b4
    6db4:	andeq	r4, r1, r4, asr #5
    6db8:			; <UNDEFINED> instruction: 0x000142bc
    6dbc:	andeq	r4, r1, r4, ror r2
    6dc0:			; <UNDEFINED> instruction: 0xf04f4b03
    6dc4:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    6dc8:	orrvc	pc, r0, #12582912	; 0xc00000
    6dcc:	svclt	0x0000e634
    6dd0:	andeq	r4, r1, r2, ror #6
    6dd4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    6dd8:	orrvc	pc, r0, #12582912	; 0xc00000
    6ddc:	svclt	0x0000e62c
    6de0:	andeq	r4, r1, r2, asr r3
    6de4:	strmi	r4, [r1], -r4, lsl #22
    6de8:	rscscc	pc, pc, #79	; 0x4f
    6dec:	ldrbtmi	r2, [fp], #-0
    6df0:	orrvc	pc, r0, #12582912	; 0xc00000
    6df4:	svclt	0x0000e620
    6df8:	andeq	r4, r1, sl, lsr r3
    6dfc:	strmi	r4, [sl], -r5, lsl #22
    6e00:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    6e04:			; <UNDEFINED> instruction: 0xf5034604
    6e08:	strtmi	r7, [r1], -r0, lsl #7
    6e0c:			; <UNDEFINED> instruction: 0xf85d2000
    6e10:	ldr	r4, [r1], -r4, lsl #22
    6e14:	andeq	r4, r1, r6, lsr #6
    6e18:	addslt	fp, r1, r0, lsr r5
    6e1c:	ldrmi	sl, [r5], -r3, lsl #22
    6e20:	strmi	r4, [r4], -pc, lsl #20
    6e24:	ldrmi	r9, [r8], -r1, lsl #6
    6e28:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    6e2c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6e30:			; <UNDEFINED> instruction: 0xf04f930f
    6e34:			; <UNDEFINED> instruction: 0xf7fe0300
    6e38:	blls	862ec <__assert_fail@plt+0x84d28>
    6e3c:	rscscc	pc, pc, #79	; 0x4f
    6e40:	strtmi	r4, [r0], -r9, lsr #12
    6e44:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
    6e48:	blmi	19966c <__assert_fail@plt+0x1980a8>
    6e4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e50:	blls	3e0ec0 <__assert_fail@plt+0x3df8fc>
    6e54:	qaddle	r4, sl, r1
    6e58:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
    6e5c:	b	744e4c <__assert_fail@plt+0x743888>
    6e60:	andeq	r4, r1, lr, lsl r0
    6e64:	andeq	r0, r0, r0, ror r1
    6e68:	strdeq	r3, [r1], -ip
    6e6c:	addslt	fp, r1, r0, lsr r5
    6e70:	movwls	r4, #5636	; 0x1604
    6e74:	andls	sl, r0, #3072	; 0xc00
    6e78:	ldrmi	r4, [r8], -pc, lsl #20
    6e7c:	movwls	r9, #3328	; 0xd00
    6e80:	blmi	398070 <__assert_fail@plt+0x396aac>
    6e84:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    6e88:			; <UNDEFINED> instruction: 0xf04f930f
    6e8c:			; <UNDEFINED> instruction: 0xf7fe0300
    6e90:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    6e94:	strtmi	r3, [r9], -r0, lsl #4
    6e98:			; <UNDEFINED> instruction: 0xf7ff4620
    6e9c:	bmi	2465d8 <__assert_fail@plt+0x245014>
    6ea0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    6ea4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6ea8:	subsmi	r9, sl, pc, lsl #22
    6eac:	andslt	sp, r1, r1, lsl #2
    6eb0:			; <UNDEFINED> instruction: 0xf7fabd30
    6eb4:	svclt	0x0000e9f2
    6eb8:	andeq	r3, r1, r8, asr #31
    6ebc:	andeq	r0, r0, r0, ror r1
    6ec0:	andeq	r3, r1, r6, lsr #31
    6ec4:	strmi	r4, [r1], -sl, lsl #12
    6ec8:			; <UNDEFINED> instruction: 0xf7ff2000
    6ecc:	svclt	0x0000bfa5
    6ed0:			; <UNDEFINED> instruction: 0x460cb410
    6ed4:			; <UNDEFINED> instruction: 0x46014613
    6ed8:	andcs	r4, r0, r2, lsr #12
    6edc:	blmi	145058 <__assert_fail@plt+0x143a94>
    6ee0:	svclt	0x00c4f7ff
    6ee4:	mvnsmi	lr, sp, lsr #18
    6ee8:	bmi	758748 <__assert_fail@plt+0x757184>
    6eec:	ldcmi	0, cr11, [sp], {142}	; 0x8e
    6ef0:	blmi	758910 <__assert_fail@plt+0x75734c>
    6ef4:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    6ef8:			; <UNDEFINED> instruction: 0xf5044688
    6efc:	cfstrsge	mvf7, [r1, #-512]	; 0xfffffe00
    6f00:	ldmdbeq	r7!, {r0, r1, r4, r6, r7, fp, ip, lr}^
    6f04:	stfeqd	f7, [ip], {13}
    6f08:	ldreq	pc, [pc], -r6
    6f0c:	movwls	r6, #55323	; 0xd81b
    6f10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6f14:	strgt	ip, [pc, #-3087]	; 630d <__assert_fail@plt+0x4d49>
    6f18:	strgt	ip, [pc, #-3087]	; 6311 <__assert_fail@plt+0x4d4d>
    6f1c:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    6f20:	andeq	lr, pc, r5, lsl #17
    6f24:			; <UNDEFINED> instruction: 0xf85cab01
    6f28:	strbmi	r5, [r2], -r7, lsr #32
    6f2c:	andcs	r4, r0, r1, ror r6
    6f30:	vst1.8	{d15-d16}, [r6 :128], r5
    6f34:			; <UNDEFINED> instruction: 0xf00443e4
    6f38:	adcsmi	r0, r4, r1, lsl #8
    6f3c:			; <UNDEFINED> instruction: 0xf84c406c
    6f40:			; <UNDEFINED> instruction: 0xf7ff4027
    6f44:	bmi	286530 <__assert_fail@plt+0x284f6c>
    6f48:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6f4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6f50:	subsmi	r9, sl, sp, lsl #22
    6f54:	andlt	sp, lr, r2, lsl #2
    6f58:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6f5c:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6f60:	andeq	r3, r1, r4, asr pc
    6f64:	andeq	r4, r1, r2, lsr r2
    6f68:	andeq	r0, r0, r0, ror r1
    6f6c:	strdeq	r3, [r1], -lr
    6f70:			; <UNDEFINED> instruction: 0xf04f460a
    6f74:			; <UNDEFINED> instruction: 0xf7ff31ff
    6f78:	svclt	0x0000bfb5
    6f7c:			; <UNDEFINED> instruction: 0xf04f223a
    6f80:			; <UNDEFINED> instruction: 0xf7ff31ff
    6f84:	svclt	0x0000bfaf
    6f88:			; <UNDEFINED> instruction: 0xf7ff223a
    6f8c:	svclt	0x0000bfab
    6f90:	mvnsmi	lr, sp, lsr #18
    6f94:	bmi	6989dc <__assert_fail@plt+0x697418>
    6f98:	blmi	6b3208 <__assert_fail@plt+0x6b1c44>
    6f9c:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    6fa0:	strtmi	r4, [r0], -ip, ror #12
    6fa4:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, sp, pc}^
    6fa8:	tstls	r9, #1769472	; 0x1b0000
    6fac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6fb0:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    6fb4:	strgt	ip, [pc, #-3087]	; 63ad <__assert_fail@plt+0x4de9>
    6fb8:			; <UNDEFINED> instruction: 0xf8ddcc0f
    6fbc:	strgt	ip, [pc, #-64]	; 6f84 <__assert_fail@plt+0x59c0>
    6fc0:	streq	lr, [ip], -pc, ror #20
    6fc4:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    6fc8:	strvs	pc, [r0], #6
    6fcc:	streq	lr, [ip], #-2692	; 0xfffff57c
    6fd0:	stm	r5, {r4, sl, ip, pc}
    6fd4:	blge	347018 <__assert_fail@plt+0x345a54>
    6fd8:	rscscc	pc, pc, #79	; 0x4f
    6fdc:	ldrtmi	r4, [r8], -r1, asr #12
    6fe0:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    6fe4:	blmi	1d980c <__assert_fail@plt+0x1d8248>
    6fe8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6fec:	blls	66105c <__assert_fail@plt+0x65fa98>
    6ff0:	qaddle	r4, sl, r2
    6ff4:	pop	{r1, r3, r4, ip, sp, pc}
    6ff8:			; <UNDEFINED> instruction: 0xf7fa81f0
    6ffc:	svclt	0x0000e94e
    7000:	andeq	r3, r1, sl, lsr #29
    7004:	andeq	r0, r0, r0, ror r1
    7008:	andeq	r3, r1, r0, ror #28
    700c:	mvnsmi	lr, sp, lsr #18
    7010:	ldcmi	0, cr11, [lr], {144}	; 0x90
    7014:			; <UNDEFINED> instruction: 0xf8df460f
    7018:			; <UNDEFINED> instruction: 0x4616c078
    701c:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
    7020:	strvc	pc, [r0], #1284	; 0x504
    7024:	ldrbtmi	r9, [ip], #1
    7028:	stcgt	6, cr4, [pc], {158}	; 0x9e
    702c:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    7030:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    7034:	svclt	0x00182e00
    7038:			; <UNDEFINED> instruction: 0xf8dd2f00
    703c:	stmdavs	sp!, {r2, lr, pc}
    7040:			; <UNDEFINED> instruction: 0xf04f950f
    7044:	strbmi	r0, [r5], -r0, lsl #10
    7048:	cfstr32gt	mvfx12, [pc], {15}
    704c:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    7050:			; <UNDEFINED> instruction: 0xf04f000f
    7054:	strls	r0, [r3], #-1034	; 0xfffffbf6
    7058:	andeq	lr, pc, r5, lsl #17
    705c:	bls	5bb0b4 <__assert_fail@plt+0x5b9af0>
    7060:	ldrbtmi	r4, [r1], -r3, asr #12
    7064:	stmib	sp, {r5, r6, r9, sl, lr}^
    7068:			; <UNDEFINED> instruction: 0xf7ff760d
    706c:	bmi	2c6408 <__assert_fail@plt+0x2c4e44>
    7070:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    7074:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7078:	subsmi	r9, sl, pc, lsl #22
    707c:	andslt	sp, r0, r2, lsl #2
    7080:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7084:	stmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7088:	b	1fc5078 <__assert_fail@plt+0x1fc3ab4>
    708c:	andeq	r4, r1, ip, lsl #2
    7090:	andeq	r3, r1, r2, lsr #28
    7094:	andeq	r0, r0, r0, ror r1
    7098:	ldrdeq	r3, [r1], -r6
    709c:	addlt	fp, r2, r0, lsl r5
    70a0:	ldrbtcc	pc, [pc], #79	; 70a8 <__assert_fail@plt+0x5ae4>	; <UNPREDICTABLE>
    70a4:			; <UNDEFINED> instruction: 0xf7ff9400
    70a8:			; <UNDEFINED> instruction: 0xb002ffb1
    70ac:	svclt	0x0000bd10
    70b0:	addlt	fp, r2, r0, lsl r5
    70b4:	ldrmi	r4, [r3], -ip, lsl #12
    70b8:	strtmi	r4, [r2], -r1, lsl #12
    70bc:			; <UNDEFINED> instruction: 0xf04f2000
    70c0:	strls	r3, [r0], #-1279	; 0xfffffb01
    70c4:			; <UNDEFINED> instruction: 0xffa2f7ff
    70c8:	ldclt	0, cr11, [r0, #-8]
    70cc:	addlt	fp, r3, r0, lsr r5
    70d0:	ldrmi	r4, [r4], -sp, lsl #12
    70d4:	movwls	r4, #1537	; 0x601
    70d8:	strtmi	r4, [r3], -sl, lsr #12
    70dc:			; <UNDEFINED> instruction: 0xf7ff2000
    70e0:	mullt	r3, r5, pc	; <UNPREDICTABLE>
    70e4:	svclt	0x0000bd30
    70e8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    70ec:	strt	r3, [r3], #772	; 0x304
    70f0:	andeq	r3, r1, sl, lsr #30
    70f4:	strmi	r4, [sl], -r5, lsl #22
    70f8:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    70fc:	movwcc	r4, #17924	; 0x4604
    7100:	andcs	r4, r0, r1, lsr #12
    7104:	blmi	145280 <__assert_fail@plt+0x143cbc>
    7108:	svclt	0x0000e496
    710c:	andeq	r3, r1, sl, lsl pc
    7110:			; <UNDEFINED> instruction: 0xf04f4b02
    7114:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    7118:	str	r3, [sp], #772	; 0x304
    711c:	strdeq	r3, [r1], -lr
    7120:	strmi	r4, [r1], -r3, lsl #22
    7124:	rscscc	pc, pc, #79	; 0x4f
    7128:	ldrbtmi	r2, [fp], #-0
    712c:	str	r3, [r3], #772	; 0x304
    7130:	andeq	r3, r1, sl, ror #29
    7134:	mvnsmi	lr, sp, lsr #18
    7138:			; <UNDEFINED> instruction: 0xf6c72600
    713c:			; <UNDEFINED> instruction: 0x468076f0
    7140:	ldrmi	r4, [r5], -pc, lsl #12
    7144:	ldrtmi	r4, [r9], -sl, lsr #12
    7148:			; <UNDEFINED> instruction: 0xf7fa4640
    714c:	mcrne	8, 0, lr, cr4, cr8, {2}
    7150:			; <UNDEFINED> instruction: 0xf7fada0e
    7154:	stmdavs	r3, {r3, r5, r6, r8, fp, sp, lr, pc}
    7158:	rscsle	r2, r3, r4, lsl #22
    715c:			; <UNDEFINED> instruction: 0x463542b5
    7160:	andcs	fp, r0, #148, 30	; 0x250
    7164:	blcs	58f970 <__assert_fail@plt+0x58e3ac>
    7168:	andcs	fp, r0, #24, 30	; 0x60
    716c:	mvnle	r2, r0, lsl #20
    7170:	pop	{r5, r9, sl, lr}
    7174:	svclt	0x000081f0
    7178:			; <UNDEFINED> instruction: 0x460cb538
    717c:	tstcs	r0, r2, lsr #12
    7180:			; <UNDEFINED> instruction: 0xf7fa4605
    7184:	tstlt	r0, r6, lsl #19
    7188:	andcc	r1, r1, r0, asr #22
    718c:			; <UNDEFINED> instruction: 0x4620bd38
    7190:	svclt	0x0000bd38
    7194:	ldrblt	r2, [r0, #-2050]!	; 0xfffff7fe
    7198:	stmdble	r1, {r2, r9, sl, lr}
    719c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    71a0:			; <UNDEFINED> instruction: 0xff82f000
    71a4:			; <UNDEFINED> instruction: 0xf7fa4606
    71a8:			; <UNDEFINED> instruction: 0x4605e93e
    71ac:	ldrtmi	r4, [r4], -r0, lsr #12
    71b0:			; <UNDEFINED> instruction: 0xf7fa682e
    71b4:			; <UNDEFINED> instruction: 0x4620e9f6
    71b8:	ldcllt	0, cr6, [r0, #-184]!	; 0xffffff48
    71bc:	strdlt	fp, [r9], r0
    71c0:	strmi	r4, [r4], -r1, lsl #31
    71c4:			; <UNDEFINED> instruction: 0x560ee9dd
    71c8:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    71cc:	andls	sp, r0, #73	; 0x49
    71d0:	movwls	r4, #6782	; 0x1a7e
    71d4:	ldrbtmi	r4, [sl], #-1547	; 0xfffff9f5
    71d8:			; <UNDEFINED> instruction: 0xf7fa2101
    71dc:	ldmdbmi	ip!, {r2, r4, r6, r8, fp, sp, lr, pc}^
    71e0:	andcs	r2, r0, r5, lsl #4
    71e4:			; <UNDEFINED> instruction: 0xf7fa4479
    71e8:	bmi	1ec1338 <__assert_fail@plt+0x1ebfd74>
    71ec:	sfmvc	f7, 3, [r3], #256	; 0x100
    71f0:	ldmpl	sl!, {r0, r8, sp}
    71f4:	andgt	pc, r0, sp, asr #17
    71f8:	strtmi	r4, [r0], -r3, lsl #12
    71fc:	stmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7200:	andcs	r4, r5, #1916928	; 0x1d4000
    7204:	ldrbtmi	r2, [r9], #-0
    7208:	stmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    720c:			; <UNDEFINED> instruction: 0xf7fa4621
    7210:			; <UNDEFINED> instruction: 0x2e09e9b0
    7214:	sbcshi	pc, r3, r0, lsl #4
    7218:			; <UNDEFINED> instruction: 0xf006e8df
    721c:	blmi	e91ea8 <__assert_fail@plt+0xe908e4>
    7220:	stflss	f7, [r6, #376]	; 0x178
    7224:	stmdbmi	sp!, {r1, r2, r4, r5, r7, r8, sl}^
    7228:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    722c:			; <UNDEFINED> instruction: 0xf7fa2000
    7230:	ldmib	r5, {r1, r2, r3, r5, fp, sp, lr, pc}^
    7234:	strmi	r1, [r2], -r7, lsl #12
    7238:	ldmib	r5, {r5, r9, sl, lr}^
    723c:	strls	r3, [r7], -r5, lsl #8
    7240:	tstls	r6, lr, lsr #18
    7244:	strls	r6, [r5], #-2281	; 0xfffff717
    7248:	movwls	r6, #18604	; 0x48ac
    724c:	stmib	sp, {r0, r1, r3, r5, r6, fp, sp, lr}^
    7250:	tstcs	r1, r2, lsl #12
    7254:	strcc	lr, [r0], #-2509	; 0xfffff633
    7258:			; <UNDEFINED> instruction: 0xf7fa682b
    725c:	andlt	lr, r9, r4, lsl r9
    7260:	movwls	fp, #3568	; 0xdf0
    7264:	bmi	1798ab8 <__assert_fail@plt+0x17974f4>
    7268:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    726c:	stmdb	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7270:	ldmdbmi	ip, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    7274:	andcs	r2, r0, r5, lsl #4
    7278:			; <UNDEFINED> instruction: 0xf7fa4479
    727c:	stmdavs	fp!, {r3, fp, sp, lr, pc}
    7280:	strmi	r2, [r2], -r1, lsl #2
    7284:	andlt	r4, r9, r0, lsr #12
    7288:	ldrhtmi	lr, [r0], #141	; 0x8d
    728c:	ldmlt	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7290:	andcs	r4, r5, #1392640	; 0x154000
    7294:	ldrbtmi	r2, [r9], #-0
    7298:	svc	0x00f8f7f9
    729c:	stmdavs	fp!, {r1, r2, r3, r5, r6, fp, sp, lr}
    72a0:	strls	r2, [lr], -r1, lsl #2
    72a4:	strtmi	r4, [r0], -r2, lsl #12
    72a8:	pop	{r0, r3, ip, sp, pc}
    72ac:			; <UNDEFINED> instruction: 0xf7fa40f0
    72b0:	stmdbmi	lr, {r0, r1, r2, r5, r6, r7, fp, ip, sp, pc}^
    72b4:	andcs	r2, r0, r5, lsl #4
    72b8:			; <UNDEFINED> instruction: 0xf7f94479
    72bc:	ldmib	r5, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    72c0:	stmdavs	fp!, {r0, r8, r9, sl, sp, lr}
    72c4:	stmib	sp, {r0, r8, sp}^
    72c8:	strmi	r6, [r2], -lr, lsl #14
    72cc:	andlt	r4, r9, r0, lsr #12
    72d0:	ldrhtmi	lr, [r0], #141	; 0x8d
    72d4:	ldmlt	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72d8:	andcs	r4, r5, #1130496	; 0x114000
    72dc:	ldrbtmi	r2, [r9], #-0
    72e0:	svc	0x00d4f7f9
    72e4:	ldrdvs	lr, [r2, -r5]
    72e8:	tstls	r2, fp, ror #16
    72ec:	stmib	sp, {r0, r8, sp}^
    72f0:	stmdavs	fp!, {r9, sl, ip, sp}
    72f4:	strtmi	r4, [r0], -r2, lsl #12
    72f8:	stmia	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72fc:	ldmdbmi	sp!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    7300:	andcs	r2, r0, r5, lsl #4
    7304:			; <UNDEFINED> instruction: 0xf7f94479
    7308:	ldmib	r5, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    730c:	strmi	r1, [r2], -r3, lsl #12
    7310:	ldmib	r5, {r5, r9, sl, lr}^
    7314:	stmib	sp, {r0, sl, ip, sp}^
    7318:	tstcs	r1, r2, lsl #12
    731c:	strcc	lr, [r0], #-2509	; 0xfffff633
    7320:			; <UNDEFINED> instruction: 0xf7fa682b
    7324:			; <UNDEFINED> instruction: 0xe79ae8b0
    7328:	andcs	r4, r5, #835584	; 0xcc000
    732c:	ldrbtmi	r2, [r9], #-0
    7330:	svc	0x00acf7f9
    7334:	movwvs	lr, #18901	; 0x49d5
    7338:	strtmi	r4, [r0], -r2, lsl #12
    733c:	ldrdmi	lr, [r2, -r5]
    7340:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    7344:	strne	lr, [r2], -sp, asr #19
    7348:	stmib	sp, {r0, r8, sp}^
    734c:	stmdavs	fp!, {sl, ip, sp}
    7350:	ldm	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7354:	stmdbmi	r9!, {r0, r1, r7, r8, r9, sl, sp, lr, pc}
    7358:	andcs	r2, r0, r5, lsl #4
    735c:			; <UNDEFINED> instruction: 0xf7f94479
    7360:	ldmib	r5, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    7364:	ldmib	r5, {r0, r2, r8, r9, sl, ip, sp}^
    7368:	strls	r1, [r5, -r3, lsl #12]
    736c:	strtmi	r4, [r0], -r2, lsl #12
    7370:	movwls	r6, #18604	; 0x48ac
    7374:	stmib	sp, {r0, r1, r3, r5, r6, fp, sp, lr}^
    7378:	tstcs	r1, r2, lsl #12
    737c:	strcc	lr, [r0], #-2509	; 0xfffff633
    7380:			; <UNDEFINED> instruction: 0xf7fa682b
    7384:	strb	lr, [sl, -r0, lsl #17]!
    7388:	andcs	r4, r5, #475136	; 0x74000
    738c:	ldrbtmi	r2, [r9], #-0
    7390:	svc	0x007cf7f9
    7394:	ldrdvc	lr, [r6, -r5]
    7398:	movwvs	lr, #18901	; 0x49d5
    739c:	stmiavs	r9!, {r1, r2, r8, ip, pc}^
    73a0:	strmi	r9, [r2], -r5, lsl #14
    73a4:	stmiavs	ip!, {r5, r9, sl, lr}
    73a8:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    73ac:	strne	lr, [r2], -sp, asr #19
    73b0:	stmib	sp, {r0, r8, sp}^
    73b4:	stmdavs	fp!, {sl, ip, sp}
    73b8:	stmda	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    73bc:	ldmdbmi	r1, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    73c0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    73c4:	svclt	0x0000e732
    73c8:	andeq	r3, r1, r0, lsl #25
    73cc:	andeq	r2, r0, r2, asr pc
    73d0:	andeq	r2, r0, r8, asr pc
    73d4:	muleq	r0, ip, r1
    73d8:	andeq	r2, r0, sl, lsr pc
    73dc:	andeq	r3, r0, lr, ror #1
    73e0:	andeq	r2, r0, sl, asr #29
    73e4:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    73e8:	andeq	r2, r0, r6, lsl #31
    73ec:	andeq	r2, r0, ip, ror pc
    73f0:	andeq	r2, r0, r2, ror pc
    73f4:	andeq	r2, r0, ip, ror #30
    73f8:	andeq	r2, r0, r6, ror #30
    73fc:	andeq	r2, r0, r0, ror #30
    7400:	andeq	r2, r0, sl, asr pc
    7404:	andeq	r2, r0, sl, lsl #31
    7408:	strdlt	fp, [r3], r0
    740c:	ldmdavs	ip!, {r3, r8, r9, sl, fp, ip, pc}
    7410:			; <UNDEFINED> instruction: 0x463db134
    7414:			; <UNDEFINED> instruction: 0xf8552400
    7418:	strcc	r6, [r1], #-3844	; 0xfffff0fc
    741c:	mvnsle	r2, r0, lsl #28
    7420:	strvc	lr, [r0], #-2509	; 0xfffff633
    7424:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    7428:	ldcllt	0, cr11, [r0, #12]!
    742c:	strdlt	fp, [pc], r0
    7430:	mcrge	13, 0, r4, cr2, cr1, {0}
    7434:	ldrbtmi	r4, [sp], #-3089	; 0xfffff3ef
    7438:	stmdbpl	ip!, {r2, r4, r8, r9, sl, fp, ip, pc}
    743c:	strls	r6, [sp], #-2084	; 0xfffff7dc
    7440:	streq	pc, [r0], #-79	; 0xffffffb1
    7444:			; <UNDEFINED> instruction: 0xf8572400
    7448:			; <UNDEFINED> instruction: 0xf8465b04
    744c:	tstlt	r5, r4, lsl #30
    7450:	cfstrscs	mvf3, [sl], {1}
    7454:	strls	sp, [r1], #-503	; 0xfffffe09
    7458:	strls	sl, [r0], #-3075	; 0xfffff3fd
    745c:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    7460:	blmi	199c84 <__assert_fail@plt+0x1986c0>
    7464:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7468:	blls	3614d8 <__assert_fail@plt+0x35ff14>
    746c:	qaddle	r4, sl, r1
    7470:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    7474:	svc	0x0010f7f9
    7478:	andeq	r3, r1, r2, lsl sl
    747c:	andeq	r0, r0, r0, ror r1
    7480:	andeq	r3, r1, r4, ror #19
    7484:	ldrblt	fp, [r0, #1032]!	; 0x408
    7488:	ldcmi	0, cr11, [r5, #-568]	; 0xfffffdc8
    748c:	ldcmi	14, cr10, [r5], {19}
    7490:	ldrbtmi	sl, [sp], #-3842	; 0xfffff0fe
    7494:	blcc	1455f4 <__assert_fail@plt+0x144030>
    7498:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    749c:			; <UNDEFINED> instruction: 0xf04f940d
    74a0:	strcs	r0, [r0], #-1024	; 0xfffffc00
    74a4:			; <UNDEFINED> instruction: 0xf8569602
    74a8:			; <UNDEFINED> instruction: 0xf8475b04
    74ac:	tstlt	r5, r4, lsl #30
    74b0:	cfstrscs	mvf3, [sl], {1}
    74b4:	strls	sp, [r1], #-503	; 0xfffffe09
    74b8:	strls	sl, [r0], #-3075	; 0xfffff3fd
    74bc:	mrc2	7, 3, pc, cr14, cr15, {7}
    74c0:	blmi	219cec <__assert_fail@plt+0x218728>
    74c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    74c8:	blls	361538 <__assert_fail@plt+0x35ff74>
    74cc:	qaddle	r4, sl, r4
    74d0:	pop	{r1, r2, r3, ip, sp, pc}
    74d4:	strdlt	r4, [r1], -r0
    74d8:			; <UNDEFINED> instruction: 0xf7f94770
    74dc:	svclt	0x0000eede
    74e0:			; <UNDEFINED> instruction: 0x000139b6
    74e4:	andeq	r0, r0, r0, ror r1
    74e8:	andeq	r3, r1, r4, lsl #19
    74ec:	andcs	r4, r5, #20, 18	; 0x50000
    74f0:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    74f4:	ldcmi	0, cr2, [r3], {-0}
    74f8:	mcr	7, 6, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    74fc:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
    7500:			; <UNDEFINED> instruction: 0x4601447a
    7504:			; <UNDEFINED> instruction: 0xf7f92001
    7508:	ldmdbmi	r0, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    750c:	andcs	r2, r0, r5, lsl #4
    7510:			; <UNDEFINED> instruction: 0xf7f94479
    7514:	blmi	3c300c <__assert_fail@plt+0x3c1a48>
    7518:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
    751c:			; <UNDEFINED> instruction: 0x4601447a
    7520:			; <UNDEFINED> instruction: 0xf7f92001
    7524:	stmdbmi	ip, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    7528:	andcs	r2, r0, r5, lsl #4
    752c:			; <UNDEFINED> instruction: 0xf7f94479
    7530:	blmi	2c2ff0 <__assert_fail@plt+0x2c1a2c>
    7534:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    7538:	ldmdavs	r9, {r4, lr}
    753c:	ldmdalt	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7540:	muleq	r0, r6, lr
    7544:	andeq	r3, r1, sl, asr #18
    7548:	andeq	r2, r0, r4, lsr sl
    754c:	muleq	r0, r0, lr
    7550:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    7554:	ldrdeq	r2, [r0], -r4
    7558:	andeq	r2, r0, r8, lsl #29
    755c:	andeq	r0, r0, r8, lsl #3
    7560:			; <UNDEFINED> instruction: 0x4604b510
    7564:	svc	0x0016f7f9
    7568:	svclt	0x00183c00
    756c:	stmdacs	r0, {r0, sl, sp}
    7570:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    7574:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
    7578:			; <UNDEFINED> instruction: 0xf8caf000
    757c:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    7580:			; <UNDEFINED> instruction: 0xbc01fba0
    7584:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    7588:	movwcs	fp, #7960	; 0x1f18
    758c:	svceq	0x0000f1bb
    7590:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
    7594:			; <UNDEFINED> instruction: 0xf000fb01
    7598:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    759c:	svclt	0x00e0f7ff
    75a0:			; <UNDEFINED> instruction: 0xf8b6f000
    75a4:	svclt	0x00dcf7ff
    75a8:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
    75ac:	movwcs	fp, #7960	; 0x1f18
    75b0:	svclt	0x00182900
    75b4:	ldmdblt	r3, {r8, r9, sp}^
    75b8:			; <UNDEFINED> instruction: 0xf7f9460c
    75bc:	cdpne	14, 2, cr14, cr1, cr6, {4}
    75c0:	tstcs	r1, r8, lsl pc
    75c4:	svclt	0x00182800
    75c8:	stmdblt	r1!, {r8, sp}
    75cc:			; <UNDEFINED> instruction: 0xf7f9bd10
    75d0:	andcs	lr, r0, ip, lsr #28
    75d4:			; <UNDEFINED> instruction: 0xf000bd10
    75d8:	svclt	0x0000f89b
    75dc:	blx	fe874ac6 <__assert_fail@plt+0xfe873502>
    75e0:	cfsh64ne	mvdx4, mvdx11, #2
    75e4:	movwcs	fp, #7960	; 0x1f18
    75e8:	blle	1925f0 <__assert_fail@plt+0x19102c>
    75ec:	blx	b5aa2 <__assert_fail@plt+0xb44de>
    75f0:	pop	{r0, r8, ip, sp, lr, pc}
    75f4:			; <UNDEFINED> instruction: 0xf7ff4038
    75f8:			; <UNDEFINED> instruction: 0xf000bfd7
    75fc:	svclt	0x0000f889
    7600:			; <UNDEFINED> instruction: 0x460fb5f8
    7604:	ldrmi	r6, [r5], -ip, lsl #16
    7608:	orrslt	r4, r8, r6, lsl #12
    760c:	subspl	pc, r4, r5, asr #4
    7610:	vmov.i32	d20, #1358954496	; 0x51000000
    7614:			; <UNDEFINED> instruction: 0xf0005055
    7618:	adcmi	pc, r0, #4800	; 0x12c0
    761c:			; <UNDEFINED> instruction: 0x1c63d914
    7620:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
    7624:			; <UNDEFINED> instruction: 0xf104fb05
    7628:	eorsvs	r4, ip, r0, lsr r6
    762c:	ldrhtmi	lr, [r8], #141	; 0x8d
    7630:	svclt	0x00baf7ff
    7634:	blx	fe933b8e <__assert_fail@plt+0xfe9325ca>
    7638:	cdpne	2, 1, cr1, cr3, cr5, {0}
    763c:	movwcs	fp, #7960	; 0x1f18
    7640:	blle	51a48 <__assert_fail@plt+0x50484>
    7644:	rscle	r2, sp, r0, lsl #22
    7648:			; <UNDEFINED> instruction: 0xf862f000
    764c:	subcs	r4, r0, r1, lsl r6
    7650:	stc2	0, cr15, [lr, #-0]
    7654:	svclt	0x00942d40
    7658:	mcrrne	6, 0, r4, r4, cr4
    765c:	svclt	0x0000e7eb
    7660:	strmi	fp, [fp], -r8, lsl #10
    7664:	cmnlt	r8, r9, lsl #16
    7668:	subspl	pc, r4, #1342177284	; 0x50000004
    766c:	subspl	pc, r5, #1342177292	; 0x5000000c
    7670:	andsle	r4, r0, #268435465	; 0x10000009
    7674:	bl	8e7a4 <__assert_fail@plt+0x8d1e0>
    7678:	andsvs	r0, r9, r1, asr r1
    767c:			; <UNDEFINED> instruction: 0x4008e8bd
    7680:	svclt	0x0092f7ff
    7684:	tstle	r5, r0, lsl #18
    7688:	andsvs	r2, r9, r0, asr #2
    768c:			; <UNDEFINED> instruction: 0x4008e8bd
    7690:	svclt	0x008af7ff
    7694:			; <UNDEFINED> instruction: 0xf000daf1
    7698:	svclt	0x0000f83b
    769c:	addlt	fp, r3, r0, lsl #10
    76a0:			; <UNDEFINED> instruction: 0xf7ff9001
    76a4:	bls	87420 <__assert_fail@plt+0x85e5c>
    76a8:	andlt	r2, r3, r0, lsl #2
    76ac:	bl	145828 <__assert_fail@plt+0x144264>
    76b0:	mcrlt	7, 6, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
    76b4:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    76b8:			; <UNDEFINED> instruction: 0xbc01fba0
    76bc:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    76c0:	movwcs	fp, #7960	; 0x1f18
    76c4:	svceq	0x0000f1bb
    76c8:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
    76cc:	ldcl	7, cr15, [r8, #-996]!	; 0xfffffc1c
    76d0:	pop	{r3, r8, ip, sp, pc}
    76d4:			; <UNDEFINED> instruction: 0xf0008800
    76d8:	svclt	0x0000f81b
    76dc:	addlt	fp, r3, r0, lsl #10
    76e0:	strmi	r9, [r8], -r1
    76e4:			; <UNDEFINED> instruction: 0xf7ff9100
    76e8:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    76ec:	andlt	r2, r3, r0, lsl #2
    76f0:	bl	14586c <__assert_fail@plt+0x1442a8>
    76f4:	stclt	7, cr15, [sl, #996]!	; 0x3e4
    76f8:			; <UNDEFINED> instruction: 0x4604b510
    76fc:	mcr	7, 4, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    7700:	strtmi	r4, [r0], -r1, lsl #12
    7704:	pop	{r0, r8, ip, sp}
    7708:			; <UNDEFINED> instruction: 0xf7ff4010
    770c:	svclt	0x0000bfe7
    7710:	andcs	fp, r5, #8, 10	; 0x2000000
    7714:	andcs	r4, r0, r9, lsl #22
    7718:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    771c:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    7720:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    7724:	ldc	7, cr15, [r2, #996]!	; 0x3e4
    7728:	tstcs	r0, r7, lsl #20
    772c:			; <UNDEFINED> instruction: 0x4603447a
    7730:			; <UNDEFINED> instruction: 0xf7f94620
    7734:			; <UNDEFINED> instruction: 0xf7f9ee18
    7738:	svclt	0x0000ef28
    773c:	andeq	r3, r1, lr, lsr #14
    7740:	muleq	r0, r0, r1
    7744:	andeq	r2, r0, r8, lsl #26
    7748:	andeq	r2, r0, r0, lsr #17
    774c:	svcmi	0x00f0e92d
    7750:	bmi	ffa99198 <__assert_fail@plt+0xffa97bd4>
    7754:	blmi	ffa98fd8 <__assert_fail@plt+0xffa97a14>
    7758:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    775c:	svceq	0x0024f1b8
    7760:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    7764:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7768:			; <UNDEFINED> instruction: 0xf04f9301
    776c:	vcgt.s8	d0, d0, d0
    7770:	strmi	r8, [r3], r7, lsr #3
    7774:	stmdbcs	r0, {r1, r2, r3, r9, sl, lr}
    7778:			; <UNDEFINED> instruction: 0xf7f9d046
    777c:	movwcs	lr, #3668	; 0xe54
    7780:	strmi	r6, [r4], -r3
    7784:	mcr	7, 1, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    7788:	mulcc	r0, fp, r8
    778c:	stmdavs	r0, {r0, r3, r4, r6, r9, sl, lr}
    7790:			; <UNDEFINED> instruction: 0xf811e001
    7794:			; <UNDEFINED> instruction: 0xf8303f01
    7798:			; <UNDEFINED> instruction: 0xf4155013
    779c:	mvnsle	r5, r0, lsl #10
    77a0:	eorle	r2, pc, sp, lsr #22
    77a4:	ldrtmi	r4, [r1], -r2, asr #12
    77a8:			; <UNDEFINED> instruction: 0xf7f94658
    77ac:			; <UNDEFINED> instruction: 0xf8d6ee24
    77b0:	ldrbmi	r9, [r9]
    77b4:	andsle	r4, sp, r0, lsl #13
    77b8:	ldmiblt	sp!, {r0, r2, r5, fp, sp, lr}
    77bc:	svceq	0x0000f1ba
    77c0:			; <UNDEFINED> instruction: 0xf899d005
    77c4:			; <UNDEFINED> instruction: 0xf1bbb000
    77c8:			; <UNDEFINED> instruction: 0xf0400f00
    77cc:			; <UNDEFINED> instruction: 0xf8c780b2
    77d0:	bmi	ff3277d8 <__assert_fail@plt+0xff326214>
    77d4:	ldrbtmi	r4, [sl], #-3018	; 0xfffff436
    77d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    77dc:	subsmi	r9, sl, r1, lsl #22
    77e0:	msrhi	SPSR_fs, r0, asr #32
    77e4:	andlt	r4, r3, r8, lsr #12
    77e8:	svchi	0x00f0e8bd
    77ec:	tstle	r9, r2, lsr #26
    77f0:	strb	r2, [r3, r1, lsl #10]!
    77f4:	svceq	0x0000f1ba
    77f8:			; <UNDEFINED> instruction: 0xf89bd004
    77fc:			; <UNDEFINED> instruction: 0xf1bbb000
    7800:	tstle	r3, r0, lsl #30
    7804:	strb	r2, [r4, r4, lsl #10]!
    7808:	ldr	r4, [r6, lr, ror #12]!
    780c:			; <UNDEFINED> instruction: 0x46504659
    7810:	ldcl	7, cr15, [ip, #996]!	; 0x3e4
    7814:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7818:	rscsle	r2, r3, r0, lsl #16
    781c:	strbeq	pc, [r5], #-427	; 0xfffffe55	; <UNPREDICTABLE>
    7820:	ldmdale	r9, {r0, r1, r2, r3, r5, sl, fp, sp}
    7824:			; <UNDEFINED> instruction: 0xf004e8df
    7828:	ldmdane	r8, {r3, r4, r6, fp, ip}^
    782c:	ldmdane	r8, {r3, r4, fp, ip}^
    7830:	ldmdapl	r8, {r3, r4, r6, fp, ip}
    7834:	ldmdapl	r8, {r3, r4, fp, ip}
    7838:	ldmdane	r8, {r3, r4, fp, ip}
    783c:	ldmdane	r8, {r3, r4, r6, fp, ip, lr}
    7840:	ldmdane	r8, {r3, r4, fp, ip}
    7844:	ldmdane	r8, {r3, r4, fp, ip}
    7848:	ldmdane	r8, {r3, r4, fp, ip}^
    784c:	ldmdane	r8, {r3, r4, fp, ip}^
    7850:	ldmdane	r8, {r3, r4, r6, fp, ip}
    7854:	ldmdapl	r8, {r3, r4, fp, ip}
    7858:	vst1.8	{d18-d21}, [pc], r1
    785c:			; <UNDEFINED> instruction: 0xf1ab6380
    7860:			; <UNDEFINED> instruction: 0xf1bb0b42
    7864:	stmdale	fp!, {r0, r2, r4, r5, r8, r9, sl, fp}^
    7868:			; <UNDEFINED> instruction: 0xf01be8df
    786c:	rsbeq	r0, sl, r7, lsl r1
    7870:	tsteq	pc, sl, rrx
    7874:	rsceq	r0, ip, sl, rrx
    7878:	rsbeq	r0, sl, sl, rrx
    787c:	tsteq	pc, sl, rrx
    7880:	adcseq	r0, r7, sl, rrx
    7884:	rsbeq	r0, sl, sl, rrx
    7888:	rsbeq	r0, sl, sp, lsl r1
    788c:	rsbeq	r0, sl, sl, rrx
    7890:	rsbeq	r0, sl, r8, lsr #1
    7894:	rsbeq	r0, sl, sl, rrx
    7898:	addeq	r0, r9, sl, rrx
    789c:	rsbeq	r0, sl, r9, ror r0
    78a0:	rsbeq	r0, sl, sl, rrx
    78a4:	rsbeq	r0, sl, sl, rrx
    78a8:	rsbeq	r0, sl, sl, rrx
    78ac:	sbceq	r0, lr, r0, ror r0
    78b0:	rsbeq	r0, sl, sl, rrx
    78b4:	rsceq	r0, ip, sl, rrx
    78b8:	rsbeq	r0, sl, sl, rrx
    78bc:	tsteq	pc, sl, rrx
    78c0:	adcseq	r0, r7, sl, rrx
    78c4:	rsbeq	r0, sl, sl, rrx
    78c8:	rsbeq	r0, sl, sl, rrx
    78cc:	rsbeq	r0, sl, sl, rrx
    78d0:	rsbeq	r0, sl, r8, lsr #1
    78d4:	tsteq	r1, sl, rrx
    78d8:	teqcs	r0, r0, asr r6
    78dc:	ldc	7, cr15, [r6, #996]	; 0x3e4
    78e0:	adcsle	r2, r9, r0, lsl #16
    78e4:	mulcc	r1, r9, r8
    78e8:			; <UNDEFINED> instruction: 0xf0002b44
    78ec:	blcs	1a67c80 <__assert_fail@plt+0x1a666bc>
    78f0:	sbchi	pc, r2, r0
    78f4:			; <UNDEFINED> instruction: 0xf0002b42
    78f8:	stccs	0, cr8, [pc], #-884	; 758c <__assert_fail@plt+0x5fc8>
    78fc:	ldm	pc, {r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    7900:	svcne	0x008ef004
    7904:	svcne	0x001f1f9e
    7908:	svcne	0x00691f7a
    790c:	svcne	0x001f4a1f
    7910:	svcne	0x001f5a1f
    7914:	blcs	ecf598 <__assert_fail@plt+0xecdfd4>
    7918:	svcne	0x001f1f1f
    791c:	ldrcs	r1, [pc], #-3871	; 7924 <__assert_fail@plt+0x6360>
    7920:	svcne	0x001f1f9c
    7924:	svcne	0x001f1f9e
    7928:	svcne	0x00691f7a
    792c:	svcne	0x001f1f1f
    7930:			; <UNDEFINED> instruction: 0x46595a1f
    7934:			; <UNDEFINED> instruction: 0xf7f94650
    7938:	stmdacs	r0, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    793c:	svcge	0x006ef47f
    7940:	streq	pc, [r2, #-69]	; 0xffffffbb
    7944:	andhi	pc, r0, r7, asr #17
    7948:	andcs	lr, r1, #17563648	; 0x10c0000
    794c:	bicspl	lr, r8, #389120	; 0x5f000
    7950:	b	13fbe8c <__assert_fail@plt+0x13fa8c8>
    7954:	subs	r2, r7, r8, asr #16
    7958:	vst1.8	{d18-d21}, [pc], r1
    795c:	smlabbcs	r7, r0, r3, r6
    7960:	blx	fe8d096a <__assert_fail@plt+0xfe8cf3a6>
    7964:	stmdacs	r0, {r3, lr, pc}
    7968:	adcshi	pc, fp, r0, asr #32
    796c:			; <UNDEFINED> instruction: 0xf808fb03
    7970:	mvnsle	r3, r1, lsl #18
    7974:	sub	r4, r7, r5, lsr #6
    7978:	vst1.8	{d18-d21}, [pc], r1
    797c:	smlabbcs	r8, r0, r3, r6
    7980:	blx	fe8d098a <__assert_fail@plt+0xfe8cf3c6>
    7984:	stmdacs	r0, {r3, lr, pc}
    7988:	adchi	pc, pc, r0, asr #32
    798c:			; <UNDEFINED> instruction: 0xf808fb03
    7990:	mvnsle	r3, r1, lsl #18
    7994:	andcs	lr, r1, #62390272	; 0x3b80000
    7998:	strvs	pc, [r0], #1103	; 0x44f
    799c:	andcs	r2, r0, r5, lsl #6
    79a0:	smlatbgt	r8, r4, fp, pc	; <UNPREDICTABLE>
    79a4:			; <UNDEFINED> instruction: 0xf0402900
    79a8:	blx	127c42 <__assert_fail@plt+0x12667e>
    79ac:	blcc	859d4 <__assert_fail@plt+0x84410>
    79b0:	movwmi	sp, #20982	; 0x51f6
    79b4:	andcs	lr, r1, #40	; 0x28
    79b8:	orrvs	pc, r0, #1325400064	; 0x4f000000
    79bc:	strcs	r2, [r0], #-260	; 0xfffffefc
    79c0:	andgt	pc, r8, r3, lsr #23
    79c4:			; <UNDEFINED> instruction: 0xf0402800
    79c8:	blx	e7be2 <__assert_fail@plt+0xe661e>
    79cc:	stmdbcc	r1, {r3, fp, ip, sp, lr, pc}
    79d0:			; <UNDEFINED> instruction: 0xe7cfd1f6
    79d4:	vst1.8	{d18-d21}, [pc], r1
    79d8:	blx	fe8e07e2 <__assert_fail@plt+0xfe8df21e>
    79dc:	ldmdblt	r1!, {r3, r8}
    79e0:			; <UNDEFINED> instruction: 0xf808fb03
    79e4:	smlatbeq	r8, r3, fp, pc	; <UNPREDICTABLE>
    79e8:			; <UNDEFINED> instruction: 0xf808fb03
    79ec:	strcs	fp, [r1, #-353]	; 0xfffffe9f
    79f0:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    79f4:	andcs	lr, r1, #8
    79f8:	strvs	pc, [r0], #1103	; 0x44f
    79fc:	movwne	pc, #35748	; 0x8ba4	; <UNPREDICTABLE>
    7a00:	mvnsle	r2, r0, lsl #22
    7a04:			; <UNDEFINED> instruction: 0xf808fb04
    7a08:	movweq	lr, #11017	; 0x2b09
    7a0c:			; <UNDEFINED> instruction: 0xf8196033
    7a10:	blcs	13a20 <__assert_fail@plt+0x1245c>
    7a14:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
    7a18:	streq	pc, [r2, #-69]	; 0xffffffbb
    7a1c:	andcs	lr, r1, #225443840	; 0xd700000
    7a20:	strvs	pc, [r0], #1103	; 0x44f
    7a24:	andcs	r2, r0, r6, lsl #6
    7a28:	smlatbgt	r8, r4, fp, pc	; <UNPREDICTABLE>
    7a2c:	cmple	r4, r0, lsl #18
    7a30:			; <UNDEFINED> instruction: 0xf808fb04
    7a34:	mvnsle	r3, r1, lsl #22
    7a38:	andcs	lr, r1, #49020928	; 0x2ec0000
    7a3c:	andcs	lr, r1, #228, 14	; 0x3900000
    7a40:	orrvs	pc, r0, #1325400064	; 0x4f000000
    7a44:	andne	pc, r8, r3, lsr #23
    7a48:	svclt	0x00181e01
    7a4c:	bllt	1c0fe58 <__assert_fail@plt+0x1c0e894>
    7a50:			; <UNDEFINED> instruction: 0xf808fb03
    7a54:	andne	pc, r8, r3, lsr #23
    7a58:	svclt	0x00181e01
    7a5c:	bllt	c0fe68 <__assert_fail@plt+0xc0e8a4>
    7a60:			; <UNDEFINED> instruction: 0xf808fb03
    7a64:	andne	pc, r8, r3, lsr #23
    7a68:			; <UNDEFINED> instruction: 0xf808fb03
    7a6c:	svclt	0x00181e01
    7a70:	stmiblt	r0!, {r0, r8, sp}^
    7a74:	strb	r4, [r7, sp, lsl #6]
    7a78:	mulcs	r2, r9, r8
    7a7c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    7a80:	svclt	0x00142a42
    7a84:	andcs	r2, r3, #268435456	; 0x10000000
    7a88:	ldrmi	lr, [ip], -r9, ror #13
    7a8c:			; <UNDEFINED> instruction: 0xf1b8e7b6
    7a90:	blle	feb0b698 <__assert_fail@plt+0xfeb0a0d4>
    7a94:	stmdaeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    7a98:	b	1801978 <__assert_fail@plt+0x18003b4>
    7a9c:			; <UNDEFINED> instruction: 0xd1a65398
    7aa0:	stmcs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    7aa4:			; <UNDEFINED> instruction: 0x461ce7b0
    7aa8:			; <UNDEFINED> instruction: 0x461ce778
    7aac:			; <UNDEFINED> instruction: 0xf04fe7ba
    7ab0:			; <UNDEFINED> instruction: 0xe7df38ff
    7ab4:	vst1.8	{d18-d21}, [pc], r2
    7ab8:			; <UNDEFINED> instruction: 0xe6d0737a
    7abc:	bl	ffb45aa8 <__assert_fail@plt+0xffb444e4>
    7ac0:	subscs	r4, r4, #17408	; 0x4400
    7ac4:	ldmdami	r2, {r0, r4, r8, fp, lr}
    7ac8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7acc:			; <UNDEFINED> instruction: 0xf7f94478
    7ad0:	strcs	lr, [r1], #-3450	; 0xfffff286
    7ad4:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7ad8:	andcs	lr, r1, r9, ror r7
    7adc:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7ae0:	strcs	lr, [r1], #-1960	; 0xfffff858
    7ae4:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7ae8:	strcs	lr, [r1], #-1858	; 0xfffff8be
    7aec:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7af0:	andcs	lr, r1, lr, asr #14
    7af4:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    7af8:	svclt	0x0000e759
    7afc:	andeq	r3, r1, lr, ror #13
    7b00:	andeq	r0, r0, r0, ror r1
    7b04:	andeq	r3, r1, r2, ror r6
    7b08:	andeq	r2, r0, r8, lsr #19
    7b0c:	andeq	r2, r0, r2, ror r9
    7b10:	andeq	r2, r0, ip, ror r9
    7b14:	ldrblt	fp, [r0, #-1038]!	; 0xfffffbf2
    7b18:	mrrcmi	0, 8, fp, ip, cr5
    7b1c:	bmi	1732748 <__assert_fail@plt+0x1731184>
    7b20:			; <UNDEFINED> instruction: 0xf853447c
    7b24:	stmiapl	r2!, {r2, r8, r9, fp, ip}
    7b28:	andls	r6, r3, #1179648	; 0x120000
    7b2c:	andeq	pc, r0, #79	; 0x4f
    7b30:	stmdbcs	r0, {r1, r8, r9, ip, pc}
    7b34:	vhadd.s8	<illegal reg q14.5>, q0, q14
    7b38:	addsmi	r4, r1, #1610612736	; 0x60000000
    7b3c:	subsle	r4, r7, r5, lsl #12
    7b40:			; <UNDEFINED> instruction: 0xdc16290b
    7b44:			; <UNDEFINED> instruction: 0xdc352900
    7b48:	strtmi	r9, [r8], -r2, lsl #22
    7b4c:			; <UNDEFINED> instruction: 0xf7f9681a
    7b50:	strmi	lr, [r4], -r0, asr #25
    7b54:	blmi	139a498 <__assert_fail@plt+0x1398ed4>
    7b58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7b5c:	blls	e1bcc <__assert_fail@plt+0xe0608>
    7b60:			; <UNDEFINED> instruction: 0xf040405a
    7b64:			; <UNDEFINED> instruction: 0x46208091
    7b68:	pop	{r0, r2, ip, sp, pc}
    7b6c:	andlt	r4, r3, r0, ror r0
    7b70:			; <UNDEFINED> instruction: 0xf5a14770
    7b74:	blcs	2a097c <__assert_fail@plt+0x29f3b8>
    7b78:	blcs	2bdf18 <__assert_fail@plt+0x2bc954>
    7b7c:	andge	sp, r2, #228, 16	; 0xe40000
    7b80:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    7b84:			; <UNDEFINED> instruction: 0x4710441a
    7b88:			; <UNDEFINED> instruction: 0xffffffc1
    7b8c:	muleq	r0, r3, r0
    7b90:			; <UNDEFINED> instruction: 0xffffffc1
    7b94:			; <UNDEFINED> instruction: 0xffffffc1
    7b98:			; <UNDEFINED> instruction: 0xffffffc1
    7b9c:			; <UNDEFINED> instruction: 0xffffffc1
    7ba0:			; <UNDEFINED> instruction: 0xffffffc1
    7ba4:			; <UNDEFINED> instruction: 0xffffffc1
    7ba8:	muleq	r0, r3, r0
    7bac:			; <UNDEFINED> instruction: 0xffffffc1
    7bb0:	muleq	r0, r3, r0
    7bb4:	blcs	28f4e8 <__assert_fail@plt+0x28df24>
    7bb8:	andge	sp, r2, #12976128	; 0xc60000
    7bbc:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    7bc0:			; <UNDEFINED> instruction: 0x4710441a
    7bc4:	andeq	r0, r0, r7, asr r0
    7bc8:			; <UNDEFINED> instruction: 0xffffff85
    7bcc:	andeq	r0, r0, r7, asr r0
    7bd0:			; <UNDEFINED> instruction: 0xffffff85
    7bd4:			; <UNDEFINED> instruction: 0xffffff85
    7bd8:			; <UNDEFINED> instruction: 0xffffff85
    7bdc:			; <UNDEFINED> instruction: 0xffffff85
    7be0:			; <UNDEFINED> instruction: 0xffffff85
    7be4:	andeq	r0, r0, r7, asr r0
    7be8:			; <UNDEFINED> instruction: 0xffffff85
    7bec:	andeq	r0, r0, r7, asr r0
    7bf0:	ldcne	14, cr4, [ip, #-164]	; 0xffffff5c
    7bf4:	ldrbtmi	r6, [lr], #-2074	; 0xfffff7e6
    7bf8:	ldmdavs	r3!, {r1, sl, ip, pc}
    7bfc:	blle	452804 <__assert_fail@plt+0x451240>
    7c00:			; <UNDEFINED> instruction: 0xf7f99201
    7c04:	cdpne	12, 0, cr14, cr4, cr6, {3}
    7c08:	movwcs	sp, #6957	; 0x1b2d
    7c0c:			; <UNDEFINED> instruction: 0xe7a16033
    7c10:			; <UNDEFINED> instruction: 0xf7f99a0a
    7c14:			; <UNDEFINED> instruction: 0x4604ec5e
    7c18:			; <UNDEFINED> instruction: 0x4628e79c
    7c1c:	mrrc	7, 15, pc, r8, cr9	; <UNPREDICTABLE>
    7c20:	ldr	r4, [r7, r4, lsl #12]
    7c24:			; <UNDEFINED> instruction: 0xf7f92100
    7c28:	mcrne	12, 0, lr, cr4, cr4, {2}
    7c2c:	ldmdavs	r3!, {r1, r4, r7, r8, r9, fp, ip, lr, pc}
    7c30:	orrle	r3, pc, r1, lsl #6
    7c34:	strtmi	r2, [r0], -r1, lsl #2
    7c38:	mcrr	7, 15, pc, sl, cr9	; <UNPREDICTABLE>
    7c3c:	blle	1cf44c <__assert_fail@plt+0x1cde88>
    7c40:	andeq	pc, r1, #66	; 0x42
    7c44:	strtmi	r2, [r0], -r2, lsl #2
    7c48:	mcrr	7, 15, pc, r2, cr9	; <UNPREDICTABLE>
    7c4c:	orrle	r3, r1, r1
    7c50:	bl	ffa45c3c <__assert_fail@plt+0xffa44678>
    7c54:	strtmi	r4, [r0], -r5, lsl #12
    7c58:			; <UNDEFINED> instruction: 0xf04f682e
    7c5c:			; <UNDEFINED> instruction: 0xf7f934ff
    7c60:	eorvs	lr, lr, r0, lsr #25
    7c64:			; <UNDEFINED> instruction: 0xf7f9e776
    7c68:	bls	82be8 <__assert_fail@plt+0x81624>
    7c6c:	blcs	5a1c80 <__assert_fail@plt+0x5a06bc>
    7c70:	strtmi	sp, [r8], -fp, asr #3
    7c74:			; <UNDEFINED> instruction: 0xf7f92100
    7c78:	cdpne	12, 0, cr14, cr4, cr12, {1}
    7c7c:			; <UNDEFINED> instruction: 0xf04fbfa4
    7c80:	ldrshtvs	r3, [r3], -pc
    7c84:			; <UNDEFINED> instruction: 0xe765dad6
    7c88:	bl	1c5c74 <__assert_fail@plt+0x1c46b0>
    7c8c:	andeq	r3, r1, r8, lsr #6
    7c90:	andeq	r0, r0, r0, ror r1
    7c94:	strdeq	r3, [r1], -r0
    7c98:	andeq	r3, r1, r2, ror #12
    7c9c:			; <UNDEFINED> instruction: 0x4604b510
    7ca0:	smlawblt	r8, r2, r0, fp
    7ca4:	bl	fe0c5c90 <__assert_fail@plt+0xfe0c46cc>
    7ca8:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    7cac:	strle	r0, [r5], #-1499	; 0xfffffa25
    7cb0:	andlt	r4, r2, r0, lsr #12
    7cb4:			; <UNDEFINED> instruction: 0x4010e8bd
    7cb8:	blt	fe9c5ca4 <__assert_fail@plt+0xfe9c46e0>
    7cbc:	andcs	r2, r0, #1073741824	; 0x40000000
    7cc0:	strtmi	r2, [r0], -r0, lsl #6
    7cc4:			; <UNDEFINED> instruction: 0xf0009100
    7cc8:			; <UNDEFINED> instruction: 0x4620f81b
    7ccc:	pop	{r1, ip, sp, pc}
    7cd0:			; <UNDEFINED> instruction: 0xf7f94010
    7cd4:	svclt	0x0000ba99
    7cd8:	andcc	lr, r4, #208, 18	; 0x340000
    7cdc:	stmdale	ip, {r1, r3, r4, r7, r9, lr}
    7ce0:	ldmib	r0, {r1, fp, sp, lr}^
    7ce4:	ldrbeq	r1, [r2, #769]	; 0x301
    7ce8:	movweq	lr, #7075	; 0x1ba3
    7cec:	bvs	ff0b79f8 <__assert_fail@plt+0xff0b6434>
    7cf0:	bne	14a25fc <__assert_fail@plt+0x14a1038>
    7cf4:			; <UNDEFINED> instruction: 0x4618189b
    7cf8:	andcs	r4, r0, r0, ror r7
    7cfc:	svclt	0x00004770
    7d00:	addlt	fp, r4, r0, ror r5
    7d04:	strne	lr, [r1, #-2512]	; 0xfffff630
    7d08:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
    7d0c:	andle	r4, r6, sp, lsl #5
    7d10:	strls	r4, [r8], -r0, lsr #12
    7d14:	pop	{r2, ip, sp, pc}
    7d18:			; <UNDEFINED> instruction: 0xf7f94070
    7d1c:	ldmib	r0, {r0, r4, r6, r7, r8, r9, fp, ip, sp, pc}^
    7d20:	addmi	r1, sp, #4, 10	; 0x1000000
    7d24:	bvs	117c4fc <__assert_fail@plt+0x117af38>
    7d28:	mvnsle	r2, r0, lsl #26
    7d2c:	movwcs	lr, #10701	; 0x29cd
    7d30:	bl	fe845d1c <__assert_fail@plt+0xfe844758>
    7d34:	movwcs	lr, #10717	; 0x29dd
    7d38:			; <UNDEFINED> instruction: 0xf7f99600
    7d3c:			; <UNDEFINED> instruction: 0x460beaf0
    7d40:			; <UNDEFINED> instruction: 0x46021c59
    7d44:			; <UNDEFINED> instruction: 0xf1b2bf08
    7d48:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
    7d4c:	strtmi	r6, [r8], -r1, lsr #16
    7d50:	tstcs	r4, #196, 18	; 0x310000
    7d54:	tsteq	r0, r1, lsr #32	; <UNPREDICTABLE>
    7d58:	andlt	r6, r4, r1, lsr #32
    7d5c:			; <UNDEFINED> instruction: 0xf04fbd70
    7d60:	udf	#41743	; 0xa30f
    7d64:			; <UNDEFINED> instruction: 0x460fb5f0
    7d68:			; <UNDEFINED> instruction: 0x46164916
    7d6c:	addlt	r4, r3, r6, lsl sl
    7d70:			; <UNDEFINED> instruction: 0x466c4479
    7d74:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    7d78:			; <UNDEFINED> instruction: 0xf04f9201
    7d7c:	mrslt	r0, R8_usr
    7d80:	ldrtmi	r4, [r2], -r4, lsl #12
    7d84:			; <UNDEFINED> instruction: 0x46204639
    7d88:	b	ff9c5d74 <__assert_fail@plt+0xff9c47b0>
    7d8c:	svclt	0x00182e00
    7d90:	svceq	0x0003f110
    7d94:	stmdale	sl, {r0, r2, r9, sl, lr}
    7d98:	blmi	2da5d0 <__assert_fail@plt+0x2d900c>
    7d9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7da0:	blls	61e10 <__assert_fail@plt+0x6084c>
    7da4:	qaddle	r4, sl, fp
    7da8:	andlt	r4, r3, r8, lsr #12
    7dac:	strdcs	fp, [r0], -r0
    7db0:			; <UNDEFINED> instruction: 0xf832f000
    7db4:	mvnle	r2, r0, lsl #16
    7db8:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    7dbc:	strb	r6, [fp, r3, lsr #32]!
    7dc0:	b	1ac5dac <__assert_fail@plt+0x1ac47e8>
    7dc4:	ldrdeq	r3, [r1], -r8
    7dc8:	andeq	r0, r0, r0, ror r1
    7dcc:	andeq	r3, r1, ip, lsr #1
    7dd0:			; <UNDEFINED> instruction: 0x4604b570
    7dd4:	b	feec5dc0 <__assert_fail@plt+0xfeec47fc>
    7dd8:	strtmi	r4, [r0], -r6, lsl #12
    7ddc:	b	ac5dc8 <__assert_fail@plt+0xac4804>
    7de0:	strtmi	r4, [r0], -r5, lsl #12
    7de4:	bl	16c5dd0 <__assert_fail@plt+0x16c480c>
    7de8:	ldmdblt	r5, {r2, r9, sl, lr}^
    7dec:	ldmdblt	lr!, {r3, r4, r5, r8, ip, sp, pc}^
    7df0:	bl	645ddc <__assert_fail@plt+0x644818>
    7df4:	stccc	8, cr6, [r9], {4}
    7df8:			; <UNDEFINED> instruction: 0xf04fbf18
    7dfc:			; <UNDEFINED> instruction: 0x462034ff
    7e00:	stmdblt	r8!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7e04:	bl	3c5df0 <__assert_fail@plt+0x3c482c>
    7e08:			; <UNDEFINED> instruction: 0xf04f6004
    7e0c:	udf	#25423	; 0x634f
    7e10:	ldrbtcc	pc, [pc], #79	; 7e18 <__assert_fail@plt+0x6854>	; <UNPREDICTABLE>
    7e14:	svclt	0x0000e7f3
    7e18:	tstcs	r0, r8, lsl #10
    7e1c:	bl	17c5e08 <__assert_fail@plt+0x17c4844>
    7e20:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    7e24:	tstle	r3, r3, asr #22
    7e28:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
    7e2c:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    7e30:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    7e34:	ldmib	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e38:	svclt	0x00183800
    7e3c:	stclt	0, cr2, [r8, #-4]
    7e40:	stclt	0, cr2, [r8, #-4]
    7e44:	andeq	r2, r0, sl, asr #12
    7e48:	andcs	fp, lr, r8, lsl #10
    7e4c:	bl	17c5e38 <__assert_fail@plt+0x17c4874>
    7e50:	stmdavc	r3, {r4, r8, ip, sp, pc}
    7e54:	stfltd	f3, [r8, #-108]	; 0xffffff94
    7e58:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    7e5c:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    7e60:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    7e64:	andeq	r2, r0, sl, lsr #12
    7e68:	andeq	r2, r0, r4, lsr #12
    7e6c:	tstcs	r0, #8, 10	; 0x2000000
    7e70:	andle	r1, ip, #192, 16	; 0xc00000
    7e74:	b	fe3c5e60 <__assert_fail@plt+0xfe3c489c>
    7e78:			; <UNDEFINED> instruction: 0xf100b148
    7e7c:			; <UNDEFINED> instruction: 0xf0220208
    7e80:	andcc	r0, r8, #-268435456	; 0xf0000000
    7e84:			; <UNDEFINED> instruction: 0x46101a13
    7e88:	stccc	8, cr15, [r1], {2}
    7e8c:	andcs	fp, r0, #8, 26	; 0x200
    7e90:	stclt	6, cr4, [r8, #-64]	; 0xffffffc0
    7e94:	strlt	r0, [r8, #-1858]	; 0xfffff8be
    7e98:	streq	sp, [r3, -r9, lsl #2]
    7e9c:	cfstrslt	mvf13, [r8, #-0]
    7ea0:	stccc	8, cr15, [r1], {16}
    7ea4:	pop	{r6, r7, r9, fp, ip}
    7ea8:			; <UNDEFINED> instruction: 0xf7f94008
    7eac:			; <UNDEFINED> instruction: 0xf7f9b9bb
    7eb0:	svclt	0x0000eb6c
    7eb4:			; <UNDEFINED> instruction: 0x4604b510
    7eb8:	stmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ebc:	blle	11ec4 <__assert_fail@plt+0x10900>
    7ec0:			; <UNDEFINED> instruction: 0x4620bd10
    7ec4:	b	345eb0 <__assert_fail@plt+0x3448ec>
    7ec8:			; <UNDEFINED> instruction: 0xf080fab0
    7ecc:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    7ed0:			; <UNDEFINED> instruction: 0x460bb538
    7ed4:	strmi	r6, [ip], -sl, asr #16
    7ed8:	blne	44602c <__assert_fail@plt+0x444a68>
    7edc:	addsmi	r4, r9, #5242880	; 0x500000
    7ee0:	andvs	fp, r1, r8, lsl pc
    7ee4:	bvc	8fbf04 <__assert_fail@plt+0x8fa940>
    7ee8:	eorvc	r6, fp, #106	; 0x6a
    7eec:	stmiavs	r3!, {r0, r1, r3, r8, ip, sp, pc}^
    7ef0:	ldclt	0, cr6, [r8, #-940]!	; 0xfffffc54
    7ef4:	tsteq	r0, #0, 2	; <UNPREDICTABLE>
    7ef8:			; <UNDEFINED> instruction: 0xf7f94618
    7efc:	stmdavs	r2!, {r1, r3, r5, r7, r8, fp, sp, lr, pc}^
    7f00:	ldrb	r6, [r0, r8, lsr #32]!
    7f04:			; <UNDEFINED> instruction: 0xf0004b05
    7f08:	stmdbeq	r0, {r0, r1, r2, r3, r4, r9}^
    7f0c:			; <UNDEFINED> instruction: 0xf853447b
    7f10:	sbcsmi	r0, r0, r0, lsr #32
    7f14:	andeq	pc, r1, r0
    7f18:	svclt	0x00004770
    7f1c:	andeq	r2, r0, r0, lsl #11
    7f20:	blmi	151a874 <__assert_fail@plt+0x15192b0>
    7f24:	push	{r1, r3, r4, r5, r6, sl, lr}
    7f28:			; <UNDEFINED> instruction: 0xb09047f0
    7f2c:			; <UNDEFINED> instruction: 0x460458d3
    7f30:	ldrdls	pc, [r4, #-143]	; 0xffffff71
    7f34:	movwls	r6, #63515	; 0xf81b
    7f38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7f3c:	ldmib	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f40:	stmdacs	r1, {r0, r3, r4, r5, r6, r7, sl, lr}
    7f44:	strtmi	sp, [r0], -pc, lsl #16
    7f48:	b	16c5f34 <__assert_fail@plt+0x16c4970>
    7f4c:	bmi	12d9768 <__assert_fail@plt+0x12d81a4>
    7f50:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
    7f54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7f58:	subsmi	r9, sl, pc, lsl #22
    7f5c:			; <UNDEFINED> instruction: 0x4628d174
    7f60:	pop	{r4, ip, sp, pc}
    7f64:			; <UNDEFINED> instruction: 0xf10d87f0
    7f68:	movwcs	r0, #2056	; 0x808
    7f6c:	movwls	r4, #9757	; 0x261d
    7f70:	andscc	pc, r0, sp, lsl #17
    7f74:			; <UNDEFINED> instruction: 0xf88d461e
    7f78:			; <UNDEFINED> instruction: 0xf10d3004
    7f7c:			; <UNDEFINED> instruction: 0xf8c80a20
    7f80:	strcs	r3, [r1, -r4]
    7f84:	mulcc	r4, sp, r8
    7f88:	stmiblt	fp!, {r0, r2, sl, ip, pc}^
    7f8c:	stmdavc	r3!, {r2, r3, r4, r5, r9, fp, lr}
    7f90:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    7f94:	andseq	pc, pc, #3
    7f98:			; <UNDEFINED> instruction: 0xf851095b
    7f9c:	sbcsmi	r3, r3, r3, lsr #32
    7fa0:	ldrle	r0, [r4, #-2009]!	; 0xfffff827
    7fa4:	stmdavc	r4!, {r1, r2, r8, r9, sl, ip, pc}
    7fa8:	andsvc	pc, ip, sp, lsl #17
    7fac:	cfstrscs	mvf9, [r0], {8}
    7fb0:	stcls	0, cr13, [r5], {205}	; 0xcd
    7fb4:	strcc	r9, [r1, #-2822]	; 0xfffff4fa
    7fb8:	andsvs	pc, r0, sp, lsl #17
    7fbc:			; <UNDEFINED> instruction: 0xf89d441c
    7fc0:	strls	r3, [r5], #-4
    7fc4:	rscle	r2, r1, r0, lsl #22
    7fc8:	ldmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7fcc:	strtmi	r4, [r0], -r1, lsl #12
    7fd0:			; <UNDEFINED> instruction: 0xf8d2f7ff
    7fd4:	strtmi	r4, [r1], -r3, asr #12
    7fd8:	ldrbmi	r4, [r0], -r2, lsl #12
    7fdc:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    7fe0:	andls	r1, r6, r2, asr #24
    7fe4:	stcne	0, cr13, [r3], {26}
    7fe8:	stcls	0, cr13, [r8], {29}
    7fec:			; <UNDEFINED> instruction: 0x9c05b928
    7ff0:	stmdavc	r3!, {r1, r2, r8, r9, sl, ip, pc}
    7ff4:			; <UNDEFINED> instruction: 0x9c08bb53
    7ff8:	strbmi	fp, [r0], -ip, lsl #23
    7ffc:	andsvc	pc, ip, sp, lsl #17
    8000:	ldmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8004:	sbcsle	r2, r2, r0, lsl #16
    8008:	andvs	pc, r4, sp, lsl #17
    800c:	strbmi	lr, [r0], -pc, asr #15
    8010:	stmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8014:			; <UNDEFINED> instruction: 0xf88db178
    8018:	ldrb	r7, [r5, r4]
    801c:	strls	r9, [r6, -r5, lsl #24]
    8020:	andsvs	pc, ip, sp, lsl #17
    8024:	stcls	7, cr14, [r5], {198}	; 0xc6
    8028:			; <UNDEFINED> instruction: 0xf7f94620
    802c:			; <UNDEFINED> instruction: 0xf88de9ea
    8030:	andls	r6, r6, ip, lsl r0
    8034:	blmi	501f34 <__assert_fail@plt+0x500970>
    8038:	ldmdbmi	r3, {r1, r2, r4, r7, r9, sp}
    803c:	ldrbtmi	r4, [fp], #-2067	; 0xfffff7ed
    8040:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8044:	b	fefc6030 <__assert_fail@plt+0xfefc4a6c>
    8048:	stmdb	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    804c:	adcscs	r4, r2, #16, 22	; 0x4000
    8050:	ldmdami	r1, {r4, r8, fp, lr}
    8054:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8058:			; <UNDEFINED> instruction: 0xf7f94478
    805c:	blmi	402b34 <__assert_fail@plt+0x401570>
    8060:	stmdbmi	pc, {r0, r1, r4, r5, r7, r9, sp}	; <UNPREDICTABLE>
    8064:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    8068:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    806c:	b	feac6058 <__assert_fail@plt+0xfeac4a94>
    8070:	andeq	r2, r1, r4, lsr #30
    8074:	andeq	r0, r0, r0, ror r1
    8078:	andeq	r2, r1, r8, lsl #30
    807c:	strdeq	r2, [r1], -r6
    8080:	andeq	r0, r0, ip, ror #2
    8084:	andeq	r2, r0, lr, ror #8
    8088:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    808c:			; <UNDEFINED> instruction: 0x00001fba
    8090:	andeq	r2, r0, r8, asr r4
    8094:	andeq	r1, r0, r6, lsl #31
    8098:			; <UNDEFINED> instruction: 0x00001fbc
    809c:	andeq	r2, r0, r6, asr #8
    80a0:	andeq	r1, r0, r4, ror pc
    80a4:	andeq	r1, r0, lr, ror pc
    80a8:	tstcs	r0, r3, lsl #4
    80ac:	ldclt	7, cr15, [r2, #-1020]!	; 0xfffffc04
    80b0:	svclt	0x00081e4a
    80b4:			; <UNDEFINED> instruction: 0xf0c04770
    80b8:	addmi	r8, r8, #36, 2
    80bc:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    80c0:			; <UNDEFINED> instruction: 0xf0004211
    80c4:	blx	fec28528 <__assert_fail@plt+0xfec26f64>
    80c8:	blx	fec84ed0 <__assert_fail@plt+0xfec8390c>
    80cc:	bl	fe8c4ad8 <__assert_fail@plt+0xfe8c3514>
    80d0:			; <UNDEFINED> instruction: 0xf1c30303
    80d4:	andge	r0, r4, #2080374784	; 0x7c000000
    80d8:	movwne	lr, #15106	; 0x3b02
    80dc:	andeq	pc, r0, #79	; 0x4f
    80e0:	svclt	0x0000469f
    80e4:	andhi	pc, r0, pc, lsr #7
    80e8:	svcvc	0x00c1ebb0
    80ec:	bl	10b7cf4 <__assert_fail@plt+0x10b6730>
    80f0:	svclt	0x00280202
    80f4:	sbcvc	lr, r1, r0, lsr #23
    80f8:	svcvc	0x0081ebb0
    80fc:	bl	10b7d04 <__assert_fail@plt+0x10b6740>
    8100:	svclt	0x00280202
    8104:	addvc	lr, r1, r0, lsr #23
    8108:	svcvc	0x0041ebb0
    810c:	bl	10b7d14 <__assert_fail@plt+0x10b6750>
    8110:	svclt	0x00280202
    8114:	subvc	lr, r1, r0, lsr #23
    8118:	svcvc	0x0001ebb0
    811c:	bl	10b7d24 <__assert_fail@plt+0x10b6760>
    8120:	svclt	0x00280202
    8124:	andvc	lr, r1, r0, lsr #23
    8128:	svcvs	0x00c1ebb0
    812c:	bl	10b7d34 <__assert_fail@plt+0x10b6770>
    8130:	svclt	0x00280202
    8134:	sbcvs	lr, r1, r0, lsr #23
    8138:	svcvs	0x0081ebb0
    813c:	bl	10b7d44 <__assert_fail@plt+0x10b6780>
    8140:	svclt	0x00280202
    8144:	addvs	lr, r1, r0, lsr #23
    8148:	svcvs	0x0041ebb0
    814c:	bl	10b7d54 <__assert_fail@plt+0x10b6790>
    8150:	svclt	0x00280202
    8154:	subvs	lr, r1, r0, lsr #23
    8158:	svcvs	0x0001ebb0
    815c:	bl	10b7d64 <__assert_fail@plt+0x10b67a0>
    8160:	svclt	0x00280202
    8164:	andvs	lr, r1, r0, lsr #23
    8168:	svcpl	0x00c1ebb0
    816c:	bl	10b7d74 <__assert_fail@plt+0x10b67b0>
    8170:	svclt	0x00280202
    8174:	sbcpl	lr, r1, r0, lsr #23
    8178:	svcpl	0x0081ebb0
    817c:	bl	10b7d84 <__assert_fail@plt+0x10b67c0>
    8180:	svclt	0x00280202
    8184:	addpl	lr, r1, r0, lsr #23
    8188:	svcpl	0x0041ebb0
    818c:	bl	10b7d94 <__assert_fail@plt+0x10b67d0>
    8190:	svclt	0x00280202
    8194:	subpl	lr, r1, r0, lsr #23
    8198:	svcpl	0x0001ebb0
    819c:	bl	10b7da4 <__assert_fail@plt+0x10b67e0>
    81a0:	svclt	0x00280202
    81a4:	andpl	lr, r1, r0, lsr #23
    81a8:	svcmi	0x00c1ebb0
    81ac:	bl	10b7db4 <__assert_fail@plt+0x10b67f0>
    81b0:	svclt	0x00280202
    81b4:	sbcmi	lr, r1, r0, lsr #23
    81b8:	svcmi	0x0081ebb0
    81bc:	bl	10b7dc4 <__assert_fail@plt+0x10b6800>
    81c0:	svclt	0x00280202
    81c4:	addmi	lr, r1, r0, lsr #23
    81c8:	svcmi	0x0041ebb0
    81cc:	bl	10b7dd4 <__assert_fail@plt+0x10b6810>
    81d0:	svclt	0x00280202
    81d4:	submi	lr, r1, r0, lsr #23
    81d8:	svcmi	0x0001ebb0
    81dc:	bl	10b7de4 <__assert_fail@plt+0x10b6820>
    81e0:	svclt	0x00280202
    81e4:	andmi	lr, r1, r0, lsr #23
    81e8:	svccc	0x00c1ebb0
    81ec:	bl	10b7df4 <__assert_fail@plt+0x10b6830>
    81f0:	svclt	0x00280202
    81f4:	sbccc	lr, r1, r0, lsr #23
    81f8:	svccc	0x0081ebb0
    81fc:	bl	10b7e04 <__assert_fail@plt+0x10b6840>
    8200:	svclt	0x00280202
    8204:	addcc	lr, r1, r0, lsr #23
    8208:	svccc	0x0041ebb0
    820c:	bl	10b7e14 <__assert_fail@plt+0x10b6850>
    8210:	svclt	0x00280202
    8214:	subcc	lr, r1, r0, lsr #23
    8218:	svccc	0x0001ebb0
    821c:	bl	10b7e24 <__assert_fail@plt+0x10b6860>
    8220:	svclt	0x00280202
    8224:	andcc	lr, r1, r0, lsr #23
    8228:	svccs	0x00c1ebb0
    822c:	bl	10b7e34 <__assert_fail@plt+0x10b6870>
    8230:	svclt	0x00280202
    8234:	sbccs	lr, r1, r0, lsr #23
    8238:	svccs	0x0081ebb0
    823c:	bl	10b7e44 <__assert_fail@plt+0x10b6880>
    8240:	svclt	0x00280202
    8244:	addcs	lr, r1, r0, lsr #23
    8248:	svccs	0x0041ebb0
    824c:	bl	10b7e54 <__assert_fail@plt+0x10b6890>
    8250:	svclt	0x00280202
    8254:	subcs	lr, r1, r0, lsr #23
    8258:	svccs	0x0001ebb0
    825c:	bl	10b7e64 <__assert_fail@plt+0x10b68a0>
    8260:	svclt	0x00280202
    8264:	andcs	lr, r1, r0, lsr #23
    8268:	svcne	0x00c1ebb0
    826c:	bl	10b7e74 <__assert_fail@plt+0x10b68b0>
    8270:	svclt	0x00280202
    8274:	sbcne	lr, r1, r0, lsr #23
    8278:	svcne	0x0081ebb0
    827c:	bl	10b7e84 <__assert_fail@plt+0x10b68c0>
    8280:	svclt	0x00280202
    8284:	addne	lr, r1, r0, lsr #23
    8288:	svcne	0x0041ebb0
    828c:	bl	10b7e94 <__assert_fail@plt+0x10b68d0>
    8290:	svclt	0x00280202
    8294:	subne	lr, r1, r0, lsr #23
    8298:	svcne	0x0001ebb0
    829c:	bl	10b7ea4 <__assert_fail@plt+0x10b68e0>
    82a0:	svclt	0x00280202
    82a4:	andne	lr, r1, r0, lsr #23
    82a8:	svceq	0x00c1ebb0
    82ac:	bl	10b7eb4 <__assert_fail@plt+0x10b68f0>
    82b0:	svclt	0x00280202
    82b4:	sbceq	lr, r1, r0, lsr #23
    82b8:	svceq	0x0081ebb0
    82bc:	bl	10b7ec4 <__assert_fail@plt+0x10b6900>
    82c0:	svclt	0x00280202
    82c4:	addeq	lr, r1, r0, lsr #23
    82c8:	svceq	0x0041ebb0
    82cc:	bl	10b7ed4 <__assert_fail@plt+0x10b6910>
    82d0:	svclt	0x00280202
    82d4:	subeq	lr, r1, r0, lsr #23
    82d8:	svceq	0x0001ebb0
    82dc:	bl	10b7ee4 <__assert_fail@plt+0x10b6920>
    82e0:	svclt	0x00280202
    82e4:	andeq	lr, r1, r0, lsr #23
    82e8:			; <UNDEFINED> instruction: 0x47704610
    82ec:	andcs	fp, r1, ip, lsl #30
    82f0:	ldrbmi	r2, [r0, -r0]!
    82f4:			; <UNDEFINED> instruction: 0xf281fab1
    82f8:	andseq	pc, pc, #-2147483600	; 0x80000030
    82fc:			; <UNDEFINED> instruction: 0xf002fa20
    8300:	tstlt	r8, r0, ror r7
    8304:	rscscc	pc, pc, pc, asr #32
    8308:	stmdalt	lr, {ip, sp, lr, pc}
    830c:	rscsle	r2, r8, r0, lsl #18
    8310:	andmi	lr, r3, sp, lsr #18
    8314:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    8318:			; <UNDEFINED> instruction: 0x4006e8bd
    831c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    8320:	smlatbeq	r3, r1, fp, lr
    8324:	svclt	0x00004770
    8328:			; <UNDEFINED> instruction: 0xf04fb502
    832c:			; <UNDEFINED> instruction: 0xf7f80008
    8330:	stclt	15, cr14, [r2, #-312]	; 0xfffffec8
    8334:	mvnsmi	lr, #737280	; 0xb4000
    8338:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    833c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    8340:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    8344:	svc	0x0026f7f8
    8348:	blne	1d99544 <__assert_fail@plt+0x1d97f80>
    834c:	strhle	r1, [sl], -r6
    8350:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    8354:	svccc	0x0004f855
    8358:	strbmi	r3, [sl], -r1, lsl #8
    835c:	ldrtmi	r4, [r8], -r1, asr #12
    8360:	adcmi	r4, r6, #152, 14	; 0x2600000
    8364:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8368:	svclt	0x000083f8
    836c:	andeq	r2, r1, r6, lsr #17
    8370:	muleq	r1, ip, r8
    8374:	svclt	0x00004770
    8378:	tstcs	r0, r2, lsl #22
    837c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    8380:	ldmdalt	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8384:	andeq	r2, r1, r4, lsl #25

Disassembly of section .fini:

00008388 <.fini>:
    8388:	push	{r3, lr}
    838c:	pop	{r3, pc}
