Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 19 12:23:23 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file us_arm_control_wrapper_timing_summary_routed.rpt -pb us_arm_control_wrapper_timing_summary_routed.pb -rpx us_arm_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : us_arm_control_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 195 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/FSM_sequential_state_ff_reg[1]_rep__0/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[10]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[11]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[12]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[13]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[14]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[15]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[16]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[17]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[18]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[19]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[20]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[21]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[22]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[23]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[24]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[25]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[26]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[27]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[28]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[29]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[30]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[31]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[32]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[33]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[34]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[35]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[36]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[37]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[38]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[39]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[40]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[41]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[42]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[43]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[44]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[45]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[46]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[47]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[48]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[49]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[4]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[50]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[51]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[52]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[53]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[54]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[55]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[56]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[57]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[58]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[59]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[5]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[60]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[61]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[62]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[63]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[6]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[7]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[8]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_0_i/delay_ff_reg[9]/Q (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/FSM_sequential_state_ff_reg[1]_rep__0/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[10]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[11]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[12]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[13]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[14]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[15]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[16]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[17]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[18]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[19]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[20]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[21]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[22]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[23]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[24]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[25]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[26]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[27]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[28]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[29]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[30]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[31]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[32]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[33]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[34]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[35]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[36]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[37]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[38]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[39]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[40]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[41]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[42]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[43]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[44]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[45]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[46]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[47]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[48]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[49]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[4]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[50]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[51]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[52]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[53]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[54]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[55]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[56]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[57]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[58]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[59]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[5]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[60]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[61]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[62]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[63]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[6]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[7]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[8]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_1_i/delay_ff_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 390 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.500        0.000                      0                  860        0.180        0.000                      0                  860        4.500        0.000                       0                  1121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.500        0.000                      0                  860        0.180        0.000                      0                  860        4.500        0.000                       0                  1121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.403ns  (logic 5.153ns (61.323%)  route 3.250ns (38.677%))
  Logic Levels:           27  (CARRY4=24 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.657     5.731    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X36Y19         FDCE                                         r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.518     6.249 r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/Q
                         net (fo=3, routed)           0.890     7.139    us_sensor_0_i/echo_pulse_ff_0[6]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.263 r  us_sensor_0_i/object_det_OBUF_inst_i_80/O
                         net (fo=1, routed)           0.000     7.263    us_sensor_0_i/object_det_OBUF_inst_i_80_n_4
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.813 r  us_sensor_0_i/object_det_OBUF_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.813    us_sensor_0_i/object_det_OBUF_inst_i_60_n_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  us_sensor_0_i/object_det_OBUF_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.927    us_sensor_0_i/object_det_OBUF_inst_i_50_n_4
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  us_sensor_0_i/object_det_OBUF_inst_i_40/CO[3]
                         net (fo=1, routed)           0.009     8.050    us_sensor_0_i/object_det_OBUF_inst_i_40_n_4
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  us_sensor_0_i/object_det_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.164    us_sensor_0_i/object_det_OBUF_inst_i_30_n_4
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  us_sensor_0_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.278    us_sensor_0_i/object_det_OBUF_inst_i_20_n_4
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.392 r  us_sensor_0_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.392    us_sensor_0_i/object_det_OBUF_inst_i_10_n_4
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  us_sensor_0_i/object_det_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.506    us_sensor_0_i/object_det_OBUF_inst_i_4_n_4
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.663 r  us_sensor_0_i/object_det_OBUF_inst_i_2/CO[1]
                         net (fo=5, routed)           1.412    10.075    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_0[0]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.404 r  test_proc_i/pwm_hightime_base_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    10.404    test_proc_i/pwm_hightime_base_ff[3]_i_8_n_4
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.954 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.954    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_4
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.068 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.068    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_4
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.182 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.182    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_4
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.296 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.296    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_4
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.410 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.410    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_4
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_4
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.638 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_4
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.752    test_proc_i/pwm_hightime_base_ff_reg[31]_i_2_n_4
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    test_proc_i/pwm_hightime_base_ff_reg[35]_i_2_n_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.980    test_proc_i/pwm_hightime_base_ff_reg[39]_i_2_n_4
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.094    test_proc_i/pwm_hightime_base_ff_reg[43]_i_2_n_4
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.208 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.208    test_proc_i/pwm_hightime_base_ff_reg[47]_i_2_n_4
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.322 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    test_proc_i/pwm_hightime_base_ff_reg[51]_i_2_n_4
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.436 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.436    test_proc_i/pwm_hightime_base_ff_reg[55]_i_2_n_4
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.550 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.550    test_proc_i/pwm_hightime_base_ff_reg[59]_i_2_n_4
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.863 r  test_proc_i/pwm_hightime_base_ff_reg[63]_i_2/O[3]
                         net (fo=1, routed)           0.938    13.802    test_proc_i/in6[63]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.332    14.134 r  test_proc_i/pwm_hightime_base_ff[63]_i_1/O
                         net (fo=1, routed)           0.000    14.134    test_proc_i/pwm_hightime_base_ff[63]_i_1_n_4
    SLICE_X46Y53         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.478    15.242    test_proc_i/clk_IBUF_BUFG
    SLICE_X46Y53         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[63]/C
                         clock pessimism              0.309    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X46Y53         FDCE (Setup_fdce_C_D)        0.118    15.634    test_proc_i/pwm_hightime_base_ff_reg[63]
  -------------------------------------------------------------------
                         required time                         15.634    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 5.078ns (60.773%)  route 3.278ns (39.227%))
  Logic Levels:           27  (CARRY4=24 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.657     5.731    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X36Y19         FDCE                                         r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.518     6.249 r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/Q
                         net (fo=3, routed)           0.890     7.139    us_sensor_0_i/echo_pulse_ff_0[6]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.263 r  us_sensor_0_i/object_det_OBUF_inst_i_80/O
                         net (fo=1, routed)           0.000     7.263    us_sensor_0_i/object_det_OBUF_inst_i_80_n_4
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.813 r  us_sensor_0_i/object_det_OBUF_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.813    us_sensor_0_i/object_det_OBUF_inst_i_60_n_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  us_sensor_0_i/object_det_OBUF_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.927    us_sensor_0_i/object_det_OBUF_inst_i_50_n_4
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  us_sensor_0_i/object_det_OBUF_inst_i_40/CO[3]
                         net (fo=1, routed)           0.009     8.050    us_sensor_0_i/object_det_OBUF_inst_i_40_n_4
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  us_sensor_0_i/object_det_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.164    us_sensor_0_i/object_det_OBUF_inst_i_30_n_4
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  us_sensor_0_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.278    us_sensor_0_i/object_det_OBUF_inst_i_20_n_4
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.392 r  us_sensor_0_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.392    us_sensor_0_i/object_det_OBUF_inst_i_10_n_4
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  us_sensor_0_i/object_det_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.506    us_sensor_0_i/object_det_OBUF_inst_i_4_n_4
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.663 r  us_sensor_0_i/object_det_OBUF_inst_i_2/CO[1]
                         net (fo=5, routed)           1.412    10.075    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_0[0]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.404 r  test_proc_i/pwm_hightime_base_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    10.404    test_proc_i/pwm_hightime_base_ff[3]_i_8_n_4
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.954 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.954    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_4
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.068 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.068    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_4
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.182 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.182    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_4
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.296 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.296    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_4
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.410 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.410    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_4
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_4
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.638 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_4
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.752    test_proc_i/pwm_hightime_base_ff_reg[31]_i_2_n_4
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    test_proc_i/pwm_hightime_base_ff_reg[35]_i_2_n_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.980    test_proc_i/pwm_hightime_base_ff_reg[39]_i_2_n_4
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.094    test_proc_i/pwm_hightime_base_ff_reg[43]_i_2_n_4
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.208 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.208    test_proc_i/pwm_hightime_base_ff_reg[47]_i_2_n_4
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.322 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    test_proc_i/pwm_hightime_base_ff_reg[51]_i_2_n_4
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.436 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.436    test_proc_i/pwm_hightime_base_ff_reg[55]_i_2_n_4
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.550 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.550    test_proc_i/pwm_hightime_base_ff_reg[59]_i_2_n_4
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.789 r  test_proc_i/pwm_hightime_base_ff_reg[63]_i_2/O[2]
                         net (fo=1, routed)           0.966    13.755    test_proc_i/in6[62]
    SLICE_X46Y52         LUT3 (Prop_lut3_I0_O)        0.331    14.086 r  test_proc_i/pwm_hightime_base_ff[62]_i_1/O
                         net (fo=1, routed)           0.000    14.086    test_proc_i/pwm_hightime_base_ff[62]_i_1_n_4
    SLICE_X46Y52         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.479    15.243    test_proc_i/clk_IBUF_BUFG
    SLICE_X46Y52         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[62]/C
                         clock pessimism              0.309    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X46Y52         FDCE (Setup_fdce_C_D)        0.118    15.635    test_proc_i/pwm_hightime_base_ff_reg[62]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -14.086    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 5.064ns (60.845%)  route 3.259ns (39.155%))
  Logic Levels:           26  (CARRY4=23 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.657     5.731    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X36Y19         FDCE                                         r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.518     6.249 r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/Q
                         net (fo=3, routed)           0.890     7.139    us_sensor_0_i/echo_pulse_ff_0[6]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.263 r  us_sensor_0_i/object_det_OBUF_inst_i_80/O
                         net (fo=1, routed)           0.000     7.263    us_sensor_0_i/object_det_OBUF_inst_i_80_n_4
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.813 r  us_sensor_0_i/object_det_OBUF_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.813    us_sensor_0_i/object_det_OBUF_inst_i_60_n_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  us_sensor_0_i/object_det_OBUF_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.927    us_sensor_0_i/object_det_OBUF_inst_i_50_n_4
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  us_sensor_0_i/object_det_OBUF_inst_i_40/CO[3]
                         net (fo=1, routed)           0.009     8.050    us_sensor_0_i/object_det_OBUF_inst_i_40_n_4
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  us_sensor_0_i/object_det_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.164    us_sensor_0_i/object_det_OBUF_inst_i_30_n_4
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  us_sensor_0_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.278    us_sensor_0_i/object_det_OBUF_inst_i_20_n_4
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.392 r  us_sensor_0_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.392    us_sensor_0_i/object_det_OBUF_inst_i_10_n_4
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  us_sensor_0_i/object_det_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.506    us_sensor_0_i/object_det_OBUF_inst_i_4_n_4
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.663 r  us_sensor_0_i/object_det_OBUF_inst_i_2/CO[1]
                         net (fo=5, routed)           1.412    10.075    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_0[0]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.404 r  test_proc_i/pwm_hightime_base_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    10.404    test_proc_i/pwm_hightime_base_ff[3]_i_8_n_4
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.954 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.954    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_4
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.068 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.068    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_4
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.182 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.182    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_4
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.296 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.296    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_4
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.410 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.410    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_4
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_4
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.638 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_4
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.752    test_proc_i/pwm_hightime_base_ff_reg[31]_i_2_n_4
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    test_proc_i/pwm_hightime_base_ff_reg[35]_i_2_n_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.980    test_proc_i/pwm_hightime_base_ff_reg[39]_i_2_n_4
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.094    test_proc_i/pwm_hightime_base_ff_reg[43]_i_2_n_4
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.208 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.208    test_proc_i/pwm_hightime_base_ff_reg[47]_i_2_n_4
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.322 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    test_proc_i/pwm_hightime_base_ff_reg[51]_i_2_n_4
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.436 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.436    test_proc_i/pwm_hightime_base_ff_reg[55]_i_2_n_4
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.770 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_2/O[1]
                         net (fo=1, routed)           0.947    13.717    test_proc_i/in6[57]
    SLICE_X46Y52         LUT3 (Prop_lut3_I0_O)        0.336    14.053 r  test_proc_i/pwm_hightime_base_ff[57]_i_1/O
                         net (fo=1, routed)           0.000    14.053    test_proc_i/pwm_hightime_base_ff[57]_i_1_n_4
    SLICE_X46Y52         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.479    15.243    test_proc_i/clk_IBUF_BUFG
    SLICE_X46Y52         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[57]/C
                         clock pessimism              0.309    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X46Y52         FDCE (Setup_fdce_C_D)        0.118    15.635    test_proc_i/pwm_hightime_base_ff_reg[57]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.318ns  (logic 5.053ns (60.751%)  route 3.265ns (39.249%))
  Logic Levels:           27  (CARRY4=24 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.657     5.731    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X36Y19         FDCE                                         r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.518     6.249 r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/Q
                         net (fo=3, routed)           0.890     7.139    us_sensor_0_i/echo_pulse_ff_0[6]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.263 r  us_sensor_0_i/object_det_OBUF_inst_i_80/O
                         net (fo=1, routed)           0.000     7.263    us_sensor_0_i/object_det_OBUF_inst_i_80_n_4
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.813 r  us_sensor_0_i/object_det_OBUF_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.813    us_sensor_0_i/object_det_OBUF_inst_i_60_n_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  us_sensor_0_i/object_det_OBUF_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.927    us_sensor_0_i/object_det_OBUF_inst_i_50_n_4
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  us_sensor_0_i/object_det_OBUF_inst_i_40/CO[3]
                         net (fo=1, routed)           0.009     8.050    us_sensor_0_i/object_det_OBUF_inst_i_40_n_4
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  us_sensor_0_i/object_det_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.164    us_sensor_0_i/object_det_OBUF_inst_i_30_n_4
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  us_sensor_0_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.278    us_sensor_0_i/object_det_OBUF_inst_i_20_n_4
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.392 r  us_sensor_0_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.392    us_sensor_0_i/object_det_OBUF_inst_i_10_n_4
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  us_sensor_0_i/object_det_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.506    us_sensor_0_i/object_det_OBUF_inst_i_4_n_4
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.663 r  us_sensor_0_i/object_det_OBUF_inst_i_2/CO[1]
                         net (fo=5, routed)           1.412    10.075    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_0[0]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.404 r  test_proc_i/pwm_hightime_base_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    10.404    test_proc_i/pwm_hightime_base_ff[3]_i_8_n_4
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.954 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.954    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_4
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.068 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.068    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_4
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.182 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.182    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_4
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.296 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.296    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_4
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.410 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.410    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_4
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_4
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.638 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_4
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.752    test_proc_i/pwm_hightime_base_ff_reg[31]_i_2_n_4
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    test_proc_i/pwm_hightime_base_ff_reg[35]_i_2_n_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.980    test_proc_i/pwm_hightime_base_ff_reg[39]_i_2_n_4
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.094    test_proc_i/pwm_hightime_base_ff_reg[43]_i_2_n_4
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.208 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.208    test_proc_i/pwm_hightime_base_ff_reg[47]_i_2_n_4
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.322 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    test_proc_i/pwm_hightime_base_ff_reg[51]_i_2_n_4
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.436 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.436    test_proc_i/pwm_hightime_base_ff_reg[55]_i_2_n_4
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.550 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.550    test_proc_i/pwm_hightime_base_ff_reg[59]_i_2_n_4
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.772 r  test_proc_i/pwm_hightime_base_ff_reg[63]_i_2/O[0]
                         net (fo=1, routed)           0.953    13.725    test_proc_i/in6[60]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.323    14.048 r  test_proc_i/pwm_hightime_base_ff[60]_i_1/O
                         net (fo=1, routed)           0.000    14.048    test_proc_i/pwm_hightime_base_ff[60]_i_1_n_4
    SLICE_X46Y53         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.478    15.242    test_proc_i/clk_IBUF_BUFG
    SLICE_X46Y53         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[60]/C
                         clock pessimism              0.309    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X46Y53         FDCE (Setup_fdce_C_D)        0.118    15.634    test_proc_i/pwm_hightime_base_ff_reg[60]
  -------------------------------------------------------------------
                         required time                         15.634    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 5.174ns (62.369%)  route 3.122ns (37.631%))
  Logic Levels:           27  (CARRY4=24 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.657     5.731    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X36Y19         FDCE                                         r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.518     6.249 r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/Q
                         net (fo=3, routed)           0.890     7.139    us_sensor_0_i/echo_pulse_ff_0[6]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.263 r  us_sensor_0_i/object_det_OBUF_inst_i_80/O
                         net (fo=1, routed)           0.000     7.263    us_sensor_0_i/object_det_OBUF_inst_i_80_n_4
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.813 r  us_sensor_0_i/object_det_OBUF_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.813    us_sensor_0_i/object_det_OBUF_inst_i_60_n_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  us_sensor_0_i/object_det_OBUF_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.927    us_sensor_0_i/object_det_OBUF_inst_i_50_n_4
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  us_sensor_0_i/object_det_OBUF_inst_i_40/CO[3]
                         net (fo=1, routed)           0.009     8.050    us_sensor_0_i/object_det_OBUF_inst_i_40_n_4
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  us_sensor_0_i/object_det_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.164    us_sensor_0_i/object_det_OBUF_inst_i_30_n_4
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  us_sensor_0_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.278    us_sensor_0_i/object_det_OBUF_inst_i_20_n_4
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.392 r  us_sensor_0_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.392    us_sensor_0_i/object_det_OBUF_inst_i_10_n_4
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  us_sensor_0_i/object_det_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.506    us_sensor_0_i/object_det_OBUF_inst_i_4_n_4
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.663 r  us_sensor_0_i/object_det_OBUF_inst_i_2/CO[1]
                         net (fo=5, routed)           1.412    10.075    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_0[0]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.404 r  test_proc_i/pwm_hightime_base_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    10.404    test_proc_i/pwm_hightime_base_ff[3]_i_8_n_4
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.954 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.954    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_4
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.068 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.068    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_4
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.182 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.182    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_4
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.296 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.296    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_4
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.410 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.410    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_4
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_4
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.638 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_4
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.752    test_proc_i/pwm_hightime_base_ff_reg[31]_i_2_n_4
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    test_proc_i/pwm_hightime_base_ff_reg[35]_i_2_n_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.980    test_proc_i/pwm_hightime_base_ff_reg[39]_i_2_n_4
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.094    test_proc_i/pwm_hightime_base_ff_reg[43]_i_2_n_4
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.208 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.208    test_proc_i/pwm_hightime_base_ff_reg[47]_i_2_n_4
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.322 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    test_proc_i/pwm_hightime_base_ff_reg[51]_i_2_n_4
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.436 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.436    test_proc_i/pwm_hightime_base_ff_reg[55]_i_2_n_4
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.550 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.550    test_proc_i/pwm_hightime_base_ff_reg[59]_i_2_n_4
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.884 r  test_proc_i/pwm_hightime_base_ff_reg[63]_i_2/O[1]
                         net (fo=1, routed)           0.810    13.694    test_proc_i/in6[61]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.332    14.026 r  test_proc_i/pwm_hightime_base_ff[61]_i_1/O
                         net (fo=1, routed)           0.000    14.026    test_proc_i/pwm_hightime_base_ff[61]_i_1_n_4
    SLICE_X46Y53         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.478    15.242    test_proc_i/clk_IBUF_BUFG
    SLICE_X46Y53         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[61]/C
                         clock pessimism              0.309    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X46Y53         FDCE (Setup_fdce_C_D)        0.118    15.634    test_proc_i/pwm_hightime_base_ff_reg[61]
  -------------------------------------------------------------------
                         required time                         15.634    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.210ns  (logic 4.941ns (60.185%)  route 3.269ns (39.815%))
  Logic Levels:           26  (CARRY4=23 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.657     5.731    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X36Y19         FDCE                                         r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.518     6.249 r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/Q
                         net (fo=3, routed)           0.890     7.139    us_sensor_0_i/echo_pulse_ff_0[6]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.263 r  us_sensor_0_i/object_det_OBUF_inst_i_80/O
                         net (fo=1, routed)           0.000     7.263    us_sensor_0_i/object_det_OBUF_inst_i_80_n_4
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.813 r  us_sensor_0_i/object_det_OBUF_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.813    us_sensor_0_i/object_det_OBUF_inst_i_60_n_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  us_sensor_0_i/object_det_OBUF_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.927    us_sensor_0_i/object_det_OBUF_inst_i_50_n_4
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  us_sensor_0_i/object_det_OBUF_inst_i_40/CO[3]
                         net (fo=1, routed)           0.009     8.050    us_sensor_0_i/object_det_OBUF_inst_i_40_n_4
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  us_sensor_0_i/object_det_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.164    us_sensor_0_i/object_det_OBUF_inst_i_30_n_4
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  us_sensor_0_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.278    us_sensor_0_i/object_det_OBUF_inst_i_20_n_4
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.392 r  us_sensor_0_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.392    us_sensor_0_i/object_det_OBUF_inst_i_10_n_4
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  us_sensor_0_i/object_det_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.506    us_sensor_0_i/object_det_OBUF_inst_i_4_n_4
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.663 r  us_sensor_0_i/object_det_OBUF_inst_i_2/CO[1]
                         net (fo=5, routed)           1.412    10.075    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_0[0]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.404 r  test_proc_i/pwm_hightime_base_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    10.404    test_proc_i/pwm_hightime_base_ff[3]_i_8_n_4
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.954 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.954    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_4
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.068 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.068    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_4
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.182 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.182    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_4
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.296 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.296    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_4
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.410 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.410    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_4
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_4
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.638 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_4
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.752    test_proc_i/pwm_hightime_base_ff_reg[31]_i_2_n_4
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    test_proc_i/pwm_hightime_base_ff_reg[35]_i_2_n_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.980    test_proc_i/pwm_hightime_base_ff_reg[39]_i_2_n_4
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.094    test_proc_i/pwm_hightime_base_ff_reg[43]_i_2_n_4
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.208 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.208    test_proc_i/pwm_hightime_base_ff_reg[47]_i_2_n_4
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.322 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    test_proc_i/pwm_hightime_base_ff_reg[51]_i_2_n_4
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.436 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.436    test_proc_i/pwm_hightime_base_ff_reg[55]_i_2_n_4
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.658 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_2/O[0]
                         net (fo=1, routed)           0.957    13.615    test_proc_i/in6[56]
    SLICE_X46Y52         LUT3 (Prop_lut3_I0_O)        0.325    13.940 r  test_proc_i/pwm_hightime_base_ff[56]_i_1/O
                         net (fo=1, routed)           0.000    13.940    test_proc_i/pwm_hightime_base_ff[56]_i_1_n_4
    SLICE_X46Y52         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.479    15.243    test_proc_i/clk_IBUF_BUFG
    SLICE_X46Y52         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[56]/C
                         clock pessimism              0.309    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X46Y52         FDCE (Setup_fdce_C_D)        0.118    15.635    test_proc_i/pwm_hightime_base_ff_reg[56]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 5.039ns (62.305%)  route 3.049ns (37.695%))
  Logic Levels:           26  (CARRY4=23 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.657     5.731    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X36Y19         FDCE                                         r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.518     6.249 r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/Q
                         net (fo=3, routed)           0.890     7.139    us_sensor_0_i/echo_pulse_ff_0[6]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.263 r  us_sensor_0_i/object_det_OBUF_inst_i_80/O
                         net (fo=1, routed)           0.000     7.263    us_sensor_0_i/object_det_OBUF_inst_i_80_n_4
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.813 r  us_sensor_0_i/object_det_OBUF_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.813    us_sensor_0_i/object_det_OBUF_inst_i_60_n_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  us_sensor_0_i/object_det_OBUF_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.927    us_sensor_0_i/object_det_OBUF_inst_i_50_n_4
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  us_sensor_0_i/object_det_OBUF_inst_i_40/CO[3]
                         net (fo=1, routed)           0.009     8.050    us_sensor_0_i/object_det_OBUF_inst_i_40_n_4
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  us_sensor_0_i/object_det_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.164    us_sensor_0_i/object_det_OBUF_inst_i_30_n_4
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  us_sensor_0_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.278    us_sensor_0_i/object_det_OBUF_inst_i_20_n_4
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.392 r  us_sensor_0_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.392    us_sensor_0_i/object_det_OBUF_inst_i_10_n_4
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  us_sensor_0_i/object_det_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.506    us_sensor_0_i/object_det_OBUF_inst_i_4_n_4
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.663 r  us_sensor_0_i/object_det_OBUF_inst_i_2/CO[1]
                         net (fo=5, routed)           1.412    10.075    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_0[0]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.404 r  test_proc_i/pwm_hightime_base_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    10.404    test_proc_i/pwm_hightime_base_ff[3]_i_8_n_4
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.954 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.954    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_4
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.068 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.068    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_4
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.182 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.182    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_4
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.296 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.296    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_4
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.410 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.410    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_4
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_4
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.638 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_4
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.752    test_proc_i/pwm_hightime_base_ff_reg[31]_i_2_n_4
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    test_proc_i/pwm_hightime_base_ff_reg[35]_i_2_n_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.980    test_proc_i/pwm_hightime_base_ff_reg[39]_i_2_n_4
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.094    test_proc_i/pwm_hightime_base_ff_reg[43]_i_2_n_4
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.208 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.208    test_proc_i/pwm_hightime_base_ff_reg[47]_i_2_n_4
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.322 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    test_proc_i/pwm_hightime_base_ff_reg[51]_i_2_n_4
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.436 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.436    test_proc_i/pwm_hightime_base_ff_reg[55]_i_2_n_4
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.749 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_2/O[3]
                         net (fo=1, routed)           0.737    13.486    test_proc_i/in6[59]
    SLICE_X43Y51         LUT3 (Prop_lut3_I0_O)        0.332    13.818 r  test_proc_i/pwm_hightime_base_ff[59]_i_1/O
                         net (fo=1, routed)           0.000    13.818    test_proc_i/pwm_hightime_base_ff[59]_i_1_n_4
    SLICE_X43Y51         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.480    15.244    test_proc_i/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[59]/C
                         clock pessimism              0.309    15.553    
                         clock uncertainty           -0.035    15.518    
    SLICE_X43Y51         FDCE (Setup_fdce_C_D)        0.075    15.593    test_proc_i/pwm_hightime_base_ff_reg[59]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 us_sensor_1_i/echo_pulse_out_ff_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 4.815ns (60.789%)  route 3.106ns (39.211%))
  Logic Levels:           24  (CARRY4=21 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.788ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.714     5.788    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X54Y21         FDCE                                         r  us_sensor_1_i/echo_pulse_out_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.518     6.306 r  us_sensor_1_i/echo_pulse_out_ff_reg[14]/Q
                         net (fo=3, routed)           0.952     7.258    us_sensor_1_i/echo_pulse_ff_1[14]
    SLICE_X51Y23         LUT2 (Prop_lut2_I0_O)        0.124     7.382 r  us_sensor_1_i/object_det_OBUF_inst_i_72/O
                         net (fo=1, routed)           0.000     7.382    us_sensor_1_i/object_det_OBUF_inst_i_72_n_4
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.932 r  us_sensor_1_i/object_det_OBUF_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000     7.932    us_sensor_1_i/object_det_OBUF_inst_i_55_n_4
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  us_sensor_1_i/object_det_OBUF_inst_i_45/CO[3]
                         net (fo=1, routed)           0.009     8.055    us_sensor_1_i/object_det_OBUF_inst_i_45_n_4
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.169 r  us_sensor_1_i/object_det_OBUF_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.169    us_sensor_1_i/object_det_OBUF_inst_i_35_n_4
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  us_sensor_1_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.283    us_sensor_1_i/object_det_OBUF_inst_i_25_n_4
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.397 r  us_sensor_1_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.397    us_sensor_1_i/object_det_OBUF_inst_i_15_n_4
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.511 r  us_sensor_1_i/object_det_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.511    us_sensor_1_i/object_det_OBUF_inst_i_7_n_4
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.668 r  us_sensor_1_i/object_det_OBUF_inst_i_3/CO[1]
                         net (fo=5, routed)           1.035     9.703    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_1[0]
    SLICE_X44Y40         LUT4 (Prop_lut4_I2_O)        0.329    10.032 r  test_proc_i/pwm_hightime_base_ff[3]_i_10/O
                         net (fo=1, routed)           0.000    10.032    test_proc_i/pwm_hightime_base_ff[3]_i_10_n_4
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.564 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.564    test_proc_i/pwm_hightime_base_ff_reg[3]_i_3_n_4
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.678    test_proc_i/pwm_hightime_base_ff_reg[7]_i_3_n_4
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.792 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.792    test_proc_i/pwm_hightime_base_ff_reg[11]_i_3_n_4
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.906 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.906    test_proc_i/pwm_hightime_base_ff_reg[15]_i_3_n_4
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.020 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.020    test_proc_i/pwm_hightime_base_ff_reg[19]_i_3_n_4
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.134 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.134    test_proc_i/pwm_hightime_base_ff_reg[23]_i_3_n_4
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.248 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.248    test_proc_i/pwm_hightime_base_ff_reg[27]_i_3_n_4
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.362 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.362    test_proc_i/pwm_hightime_base_ff_reg[31]_i_3_n_4
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.476    test_proc_i/pwm_hightime_base_ff_reg[35]_i_3_n_4
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.590 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.590    test_proc_i/pwm_hightime_base_ff_reg[39]_i_3_n_4
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.704    test_proc_i/pwm_hightime_base_ff_reg[43]_i_3_n_4
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.818    test_proc_i/pwm_hightime_base_ff_reg[47]_i_3_n_4
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.932 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.932    test_proc_i/pwm_hightime_base_ff_reg[51]_i_3_n_4
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.266 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_3/O[1]
                         net (fo=1, routed)           1.109    13.375    test_proc_i/in5[53]
    SLICE_X43Y51         LUT3 (Prop_lut3_I2_O)        0.333    13.708 r  test_proc_i/pwm_hightime_base_ff[53]_i_1/O
                         net (fo=1, routed)           0.000    13.708    test_proc_i/pwm_hightime_base_ff[53]_i_1_n_4
    SLICE_X43Y51         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.480    15.244    test_proc_i/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[53]/C
                         clock pessimism              0.309    15.553    
                         clock uncertainty           -0.035    15.518    
    SLICE_X43Y51         FDCE (Setup_fdce_C_D)        0.075    15.593    test_proc_i/pwm_hightime_base_ff_reg[53]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 4.961ns (61.986%)  route 3.042ns (38.014%))
  Logic Levels:           26  (CARRY4=23 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.657     5.731    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X36Y19         FDCE                                         r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.518     6.249 r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/Q
                         net (fo=3, routed)           0.890     7.139    us_sensor_0_i/echo_pulse_ff_0[6]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.263 r  us_sensor_0_i/object_det_OBUF_inst_i_80/O
                         net (fo=1, routed)           0.000     7.263    us_sensor_0_i/object_det_OBUF_inst_i_80_n_4
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.813 r  us_sensor_0_i/object_det_OBUF_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.813    us_sensor_0_i/object_det_OBUF_inst_i_60_n_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  us_sensor_0_i/object_det_OBUF_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.927    us_sensor_0_i/object_det_OBUF_inst_i_50_n_4
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  us_sensor_0_i/object_det_OBUF_inst_i_40/CO[3]
                         net (fo=1, routed)           0.009     8.050    us_sensor_0_i/object_det_OBUF_inst_i_40_n_4
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  us_sensor_0_i/object_det_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.164    us_sensor_0_i/object_det_OBUF_inst_i_30_n_4
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  us_sensor_0_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.278    us_sensor_0_i/object_det_OBUF_inst_i_20_n_4
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.392 r  us_sensor_0_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.392    us_sensor_0_i/object_det_OBUF_inst_i_10_n_4
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  us_sensor_0_i/object_det_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.506    us_sensor_0_i/object_det_OBUF_inst_i_4_n_4
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.663 r  us_sensor_0_i/object_det_OBUF_inst_i_2/CO[1]
                         net (fo=5, routed)           1.412    10.075    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_0[0]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.404 r  test_proc_i/pwm_hightime_base_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    10.404    test_proc_i/pwm_hightime_base_ff[3]_i_8_n_4
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.954 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.954    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_4
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.068 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.068    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_4
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.182 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.182    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_4
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.296 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.296    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_4
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.410 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.410    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_4
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_4
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.638 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_4
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.752    test_proc_i/pwm_hightime_base_ff_reg[31]_i_2_n_4
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    test_proc_i/pwm_hightime_base_ff_reg[35]_i_2_n_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.980    test_proc_i/pwm_hightime_base_ff_reg[39]_i_2_n_4
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.094    test_proc_i/pwm_hightime_base_ff_reg[43]_i_2_n_4
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.208 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.208    test_proc_i/pwm_hightime_base_ff_reg[47]_i_2_n_4
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.322 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    test_proc_i/pwm_hightime_base_ff_reg[51]_i_2_n_4
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.436 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.436    test_proc_i/pwm_hightime_base_ff_reg[55]_i_2_n_4
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.675 r  test_proc_i/pwm_hightime_base_ff_reg[59]_i_2/O[2]
                         net (fo=1, routed)           0.731    13.406    test_proc_i/in6[58]
    SLICE_X46Y52         LUT3 (Prop_lut3_I0_O)        0.328    13.734 r  test_proc_i/pwm_hightime_base_ff[58]_i_1/O
                         net (fo=1, routed)           0.000    13.734    test_proc_i/pwm_hightime_base_ff[58]_i_1_n_4
    SLICE_X46Y52         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.479    15.243    test_proc_i/clk_IBUF_BUFG
    SLICE_X46Y52         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[58]/C
                         clock pessimism              0.309    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X46Y52         FDCE (Setup_fdce_C_D)        0.118    15.635    test_proc_i/pwm_hightime_base_ff_reg[58]
  -------------------------------------------------------------------
                         required time                         15.635    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/pwm_hightime_base_ff_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 4.801ns (60.745%)  route 3.103ns (39.255%))
  Logic Levels:           25  (CARRY4=22 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.657     5.731    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X36Y19         FDCE                                         r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.518     6.249 r  us_sensor_0_i/echo_pulse_out_ff_reg[6]/Q
                         net (fo=3, routed)           0.890     7.139    us_sensor_0_i/echo_pulse_ff_0[6]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.263 r  us_sensor_0_i/object_det_OBUF_inst_i_80/O
                         net (fo=1, routed)           0.000     7.263    us_sensor_0_i/object_det_OBUF_inst_i_80_n_4
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.813 r  us_sensor_0_i/object_det_OBUF_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.813    us_sensor_0_i/object_det_OBUF_inst_i_60_n_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.927 r  us_sensor_0_i/object_det_OBUF_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.927    us_sensor_0_i/object_det_OBUF_inst_i_50_n_4
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.041 r  us_sensor_0_i/object_det_OBUF_inst_i_40/CO[3]
                         net (fo=1, routed)           0.009     8.050    us_sensor_0_i/object_det_OBUF_inst_i_40_n_4
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  us_sensor_0_i/object_det_OBUF_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.164    us_sensor_0_i/object_det_OBUF_inst_i_30_n_4
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.278 r  us_sensor_0_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.278    us_sensor_0_i/object_det_OBUF_inst_i_20_n_4
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.392 r  us_sensor_0_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.392    us_sensor_0_i/object_det_OBUF_inst_i_10_n_4
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.506 r  us_sensor_0_i/object_det_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.506    us_sensor_0_i/object_det_OBUF_inst_i_4_n_4
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.663 r  us_sensor_0_i/object_det_OBUF_inst_i_2/CO[1]
                         net (fo=5, routed)           1.412    10.075    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_0[0]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.329    10.404 r  test_proc_i/pwm_hightime_base_ff[3]_i_8/O
                         net (fo=1, routed)           0.000    10.404    test_proc_i/pwm_hightime_base_ff[3]_i_8_n_4
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.954 r  test_proc_i/pwm_hightime_base_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.954    test_proc_i/pwm_hightime_base_ff_reg[3]_i_2_n_4
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.068 r  test_proc_i/pwm_hightime_base_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.068    test_proc_i/pwm_hightime_base_ff_reg[7]_i_2_n_4
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.182 r  test_proc_i/pwm_hightime_base_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.182    test_proc_i/pwm_hightime_base_ff_reg[11]_i_2_n_4
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.296 r  test_proc_i/pwm_hightime_base_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.296    test_proc_i/pwm_hightime_base_ff_reg[15]_i_2_n_4
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.410 r  test_proc_i/pwm_hightime_base_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.410    test_proc_i/pwm_hightime_base_ff_reg[19]_i_2_n_4
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.524 r  test_proc_i/pwm_hightime_base_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.524    test_proc_i/pwm_hightime_base_ff_reg[23]_i_2_n_4
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.638 r  test_proc_i/pwm_hightime_base_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.638    test_proc_i/pwm_hightime_base_ff_reg[27]_i_2_n_4
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.752 r  test_proc_i/pwm_hightime_base_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.752    test_proc_i/pwm_hightime_base_ff_reg[31]_i_2_n_4
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.866 r  test_proc_i/pwm_hightime_base_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    test_proc_i/pwm_hightime_base_ff_reg[35]_i_2_n_4
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.980 r  test_proc_i/pwm_hightime_base_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.980    test_proc_i/pwm_hightime_base_ff_reg[39]_i_2_n_4
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.094 r  test_proc_i/pwm_hightime_base_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.094    test_proc_i/pwm_hightime_base_ff_reg[43]_i_2_n_4
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.208 r  test_proc_i/pwm_hightime_base_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.208    test_proc_i/pwm_hightime_base_ff_reg[47]_i_2_n_4
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.322 r  test_proc_i/pwm_hightime_base_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.322    test_proc_i/pwm_hightime_base_ff_reg[51]_i_2_n_4
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.544 r  test_proc_i/pwm_hightime_base_ff_reg[55]_i_2/O[0]
                         net (fo=1, routed)           0.791    13.335    test_proc_i/in6[52]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.299    13.634 r  test_proc_i/pwm_hightime_base_ff[52]_i_1/O
                         net (fo=1, routed)           0.000    13.634    test_proc_i/pwm_hightime_base_ff[52]_i_1_n_4
    SLICE_X46Y53         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        1.478    15.242    test_proc_i/clk_IBUF_BUFG
    SLICE_X46Y53         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[52]/C
                         clock pessimism              0.309    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X46Y53         FDCE (Setup_fdce_C_D)        0.081    15.597    test_proc_i/pwm_hightime_base_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         15.597    
                         arrival time                         -13.634    
  -------------------------------------------------------------------
                         slack                                  1.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 us_sensor_1_i/FSM_sequential_state_ff_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_1_i/delay_ff_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.210ns (38.016%)  route 0.342ns (61.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.557     1.643    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X50Y40         FDCE                                         r  us_sensor_1_i/FSM_sequential_state_ff_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.164     1.807 f  us_sensor_1_i/FSM_sequential_state_ff_reg[0]_rep/Q
                         net (fo=64, routed)          0.342     2.149    us_sensor_1_i/FSM_sequential_state_ff_reg[0]_rep_n_4
    SLICE_X49Y38         LUT4 (Prop_lut4_I2_O)        0.046     2.195 r  us_sensor_1_i/delay_ff[44]_i_1__0/O
                         net (fo=1, routed)           0.000     2.195    us_sensor_1_i/delay_nxt[44]
    SLICE_X49Y38         FDCE                                         r  us_sensor_1_i/delay_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.827     2.169    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X49Y38         FDCE                                         r  us_sensor_1_i/delay_ff_reg[44]/C
                         clock pessimism             -0.261     1.908    
    SLICE_X49Y38         FDCE (Hold_fdce_C_D)         0.107     2.015    us_sensor_1_i/delay_ff_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 us_sensor_1_i/FSM_sequential_state_ff_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_1_i/delay_ff_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.903%)  route 0.342ns (62.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.557     1.643    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X50Y40         FDCE                                         r  us_sensor_1_i/FSM_sequential_state_ff_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.164     1.807 f  us_sensor_1_i/FSM_sequential_state_ff_reg[0]_rep/Q
                         net (fo=64, routed)          0.342     2.149    us_sensor_1_i/FSM_sequential_state_ff_reg[0]_rep_n_4
    SLICE_X49Y38         LUT4 (Prop_lut4_I2_O)        0.045     2.194 r  us_sensor_1_i/delay_ff[43]_i_1__0/O
                         net (fo=1, routed)           0.000     2.194    us_sensor_1_i/delay_nxt[43]
    SLICE_X49Y38         FDCE                                         r  us_sensor_1_i/delay_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.827     2.169    us_sensor_1_i/clk_IBUF_BUFG
    SLICE_X49Y38         FDCE                                         r  us_sensor_1_i/delay_ff_reg[43]/C
                         clock pessimism             -0.261     1.908    
    SLICE_X49Y38         FDCE (Hold_fdce_C_D)         0.091     1.999    us_sensor_1_i/delay_ff_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_0_i/delay_ff_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.201%)  route 0.173ns (47.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.561     1.647    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.788 f  us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep/Q
                         net (fo=64, routed)          0.173     1.961    us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep_n_4
    SLICE_X38Y42         LUT4 (Prop_lut4_I2_O)        0.048     2.009 r  us_sensor_0_i/delay_ff[56]_i_1/O
                         net (fo=1, routed)           0.000     2.009    us_sensor_0_i/delay_nxt[56]
    SLICE_X38Y42         FDCE                                         r  us_sensor_0_i/delay_ff_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.828     2.170    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  us_sensor_0_i/delay_ff_reg[56]/C
                         clock pessimism             -0.489     1.681    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.131     1.812    us_sensor_0_i/delay_ff_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_0_i/delay_ff_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.802%)  route 0.173ns (48.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.561     1.647    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X40Y41         FDCE                                         r  us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.141     1.788 f  us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep/Q
                         net (fo=64, routed)          0.173     1.961    us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep_n_4
    SLICE_X38Y42         LUT4 (Prop_lut4_I2_O)        0.045     2.006 r  us_sensor_0_i/delay_ff[55]_i_1/O
                         net (fo=1, routed)           0.000     2.006    us_sensor_0_i/delay_nxt[55]
    SLICE_X38Y42         FDCE                                         r  us_sensor_0_i/delay_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.828     2.170    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  us_sensor_0_i/delay_ff_reg[55]/C
                         clock pessimism             -0.489     1.681    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.120     1.801    us_sensor_0_i/delay_ff_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 us_sensor_0_i/FSM_sequential_state_ff_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_0_i/after_echo_count_ff_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.284%)  route 0.163ns (46.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.558     1.644    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  us_sensor_0_i/FSM_sequential_state_ff_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.785 f  us_sensor_0_i/FSM_sequential_state_ff_reg[1]_rep__0/Q
                         net (fo=67, routed)          0.163     1.948    us_sensor_0_i/FSM_sequential_state_ff_reg[1]_rep__0_n_4
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.045     1.993 r  us_sensor_0_i/after_echo_count_nxt_inferred_i_44/O
                         net (fo=1, routed)           0.000     1.993    us_sensor_0_i/after_echo_count_nxt[20]
    SLICE_X42Y36         FDCE                                         r  us_sensor_0_i/after_echo_count_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.824     2.166    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X42Y36         FDCE                                         r  us_sensor_0_i/after_echo_count_ff_reg[20]/C
                         clock pessimism             -0.507     1.659    
    SLICE_X42Y36         FDCE (Hold_fdce_C_D)         0.121     1.780    us_sensor_0_i/after_echo_count_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 us_sensor_0_i/FSM_sequential_state_ff_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_0_i/after_echo_count_ff_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.981%)  route 0.165ns (47.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.558     1.644    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X40Y36         FDCE                                         r  us_sensor_0_i/FSM_sequential_state_ff_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.785 f  us_sensor_0_i/FSM_sequential_state_ff_reg[1]_rep__0/Q
                         net (fo=67, routed)          0.165     1.950    us_sensor_0_i/FSM_sequential_state_ff_reg[1]_rep__0_n_4
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.045     1.995 r  us_sensor_0_i/after_echo_count_nxt_inferred_i_43/O
                         net (fo=1, routed)           0.000     1.995    us_sensor_0_i/after_echo_count_nxt[21]
    SLICE_X42Y36         FDCE                                         r  us_sensor_0_i/after_echo_count_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.824     2.166    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X42Y36         FDCE                                         r  us_sensor_0_i/after_echo_count_ff_reg[21]/C
                         clock pessimism             -0.507     1.659    
    SLICE_X42Y36         FDCE (Hold_fdce_C_D)         0.121     1.780    us_sensor_0_i/after_echo_count_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 test_proc_i/delay_ff_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/delay_ff_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.557     1.643    test_proc_i/clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  test_proc_i/delay_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.128     1.771 r  test_proc_i/delay_ff_reg[8]/Q
                         net (fo=5, routed)           0.083     1.854    test_proc_i/delay_ff_reg_n_4_[8]
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.099     1.953 r  test_proc_i/delay_ff[9]_i_1/O
                         net (fo=1, routed)           0.000     1.953    test_proc_i/delay_ff[9]_i_1_n_4
    SLICE_X37Y50         FDCE                                         r  test_proc_i/delay_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.825     2.167    test_proc_i/clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  test_proc_i/delay_ff_reg[9]/C
                         clock pessimism             -0.524     1.643    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.092     1.735    test_proc_i/delay_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 test_proc_i/pwm_hightime_base_ff_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arm_controller_i_base_servo/pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.436ns (81.354%)  route 0.100ns (18.646%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.563     1.649    test_proc_i/clk_IBUF_BUFG
    SLICE_X47Y48         FDCE                                         r  test_proc_i/pwm_hightime_base_ff_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  test_proc_i/pwm_hightime_base_ff_reg[33]/Q
                         net (fo=9, routed)           0.099     1.889    test_proc_i/pwm_hightime_base_servo[33]
    SLICE_X46Y48         LUT4 (Prop_lut4_I3_O)        0.048     1.937 r  test_proc_i/pwm_out_i_33/O
                         net (fo=1, routed)           0.000     1.937    test_proc_i/pwm_out_i_33_n_4
    SLICE_X46Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.064 r  test_proc_i/pwm_out_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.064    test_proc_i/pwm_out_reg_i_20_n_4
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.104 r  test_proc_i/pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.001     2.105    test_proc_i/pwm_out_reg_i_11_n_4
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.145 r  test_proc_i/pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.145    test_proc_i/pwm_out_reg_i_2_n_4
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.185 r  test_proc_i/pwm_out_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.185    arm_controller_i_base_servo/CO[0]
    SLICE_X46Y51         FDRE                                         r  arm_controller_i_base_servo/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.825     2.167    arm_controller_i_base_servo/clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  arm_controller_i_base_servo/pwm_out_reg/C
                         clock pessimism             -0.256     1.911    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.055     1.966    arm_controller_i_base_servo/pwm_out_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 test_proc_i/delay_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_proc_i/delay_ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.704%)  route 0.136ns (42.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.563     1.649    test_proc_i/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  test_proc_i/delay_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  test_proc_i/delay_ff_reg[4]/Q
                         net (fo=5, routed)           0.136     1.926    test_proc_i/delay_ff_reg_n_4_[4]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.971 r  test_proc_i/delay_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     1.971    test_proc_i/delay_ff[4]_i_1_n_4
    SLICE_X39Y49         FDCE                                         r  test_proc_i/delay_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.830     2.172    test_proc_i/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  test_proc_i/delay_ff_reg[4]/C
                         clock pessimism             -0.523     1.649    
    SLICE_X39Y49         FDCE (Hold_fdce_C_D)         0.091     1.740    test_proc_i/delay_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 us_sensor_0_i/FSM_sequential_state_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.846%)  route 0.098ns (30.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.560     1.646    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  us_sensor_0_i/FSM_sequential_state_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDCE (Prop_fdce_C_Q)         0.128     1.774 r  us_sensor_0_i/FSM_sequential_state_ff_reg[1]/Q
                         net (fo=67, routed)          0.098     1.872    us_sensor_0_i/FSM_sequential_state_ff_reg_n_4_[1]
    SLICE_X40Y39         LUT5 (Prop_lut5_I3_O)        0.099     1.971 r  us_sensor_0_i/FSM_sequential_state_ff[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.971    us_sensor_0_i/FSM_sequential_state_ff[0]_rep__0_i_1_n_4
    SLICE_X40Y39         FDCE                                         r  us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1120, routed)        0.827     2.169    us_sensor_0_i/clk_IBUF_BUFG
    SLICE_X40Y39         FDCE                                         r  us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep__0/C
                         clock pessimism             -0.523     1.646    
    SLICE_X40Y39         FDCE (Hold_fdce_C_D)         0.091     1.737    us_sensor_0_i/FSM_sequential_state_ff_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X102Y62   arm_controller_i_claw_servo/counter_i/counter_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X104Y62   arm_controller_i_claw_servo/counter_i/counter_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X102Y62   arm_controller_i_claw_servo/counter_i/counter_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X102Y63   arm_controller_i_claw_servo/counter_i/counter_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X102Y63   arm_controller_i_claw_servo/counter_i/counter_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X102Y63   arm_controller_i_claw_servo/counter_i/counter_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X102Y63   arm_controller_i_claw_servo/counter_i/counter_out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X102Y64   arm_controller_i_claw_servo/counter_i/counter_out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X105Y64   arm_controller_i_claw_servo/counter_i/counter_out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y62   arm_controller_i_claw_servo/counter_i/counter_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y62   arm_controller_i_claw_servo/counter_i/counter_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y62   arm_controller_i_claw_servo/counter_i/counter_out_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34    us_sensor_0_i/after_echo_count_ff_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34    us_sensor_0_i/after_echo_count_ff_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34    us_sensor_0_i/after_echo_count_ff_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y34    us_sensor_0_i/after_echo_count_ff_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37    us_sensor_1_i/FSM_sequential_state_ff_reg[1]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y62   arm_controller_i_claw_servo/counter_i/counter_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y63   arm_controller_i_shoulder_servo/counter_i/counter_out_reg[38]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y62   arm_controller_i_claw_servo/counter_i/counter_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y62   arm_controller_i_claw_servo/counter_i/counter_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y62   arm_controller_i_claw_servo/counter_i/counter_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y63   arm_controller_i_claw_servo/counter_i/counter_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y63   arm_controller_i_claw_servo/counter_i/counter_out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y63   arm_controller_i_claw_servo/counter_i/counter_out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y63   arm_controller_i_claw_servo/counter_i/counter_out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y64   arm_controller_i_claw_servo/counter_i/counter_out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y64   arm_controller_i_claw_servo/counter_i/counter_out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X102Y64   arm_controller_i_claw_servo/counter_i/counter_out_reg[19]/C



