import enum


__all__ = [
    'INTC_SRC',
]


class INTC_SRC(enum.IntEnum):
    """
    Valid peripheral interrupt sources (external interrupts) for the MPC5674
    """
    INTC_SW_0               = 0     # INTC_SSCIR0[CLR0]
    INTC_SW_1               = 1     # INTC_SSCIR1[CLR1]
    INTC_SW_2               = 2     # INTC_SSCIR2[CLR2]
    INTC_SW_3               = 3     # INTC_SSCIR3[CLR3]
    INTC_SW_4               = 4     # INTC_SSCIR4[CLR4]
    INTC_SW_5               = 5     # INTC_SSCIR5[CLR5]
    INTC_SW_6               = 6     # INTC_SSCIR6[CLR6]
    INTC_SW_7               = 7     # INTC_SSCIR7[CLR7]
    SWT                     = 8     # ECSM_SWTIR[SWTIC] (software watchdog)
    ECSM                    = 9     # ECSM_ESR[RNCE], ECSM_ESR[FNCE]
    EDMA_A_ERR              = 10    # EDMA_ERL[ERR31:ERR0]
    EDMA_A_IRQ00            = 11    # EDMA_IRQRL[INT00]
    EDMA_A_IRQ01            = 12    # EDMA_IRQRL[INT01]
    EDMA_A_IRQ02            = 13    # EDMA_IRQRL[INT02]
    EDMA_A_IRQ03            = 14    # EDMA_IRQRL[INT03]
    EDMA_A_IRQ04            = 15    # EDMA_IRQRL[INT04]
    EDMA_A_IRQ05            = 16    # EDMA_IRQRL[INT05]
    EDMA_A_IRQ06            = 17    # EDMA_IRQRL[INT06]
    EDMA_A_IRQ07            = 18    # EDMA_IRQRL[INT07]
    EDMA_A_IRQ08            = 19    # EDMA_IRQRL[INT08]
    EDMA_A_IRQ09            = 20    # EDMA_IRQRL[INT09]
    EDMA_A_IRQ10            = 21    # EDMA_IRQRL[INT10]
    EDMA_A_IRQ11            = 22    # EDMA_IRQRL[INT11]
    EDMA_A_IRQ12            = 23    # EDMA_IRQRL[INT12]
    EDMA_A_IRQ13            = 24    # EDMA_IRQRL[INT13]
    EDMA_A_IRQ14            = 25    # EDMA_IRQRL[INT14]
    EDMA_A_IRQ15            = 26    # EDMA_IRQRL[INT15]
    EDMA_A_IRQ16            = 27    # EDMA_IRQRL[INT16]
    EDMA_A_IRQ17            = 28    # EDMA_IRQRL[INT17]
    EDMA_A_IRQ18            = 29    # EDMA_IRQRL[INT18]
    EDMA_A_IRQ19            = 30    # EDMA_IRQRL[INT19]
    EDMA_A_IRQ20            = 31    # EDMA_IRQRL[INT20]
    EDMA_A_IRQ21            = 32    # EDMA_IRQRL[INT21]
    EDMA_A_IRQ22            = 33    # EDMA_IRQRL[INT22]
    EDMA_A_IRQ23            = 34    # EDMA_IRQRL[INT23]
    EDMA_A_IRQ24            = 35    # EDMA_IRQRL[INT24]
    EDMA_A_IRQ25            = 36    # EDMA_IRQRL[INT25]
    EDMA_A_IRQ26            = 37    # EDMA_IRQRL[INT26]
    EDMA_A_IRQ27            = 38    # EDMA_IRQRL[INT27]
    EDMA_A_IRQ28            = 39    # EDMA_IRQRL[INT28]
    EDMA_A_IRQ29            = 40    # EDMA_IRQRL[INT29]
    EDMA_A_IRQ30            = 41    # EDMA_IRQRL[INT30]
    EDMA_A_IRQ31            = 42    # EDMA_IRQRL[INT31]
    FMPLL_LOC               = 43    # FMPLL_SYNSR[LOCF]
    FMPLL_LOL               = 44    # FMPLL_SYNSR[LOLF]
    SIU_OSR                 = 45    # SIU_OSR[OVF15:OVF0]
    SIU_EISR0               = 46    # SIU_EISR[EIF0]
    SIU_EISR1               = 47    # SIU_EISR[EIF1]
    SIU_EISR2               = 48    # SIU_EISR[EIF2]
    SIU_EISR3               = 49    # SIU_EISR[EIF3]
    SIU_EISR4_15            = 50    # SIU_EISR[EIF15:EIF4]
    EMIOS_GFR0              = 51    # EMIOS_GFR[F0]
    EMIOS_GFR1              = 52    # EMIOS_GFR[F1]
    EMIOS_GFR2              = 53    # EMIOS_GFR[F2]
    EMIOS_GFR3              = 54    # EMIOS_GFR[F3]
    EMIOS_GFR4              = 55    # EMIOS_GFR[F4]
    EMIOS_GFR5              = 56    # EMIOS_GFR[F5]
    EMIOS_GFR6              = 57    # EMIOS_GFR[F6]
    EMIOS_GFR7              = 58    # EMIOS_GFR[F7]
    EMIOS_GFR8              = 59    # EMIOS_GFR[F8]
    EMIOS_GFR9              = 60    # EMIOS_GFR[F9]
    EMIOS_GFR10             = 61    # EMIOS_GFR[F10]
    EMIOS_GFR11             = 62    # EMIOS_GFR[F11]
    EMIOS_GFR12             = 63    # EMIOS_GFR[F12]
    EMIOS_GFR13             = 64    # EMIOS_GFR[F13]
    EMIOS_GFR14             = 65    # EMIOS_GFR[F14]
    EMIOS_GFR15             = 66    # EMIOS_GFR[F15]
    ETPU_MCR                = 67    # ETPU_MCR[MGEA, MGEB, MGEB, ILFA, ILFB, SCMMISF]
    ETPU_CISR_A0            = 68    # ETPU_CISR_A[CIS0]
    ETPU_CISR_A1            = 69    # ETPU_CISR_A[CIS1]
    ETPU_CISR_A2            = 70    # ETPU_CISR_A[CIS2]
    ETPU_CISR_A3            = 71    # ETPU_CISR_A[CIS3]
    ETPU_CISR_A4            = 72    # ETPU_CISR_A[CIS4]
    ETPU_CISR_A5            = 73    # ETPU_CISR_A[CIS5]
    ETPU_CISR_A6            = 74    # ETPU_CISR_A[CIS6]
    ETPU_CISR_A7            = 75    # ETPU_CISR_A[CIS7]
    ETPU_CISR_A8            = 76    # ETPU_CISR_A[CIS8]
    ETPU_CISR_A9            = 77    # ETPU_CISR_A[CIS9]
    ETPU_CISR_A10           = 78    # ETPU_CISR_A[CIS10]
    ETPU_CISR_A11           = 79    # ETPU_CISR_A[CIS11]
    ETPU_CISR_A12           = 80    # ETPU_CISR_A[CIS12]
    ETPU_CISR_A13           = 81    # ETPU_CISR_A[CIS13]
    ETPU_CISR_A14           = 82    # ETPU_CISR_A[CIS14]
    ETPU_CISR_A15           = 83    # ETPU_CISR_A[CIS15]
    ETPU_CISR_A16           = 84    # ETPU_CISR_A[CIS16]
    ETPU_CISR_A17           = 85    # ETPU_CISR_A[CIS17]
    ETPU_CISR_A18           = 86    # ETPU_CISR_A[CIS18]
    ETPU_CISR_A19           = 87    # ETPU_CISR_A[CIS19]
    ETPU_CISR_A20           = 88    # ETPU_CISR_A[CIS20]
    ETPU_CISR_A21           = 89    # ETPU_CISR_A[CIS21]
    ETPU_CISR_A22           = 90    # ETPU_CISR_A[CIS22]
    ETPU_CISR_A23           = 91    # ETPU_CISR_A[CIS23]
    ETPU_CISR_A24           = 92    # ETPU_CISR_A[CIS24]
    ETPU_CISR_A25           = 93    # ETPU_CISR_A[CIS25]
    ETPU_CISR_A26           = 94    # ETPU_CISR_A[CIS26]
    ETPU_CISR_A27           = 95    # ETPU_CISR_A[CIS27]
    ETPU_CISR_A28           = 96    # ETPU_CISR_A[CIS28]
    ETPU_CISR_A29           = 97    # ETPU_CISR_A[CIS29]
    ETPU_CISR_A30           = 98    # ETPU_CISR_A[CIS30]
    ETPU_CISR_A31           = 99    # ETPU_CISR_A[CIS31]
    EQADC_A_OVERRUN         = 100   # EQADC_FISRx[TORF, RFOF, CFUF]
    EQADC_A_FISR0_NCF       = 101   # EQADC_FISR0[NCF]
    EQADC_A_FISR0_PF        = 102   # EQADC_FISR0[PF]
    EQADC_A_FISR0_EOQF      = 103   # EQADC_FISR0[EOQF]
    EQADC_A_FISR0_CFFF      = 104   # EQADC_FISR0[CFFF]
    EQADC_A_FISR0_RFDF      = 105   # EQADC_FISR0[RFDF]
    EQADC_A_FISR1_NCF       = 106   # EQADC_FISR1[NCF]
    EQADC_A_FISR1_PF        = 107   # EQADC_FISR1[PF]
    EQADC_A_FISR1_EOQF      = 108   # EQADC_FISR1[EOQF]
    EQADC_A_FISR1_CFFF      = 109   # EQADC_FISR1[CFFF]
    EQADC_A_FISR1_RFDF      = 110   # EQADC_FISR1[RFDF]
    EQADC_A_FISR2_NCF       = 111   # EQADC_FISR2[NCF]
    EQADC_A_FISR2_PF        = 112   # EQADC_FISR2[PF]
    EQADC_A_FISR2_EOQF      = 113   # EQADC_FISR2[EOQF]
    EQADC_A_FISR2_CFFF      = 114   # EQADC_FISR2[CFFF]
    EQADC_A_FISR2_RFDF      = 115   # EQADC_FISR2[RFDF]
    EQADC_A_FISR3_NCF       = 116   # EQADC_FISR3[NCF]
    EQADC_A_FISR3_PF        = 117   # EQADC_FISR3[PF]
    EQADC_A_FISR3_EOQF      = 118   # EQADC_FISR3[EOQF]
    EQADC_A_FISR3_CFFF      = 119   # EQADC_FISR3[CFFF]
    EQADC_A_FISR3_RFDF      = 120   # EQADC_FISR3[RFDF]
    EQADC_A_FISR4_NCF       = 121   # EQADC_FISR4[NCF]
    EQADC_A_FISR4_PF        = 122   # EQADC_FISR4[PF]
    EQADC_A_FISR4_EOQF      = 123   # EQADC_FISR4[EOQF]
    EQADC_A_FISR4_CFFF      = 124   # EQADC_FISR4[CFFF]
    EQADC_A_FISR4_RFDF      = 125   # EQADC_FISR4[RFDF]
    EQADC_A_FISR5_NCF       = 126   # EQADC_FISR5[NCF]
    EQADC_A_FISR5_PF        = 127   # EQADC_FISR5[PF]
    EQADC_A_FISR5_EOQF      = 128   # EQADC_FISR5[EOQF]
    EQADC_A_FISR5_CFFF      = 129   # EQADC_FISR5[CFFF]
    EQADC_A_FISR5_RFDF      = 130   # EQADC_FISR5[RFDF]
    DSPI_B_OVERRUN          = 131   # DSPI_BSR[TFUF, RFOF]
    DSPI_B_TX_EOQ           = 132   # DSPI_BSR[EOQF]
    DSPI_B_TX_FILL          = 133   # DSPI_BSR[TFFF]
    DSPI_B_TX_CMPLT         = 134   # DSPI_BSR[TCF]
    DSPI_B_RX_DRAIN         = 135   # DSPI_BSR[RFDF]
    DSPI_C_OVERRUN          = 136   # DSPI_CSR[TFUF, RFOF]
    DSPI_C_TX_EOQ           = 137   # DSPI_CSR[EOQF]
    DSPI_C_TX_FILL          = 138   # DSPI_CSR[TFFF]
    DSPI_C_TX_CMPLT         = 139   # DSPI_CSR[TCF]
    DSPI_C_RX_DRAIN         = 140   # DSPI_CSR[RFDF]
    DSPI_D_OVERRUN          = 141   # DSPI_DSR[TFUF, RFOF]
    DSPI_D_TX_EOQ           = 142   # DSPI_DSR[EOQF]
    DSPI_D_TX_FILL          = 143   # DSPI_DSR[TFFF]
    DSPI_D_TX_CMPLT         = 144   # DSPI_DSR[TCF]
    DSPI_D_RX_DRAIN         = 145   # DSPI_DSR[RFDF]
    ESCIA                   = 146   # ESCIA_IFSR1[*], ESCIA_IFSR2[*]
    ESCIB                   = 149   # ESCIB_IFSR1[*], ESCIB_IFSR2[*]
    CANA_BUS                = 152   # CANA_ESR[BOFF_INT, TWRN_INT, RWRN_INT]
    CANA_ERR                = 153   # CANA_ESR[ERR_INT]
    CANA_MB0                = 155   # CANA_IFRL[BUF0]
    CANA_MB1                = 156   # CANA_IFRL[BUF1]
    CANA_MB2                = 157   # CANA_IFRL[BUF2]
    CANA_MB3                = 158   # CANA_IFRL[BUF3]
    CANA_MB4                = 159   # CANA_IFRL[BUF4]
    CANA_MB5                = 160   # CANA_IFRL[BUF5]
    CANA_MB6                = 161   # CANA_IFRL[BUF6]
    CANA_MB7                = 162   # CANA_IFRL[BUF7]
    CANA_MB8                = 163   # CANA_IFRL[BUF8]
    CANA_MB9                = 164   # CANA_IFRL[BUF9]
    CANA_MB10               = 165   # CANA_IFRL[BUF10]
    CANA_MB11               = 166   # CANA_IFRL[BUF11]
    CANA_MB12               = 167   # CANA_IFRL[BUF12]
    CANA_MB13               = 168   # CANA_IFRL[BUF13]
    CANA_MB14               = 169   # CANA_IFRL[BUF14]
    CANA_MB15               = 170   # CANA_IFRL[BUF15]
    CANA_MB16_31            = 171   # CANA_IFRL[BUF31:BUF16]
    CANA_MB32_63            = 172   # CANA_IFRH[BUF63:BUF32]
    CANC_BUS                = 173   # CANC_ESR[BOFF_INT, TWRN_INT, RWRN_INT]
    CANC_ERR                = 174   # CANC_ESR[ERR_INT]
    CANC_MB0                = 176   # CANC_IFRL[BUF0]
    CANC_MB1                = 177   # CANC_IFRL[BUF1]
    CANC_MB2                = 178   # CANC_IFRL[BUF2]
    CANC_MB3                = 179   # CANC_IFRL[BUF3]
    CANC_MB4                = 180   # CANC_IFRL[BUF4]
    CANC_MB5                = 181   # CANC_IFRL[BUF5]
    CANC_MB6                = 182   # CANC_IFRL[BUF6]
    CANC_MB7                = 183   # CANC_IFRL[BUF7]
    CANC_MB8                = 184   # CANC_IFRL[BUF8]
    CANC_MB9                = 185   # CANC_IFRL[BUF9]
    CANC_MB10               = 186   # CANC_IFRL[BUF10]
    CANC_MB11               = 187   # CANC_IFRL[BUF11]
    CANC_MB12               = 188   # CANC_IFRL[BUF12]
    CANC_MB13               = 189   # CANC_IFRL[BUF13]
    CANC_MB14               = 190   # CANC_IFRL[BUF14]
    CANC_MB15               = 191   # CANC_IFRL[BUF15]
    CANC_MB16_31            = 192   # CANC_IFRL[BUF31:BUF16]
    CANC_MB32_63            = 193   # CANC_IFRH[BUF63:BUF32]
    DEC_A_FILL              = 197   # DEC_A (fill)
    DEC_A_DRAIN             = 198   # DEC_A (drain)
    DEC_A_ERROR             = 199   # DEC_A (error)
    STM0                    = 200   # STM[0]
    STM1_3                  = 201   # STM[1:3]
    EMIOS_GFR16             = 202   # EMIOS_GFR[F16]
    EMIOS_GFR17             = 203   # EMIOS_GFR[F17]
    EMIOS_GFR18             = 204   # EMIOS_GFR[F18]
    EMIOS_GFR19             = 205   # EMIOS_GFR[F19]
    EMIOS_GFR20             = 206   # EMIOS_GFR[F20]
    EMIOS_GFR21             = 207   # EMIOS_GFR[F21]
    EMIOS_GFR22             = 208   # EMIOS_GFR[F22]
    EMIOS_GFR23             = 209   # EMIOS_GFR[F23]
    EDMA_A_ERR32_63         = 210   # EDMA_ERL[ERR63:ERR32]
    EDMA_A_IRQ32            = 211   # EDMA_IRQRH[INT32]
    EDMA_A_IRQ33            = 212   # EDMA_IRQRH[INT33]
    EDMA_A_IRQ34            = 213   # EDMA_IRQRH[INT34]
    EDMA_A_IRQ35            = 214   # EDMA_IRQRH[INT35]
    EDMA_A_IRQ36            = 215   # EDMA_IRQRH[INT36]
    EDMA_A_IRQ37            = 216   # EDMA_IRQRH[INT37]
    EDMA_A_IRQ38            = 217   # EDMA_IRQRH[INT38]
    EDMA_A_IRQ39            = 218   # EDMA_IRQRH[INT39]
    EDMA_A_IRQ40            = 219   # EDMA_IRQRH[INT40]
    EDMA_A_IRQ41            = 220   # EDMA_IRQRH[INT41]
    EDMA_A_IRQ42            = 221   # EDMA_IRQRH[INT42]
    EDMA_A_IRQ43            = 222   # EDMA_IRQRH[INT43]
    EDMA_A_IRQ44            = 223   # EDMA_IRQRH[INT44]
    EDMA_A_IRQ45            = 224   # EDMA_IRQRH[INT45]
    EDMA_A_IRQ46            = 225   # EDMA_IRQRH[INT46]
    EDMA_A_IRQ47            = 226   # EDMA_IRQRH[INT47]
    EDMA_A_IRQ48            = 227   # EDMA_IRQRH[INT48]
    EDMA_A_IRQ49            = 228   # EDMA_IRQRH[INT49]
    EDMA_A_IRQ50            = 229   # EDMA_IRQRH[INT50]
    EDMA_A_IRQ51            = 230   # EDMA_IRQRH[INT51]
    EDMA_A_IRQ52            = 231   # EDMA_IRQRH[INT52]
    EDMA_A_IRQ53            = 232   # EDMA_IRQRH[INT53]
    EDMA_A_IRQ54            = 233   # EDMA_IRQRH[INT54]
    EDMA_A_IRQ55            = 234   # EDMA_IRQRH[INT55]
    EDMA_A_IRQ56            = 235   # EDMA_IRQRH[INT56]
    EDMA_A_IRQ57            = 236   # EDMA_IRQRH[INT57]
    EDMA_A_IRQ58            = 237   # EDMA_IRQRH[INT58]
    EDMA_A_IRQ59            = 238   # EDMA_IRQRH[INT59]
    EDMA_A_IRQ60            = 239   # EDMA_IRQRH[INT60]
    EDMA_A_IRQ61            = 240   # EDMA_IRQRH[INT61]
    EDMA_A_IRQ62            = 241   # EDMA_IRQRH[INT62]
    EDMA_A_IRQ63            = 242   # EDMA_IRQRH[INT63]
    ETPU_CISR_B0            = 243   # ETPU_CISR_B[CIS0]
    ETPU_CISR_B1            = 244   # ETPU_CISR_B[CIS1]
    ETPU_CISR_B2            = 245   # ETPU_CISR_B[CIS2]
    ETPU_CISR_B3            = 246   # ETPU_CISR_B[CIS3]
    ETPU_CISR_B4            = 247   # ETPU_CISR_B[CIS4]
    ETPU_CISR_B5            = 248   # ETPU_CISR_B[CIS5]
    ETPU_CISR_B6            = 249   # ETPU_CISR_B[CIS6]
    ETPU_CISR_B7            = 250   # ETPU_CISR_B[CIS7]
    ETPU_CISR_B8            = 251   # ETPU_CISR_B[CIS8]
    ETPU_CISR_B9            = 252   # ETPU_CISR_B[CIS9]
    ETPU_CISR_B10           = 253   # ETPU_CISR_B[CIS10]
    ETPU_CISR_B11           = 254   # ETPU_CISR_B[CIS11]
    ETPU_CISR_B12           = 255   # ETPU_CISR_B[CIS12]
    ETPU_CISR_B13           = 256   # ETPU_CISR_B[CIS13]
    ETPU_CISR_B14           = 257   # ETPU_CISR_B[CIS14]
    ETPU_CISR_B15           = 258   # ETPU_CISR_B[CIS15]
    ETPU_CISR_B16           = 259   # ETPU_CISR_B[CIS16]
    ETPU_CISR_B17           = 260   # ETPU_CISR_B[CIS17]
    ETPU_CISR_B18           = 261   # ETPU_CISR_B[CIS18]
    ETPU_CISR_B19           = 262   # ETPU_CISR_B[CIS19]
    ETPU_CISR_B20           = 263   # ETPU_CISR_B[CIS20]
    ETPU_CISR_B21           = 264   # ETPU_CISR_B[CIS21]
    ETPU_CISR_B22           = 265   # ETPU_CISR_B[CIS22]
    ETPU_CISR_B23           = 266   # ETPU_CISR_B[CIS23]
    ETPU_CISR_B24           = 267   # ETPU_CISR_B[CIS24]
    ETPU_CISR_B25           = 268   # ETPU_CISR_B[CIS25]
    ETPU_CISR_B26           = 269   # ETPU_CISR_B[CIS26]
    ETPU_CISR_B27           = 270   # ETPU_CISR_B[CIS27]
    ETPU_CISR_B28           = 271   # ETPU_CISR_B[CIS28]
    ETPU_CISR_B29           = 272   # ETPU_CISR_B[CIS29]
    ETPU_CISR_B30           = 273   # ETPU_CISR_B[CIS30]
    ETPU_CISR_B31           = 274   # ETPU_CISR_B[CIS31]
    DSPI_A_OVERRUN          = 275   # DSPI_ASR[TFUF, RFOF]
    DSPI_A_TX_EOQ           = 276   # DSPI_ASR[EOQF]
    DSPI_A_TX_FILL          = 277   # DSPI_ASR[TFFF]
    DSPI_A_TX_CMPLT         = 278   # DSPI_ASR[TCF]
    DSPI_A_RX_DRAIN         = 279   # DSPI_ASR[RFDF]
    CANB_BUS                = 280   # CANB_ESR[BOFF_INT, TWRN_INT, RWRN_INT]
    CANB_ERR                = 281   # CANB_ESR[ERR_INT]
    CANB_MB0                = 283   # CANB_IFRL[BUF0]
    CANB_MB1                = 284   # CANB_IFRL[BUF1]
    CANB_MB2                = 285   # CANB_IFRL[BUF2]
    CANB_MB3                = 286   # CANB_IFRL[BUF3]
    CANB_MB4                = 287   # CANB_IFRL[BUF4]
    CANB_MB5                = 288   # CANB_IFRL[BUF5]
    CANB_MB6                = 289   # CANB_IFRL[BUF6]
    CANB_MB7                = 290   # CANB_IFRL[BUF7]
    CANB_MB8                = 291   # CANB_IFRL[BUF8]
    CANB_MB9                = 292   # CANB_IFRL[BUF9]
    CANB_MB10               = 293   # CANB_IFRL[BUF10]
    CANB_MB11               = 294   # CANB_IFRL[BUF11]
    CANB_MB12               = 295   # CANB_IFRL[BUF12]
    CANB_MB13               = 296   # CANB_IFRL[BUF13]
    CANB_MB14               = 297   # CANB_IFRL[BUF14]
    CANB_MB15               = 298   # CANB_IFRL[BUF15]
    CANB_MB16_31            = 299   # CANB_IFRL[BUF31:BUF16]
    CANB_MB32_63            = 300   # CANB_IFRH[BUF63:BUF32]
    PIT0                    = 301   # PIT[0]
    PIT1                    = 302   # PIT[1]
    PIT2                    = 303   # PIT[2]
    PIT3                    = 304   # PIT[3]
    RTI                     = 305   # RTI
    PMC                     = 306   # PMC
    ECC                     = 307   # ECC Correction
    CAND_BUS                = 308   # CAND_ESR[BOFF_INT, TWRN_INT, RWRN_INT]
    CAND_ERR                = 309   # CAND_ESR[ERR_INT]
    CAND_MB0                = 311   # CAND_IFRL[BUF0]
    CAND_MB1                = 312   # CAND_IFRL[BUF1]
    CAND_MB2                = 313   # CAND_IFRL[BUF2]
    CAND_MB3                = 314   # CAND_IFRL[BUF3]
    CAND_MB4                = 315   # CAND_IFRL[BUF4]
    CAND_MB5                = 316   # CAND_IFRL[BUF5]
    CAND_MB6                = 317   # CAND_IFRL[BUF6]
    CAND_MB7                = 318   # CAND_IFRL[BUF7]
    CAND_MB8                = 319   # CAND_IFRL[BUF8]
    CAND_MB9                = 320   # CAND_IFRL[BUF9]
    CAND_MB10               = 321   # CAND_IFRL[BUF10]
    CAND_MB11               = 322   # CAND_IFRL[BUF11]
    CAND_MB12               = 323   # CAND_IFRL[BUF12]
    CAND_MB13               = 324   # CAND_IFRL[BUF13]
    CAND_MB14               = 325   # CAND_IFRL[BUF14]
    CAND_MB15               = 326   # CAND_IFRL[BUF15]
    CAND_MB16_31            = 327   # CAND_IFRL[BUF31:BUF16]
    CAND_MB32_63            = 328   # CAND_IFRH[BUF63:BUF32]
    FELXRAY_MIF             = 350   # GIFER[MIF]
    FLEXRAY_PROTO           = 351   # GIFER[PRIF]
    FLEXRAY_ERR             = 352   # GIFER[CHIF]
    FLEXRAY_WKUP            = 353   # GIFER[WUP_IF]
    FLEXRAY_B_WTRMRK        = 354   # GIFER[FBNE_F]
    FLEXRAY_A_WTRMRK        = 355   # GIFER[FANE_F]
    FLEXRAY_RX              = 356   # GIFER[RBIF]
    FLEXRAY_TX              = 357   # GIFER[TBIF]
    DEC_B_FILL              = 366   # DEC_B (fill)
    DEC_B_DRAIN             = 367   # DEC_B (drain)
    DEC_B_ERROR             = 368   # DEC_B (error)
    EQADC_B_OVERRUN         = 394   # EQADC_FISRx[TORF, RFOF, CFUF]
    EQADC_B_FISR0_NCF       = 395   # EQADC_FISR0[NCF]
    EQADC_B_FISR0_PF        = 396   # EQADC_FISR0[PF]
    EQADC_B_FISR0_EOQF      = 397   # EQADC_FISR0[EOQF]
    EQADC_B_FISR0_CFFF      = 398   # EQADC_FISR0[CFFF]
    EQADC_B_FISR0_RFDF      = 399   # EQADC_FISR0[RFDF]
    EQADC_B_FISR1_NCF       = 400   # EQADC_FISR1[NCF]
    EQADC_B_FISR1_PF        = 401   # EQADC_FISR1[PF]
    EQADC_B_FISR1_EOQF      = 402   # EQADC_FISR1[EOQF]
    EQADC_B_FISR1_CFFF      = 403   # EQADC_FISR1[CFFF]
    EQADC_B_FISR1_RFDF      = 404   # EQADC_FISR1[RFDF]
    EQADC_B_FISR2_NCF       = 405   # EQADC_FISR2[NCF]
    EQADC_B_FISR2_PF        = 406   # EQADC_FISR2[PF]
    EQADC_B_FISR2_EOQF      = 407   # EQADC_FISR2[EOQF]
    EQADC_B_FISR2_CFFF      = 408   # EQADC_FISR2[CFFF]
    EQADC_B_FISR2_RFDF      = 409   # EQADC_FISR2[RFDF]
    EQADC_B_FISR3_NCF       = 410   # EQADC_FISR3[NCF]
    EQADC_B_FISR3_PF        = 411   # EQADC_FISR3[PF]
    EQADC_B_FISR3_EOQF      = 412   # EQADC_FISR3[EOQF]
    EQADC_B_FISR3_CFFF      = 413   # EQADC_FISR3[CFFF]
    EQADC_B_FISR3_RFDF      = 414   # EQADC_FISR3[RFDF]
    EQADC_B_FISR4_NCF       = 415   # EQADC_FISR4[NCF]
    EQADC_B_FISR4_PF        = 416   # EQADC_FISR4[PF]
    EQADC_B_FISR4_EOQF      = 417   # EQADC_FISR4[EOQF]
    EQADC_B_FISR4_CFFF      = 418   # EQADC_FISR4[CFFF]
    EQADC_B_FISR4_RFDF      = 419   # EQADC_FISR4[RFDF]
    EQADC_B_FISR5_NCF       = 420   # EQADC_FISR5[NCF]
    EQADC_B_FISR5_PF        = 421   # EQADC_FISR5[PF]
    EQADC_B_FISR5_EOQF      = 422   # EQADC_FISR5[EOQF]
    EQADC_B_FISR5_CFFF      = 423   # EQADC_FISR5[CFFF]
    EQADC_B_FISR5_RFDF      = 424   # EQADC_FISR5[RFDF]
    EDMA_B_ERR              = 425   # EDMA_ERL[ERR31:ERR0]
    EDMA_B_IRQ00            = 426   # EDMA_IRQRL[INT00]
    EDMA_B_IRQ01            = 427   # EDMA_IRQRL[INT01]
    EDMA_B_IRQ02            = 428   # EDMA_IRQRL[INT02]
    EDMA_B_IRQ03            = 429   # EDMA_IRQRL[INT03]
    EDMA_B_IRQ04            = 430   # EDMA_IRQRL[INT04]
    EDMA_B_IRQ05            = 431   # EDMA_IRQRL[INT05]
    EDMA_B_IRQ06            = 432   # EDMA_IRQRL[INT06]
    EDMA_B_IRQ07            = 433   # EDMA_IRQRL[INT07]
    EDMA_B_IRQ08            = 434   # EDMA_IRQRL[INT08]
    EDMA_B_IRQ09            = 435   # EDMA_IRQRL[INT09]
    EDMA_B_IRQ10            = 436   # EDMA_IRQRL[INT10]
    EDMA_B_IRQ11            = 437   # EDMA_IRQRL[INT11]
    EDMA_B_IRQ12            = 438   # EDMA_IRQRL[INT12]
    EDMA_B_IRQ13            = 439   # EDMA_IRQRL[INT13]
    EDMA_B_IRQ14            = 440   # EDMA_IRQRL[INT14]
    EDMA_B_IRQ15            = 441   # EDMA_IRQRL[INT15]
    EDMA_B_IRQ16            = 442   # EDMA_IRQRL[INT16]
    EDMA_B_IRQ17            = 443   # EDMA_IRQRL[INT17]
    EDMA_B_IRQ18            = 444   # EDMA_IRQRL[INT18]
    EDMA_B_IRQ19            = 445   # EDMA_IRQRL[INT19]
    EDMA_B_IRQ20            = 446   # EDMA_IRQRL[INT20]
    EDMA_B_IRQ21            = 447   # EDMA_IRQRL[INT21]
    EDMA_B_IRQ22            = 448   # EDMA_IRQRL[INT22]
    EDMA_B_IRQ23            = 449   # EDMA_IRQRL[INT23]
    EDMA_B_IRQ24            = 450   # EDMA_IRQRL[INT24]
    EDMA_B_IRQ25            = 451   # EDMA_IRQRL[INT25]
    EDMA_B_IRQ26            = 452   # EDMA_IRQRL[INT26]
    EDMA_B_IRQ27            = 453   # EDMA_IRQRL[INT27]
    EDMA_B_IRQ28            = 454   # EDMA_IRQRL[INT28]
    EDMA_B_IRQ29            = 455   # EDMA_IRQRL[INT29]
    EDMA_B_IRQ30            = 456   # EDMA_IRQRL[INT30]
    EDMA_B_IRQ31            = 457   # EDMA_IRQRL[INT31]
    EMIOS_GFR24             = 459   # EMIOS_GFR[F24]
    EMIOS_GFR25             = 460   # EMIOS_GFR[F25]
    EMIOS_GFR26             = 461   # EMIOS_GFR[F26]
    EMIOS_GFR27             = 462   # EMIOS_GFR[F27]
    EMIOS_GFR28             = 463   # EMIOS_GFR[F28]
    EMIOS_GFR29             = 464   # EMIOS_GFR[F29]
    EMIOS_GFR30             = 465   # EMIOS_GFR[F30]
    EMIOS_GFR31             = 466   # EMIOS_GFR[F31]
    DEC_C_FILL              = 467   # DEC_C (fill)
    DEC_C_DRAIN             = 468   # DEC_C (drain)
    DEC_C_ERROR             = 469   # DEC_C (error)
    DEC_D_FILL              = 470   # DEC_D (fill)
    DEC_D_DRAIN             = 471   # DEC_D (drain)
    DEC_D_ERROR             = 472   # DEC_D (error)
    ESCIC                   = 473   # ESCIC_IFSR1[*], ESCIC_IFSR2[*]
    DEC_E                   = 476   # DEC_E
    DEC_F                   = 477   # DEC_F
    DEC_G                   = 478   # DEC_G
    DEC_H                   = 479   # DEC_H
