// Seed: 1608835729
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_4 = id_4;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input wand id_2,
    output id_3,
    input id_4,
    output tri1 id_5,
    input id_6,
    output id_7
);
  logic id_8, id_9, id_10, id_11;
  type_18(
      1, id_5[1]
  );
  assign id_3#(
      .id_0 (1),
      .id_1 (1),
      .id_1 (id_2[1]),
      .id_11(""),
      .id_0 (1)
  ) = 1;
  assign id_5[1] = "";
  logic id_12;
  logic id_13;
  initial begin
    id_7[1] = 1;
  end
  logic id_14;
endmodule
