library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity full_adder is
    Port ( a : in  STD_LOGIC;
           b : in  STD_LOGIC;
	   c : in  STD_LOGIC;
	   s : out STD_LOGIC;
	   x : out STD_LOGIC);
end full_adder;

architecture Behavioral of full_adder is

begin

s <= a xor b xor c;
x <= ((a xor b) and c) or (a and b);

end Behavioral;

