Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jan 16 00:35:31 2020
| Host         : HIH-D-6446 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file embedded_design_control_sets_placed.rpt
| Design       : embedded_design
| Device       : xc7z100
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   240 |
| Unused register locations in slices containing registers |   796 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1125 |          341 |
| No           | No                    | Yes                    |             301 |           95 |
| No           | Yes                   | No                     |             639 |          216 |
| Yes          | No                    | No                     |             633 |          177 |
| Yes          | No                    | Yes                    |             688 |          192 |
| Yes          | Yes                   | No                     |            1538 |          475 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                                                       Enable Signal                                                                                                                       |                                                                                                         Set/Reset Signal                                                                                                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ps_subsys_i/clk_wiz_0/inst/clk_out1               |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                 |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_ve_min_reg[15][0]                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[104]_0                                                                                                                                                   |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_hl_width_reg[15][0]                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[104]_0                                                                                                                                                   |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_vf_width_reg[15][0]                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[97]_0                                                                                                                                                    |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_d_count_reg[30]_0                                                                                                                                                       |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[104]_0                                                                                                                                                   |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[97]_0                                                                                                                                                    |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_axi_rvalid_i_1_n_0                                                                                                                                                                                             | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[104]_0                                                                                                                                                   |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_he_min_reg[15][0]                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[97]_0                                                                                                                                                    |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                                                                     | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                   |                1 |              1 |
|  ps_subsys_i/clk_wiz_0/inst/clk_out1               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_spdif_tx_core/U0/TENC/SR[0]                                                                                                                                                                                     |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_s                                                                                                                                                                                    | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_axi_rdata_reg[0]_0                                                                                                                                                                   |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/p_5_in                                                                                                                                                                                                          | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_int_reg[31]_0                                                                                                                                                                |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_rvalid_i_1_n_0                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_int_reg[31]_0                                                                                                                                                                |                1 |              1 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                 |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[97]_0                                                                                                                                                    |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_he_min_reg[15][0]                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_d_count_reg[30]_0                                                                                                                                                       |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                            | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                            |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_s                                                                                                                                                                                    | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[98]_0                                                                                                                                                    |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                        |                                                                                                                                                                                                                                 |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_vs_width_reg[15][0]                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_d_count_reg[30]_0                                                                                                                                                       |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                 |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                    |                                                                                                                                                                                                                                 |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/up_preset_s                                                                                                                                                          |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg/up_mmcm_preset_s                                                                                                                                                    |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/up_preset_s                                                                                                                                                                  |                1 |              2 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/up_preset_s                                                                                                                                                                  |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/E[0]                                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_int_reg[31]_0                                                                                                                                                                |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_drp_wdata_reg[15][0]                                                                                                                                                                                         | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_int_reg[31]_0                                                                                                                                                                |                1 |              2 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[98]_0                                                                                                                                                    |                2 |              3 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                        | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_drp_rdata_reg[0]_0                                                                                                                                                  |                1 |              3 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                        | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_int_reg[31]_0                                                                                                                                                                |                1 |              3 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_drp_ack_t_s                                                                                                                                                                                   | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_int_reg[31]_0                                                                                                                                                                |                1 |              3 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                 |                1 |              3 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_spdif_tx_core/U0/TENC/FSM_sequential_bufctrl[2]_i_2_n_0                                                                                                                                                                                   | ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/full_reg_0                                                                                                                                                             |                2 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                              | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                       | ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                         |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                       | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                         |                4 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                      |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                            | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                 |                2 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                             | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                   |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                 |                2 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                             | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                   |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                      |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                      |                2 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                      |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                    |                2 |              4 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p1_data_1_reg[24]_1                                                                                                                                |                3 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]_0                                                                                                           | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                     |                2 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                        | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                      |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                            | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                     |                2 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_rcount[3]_i_1_n_0                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_int_reg[31]_0                                                                                                                                                                |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     |                                                                                                                                                                                                                                 |                2 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | ps_subsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                            |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_rcount[3]_i_1_n_0                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[104]_0                                                                                                                                                   |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]_0                                                                                                                                      | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]                                                                                   |                1 |              4 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_vs_width_reg[15][0]                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[98]_0                                                                                                                                                    |                3 |              5 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                               | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |                1 |              5 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_rst_reg/drp_rst                                                                                                                                                              |                3 |              5 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |                1 |              5 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                2 |              5 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                 | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                       |                3 |              5 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_spdif_tx_core/U0/TENC/bit_cnt                                                                                                                                                                                                             | ps_subsys_i/axi_spdif_tx_core/U0/TENC/clk_cnt1                                                                                                                                                                                  |                2 |              5 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                        | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                             |                1 |              5 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                           | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                1 |              5 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                  |                1 |              6 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                           |                2 |              6 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                 |                1 |              6 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                   |                4 |              6 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                           |                2 |              6 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                              | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg |                3 |              6 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | ps_subsys_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                1 |              6 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                  |                1 |              6 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                               | ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                          |                3 |              7 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_0                                                                                                                                                                                      | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[98]_0                                                                                                                                                    |                3 |              7 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/s_fsync_d1_reg                                                                                                                                                                         |                2 |              7 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                            | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                1 |              7 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_d_count_reg[30]_0                                                                                                                                                       |                2 |              7 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_status/d_xfer_data                                                                                                                                                                                        | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_rst_reg/SR[0]                                                                                                                                                                        |                1 |              7 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                     |                                                                                                                                                                                                                                 |                2 |              7 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                          |                                                                                                                                                                                                                                 |                1 |              8 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_add_c4/p_1_in                                                                                                                                             |                2 |              8 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_add_c4/p3_data_reg_n_0_[24]                                                                                                                               |                2 |              8 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_add_c4/p3_data_reg_n_0_[24]                                                                                                                                |                2 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                         |                                                                                                                                                                                                                                 |                1 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                       | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                2 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                4 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                      | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                   |                3 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                           | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                         |                2 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                             | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                         |                3 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_spdif_tx_core/U0/TENC/frame_cnt                                                                                                                                                                                                           | ps_subsys_i/axi_spdif_tx_core/U0/TENC/clk_cnt1                                                                                                                                                                                  |                4 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                        |                                                                                                                                                                                                                                 |                1 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                 | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                   |                3 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                         | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                      |                3 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                              |                                                                                                                                                                                                                                 |                1 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1_n_0                                                                                                                                                | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |                4 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                         | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7][0]                                                                          |                2 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                           | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/SS[0]                                                               |                2 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_he_min_reg[15][0]                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_waddr_reg[9]_0                                                                                                                                                                       |                3 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_he_min_reg[15][0]                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[104]_0                                                                                                                                                   |                1 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                               | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                         |                1 |              8 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                     |                3 |              9 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                 | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                          |                3 |              9 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_s                                                                                                                                                                                    | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[104]_0                                                                                                                                                   |                2 |              9 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_drp_rdata_reg[0]_0                                                                                                                                                  |                4 |              9 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_vdma/E[0]                                                                                                                                                                                                                | ps_subsys_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_fs_toggle_m1_reg[0]                                                                                                                                                     |                2 |              9 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr[9]_i_1_n_0                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_rst_reg/SR[0]                                                                                                                                                                        |                3 |              9 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_spdif_tx_core/U0/TENC/clk_cnt0                                                                                                                                                                                                            | ps_subsys_i/axi_spdif_tx_core/U0/TENC/clk_cnt[8]_i_1_n_0                                                                                                                                                                        |                2 |              9 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_vs_width_reg[15][0]                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_waddr_reg[9]_0                                                                                                                                                                       |                5 |              9 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_s                                                                                                                                                                                                    |                                                                                                                                                                                                                                 |                3 |              9 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                6 |              9 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                            | ps_subsys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                            |                5 |              9 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                            | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                3 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]          |                2 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_vdma/m_axis_mm2s_fsync                                                                                                                                                                                                   |                                                                                                                                                                                                                                 |                2 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]          |                3 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                             | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                3 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                            | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                5 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                            | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                4 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                            | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                5 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                            | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                2 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                            | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                3 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                            | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                4 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | ps_subsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                               |                2 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                            | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |                4 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_0                                                                                                                                                                                      | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[104]_0                                                                                                                                                   |                2 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                                                                                                                   | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                         |                2 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                                                                                                                             | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                         |                3 |             10 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_spdif_tx_core/U0/TENC/clk_cnt1                                                                                                                                                                                  |                5 |             11 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                         |                5 |             11 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                 |                3 |             12 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                 |                7 |             12 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                           |                2 |             12 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                            | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                         |                3 |             12 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                 |                5 |             12 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AS[0]          |                5 |             12 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                 |                5 |             12 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                        | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                6 |             12 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                            | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                         |                3 |             13 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_drp_ack_t_s                                                                                                                                                                                   | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_drp_rdata_reg[0]_0                                                                                                                                                  |                2 |             13 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_spdif_tx_core/U0/pl330_dma_gen.fifo/fifo/full_reg_0                                                                                                                                                             |                3 |             13 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                          | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |                3 |             13 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                     |                                                                                                                                                                                                                                 |                4 |             13 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |                4 |             13 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_he_min_reg[15][0]                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[98]_0                                                                                                                                                    |                4 |             13 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[12]_i_2_n_0                                                                                                                    | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter_reg[0][0]                                                                                        |                5 |             14 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                          | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[98]_0                                                                                                                                                    |                5 |             14 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                 |                3 |             14 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                        |                                                                                                                                                                                                                                 |                3 |             14 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_ve_min_reg[15][0]                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_d_count_reg[30]_0                                                                                                                                                       |                4 |             15 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_hl_width_reg[15][0]                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_d_count_reg[30]_0                                                                                                                                                       |                7 |             15 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_vf_width_reg[15][0]                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[98]_0                                                                                                                                                    |                4 |             15 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_spdif_tx_core/U0/TENC/p_0_in0                                                                                                                                                                                   |                4 |             16 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0                                                                                                                                                            |                4 |             16 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                         |                4 |             16 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_hl_width_reg[15][0]                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[97]_0                                                                                                                                                    |                4 |             16 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_ve_min_reg[15][0]                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[97]_0                                                                                                                                                    |                5 |             16 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_hs_width_reg[15][0]                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[97]_0                                                                                                                                                    |                5 |             16 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_vf_width_reg[15][0]                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_d_count_reg[30]_0                                                                                                                                                       |                6 |             16 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0                                                                                                                                                                                      | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count                                                                                                                                                                          |                4 |             16 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                            | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                         |                4 |             16 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |                4 |             16 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |                5 |             16 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                         |                                                                                                                                                                                                                                 |                3 |             16 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                 |                5 |             17 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/cr_cb_sel_i_1_n_0                                                                                                                                                        |                5 |             17 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                       |                5 |             18 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                    |                5 |             18 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                    |                4 |             18 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                      |                7 |             18 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_count_toggle_s                                                                                                                                                                                    | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_d_count_reg[30]_0                                                                                                                                                       |                4 |             20 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |               10 |             20 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                            |                                                                                                                                                                                                                                 |                7 |             21 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/p_5_in                                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[98]_0                                                                                                                                                    |                6 |             21 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]_0                                                                                                           |                                                                                                                                                                                                                                 |                9 |             21 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_fs_toggle_m1_reg[0]                                                                                                                                                     |                4 |             21 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_rst_reg/SR[0]                                                                                                                                                                        |                6 |             22 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/drp_addr[6]_i_1_n_0                                                                                                                                                    |                7 |             23 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_axi_rdata_reg[0]_0                                                                                                                                                                   |                7 |             23 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/E[0]                                                                                                                                                                                                              | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[98]_0                                                                                                                                                    |                9 |             23 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_vdma/E[0]                                                                                                                                                                                                                | ps_subsys_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/vdma_tpm_data_reg[22]                                                                                                                                                        |                6 |             23 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_2d[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                 |                7 |             24 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_d[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                 |                6 |             24 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d                                                                                                                                                                                                       | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/hdmi_tpm_data0                                                                                                                                                                         |                6 |             24 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 | ps_subsys_i/axi_hdmi_core/inst/i_tx_core/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                 |                8 |             24 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                               | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                        |                8 |             24 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_const_rgb_reg[23][0]                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/up_d_count_reg[30]_0                                                                                                                                                       |                5 |             24 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                               |                9 |             25 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/p_5_in                                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_waddr_reg[9]_0                                                                                                                                                                       |                6 |             25 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_drp_wdata_reg[15][0]                                                                                                                                                                                         | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_drp_rdata_reg[0]_0                                                                                                                                                  |                8 |             28 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/E[0]                                                                                                                                                                                                            | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_drp_rdata_reg[0]_0                                                                                                                                                  |                5 |             30 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                          |               13 |             31 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |               13 |             32 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                            | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |                8 |             32 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |               15 |             32 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_spdif_tx_core/U0/ctrlif/E[0]                                                                                                                                                                                                              | ps_subsys_i/axi_spdif_tx_core/U0/TENC/SR[0]                                                                                                                                                                                     |               11 |             32 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                              | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                         |               12 |             32 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_rvalid_i_1_n_0                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_axi_rdata[31]_i_2_n_0                                                                                                                                                              |                7 |             32 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                            | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                         |                9 |             32 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_axi_rvalid_i_1_n_0                                                                                                                                                                                             | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_axi_rdata_reg[0]_0                                                                                                                                                                   |                5 |             32 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                            | ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                       |               16 |             32 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_spdif_tx_core/U0/ctrlif/chstatus_reg_reg[0][0]                                                                                                                                                                                            | ps_subsys_i/axi_spdif_tx_core/U0/TENC/SR[0]                                                                                                                                                                                     |               14 |             32 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |               16 |             32 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_toggle_s                                                                                                                                                           |                9 |             33 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_clock_mon/d_count_toggle_s                                                                                                                                                                                     |                                                                                                                                                                                                                                 |                6 |             33 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                        |                                                                                                                                                                                                                                 |               10 |             34 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                 |               17 |             35 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                   |                                                                                                                                                                                                                                 |               21 |             35 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                  |                                                                                                                                                                                                                                 |                5 |             39 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                         |               17 |             40 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                       | ps_subsys_i/axi_hdmi_interconnect/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                 |                8 |             41 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                       | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                       |                7 |             42 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                            |               13 |             42 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |               16 |             42 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/p_5_in                                                                                                                                                                                                          | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_clkgen/i_drp_cntrl/up_drp_rdata_reg[0]_0                                                                                                                                                  |               12 |             45 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                        |                                                                                                                                                                                                                                 |               10 |             47 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                 |                8 |             47 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_spdif_tx_core/U0/ctrlif/p_0_in1_out                                                                                                                                                                                                       |                                                                                                                                                                                                                                 |                6 |             48 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                     | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                           |                9 |             48 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                          | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                       |               16 |             49 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                      | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                       |               19 |             49 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tvalid_reg[0]                                                                                | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                          |                9 |             50 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                 |                7 |             50 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_0                                                                                                                                                                                      | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[97]_0                                                                                                                                                    |               13 |             50 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                        |                                                                                                                                                                                                                                 |                8 |             52 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                      |                                                                                                                                                                                                                                 |                9 |             52 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                      |                                                                                                                                                                                                                                 |               13 |             52 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                          |                                                                                                                                                                                                                                 |               11 |             52 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                  |               17 |             55 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                         |               17 |             57 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_up_axi/up_waddr_reg[9]_0                                                                                                                                                                       |               19 |             61 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_reg[104]_0                                                                                                                                                   |               23 |             68 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_data_0                                                                                                                                                                                      | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/up_xfer_toggle_i_3_n_0                                                                                                                                                    |               20 |             89 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           | ps_subsys_i/axi_hdmi_clkgen/inst/i_up_axi/up_rdata_int_reg[31]_0                                                                                                                                                                |               28 |            112 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               | ps_subsys_i/axi_hdmi_dma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                    | ps_subsys_i/axi_hdmi_dma/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_irqthresh_decr_mask_sig_reg[0]                                                                                                                   |               37 |            141 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                                                     | ps_subsys_i/axi_hdmi_core/inst/i_up/i_hdmi_rst_reg/SR[0]                                                                                                                                                                        |               45 |            155 |
|  ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk_0 |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                 |              144 |            533 |
|  ps_subsys_i/proc_arm/inst/FCLK_CLK0               |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                 |              202 |            602 |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    14 |
| 2      |                    15 |
| 3      |                     5 |
| 4      |                    24 |
| 5      |                     9 |
| 6      |                     8 |
| 7      |                     7 |
| 8      |                    21 |
| 9      |                    11 |
| 10     |                    16 |
| 11     |                     2 |
| 12     |                     8 |
| 13     |                     7 |
| 14     |                     4 |
| 15     |                     3 |
| 16+    |                    86 |
+--------+-----------------------+


