{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761494537990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761494537992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 26 23:02:17 2025 " "Processing started: Sun Oct 26 23:02:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761494537992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494537992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hammingcode -c hammingcode " "Command: quartus_map --read_settings_files=on --write_settings_files=off hammingcode -c hammingcode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494537992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761494538429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761494538429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_full_system.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_full_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_full_system " "Found entity 1: tb_full_system" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761494548367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494548367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hamming_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hamming_encoder " "Found entity 1: hamming_encoder" {  } { { "hamming_encoder.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/hamming_encoder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761494548368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494548368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hamming_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hamming_decoder " "Found entity 1: hamming_decoder" {  } { { "hamming_decoder.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/hamming_decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761494548370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494548370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/uart_tx.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761494548371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494548371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/uart_rx.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761494548374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494548374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_full_system " "Elaborating entity \"tb_full_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761494548405 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rec_ptr tb_full_system.v(68) " "Verilog HDL or VHDL warning at tb_full_system.v(68): object \"rec_ptr\" assigned a value but never read" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761494548417 "|tb_full_system"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_full_system.v(17) " "Verilog HDL warning at tb_full_system.v(17): assignments to clk create a combinational loop" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 17 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1761494548418 "|tb_full_system"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "INPUT_BITS=52 groups=13 encoded_bytes=13 tb_full_system.v(104) " "Verilog HDL Display System Task info at tb_full_system.v(104): INPUT_BITS=52 groups=13 encoded_bytes=13" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 104 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494548421 "|tb_full_system"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n=== PHASE 1: NO ERROR === tb_full_system.v(107) " "Verilog HDL Display System Task info at tb_full_system.v(107): \\n=== PHASE 1: NO ERROR ===" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 107 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494548422 "|tb_full_system"}
{ "Error" "EVRFX_VERI_NON_CONST_LOOP" "250 tb_full_system.v(131) " "Verilog HDL Loop Statement error at tb_full_system.v(131): loop with non-constant loop condition must terminate within 250 iterations" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 131 0 0 } }  } 0 10119 "Verilog HDL Loop Statement error at %2!s!: loop with non-constant loop condition must terminate within %1!d! iterations" 0 0 "Analysis & Synthesis" 0 -1 1761494548424 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Sent byte #0: encoded=0x%2h  rx=0x%2h  decoded_nibble=0x%1h  single_err=........ double_err=........ tb_full_system.v(166) " "Verilog HDL Display System Task info at tb_full_system.v(166): Sent byte #0: encoded=0x%2h  rx=0x%2h  decoded_nibble=0x%1h  single_err=........ double_err=........" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 166 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494548424 "|tb_full_system"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n=== PHASE 2: SINGLE-BIT ERROR (should be corrected) === tb_full_system.v(110) " "Verilog HDL Display System Task info at tb_full_system.v(110): \\n=== PHASE 2: SINGLE-BIT ERROR (should be corrected) ===" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 110 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494548424 "|tb_full_system"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n=== PHASE 3: DOUBLE-BIT ERROR (should be detected) === tb_full_system.v(113) " "Verilog HDL Display System Task info at tb_full_system.v(113): \\n=== PHASE 3: DOUBLE-BIT ERROR (should be detected) ===" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 113 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494548426 "|tb_full_system"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n=== SIM END === tb_full_system.v(117) " "Verilog HDL Display System Task info at tb_full_system.v(117): \\n=== SIM END ===" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 117 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494548426 "|tb_full_system"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_full_system.v(118) " "Verilog HDL warning at tb_full_system.v(118): ignoring unsupported system task" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 118 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1761494548426 "|tb_full_system"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "encoded_bytes tb_full_system.v(75) " "Verilog HDL warning at tb_full_system.v(75): initial value for variable encoded_bytes should be constant" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 75 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1761494548426 "|tb_full_system"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "tx_data tb_full_system.v(75) " "Verilog HDL warning at tb_full_system.v(75): initial value for variable tx_data should be constant" {  } { { "tb_full_system.v" "" { Text "C:/Users/tad29/OneDrive/Documents/Quatus_Project/BTL/tb_full_system.v" 75 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1761494548426 "|tb_full_system"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761494548427 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761494548515 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 26 23:02:28 2025 " "Processing ended: Sun Oct 26 23:02:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761494548515 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761494548515 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761494548515 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494548515 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761494549130 ""}
