-- Copyright(C) 2005 by Xilinx, Inc. All rights reserved. 
-- The files included in this design directory contain proprietary, confidential information of 
-- Xilinx, Inc., are distributed under license from Xilinx, Inc., and may be used, copied 
-- and/or disclosed only pursuant to the terms of a valid license agreement with Xilinx, Inc. 
-- This copyright notice must be retained as part of this text at all times. 


Description: Virtex-II High-Speed (HS) Demo Board: User Guidelines

See Application Note 277 for a full functional description.

DESIGN TYPE: ISE (chip XC2V40 FG256 -4)

Source Files:

top.vhd - top level

Inputs:
A, B, C, D, half1, half2, half3, half4;

Outputs:
RS, RW, EN, DB 

An MCS file to program the 18v02 prom is included in the project directory.

NOTE:  This design has been tested and is known to compile and implement
correctly using XST, Synplify and Synplify Pro Synthesis flows.

If using Synplify, Synplify Pro, or LeonardoSpectrum for synthesis
the UCF file will need to be edited as indicated in the file.

NOTE: If you are trying to run this example in a read-only location,    
the design hierachy will not display properly. Please copy the example  
project to a new location by using either Project Save As... from the File menu
pulldown in ISE or some other method of your choice. Copy the example to a location
where you have write permissions and the hiearchy will display properly. 

For support information and contacts please see:

	http://www.xilinx.com/support
or
	http://www.xilinx.com/support/services/contact_info.htm