// Seed: 4112398401
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input logic sample,
    output id_5,
    output logic id_6
);
  generate
    assign id_5[1'h0] = id_0 ? 1 : id_4;
  endgenerate
endmodule
