==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'topParseEvents/src/abmofAccel.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 103.824 ; gain = 45.633
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 103.863 ; gain = 45.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'readPixFromCol' into 'writePix' (topParseEvents/src/abmofAccel.cpp:85).
INFO: [XFORM 203-603] Inlining function 'writePixToCol' into 'writePix' (topParseEvents/src/abmofAccel.cpp:89).
INFO: [XFORM 203-603] Inlining function 'writePix' into 'topHW' (topParseEvents/src/abmofAccel.cpp:120).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockCols' (topParseEvents/src/abmofAccel.cpp:113).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockCols' (topParseEvents/src/abmofAccel.cpp:112).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 123.914 ; gain = 65.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'resetPix' into 'topHW' (topParseEvents/src/abmofAccel.cpp:122) automatically.
WARNING: [SYNCHK 200-23] topParseEvents/src/abmofAccel.cpp:22: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 129.598 ; gain = 71.406
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'topHW' (topParseEvents/src/abmofAccel.cpp:118).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'readBlockCols' (topParseEvents/src/abmofAccel.cpp:95).
INFO: [XFORM 203-501] Unrolling loop 'readWiderBitsLoop' (topParseEvents/src/abmofAccel.cpp:15) in function 'topHW' completely.
INFO: [XFORM 203-501] Unrolling loop 'writeWiderBitsLoop' (topParseEvents/src/abmofAccel.cpp:55) in function 'topHW' completely.
INFO: [XFORM 203-501] Unrolling loop 'readRefLoop' (topParseEvents/src/abmofAccel.cpp:110) in function 'readBlockCols' completely.
INFO: [XFORM 203-501] Unrolling loop 'readTwoColsWiderBitsLoop' (topParseEvents/src/abmofAccel.cpp:39) in function 'readBlockCols' completely.
INFO: [XFORM 203-101] Partitioning array 'tagCol.V' (topParseEvents/src/abmofAccel.cpp:118) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'refCol.V' (topParseEvents/src/abmofAccel.cpp:118) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlices.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'resetPix' into 'topHW' (topParseEvents/src/abmofAccel.cpp:122) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 161.098 ; gain = 102.906
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'glPLSlices.V.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 169.371 ; gain = 111.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'topHW' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readBlockCols'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'readBlockCols'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.382 seconds; current allocated memory: 124.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 125.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'topHW'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'topHW'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('call_ret', topParseEvents/src/abmofAccel.cpp:121) to 'readBlockCols' and 'load' operation ('glPLSlices_V_0_load', topParseEvents/src/abmofAccel.cpp:83->topParseEvents/src/abmofAccel.cpp:120) on array 'glPLSlices_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('call_ret', topParseEvents/src/abmofAccel.cpp:121) to 'readBlockCols' and 'load' operation ('glPLSlices_V_0_load', topParseEvents/src/abmofAccel.cpp:83->topParseEvents/src/abmofAccel.cpp:120) on array 'glPLSlices_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('call_ret', topParseEvents/src/abmofAccel.cpp:121) to 'readBlockCols' and 'load' operation ('glPLSlices_V_0_load', topParseEvents/src/abmofAccel.cpp:83->topParseEvents/src/abmofAccel.cpp:120) on array 'glPLSlices_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (topParseEvents/src/abmofAccel.cpp:68->topParseEvents/src/abmofAccel.cpp:122) of constant 0 on array 'glPLSlices_V_0' and 'load' operation ('glPLSlices_V_0_load', topParseEvents/src/abmofAccel.cpp:83->topParseEvents/src/abmofAccel.cpp:120) on array 'glPLSlices_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (10.201ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0.1ns, effective delay budget: 9.9ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('glPLSlices_V_0_load', topParseEvents/src/abmofAccel.cpp:83->topParseEvents/src/abmofAccel.cpp:120) on array 'glPLSlices_V_0' (3.25 ns)
	'mux' operation ('tmpData.V', topParseEvents/src/abmofAccel.cpp:83->topParseEvents/src/abmofAccel.cpp:120) (1.96 ns)
	'add' operation ('tmpTmpData.V', topParseEvents/src/abmofAccel.cpp:87->topParseEvents/src/abmofAccel.cpp:120) (1.74 ns)
	'store' operation (topParseEvents/src/abmofAccel.cpp:91->topParseEvents/src/abmofAccel.cpp:120) of variable 'tmp_18', topParseEvents/src/abmofAccel.cpp:62->topParseEvents/src/abmofAccel.cpp:89->topParseEvents/src/abmofAccel.cpp:120 on array 'glPLSlices_V_2' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 125.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 126.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readBlockCols'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'topHW_mux_42_128_1_1' to 'topHW_mux_42_128_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'topHW_mux_42_128_bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'readBlockCols'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 130.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'topHW'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/y_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/idx_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/refCol_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'topHW/tagCol_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'topHW' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'topHW_glPLSlices_V_0' to 'topHW_glPLSlices_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'topHW_glPLSlices_V_1' to 'topHW_glPLSlices_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'topHW_glPLSlices_V_2' to 'topHW_glPLSlices_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'topHW_glPLSlices_V_3' to 'topHW_glPLSlices_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'topHW_mux_42_128_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'topHW'.
INFO: [HLS 200-111]  Elapsed time: 0.824 seconds; current allocated memory: 133.459 MB.
INFO: [RTMG 210-278] Implementing memory 'topHW_glPLSlices_cud_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 197.230 ; gain = 139.039
INFO: [SYSC 207-301] Generating SystemC RTL for topHW.
INFO: [VHDL 208-304] Generating VHDL RTL for topHW.
INFO: [VLOG 209-307] Generating Verilog RTL for topHW.
INFO: [HLS 200-112] Total elapsed time: 26.257 seconds; peak allocated memory: 133.459 MB.
