

================================================================
== Synthesis Summary Report of 'master_fix'
================================================================
+ General Information: 
    * Date:           Tue Jul 19 17:08:50 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        Testing
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |                          Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |             |             |     |
    |                          & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |+ master_fix                                               |     -|  0.09|   135365|  1.421e+06|         -|   135366|     -|        no|  24 (20%)|  65 (81%)|  12542 (35%)|  14149 (80%)|    -|
    | + grp_convolution1_fix_fu_564                             |     -|  0.10|     3097|  3.252e+04|         -|     3097|     -|        no|         -|  24 (30%)|   5534 (15%)|   4960 (28%)|    -|
    |  + grp_convolution1_fix_Pipeline_VITIS_LOOP_221_1_fu_152  |     -|  0.71|        9|     94.500|         -|        9|     -|        no|         -|         -|    297 (~0%)|    1244 (7%)|    -|
    |   o VITIS_LOOP_221_1                                      |     -|  7.66|        7|     73.500|         3|        1|     6|       yes|         -|         -|            -|            -|    -|
    |  + grp_convolution1_fix_Pipeline_Conv_loop_fu_180         |     -|  0.10|     3083|  3.237e+04|         -|     3083|     -|        no|         -|  24 (30%)|   5217 (14%)|   3639 (20%)|    -|
    |   o Conv_loop                                             |     -|  7.66|     3081|  3.235e+04|        11|        1|  3072|       yes|         -|         -|            -|            -|    -|
    | + grp_convolution2_fix_fu_598                             |     -|  0.75|    90097|  9.460e+05|         -|    90097|     -|        no|    4 (3%)|   8 (10%)|    1784 (5%)|    1579 (8%)|    -|
    |  o VITIS_LOOP_332_1                                       |     -|  7.66|    90096|  9.460e+05|      5631|        -|    16|        no|         -|         -|            -|            -|    -|
    |   o VITIS_LOOP_334_2                                      |     -|  7.66|     5628|  5.909e+04|       134|        -|    42|        no|         -|         -|            -|            -|    -|
    |    o VITIS_LOOP_340_4                                     |     -|  7.66|       40|    420.000|         5|        -|     8|        no|         -|         -|            -|            -|    -|
    |    o VITIS_LOOP_345_5                                     |     -|  7.66|       40|    420.000|         5|        -|     8|        no|         -|         -|            -|            -|    -|
    |    o VITIS_LOOP_350_6                                     |     -|  7.66|       48|    504.000|         6|        -|     8|        no|         -|         -|            -|            -|    -|
    |    o VITIS_LOOP_354_7                                     |     -|  7.66|       40|    420.000|         5|        -|     8|        no|         -|         -|            -|            -|    -|
    | + grp_master_fix_Pipeline_VITIS_LOOP_445_1_fu_614         |     -|  0.09|        9|     94.500|         -|        9|     -|        no|         -|         -|     853 (2%)|   1883 (10%)|    -|
    |  o VITIS_LOOP_445_1                                       |     -|  7.66|        7|     73.500|         5|        1|     4|       yes|         -|         -|            -|            -|    -|
    | + grp_master_fix_Pipeline_VITIS_LOOP_456_3_fu_626         |     -|  0.14|       84|    882.000|         -|       84|     -|        no|         -|         -|     421 (1%)|    110 (~0%)|    -|
    |  o VITIS_LOOP_456_3                                       |     -|  7.66|       82|    861.000|        80|        1|     4|       yes|         -|         -|            -|            -|    -|
    | o VITIS_LOOP_369_1                                        |     -|  7.66|    20496|  2.152e+05|      2562|        -|     8|        no|         -|         -|            -|            -|    -|
    |  o VITIS_LOOP_371_2                                       |     -|  7.66|     2560|  2.688e+04|        20|        -|   128|        no|         -|         -|            -|            -|    -|
    |   o VITIS_LOOP_377_3                                      |     -|  7.66|        6|     63.000|         2|        -|     3|        no|         -|         -|            -|            -|    -|
    | o VITIS_LOOP_390_1                                        |     -|  7.66|     2720|  2.856e+04|       170|        -|    16|        no|         -|         -|            -|            -|    -|
    |  o VITIS_LOOP_392_2                                       |     -|  7.66|      168|  1.764e+03|         4|        -|    42|        no|         -|         -|            -|            -|    -|
    | o VITIS_LOOP_411_1                                        |     -|  7.66|    18416|  1.934e+05|      1151|        -|    16|        no|         -|         -|            -|            -|    -|
    |  o VITIS_LOOP_414_2                                       |     -|  7.66|     1148|  1.205e+04|        82|        -|    14|        no|         -|         -|            -|            -|    -|
    |   o VITIS_LOOP_418_4                                      |     -|  7.66|       80|    840.000|         5|        -|    16|        no|         -|         -|            -|            -|    -|
    | o VITIS_LOOP_432_1                                        |     -|  7.66|      328|  3.444e+03|        82|        -|     4|        no|         -|         -|            -|            -|    -|
    |  o VITIS_LOOP_435_2                                       |     -|  7.66|       80|    840.000|         5|        -|    16|        no|         -|         -|            -|            -|    -|
    | o VITIS_LOOP_451_2                                        |     -|  7.66|      108|  1.134e+03|        27|        -|     4|        no|         -|         -|            -|            -|    -|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| input_r_address0 | 9        |
| input_r_q0       | 16       |
| out_r_address0   | 2        |
| out_r_d0         | 32       |
+------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| input    | in        | ap_fixed<12, 12, AP_RND_CONV, AP_WRAP, 0>* |
| out      | out       | float*                                     |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Name          | HW Type | HW Usage |
+----------+------------------+---------+----------+
| input    | input_r_address0 | port    | offset   |
| input    | input_r_ce0      | port    |          |
| input    | input_r_q0       | port    |          |
| out      | out_r_address0   | port    | offset   |
| out      | out_r_ce0        | port    |          |
| out      | out_r_we0        | port    |          |
| out      | out_r_d0         | port    |          |
+----------+------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

