#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000146d9ad0c30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000146d9ad0dc0 .scope module, "tb" "tb" 3 39;
 .timescale -12 -12;
L_00000146d9ad0140 .functor NOT 1, L_00000146d9b3c3e0, C4<0>, C4<0>, C4<0>;
L_00000146d9acfce0 .functor XOR 1, L_00000146d9b3c200, L_00000146d9b3c340, C4<0>, C4<0>;
L_00000146d9ad0290 .functor XOR 1, L_00000146d9acfce0, L_00000146d9b3b760, C4<0>, C4<0>;
v00000146d9b3b3a0_0 .net *"_ivl_10", 0 0, L_00000146d9b3b760;  1 drivers
v00000146d9b3c2a0_0 .net *"_ivl_12", 0 0, L_00000146d9ad0290;  1 drivers
v00000146d9b3ae00_0 .net *"_ivl_2", 0 0, L_00000146d9b3c160;  1 drivers
v00000146d9b3bb20_0 .net *"_ivl_4", 0 0, L_00000146d9b3c200;  1 drivers
v00000146d9b3be40_0 .net *"_ivl_6", 0 0, L_00000146d9b3c340;  1 drivers
v00000146d9b3a900_0 .net *"_ivl_8", 0 0, L_00000146d9acfce0;  1 drivers
v00000146d9b3af40_0 .var "clk", 0 0;
v00000146d9b3b620_0 .net "f_dut", 0 0, L_00000146d9ad0220;  1 drivers
v00000146d9b3b300_0 .net "f_ref", 0 0, L_00000146d9ad03e0;  1 drivers
v00000146d9b3b440_0 .var/2u "stats1", 159 0;
v00000146d9b3aa40_0 .var/2u "strobe", 0 0;
v00000146d9b3acc0_0 .net "tb_match", 0 0, L_00000146d9b3c3e0;  1 drivers
v00000146d9b3c7a0_0 .net "tb_mismatch", 0 0, L_00000146d9ad0140;  1 drivers
v00000146d9b3bee0_0 .net "wavedrom_enable", 0 0, v00000146d9b3ba80_0;  1 drivers
v00000146d9b3bf80_0 .net "wavedrom_title", 511 0, v00000146d9b3bc60_0;  1 drivers
v00000146d9b3b800_0 .net "x1", 0 0, v00000146d9b3c5c0_0;  1 drivers
v00000146d9b3b4e0_0 .net "x2", 0 0, v00000146d9b3b940_0;  1 drivers
v00000146d9b3b6c0_0 .net "x3", 0 0, v00000146d9b3b260_0;  1 drivers
L_00000146d9b3c160 .concat [ 1 0 0 0], L_00000146d9ad03e0;
L_00000146d9b3c200 .concat [ 1 0 0 0], L_00000146d9ad03e0;
L_00000146d9b3c340 .concat [ 1 0 0 0], L_00000146d9ad0220;
L_00000146d9b3b760 .concat [ 1 0 0 0], L_00000146d9ad03e0;
L_00000146d9b3c3e0 .cmp/eeq 1, L_00000146d9b3c160, L_00000146d9ad0290;
S_00000146d9ad72e0 .scope module, "good1" "RefModule" 3 82, 4 2 0, S_00000146d9ad0dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_00000146d9ad06f0 .functor NOT 1, v00000146d9b3b260_0, C4<0>, C4<0>, C4<0>;
L_00000146d9ad0a00 .functor AND 1, L_00000146d9ad06f0, v00000146d9b3b940_0, C4<1>, C4<1>;
L_00000146d9ad0610 .functor NOT 1, v00000146d9b3c5c0_0, C4<0>, C4<0>, C4<0>;
L_00000146d9ad04c0 .functor AND 1, L_00000146d9ad0a00, L_00000146d9ad0610, C4<1>, C4<1>;
L_00000146d9ad01b0 .functor NOT 1, v00000146d9b3b260_0, C4<0>, C4<0>, C4<0>;
L_00000146d9ad0530 .functor AND 1, L_00000146d9ad01b0, v00000146d9b3b940_0, C4<1>, C4<1>;
L_00000146d9ad0840 .functor AND 1, L_00000146d9ad0530, v00000146d9b3c5c0_0, C4<1>, C4<1>;
L_00000146d9ad05a0 .functor OR 1, L_00000146d9ad04c0, L_00000146d9ad0840, C4<0>, C4<0>;
L_00000146d9ad0ae0 .functor NOT 1, v00000146d9b3b940_0, C4<0>, C4<0>, C4<0>;
L_00000146d9acfea0 .functor AND 1, v00000146d9b3b260_0, L_00000146d9ad0ae0, C4<1>, C4<1>;
L_00000146d9ad0b50 .functor AND 1, L_00000146d9acfea0, v00000146d9b3c5c0_0, C4<1>, C4<1>;
L_00000146d9acff10 .functor OR 1, L_00000146d9ad05a0, L_00000146d9ad0b50, C4<0>, C4<0>;
L_00000146d9ad08b0 .functor AND 1, v00000146d9b3b260_0, v00000146d9b3b940_0, C4<1>, C4<1>;
L_00000146d9acfd50 .functor AND 1, L_00000146d9ad08b0, v00000146d9b3c5c0_0, C4<1>, C4<1>;
L_00000146d9ad03e0 .functor OR 1, L_00000146d9acff10, L_00000146d9acfd50, C4<0>, C4<0>;
v00000146d9acd270_0 .net *"_ivl_0", 0 0, L_00000146d9ad06f0;  1 drivers
v00000146d9acd950_0 .net *"_ivl_10", 0 0, L_00000146d9ad0530;  1 drivers
v00000146d9acd310_0 .net *"_ivl_12", 0 0, L_00000146d9ad0840;  1 drivers
v00000146d9acd3b0_0 .net *"_ivl_14", 0 0, L_00000146d9ad05a0;  1 drivers
v00000146d9acd770_0 .net *"_ivl_16", 0 0, L_00000146d9ad0ae0;  1 drivers
v00000146d9acd810_0 .net *"_ivl_18", 0 0, L_00000146d9acfea0;  1 drivers
v00000146d9acd8b0_0 .net *"_ivl_2", 0 0, L_00000146d9ad0a00;  1 drivers
v00000146d9acdb30_0 .net *"_ivl_20", 0 0, L_00000146d9ad0b50;  1 drivers
v00000146d9acd9f0_0 .net *"_ivl_22", 0 0, L_00000146d9acff10;  1 drivers
v00000146d9acda90_0 .net *"_ivl_24", 0 0, L_00000146d9ad08b0;  1 drivers
v00000146d9b3c0c0_0 .net *"_ivl_26", 0 0, L_00000146d9acfd50;  1 drivers
v00000146d9b3aea0_0 .net *"_ivl_4", 0 0, L_00000146d9ad0610;  1 drivers
v00000146d9b3afe0_0 .net *"_ivl_6", 0 0, L_00000146d9ad04c0;  1 drivers
v00000146d9b3c020_0 .net *"_ivl_8", 0 0, L_00000146d9ad01b0;  1 drivers
v00000146d9b3bbc0_0 .net "f", 0 0, L_00000146d9ad03e0;  alias, 1 drivers
v00000146d9b3ac20_0 .net "x1", 0 0, v00000146d9b3c5c0_0;  alias, 1 drivers
v00000146d9b3bda0_0 .net "x2", 0 0, v00000146d9b3b940_0;  alias, 1 drivers
v00000146d9b3c700_0 .net "x3", 0 0, v00000146d9b3b260_0;  alias, 1 drivers
S_00000146d9ad7470 .scope module, "stim1" "stimulus_gen" 3 76, 3 6 0, S_00000146d9ad0dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v00000146d9b3b8a0_0 .net "clk", 0 0, v00000146d9b3af40_0;  1 drivers
v00000146d9b3ba80_0 .var "wavedrom_enable", 0 0;
v00000146d9b3bc60_0 .var "wavedrom_title", 511 0;
v00000146d9b3c5c0_0 .var "x1", 0 0;
v00000146d9b3b940_0 .var "x2", 0 0;
v00000146d9b3b260_0 .var "x3", 0 0;
E_00000146d9ae61e0/0 .event negedge, v00000146d9b3b8a0_0;
E_00000146d9ae61e0/1 .event posedge, v00000146d9b3b8a0_0;
E_00000146d9ae61e0 .event/or E_00000146d9ae61e0/0, E_00000146d9ae61e0/1;
E_00000146d9ae62e0 .event negedge, v00000146d9b3b8a0_0;
E_00000146d9ae6560 .event posedge, v00000146d9b3b8a0_0;
S_00000146d9ad7600 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_00000146d9ad7470;
 .timescale -12 -12;
v00000146d9b3b580_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000146d9aa2f30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_00000146d9ad7470;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000146d9aa30c0 .scope module, "top_module1" "TopModule" 3 88, 5 3 0, S_00000146d9ad0dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_00000146d9ad0990 .functor NOT 1, v00000146d9b3b260_0, C4<0>, C4<0>, C4<0>;
L_00000146d9ad0680 .functor AND 1, L_00000146d9ad0990, v00000146d9b3b940_0, C4<1>, C4<1>;
L_00000146d9acfc70 .functor AND 1, v00000146d9b3b260_0, v00000146d9b3c5c0_0, C4<1>, C4<1>;
L_00000146d9ad0220 .functor OR 1, L_00000146d9ad0680, L_00000146d9acfc70, C4<0>, C4<0>;
v00000146d9b3b9e0_0 .net *"_ivl_0", 0 0, L_00000146d9ad0990;  1 drivers
v00000146d9b3b080_0 .net *"_ivl_2", 0 0, L_00000146d9ad0680;  1 drivers
v00000146d9b3b120_0 .net *"_ivl_4", 0 0, L_00000146d9acfc70;  1 drivers
v00000146d9b3c660_0 .net "f", 0 0, L_00000146d9ad0220;  alias, 1 drivers
v00000146d9b3a9a0_0 .net "x1", 0 0, v00000146d9b3c5c0_0;  alias, 1 drivers
v00000146d9b3bd00_0 .net "x2", 0 0, v00000146d9b3b940_0;  alias, 1 drivers
v00000146d9b3b1c0_0 .net "x3", 0 0, v00000146d9b3b260_0;  alias, 1 drivers
S_00000146d9aa3250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_00000146d9ad0dc0;
 .timescale -12 -12;
E_00000146d9ae6360 .event edge, v00000146d9b3aa40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000146d9b3aa40_0;
    %nor/r;
    %assign/vec4 v00000146d9b3aa40_0, 0;
    %wait E_00000146d9ae6360;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000146d9ad7470;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v00000146d9b3c5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000146d9b3b940_0, 0;
    %assign/vec4 v00000146d9b3b260_0, 0;
    %wait E_00000146d9ae62e0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000146d9ae6560;
    %load/vec4 v00000146d9b3b260_0;
    %load/vec4 v00000146d9b3b940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000146d9b3c5c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v00000146d9b3c5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000146d9b3b940_0, 0;
    %assign/vec4 v00000146d9b3b260_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_00000146d9ae62e0;
    %fork TD_tb.stim1.wavedrom_stop, S_00000146d9aa2f30;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000146d9ae61e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 33 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v00000146d9b3c5c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000146d9b3b940_0, 0;
    %assign/vec4 v00000146d9b3b260_0, 0;
    %vpi_call/w 3 34 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000146d9ad0dc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000146d9b3af40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000146d9b3aa40_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_00000146d9ad0dc0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v00000146d9b3af40_0;
    %inv;
    %store/vec4 v00000146d9b3af40_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000146d9ad0dc0;
T_6 ;
    %vpi_call/w 3 68 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000001, v00000146d9b3b8a0_0, v00000146d9b3c7a0_0, v00000146d9b3b6c0_0, v00000146d9b3b4e0_0, v00000146d9b3b800_0, v00000146d9b3b300_0, v00000146d9b3b620_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000146d9ad0dc0;
T_7 ;
    %load/vec4 v00000146d9b3b440_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", &PV<v00000146d9b3b440_0, 64, 32>, &PV<v00000146d9b3b440_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000146d9b3b440_0, 128, 32>, &PV<v00000146d9b3b440_0, 0, 32> {0 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", &PV<v00000146d9b3b440_0, 128, 32>, &PV<v00000146d9b3b440_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_00000146d9ad0dc0;
T_8 ;
    %wait E_00000146d9ae61e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000146d9b3b440_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000146d9b3b440_0, 4, 32;
    %load/vec4 v00000146d9b3acc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000146d9b3b440_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000146d9b3b440_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000146d9b3b440_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000146d9b3b440_0, 4, 32;
T_8.0 ;
    %load/vec4 v00000146d9b3b300_0;
    %load/vec4 v00000146d9b3b300_0;
    %load/vec4 v00000146d9b3b620_0;
    %xor;
    %load/vec4 v00000146d9b3b300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v00000146d9b3b440_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000146d9b3b440_0, 4, 32;
T_8.6 ;
    %load/vec4 v00000146d9b3b440_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000146d9b3b440_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000146d9ad0dc0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 133 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 134 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob069_truthtable1_test.sv";
    "dataset_code-complete-iccad2023/Prob069_truthtable1_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob069_truthtable1/Prob069_truthtable1_sample01.sv";
