;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	MOV -7, <-20
	SPL 800, 100
	SPL 800, 100
	CMP 10, 0
	SUB 800, 100
	SUB -0, 0
	SUB 800, 100
	MOV -7, <-20
	MOV 717, <-20
	MOV -7, <-20
	MOV 717, <-20
	SUB @157, 106
	MOV 717, <-20
	SUB 10, 0
	ADD 210, 30
	CMP #0, 0
	SUB 0, 0
	SUB @121, 106
	SPL 800, 100
	CMP -207, <-126
	CMP 10, 0
	MOV -7, <-20
	SPL -100
	SUB 10, 0
	SUB @157, 106
	SUB #0, -33
	SLT @91, <1
	ADD 210, 30
	DJN -102, 0
	SLT @91, <1
	CMP 0, @0
	SUB -0, 0
	CMP 0, @0
	SUB <0, @2
	CMP -100, 0
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	ADD 210, 60
	SUB 1, -0
	CMP -207, <-126
	MOV -1, <-20
	SPL 0, <332
	CMP 0, @0
	SPL 80, <832
	DJN -1, @-20
