Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 15 23:34:43 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tbs_core_board_control_sets_placed.rpt
| Design       : tbs_core_board
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             350 |          130 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1736 |          487 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                           Enable Signal                          |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  PLL100to8/inst/clk_out1 |                                                                  | tbs_core_0/sync_chain_0/n68          |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_memory_0/n448                                   | tbs_core_0/sync_chain_0/n1128_reg[0] |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_memory_0/n446                                   | tbs_core_0/sync_chain_0/n1128_reg[0] |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/debouncer_2/n444                                      | tbs_core_0/sync_chain_0/n1128_reg[0] |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/n457                                                  | tbs_core_0/sync_chain_0/n1128_reg[0] |                1 |              1 |         1.00 |
|  PLL100to8/inst/clk_out1 |                                                                  | tbs_core_0/sync_chain_0/reset_n_i[0] |                1 |              2 |         2.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/n11330                               | tbs_core_0/sync_chain_0/n1128_reg[0] |                2 |              4 |         2.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/E[0]                                 | tbs_core_0/sync_chain_0/n1128_reg[0] |                3 |              5 |         1.67 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/n1136_reg[0]                         | tbs_core_0/sync_chain_0/n1128_reg[0] |                4 |              5 |         1.25 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_memory_0/n2108__0[0]                            | tbs_core_0/sync_chain_0/AR[0]        |                2 |              6 |         3.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/n1132_reg[0]                         | tbs_core_0/sync_chain_0/n1128_reg[0] |                2 |              7 |         3.50 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_memory_0/n2115_reg[3]_0[1]                      | tbs_core_0/sync_chain_0/AR[0]        |                1 |              8 |         8.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/dac_control_0/n1567[0]                                | tbs_core_0/sync_chain_0/AR[0]        |                4 |             10 |         2.50 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/n1129_reg_0[0]                       | tbs_core_0/sync_chain_0/n1128_reg[0] |                3 |             10 |         3.33 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/n2810_reg[1]_0[0] | tbs_core_0/sync_chain_0/AR[0]        |                2 |             10 |         5.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/adaptive_ctrl_0/weyls_discrepancy_0/E[0]              | tbs_core_0/sync_chain_0/AR[0]        |                3 |             10 |         3.33 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/adaptive_ctrl_0/n1512_reg_0[0]                        | tbs_core_0/sync_chain_0/AR[0]        |                3 |             11 |         3.67 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/adaptive_ctrl_0/n1512_reg_1[0]                        | tbs_core_0/sync_chain_0/AR[0]        |                5 |             11 |         2.20 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/n1145_reg[0][0]                      | tbs_core_0/sync_chain_0/AR[0]        |                3 |             11 |         3.67 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/n1145_reg[0]_1[0]                    | tbs_core_0/sync_chain_0/AR[0]        |                3 |             11 |         3.67 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/uart_0/uart_rx_0/n1140_reg[0]                         | tbs_core_0/sync_chain_0/n1128_reg[0] |                4 |             12 |         3.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_memory_0/n2115_reg[3]_0[0]                      | tbs_core_0/sync_chain_0/AR[0]        |                4 |             16 |         4.00 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/sync_chain_1/n1897_reg[0]                             | tbs_core_0/sync_chain_0/AR[0]        |                6 |             16 |         2.67 |
|  PLL100to8/inst/clk_out1 |                                                                  | tbs_core_0/sync_chain_0/n228         |                5 |             19 |         3.80 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/sync_chain_1/E[0]                                     | tbs_core_0/sync_chain_0/AR[0]        |                6 |             19 |         3.17 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_encoder_0/n1126_reg[0]                          | tbs_core_0/sync_chain_0/AR[0]        |               10 |             25 |         2.50 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/debouncer_2/E[0]                                      | tbs_core_0/sync_chain_0/AR[0]        |               13 |             39 |         3.00 |
|  PLL100to8/inst/clk_out1 |                                                                  | tbs_core_0/sync_chain_0/AR[0]        |               58 |            131 |         2.26 |
|  PLL100to8/inst/clk_out1 |                                                                  | tbs_core_0/sync_chain_0/n1128_reg[0] |               65 |            197 |         3.03 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/sync_chain_1/n1124_reg_0[0]                           | tbs_core_0/sync_chain_0/AR[0]        |               84 |            270 |         3.21 |
|  PLL100to8/inst/clk_out1 | tbs_core_0/spike_memory_0/n2112                                  | tbs_core_0/sync_chain_0/AR[0]        |              316 |           1216 |         3.85 |
+--------------------------+------------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


