$date
	Thu Oct 11 00:26:35 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 5 ! s1 [4:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & ready $end
$var reg 1 ' reset $end
$scope module codificador_aux $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & ready $end
$var wire 1 ' reset $end
$var reg 5 ( s1 [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
1'
x&
x%
x$
x#
x"
b0 !
$end
#1
0'
#2
0%
0$
0#
0"
1&
#3
b10000 !
b10000 (
1%
1&
#4
b11000 !
b11000 (
0%
1$
1&
#5
b11100 !
b11100 (
1%
1&
#6
b11110 !
b11110 (
0%
0$
1#
1&
#7
b11111 !
b11111 (
1%
1&
#8
b1111 !
b1111 (
0%
1$
1&
#9
b111 !
b111 (
1%
1&
#10
b11 !
b11 (
0%
0$
0#
1"
1&
#11
b1 !
b1 (
1%
1&
