$date
  Mon Sep 09 12:42:21 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module or_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$scope module mapping $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
#1000000
1!
1#
1$
1&
#2000000
