// Seed: 4125124187
module module_0 (
    input id_0,
    inout logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10,
    output id_11,
    output id_12,
    input id_13
    , id_25,
    input id_14,
    input logic id_15,
    input logic id_16,
    input id_17,
    input logic id_18,
    output logic id_19,
    input logic id_20,
    input id_21,
    input logic id_22
    , id_26,
    input id_23,
    output logic id_24
);
  assign id_3[1] = {id_1 & id_2, 1, 1, id_20} ? id_21 : 1'h0;
  type_41 id_27 (
      .id_0(id_12),
      .id_1(id_13),
      .id_2((id_3)),
      .id_3(id_8),
      .id_4(id_19 - id_6),
      .id_5(1),
      .id_6(1)
  );
  logic id_28 = id_26;
endmodule
