<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p78" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_78{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_78{left:470px;bottom:1130px;}
#t3_78{left:471px;bottom:1124px;letter-spacing:0.13px;word-spacing:0.02px;}
#t4_78{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_78{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t6_78{left:138px;bottom:942px;letter-spacing:0.13px;}
#t7_78{left:206px;bottom:943px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t8_78{left:726px;bottom:943px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t9_78{left:138px;bottom:908px;letter-spacing:0.12px;}
#ta_78{left:204px;bottom:908px;letter-spacing:0.11px;}
#tb_78{left:137px;bottom:882px;letter-spacing:0.09px;word-spacing:0.02px;}
#tc_78{left:137px;bottom:848px;letter-spacing:0.11px;}
#td_78{left:226px;bottom:849px;letter-spacing:-0.15px;}
#te_78{left:292px;bottom:849px;}
#tf_78{left:314px;bottom:849px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tg_78{left:446px;bottom:849px;}
#th_78{left:468px;bottom:849px;letter-spacing:-0.15px;}
#ti_78{left:138px;bottom:822px;letter-spacing:0.1px;}
#tj_78{left:138px;bottom:786px;}
#tk_78{left:165px;bottom:786px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tl_78{left:434px;bottom:786px;letter-spacing:0.12px;}
#tm_78{left:446px;bottom:786px;letter-spacing:0.11px;}
#tn_78{left:538px;bottom:786px;letter-spacing:0.03px;}
#to_78{left:553px;bottom:786px;letter-spacing:0.19px;word-spacing:-0.12px;}
#tp_78{left:165px;bottom:767px;letter-spacing:0.1px;word-spacing:-0.23px;}
#tq_78{left:165px;bottom:749px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tr_78{left:137px;bottom:723px;letter-spacing:0.1px;word-spacing:-0.02px;}
#ts_78{left:137px;bottom:686px;}
#tt_78{left:165px;bottom:686px;letter-spacing:0.09px;word-spacing:-0.15px;}
#tu_78{left:433px;bottom:686px;letter-spacing:0.12px;}
#tv_78{left:445px;bottom:686px;letter-spacing:0.11px;word-spacing:-0.15px;}
#tw_78{left:709px;bottom:686px;letter-spacing:0.12px;}
#tx_78{left:725px;bottom:686px;letter-spacing:0.09px;word-spacing:-0.14px;}
#ty_78{left:165px;bottom:668px;letter-spacing:0.09px;word-spacing:0.02px;}
#tz_78{left:165px;bottom:650px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t10_78{left:138px;bottom:624px;letter-spacing:0.11px;word-spacing:0.53px;}
#t11_78{left:367px;bottom:624px;letter-spacing:0.12px;}
#t12_78{left:389px;bottom:624px;letter-spacing:0.11px;word-spacing:0.52px;}
#t13_78{left:138px;bottom:605px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t14_78{left:138px;bottom:579px;letter-spacing:0.11px;}
#t15_78{left:138px;bottom:546px;letter-spacing:0.11px;}
#t16_78{left:138px;bottom:520px;letter-spacing:0.11px;word-spacing:1.79px;}
#t17_78{left:138px;bottom:501px;letter-spacing:0.1px;word-spacing:-0.32px;}
#t18_78{left:138px;bottom:483px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t19_78{left:648px;bottom:483px;letter-spacing:0.09px;}
#t1a_78{left:138px;bottom:457px;letter-spacing:0.12px;word-spacing:1.95px;}
#t1b_78{left:778px;bottom:457px;letter-spacing:0.09px;}
#t1c_78{left:796px;bottom:457px;letter-spacing:0.11px;word-spacing:1.95px;}
#t1d_78{left:138px;bottom:439px;letter-spacing:0.11px;word-spacing:0.76px;}
#t1e_78{left:138px;bottom:420px;letter-spacing:0.1px;}
#t1f_78{left:138px;bottom:394px;letter-spacing:0.11px;word-spacing:-0.26px;}
#t1g_78{left:770px;bottom:394px;letter-spacing:0.12px;}
#t1h_78{left:786px;bottom:394px;letter-spacing:0.11px;word-spacing:-0.26px;}
#t1i_78{left:138px;bottom:376px;letter-spacing:0.11px;}
#t1j_78{left:138px;bottom:350px;letter-spacing:0.11px;word-spacing:-0.12px;}
#t1k_78{left:138px;bottom:332px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1l_78{left:138px;bottom:298px;letter-spacing:0.13px;}
#t1m_78{left:165px;bottom:274px;letter-spacing:-0.15px;}
#t1n_78{left:206px;bottom:274px;}
#t1o_78{left:228px;bottom:274px;letter-spacing:-0.17px;}
#t1p_78{left:193px;bottom:257px;letter-spacing:-0.15px;}
#t1q_78{left:258px;bottom:257px;}
#t1r_78{left:280px;bottom:257px;letter-spacing:-0.18px;word-spacing:0.03px;}
#t1s_78{left:165px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t1t_78{left:247px;bottom:238px;letter-spacing:-0.05px;}
#t1u_78{left:275px;bottom:240px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1v_78{left:220px;bottom:223px;letter-spacing:-0.1px;}
#t1w_78{left:245px;bottom:223px;}
#t1x_78{left:266px;bottom:223px;letter-spacing:-0.15px;}
#t1y_78{left:192px;bottom:207px;letter-spacing:-0.18px;}
#t1z_78{left:220px;bottom:190px;letter-spacing:-0.1px;}
#t20_78{left:245px;bottom:190px;}
#t21_78{left:266px;bottom:190px;letter-spacing:-0.15px;}
#t22_78{left:299px;bottom:188px;letter-spacing:-0.02px;}
#t23_78{left:380px;bottom:190px;letter-spacing:-0.15px;}
#t24_78{left:220px;bottom:173px;letter-spacing:-0.15px;}
#t25_78{left:286px;bottom:173px;}
#t26_78{left:308px;bottom:173px;letter-spacing:-0.18px;}
#t27_78{left:341px;bottom:171px;}
#t28_78{left:193px;bottom:156px;letter-spacing:-0.17px;}
#t29_78{left:296px;bottom:1047px;letter-spacing:-0.16px;}
#t2a_78{left:405px;bottom:1047px;letter-spacing:-0.26px;}
#t2b_78{left:430px;bottom:1047px;}
#t2c_78{left:517px;bottom:1047px;}
#t2d_78{left:540px;bottom:1047px;}
#t2e_78{left:629px;bottom:1047px;}
#t2f_78{left:327px;bottom:1019px;letter-spacing:-0.16px;}
#t2g_78{left:336px;bottom:1002px;letter-spacing:-0.13px;}
#t2h_78{left:472px;bottom:1011px;letter-spacing:-0.09px;}
#t2i_78{left:560px;bottom:1020px;letter-spacing:-0.17px;}
#t2j_78{left:570px;bottom:1003px;letter-spacing:-0.13px;}
#t2k_78{left:354px;bottom:983px;}
#t2l_78{left:474px;bottom:981px;}
#t2m_78{left:585px;bottom:981px;}

.s1_78{font-size:15px;font-family:Arial-Bold_od1;color:#000;}
.s2_78{font-size:3px;font-family:Arial-Bold_od1;color:#7F7F7F;}
.s3_78{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_78{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_78{font-size:14px;font-family:Courier_ws;color:#000;}
.s6_78{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_78{font-size:15px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.s8_78{font-size:14px;font-family:SymbolMT_wy;color:#000;}
.s9_78{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sa_78{font-size:11px;font-family:Courier_ws;color:#000;}
.sb_78{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sc_78{font-size:14px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.t.v0_78{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts78" type="text/css" >

@font-face {
	font-family: Arial-Bold_od1;
	src: url("fonts/Arial-Bold_od1.woff") format("woff");
}

@font-face {
	font-family: Courier_ws;
	src: url("fonts/Courier_ws.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_wy;
	src: url("fonts/SymbolMT_wy.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wq;
	src: url("fonts/TimesNewRomanPSMT_wq.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg78Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg78" style="-webkit-user-select: none;"><object width="935" height="1210" data="78/78.svg" type="image/svg+xml" id="pdf78" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_78" class="t s1_78">JALRC16 </span><span id="t2_78" class="t v0_78 s2_78">I</span><span id="t3_78" class="t s1_78">Jump and Link Register Compact (16-bit instr size) </span>
<span id="t4_78" class="t s3_78">MIPS® Architecture for Programmers Volume II-B: microMIPS32™ Instruction Set, Revision 6.05 </span><span id="t5_78" class="t s3_78">78 </span>
<span id="t6_78" class="t s4_78">Format: </span><span id="t7_78" class="t s5_78">JALRC16 rs </span><span id="t8_78" class="t s6_78">microMIPS Release 6 </span>
<span id="t9_78" class="t s4_78">Purpose: </span><span id="ta_78" class="t s7_78">Jump and Link Register Compact (16-bit instr size) </span>
<span id="tb_78" class="t s7_78">To execute a procedure call to an instruction address in a register </span>
<span id="tc_78" class="t s4_78">Description: </span><span id="td_78" class="t s5_78">GPR[31] </span><span id="te_78" class="t s8_78"> </span><span id="tf_78" class="t s5_78">return_addr, PC </span><span id="tg_78" class="t s8_78"> </span><span id="th_78" class="t s5_78">GPR[rs] </span>
<span id="ti_78" class="t s9_78">For processors that do not implement the MIPS ISA: </span>
<span id="tj_78" class="t s7_78">• </span><span id="tk_78" class="t s7_78">Jump to the effective target address in GPR </span><span id="tl_78" class="t s9_78">rs</span><span id="tm_78" class="t s7_78">. Bit 0 of GPR </span><span id="tn_78" class="t s9_78">rs </span><span id="to_78" class="t s7_78">is interpreted as the target ISA Mode: if this bit </span>
<span id="tp_78" class="t s7_78">is 0, signal an Address Error exception when the target instruction is fetched because this target ISA Mode is not </span>
<span id="tq_78" class="t s7_78">supported. Otherwise, set bit 0 of the target address to zero, and fetch the instruction. </span>
<span id="tr_78" class="t s9_78">For processors that do implement the MIPS ISA: </span>
<span id="ts_78" class="t s7_78">• </span><span id="tt_78" class="t s7_78">Jump to the effective target address in GPR </span><span id="tu_78" class="t s9_78">rs</span><span id="tv_78" class="t s7_78">. Set the ISA Mode bit to the value in GPR </span><span id="tw_78" class="t s9_78">rs </span><span id="tx_78" class="t s7_78">bit 0. Set bit 0 of the </span>
<span id="ty_78" class="t s7_78">target address to zero. If the target ISA Mode bit is 0 and the target address is not 4-byte aligned, an Address </span>
<span id="tz_78" class="t s7_78">Error exception will occur when the target instruction is fetched. </span>
<span id="t10_78" class="t s7_78">Place the return address link in GPR </span><span id="t11_78" class="t s9_78">r31</span><span id="t12_78" class="t s7_78">. The return link is the address of the first instruction following the branch, </span>
<span id="t13_78" class="t s7_78">where execution continues after a procedure call. </span>
<span id="t14_78" class="t s7_78">Compact jumps do not have delay slots. The instruction after the jump is NOT executed when the jump is executed. </span>
<span id="t15_78" class="t s4_78">Restrictions: </span>
<span id="t16_78" class="t s7_78">If only one instruction set is implemented, then the effective target address must obey the alignment rules of the </span>
<span id="t17_78" class="t s7_78">instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules </span>
<span id="t18_78" class="t s7_78">of the intended instruction set of the target address as specified by the bit 0 or GPR </span><span id="t19_78" class="t s9_78">rs. </span>
<span id="t1a_78" class="t s7_78">For processors which implement MIPS and if the ISAMode bit of the target is MIPS (bit 0 of GPR </span><span id="t1b_78" class="t s9_78">rs </span><span id="t1c_78" class="t s7_78">is 0) and </span>
<span id="t1d_78" class="t s7_78">address bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruc- </span>
<span id="t1e_78" class="t s7_78">tion. </span>
<span id="t1f_78" class="t s7_78">For processors that do not implement MIPS ISA, if the intended target ISAMode is MIPS (bit 0 of GPR </span><span id="t1g_78" class="t s9_78">rs </span><span id="t1h_78" class="t s7_78">is zero), an </span>
<span id="t1i_78" class="t s7_78">Address Error exception occurs when the jump target is fetched as an instruction. </span>
<span id="t1j_78" class="t s7_78">Any instruction, including a branch or jump, may immediately follow a branch or jump; that is, delay slot restrictions </span>
<span id="t1k_78" class="t s7_78">do not apply in Release 6. </span>
<span id="t1l_78" class="t s4_78">Operation: </span>
<span id="t1m_78" class="t s5_78">temp </span><span id="t1n_78" class="t s8_78"> </span><span id="t1o_78" class="t s5_78">GPR[rs] </span>
<span id="t1p_78" class="t s5_78">GPR[31] </span><span id="t1q_78" class="t s8_78"> </span><span id="t1r_78" class="t s5_78">PC + 2 </span>
<span id="t1s_78" class="t s5_78">if Config3 </span>
<span id="t1t_78" class="t sa_78">ISA </span>
<span id="t1u_78" class="t s5_78">= 1 then </span>
<span id="t1v_78" class="t s5_78">PC </span><span id="t1w_78" class="t s8_78"> </span><span id="t1x_78" class="t s5_78">temp </span>
<span id="t1y_78" class="t s5_78">else </span>
<span id="t1z_78" class="t s5_78">PC </span><span id="t20_78" class="t s8_78"> </span><span id="t21_78" class="t s5_78">temp </span>
<span id="t22_78" class="t sa_78">GPRLEN-1..1 </span>
<span id="t23_78" class="t s5_78">|| 0 </span>
<span id="t24_78" class="t s5_78">ISAMode </span><span id="t25_78" class="t s8_78"> </span><span id="t26_78" class="t s5_78">temp </span>
<span id="t27_78" class="t sa_78">0 </span>
<span id="t28_78" class="t s5_78">endif </span>
<span id="t29_78" class="t sb_78">15 </span><span id="t2a_78" class="t sb_78">10 </span><span id="t2b_78" class="t sb_78">9 </span><span id="t2c_78" class="t sb_78">5 </span><span id="t2d_78" class="t sb_78">4 </span><span id="t2e_78" class="t sb_78">0 </span>
<span id="t2f_78" class="t sc_78">POOL16C </span>
<span id="t2g_78" class="t sc_78">010001 </span>
<span id="t2h_78" class="t sc_78">rs </span>
<span id="t2i_78" class="t sc_78">JALRC16 </span>
<span id="t2j_78" class="t sc_78">01011 </span>
<span id="t2k_78" class="t sb_78">6 </span><span id="t2l_78" class="t sb_78">5 </span><span id="t2m_78" class="t sb_78">5 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
