{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,              // Clock input (1 bit)\n    input logic load,             // Load signal (1 bit)\n    input logic [9:0] data,       // Input data for counter load (10 bits, unsigned)\n    output logic tc               // Terminal count output signal (1 bit)\n);\n\n// Internal signal to hold the counter value\nlogic [9:0] counter;              // Internal counter (10 bits, unsigned)\n\n// Initialization of the counter and output\ninitial begin\n    counter = 10'b0;            // Initialize counter to 0\n    tc = 1'b0;                  // Initialize terminal count to 0\nend\n\n// Always block for counter behavior\nalways @(posedge clk) begin\n    if (load) begin\n        counter <= data;         // Load the counter with `data` on load signal\n        tc <= 1'b0;             // Reset terminal count when loading new value\n    end else begin\n        if (counter > 0) begin\n            counter <= counter - 1; // Decrement counter\n        end\n        tc <= (counter == 10'b0);   // Assert terminal count when counter reaches 0\n    end\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}