## D Flip-Flops

This document contains image references and descriptions for Verilog simulations and circuit diagrams developed on **Day 6**.
## dff

Basic D flip-flop that captures the input on every positive clock edge.

![dff](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20II/day6/dff.jpeg)


## dff8

8-bit D flip-flop that stores 8 bits of data on each clock edge.

![dff8](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20II/day6/dff8.jpeg)


## dff8 with reset

8-bit D flip-flop with a synchronous reset that clears all outputs to 0.

![dff8 with reset](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20II/day6/dff%20with%20reset.jpeg)


## dff8 with reset value

8-bit D flip-flop with reset functionality that loads a specific value on reset.

![dff8 with reset value](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20II/day6/dff8%20reset%20with%20value.jpeg)


## dff with asynchronous reset

D flip-flop that resets output immediately when the reset signal is active.

![dff with asynchronous reset](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20II/day6/dff%20with%20asynchronous%20reset.jpeg)


## dff with byte enable

D flip-flop that updates the output only when the enable signal is high.

![dff with byte enable](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20II/day6/dff%20with%20byte%20enable.jpeg)


## dlatch

Level-triggered D latch that follows the input when enable is high and holds when enable is low.

![dlatch](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20II/day6/dlatch.jpeg)


## dff1

Alternate version of D flip-flop for testing and simulation.

![dff1](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20II/day6/dff(1).jpeg)


## dff2

Another version of D flip-flop with modified logic for practice.

![dff2](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20II/day6/dff(2).jpeg)


## dff + gate

D flip-flop combined with a logic gate (OR/AND) in feedback path.

![dff + gate](https://github.com/elakkiya-07/hardware-101-coding-repo/blob/main/TASK%20II/day6/dff+gate.jpeg)

