# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Intellight_Accelerator_1.0/hdl/MII.v" \
"../../../../edit_Intellight_Accelerator_v1_0.srcs/sim_1/imports/sim/MII_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
