# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 0.001024 2048 0 1500 12224 1.66096 45.4418 52.4389 99.5947 99.6584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 0.001024 2048 0 1500 12240 1.65734 53.2044 52.4384 107.353 107.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 0.001024 2048 0 1500 12240 1.66298 56.1967 52.5184 110.429 110.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 0.001024 2048 0 1500 12192 1.66093 51.6106 52.3891 105.71 105.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 0.001024 2048 0 1500 12200 1.65962 52.2525 52.4192 106.385 106.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 0.001024 2048 0 1500 12208 1.6631 53.4651 52.518 107.701 107.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 0.001024 2048 0 1500 12120 1.65859 54.0487 52.2658 108.023 108.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 0.001024 2048 0 1500 12160 1.66083 52.9008 52.3967 107.01 107.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 0.001024 2048 0 1500 12096 1.66093 52.0088 52.4386 106.162 106.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 0.001024 2048 0 1500 12000 1.64928 55.4312 52.1525 109.286 109.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 0.001024 2048 0 1500 12032 1.65718 62.7469 52.4296 116.887 116.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 730 0.001024 2048 0 1500 12288 1.66093 44.6009 52.4724 98.7881 98.8493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 730 0.001024 2048 0 1500 12280 1.66304 45.1488 52.4729 99.3349 99.3976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 730 0.001024 2048 0 1500 12288 1.66298 45.4578 52.5046 99.6762 99.7402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 0.001024 2048 0 1500 12264 1.66166 45.5895 52.5251 99.8295 99.8935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 0.001024 2048 0 1500 12224 1.65712 47.9989 52.3851 102.099 102.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 0.001024 2048 0 1500 12240 1.6617 53.7808 52.4966 107.993 108.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 0.001024 2048 0 1500 12240 1.66138 52.895 52.5117 107.122 107.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 0.001024 2048 0 1500 12192 1.65862 56.0365 52.3723 110.116 110.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 0.001024 2048 0 1500 12200 1.66298 57.0245 52.4197 111.163 111.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 0.001024 2048 0 1500 12208 1.65926 56.2504 52.4725 110.436 110.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 0.001024 2048 0 1500 12120 1.656 55.7322 52.2953 109.735 109.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 0.001024 2048 0 1500 12160 1.66074 53.246 52.4314 107.392 107.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 0.001024 2048 0 1500 12096 1.65814 57.6645 52.3882 111.762 111.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 0.001024 2048 0 1500 12000 1.64819 59.8077 52.1942 113.705 113.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 0.001024 2048 0 1500 12032 1.65904 56.096 52.4338 110.238 110.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 730 0.001024 2048 0 1500 12288 1.66298 42.2707 52.5169 96.5021 96.5673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 730 0.001024 2048 0 1500 12280 1.66714 47.4623 52.518 101.697 101.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 0.001024 2048 0 1500 12288 1.66397 45.0995 52.5056 99.3227 99.3874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 0.001024 2048 0 1500 12264 1.6583 45.57 52.5228 99.8036 99.8653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 0.001024 2048 0 1500 12224 1.65843 45.8215 52.4379 99.9717 100.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 0.001024 2048 0 1500 12240 1.65882 57.1044 52.4502 111.268 111.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 0.001024 2048 0 1500 12096 1.6583 40.0678 52.2496 94.0292 94.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 0.001024 2048 0 1500 12240 1.66451 56.6559 52.5102 110.882 110.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 0.001024 2048 0 1500 12160 1.66298 39.0656 52.4718 93.2527 93.3194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 0.001024 2048 0 1500 12192 1.65962 52.2131 52.3944 106.319 106.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 0.001024 2048 0 1500 12096 1.6577 36.6915 52.3782 90.7808 90.8432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 0.001024 2048 0 1500 12200 1.66358 53.7088 52.4713 107.894 107.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 0.001024 2048 0 1500 12000 1.64851 37.4321 52.1861 91.318 91.3859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 0.001024 2048 0 1500 12208 1.66189 66.8103 52.5229 121.046 121.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 0.001024 2048 0 1500 12096 1.65888 42.8362 52.4724 97.0179 97.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 0.001024 2048 0 1500 12120 1.65827 65.0875 52.2951 119.096 119.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 0.001024 2048 0 1500 12000 1.65491 43.1079 52.2658 97.0812 97.1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 0.001024 2048 0 1500 12160 1.65933 63.1182 52.397 117.229 117.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 0.001024 2048 0 1500 12032 1.6575 42.4385 52.4375 96.5837 96.6463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 0.001024 2048 0 1500 12096 1.65936 55.2673 52.3893 109.369 109.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 0.001024 2048 0 1500 11904 1.65878 37.7538 52.3944 91.8606 91.9223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 0.001024 2048 0 1500 12000 1.64646 57.3399 52.1561 111.195 111.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 0.001024 2048 0 1500 11600 1.6384 40.1174 51.655 93.4646 93.5281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 730 0.001024 2048 0 1512 12224 1.66685 42.6803 52.4936 96.8929 96.9552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 730 0.001024 2048 0 1512 12240 1.66995 45.0901 52.5199 99.3334 99.3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 0.001024 2048 0 1512 12192 1.6656 44.298 52.4135 98.4317 98.4921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 730 0.001024 2048 0 1512 12096 1.65923 29.575 52.3315 83.619 83.6819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 0.001024 2048 0 1512 12208 1.66538 50.9296 52.4643 105.111 105.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 730 0.001024 2048 0 1512 12096 1.66032 33.237 52.3687 87.3186 87.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 0.001024 2048 0 1512 12160 1.6632 49.1276 52.4131 103.258 103.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 0.001024 2048 0 1512 12032 1.66093 33.046 52.1839 86.9444 87.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 0.001024 2048 0 1512 12168 1.66502 54.7683 52.401 108.885 108.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 0.001024 2048 0 1512 12096 1.66912 39.4716 52.4122 93.6018 93.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 0.001024 2048 0 1512 12160 1.66838 53.0657 52.4512 107.239 107.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 0.001024 2048 0 1512 12000 1.65904 37.1649 52.1974 91.0744 91.1385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 0.001024 2048 0 1512 12096 1.66298 64.5448 52.2829 118.542 118.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 0.001024 2048 0 1512 11904 1.65696 41.1837 52.0108 94.9022 94.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 0.001024 2048 0 1512 12100 1.66157 64.6372 52.2974 118.649 118.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 0.001024 2048 0 1512 12000 1.66102 43.4067 52.3412 97.4608 97.5266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 0.001024 2048 0 1512 12096 1.66429 62.1324 52.3729 116.221 116.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 0.001024 2048 0 1512 11872 1.65274 41.0152 52.0682 94.7862 94.8528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 0.001024 2048 0 1512 12120 1.66931 58.196 52.4024 112.322 112.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 0.001024 2048 0 1512 12000 1.66333 40.3508 52.4484 94.5131 94.5777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 0.001024 2048 0 1512 12032 1.6601 56.2536 52.2557 110.22 110.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 0.001024 2048 0 1512 11776 1.64995 38.5612 51.9019 92.1641 92.2235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 730 0.001024 2048 0 1500 12288 1.66093 47.2842 52.5164 101.513 101.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 730 0.001024 2048 0 1500 12280 1.66893 43.129 52.4642 97.3144 97.3782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 730 0.001024 2048 0 1500 12240 1.66278 28.2292 52.5207 82.465 82.5303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 0.001024 2048 0 1500 12288 1.66528 46.1696 52.5288 100.415 100.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 730 0.001024 2048 0 1500 12192 1.65981 30.6745 52.4317 84.8194 84.8809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 0.001024 2048 0 1500 12264 1.65978 48.707 52.5177 102.936 102.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 730 0.001024 2048 0 1500 12208 1.6609 31.9442 52.5098 86.1661 86.2286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 0.001024 2048 0 1500 12224 1.65926 50.5034 52.4307 104.645 104.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 0.001024 2048 0 1500 12160 1.65888 34.2303 52.4233 88.3648 88.4265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 730 0.001024 2048 0 1500 12240 1.6607 55.951 52.4534 110.114 110.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 0.001024 2048 0 1500 12096 1.6593 39.2713 52.2889 93.2709 93.3335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 0.001024 2048 0 1500 12240 1.66365 53.2887 52.511 107.517 107.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 0.001024 2048 0 1500 12160 1.66173 37.5952 52.5158 91.8241 91.8872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 0.001024 2048 0 1500 12192 1.65888 63.6457 52.3904 117.747 117.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 0.001024 2048 0 1500 12096 1.65965 41.7771 52.3893 95.8792 95.9443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 0.001024 2048 0 1500 12200 1.66266 64.3807 52.4226 118.516 118.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 0.001024 2048 0 1500 12000 1.65274 43.1679 52.1496 97.0207 97.0854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 0.001024 2048 0 1500 12208 1.66298 59.8586 52.4728 114.045 114.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 0.001024 2048 0 1500 12096 1.66285 39.709 52.4737 93.8981 93.9631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 0.001024 2048 0 1500 12120 1.65888 57.5361 52.2564 111.504 111.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 0.001024 2048 0 1500 12000 1.65629 39.8792 52.251 93.8427 93.9042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 0.001024 2048 0 1500 12160 1.65715 58.0063 52.4402 112.163 112.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 0.001024 2048 0 1500 12032 1.65888 39.6829 52.3866 93.7833 93.8461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 730 0.001024 2048 0 1504 12288 1.67162 42.0987 52.574 96.3935 96.4556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 730 0.001024 2048 0 1504 12224 1.66707 27.5423 52.4894 81.7504 81.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 730 0.001024 2048 0 1504 12280 1.66931 43.2908 52.5085 97.5216 97.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 730 0.001024 2048 0 1504 12240 1.66947 28.7889 52.523 83.0344 83.0965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 0.001024 2048 0 1504 12240 1.6649 48.017 52.4398 102.171 102.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 730 0.001024 2048 0 1504 12192 1.66707 30.1533 52.4449 84.3166 84.3855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 0.001024 2048 0 1504 12264 1.66746 45.3169 52.5125 99.5491 99.6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 0.001024 2048 0 1504 12208 1.66723 29.5829 52.5165 83.8182 83.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 730 0.001024 2048 0 1504 12096 1.65952 24.7401 52.3716 78.822 78.8865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 0.001024 2048 0 1504 12224 1.6664 47.4472 52.4472 101.613 101.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 0.001024 2048 0 1504 12160 1.66672 32.0874 52.4819 86.2851 86.3477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 0.001024 2048 0 1504 12096 1.66502 26.88 52.4453 81.0402 81.1049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 0.001024 2048 0 1504 12240 1.67242 64.9671 52.5081 119.2 119.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 0.001024 2048 0 1504 12096 1.6624 41.6952 52.3183 95.726 95.7939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 0.001024 2048 0 1504 12096 1.66752 34.7505 52.5494 89.021 89.0855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 0.001024 2048 0 1504 12240 1.66742 62.5316 52.5647 116.817 116.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 0.001024 2048 0 1504 12160 1.66653 42.6271 52.5754 96.9215 96.9871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 0.001024 2048 0 1504 12000 1.66093 33.6277 52.3069 87.6465 87.7097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 0.001024 2048 0 1504 12192 1.66339 55.464 52.441 109.621 109.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 0.001024 2048 0 1504 12096 1.66502 38.7442 52.4243 92.8866 92.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 0.001024 2048 0 1504 11808 1.652 33.638 51.9125 87.2551 87.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 0.001024 2048 0 1504 12200 1.66502 58.2993 52.5158 112.532 112.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 730 0.001024 2048 0 1504 12000 1.65946 39.6698 52.2112 93.5913 93.6578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 0.001024 2048 0 1504 12000 1.66685 34.6563 52.5099 88.8844 88.9564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 0.001024 2048 0 1504 12208 1.66502 55.6196 52.5154 109.853 109.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 0.001024 2048 0 1504 12096 1.66717 38.7518 52.5177 92.9856 93.0509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 0.001024 2048 0 1504 11760 1.64899 32.7983 51.91 86.4124 86.4739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 0.001024 2048 0 1504 12120 1.6591 56.8541 52.3017 110.866 110.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 0.001024 2048 0 1504 12000 1.65888 38.6472 52.346 92.7011 92.7648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 0.001024 2048 0 1504 11880 1.66093 32.8443 52.346 86.9032 86.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 0.001024 2048 0 1504 12160 1.66515 54.4029 52.4378 108.56 108.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 0.001024 2048 0 1504 12032 1.66794 40.1531 52.483 94.3555 94.4183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 0.001024 2048 0 1504 11904 1.66518 33.3537 52.4399 87.511 87.5723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 730 0.001024 2048 0 1520 12192 1.66093 43.3332 52.4791 97.5224 97.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 730 0.001024 2048 0 1520 12160 1.66307 28.8823 52.5209 83.1176 83.1792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 730 0.001024 2048 0 1520 12200 1.66554 47.8782 52.5046 102.099 102.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 730 0.001024 2048 0 1520 12160 1.66726 32.0492 52.5672 86.3354 86.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 730 0.001024 2048 0 1520 12120 1.6648 26.556 52.5583 80.8316 80.8935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 0.001024 2048 0 1520 12192 1.66672 45.9669 52.5248 100.212 100.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 730 0.001024 2048 0 1520 12096 1.65888 29.599 52.4257 83.7356 83.7975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 730 0.001024 2048 0 1520 12096 1.66339 24.8671 52.5541 79.1361 79.1982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 0.001024 2048 0 1520 12152 1.65872 60.5997 52.4301 114.74 114.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 0.001024 2048 0 1520 12096 1.66176 38.7092 52.4602 92.8849 92.9498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 730 0.001024 2048 0 1520 11928 1.65296 32.5632 52.17 86.4381 86.5034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 0.001024 2048 0 1520 12160 1.66355 58.8707 52.5191 113.104 113.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 0.001024 2048 0 1520 12032 1.66083 38.3006 52.3508 92.3653 92.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 0.001024 2048 0 1520 11904 1.65424 30.4538 52.1723 84.3295 84.3931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 0.001024 2048 0 1520 12168 1.66502 58.7268 52.5542 112.998 113.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 730 0.001024 2048 0 1520 12096 1.66502 40.9214 52.5699 95.208 95.2728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 0.001024 2048 0 1520 11880 1.6512 35.328 52.1252 89.1566 89.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 0.001024 2048 0 1520 11808 1.65693 31.5214 52.1281 85.3574 85.4077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 730 0.001024 2048 0 1520 12160 1.6689 57.7995 52.5161 112.035 112.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 730 0.001024 2048 0 1520 12000 1.65722 39.5756 52.343 93.6252 93.6878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 730 0.001024 2048 0 1520 12000 1.66502 34.5138 52.5517 88.7796 88.8422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 0.001024 2048 0 1520 11840 1.65888 31.0306 52.3451 85.0854 85.1477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 730 0.001024 2048 0 1520 12096 1.6591 55.2881 52.431 109.43 109.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 0.001024 2048 0 1520 11904 1.65706 37.7282 52.1274 91.5654 91.6287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 730 0.001024 2048 0 1520 11808 1.65683 32.299 52.1707 86.1772 86.2392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 0.001024 2048 0 1520 11520 1.63782 29.1512 51.6176 82.456 82.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 0.001024 2048 0 1520 12100 1.65341 55.9754 52.4541 110.135 110.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 0.001024 2048 0 1520 12000 1.65478 41.5457 52.4472 95.6992 95.7614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 0.001024 2048 0 1520 11700 1.64522 33.194 51.8719 86.7632 86.8252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 0.001024 2048 0 1520 11600 1.64134 31.742 51.8706 85.3074 85.3688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 730 0.001024 2048 0 1536 12128 1.66707 48.179 52.5157 102.413 102.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 730 0.001024 2048 0 1536 12096 1.66858 30.1772 52.5119 84.409 84.4698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 730 0.001024 2048 0 1536 12000 1.65946 24.8205 52.3852 78.9209 78.9849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 730 0.001024 2048 0 1536 12120 1.66707 45.7394 52.5472 100.007 100.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 730 0.001024 2048 0 1536 12080 1.66707 29.9266 52.5153 84.1612 84.2236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 730 0.001024 2048 0 1536 12000 1.66093 24.9382 52.4376 79.087 79.1491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 0.001024 2048 0 1536 12096 1.66214 59.3099 52.4643 113.486 113.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 0.001024 2048 0 1536 12000 1.66102 37.5563 52.373 91.6406 91.7052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 730 0.001024 2048 0 1536 11952 1.66093 32.4431 52.3852 86.5389 86.6006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 730 0.001024 2048 0 1536 11904 1.66093 27.2888 52.3339 81.3344 81.3971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 0.001024 2048 0 1536 12096 1.66355 57.7333 52.5223 111.971 112.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 730 0.001024 2048 0 1536 11984 1.66093 36.8789 52.8459 91.4353 91.5025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 0.001024 2048 0 1536 11928 1.65997 30.5195 52.3363 84.5688 84.6312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 730 0.001024 2048 0 1536 11872 1.65888 26.1693 52.3821 80.2637 80.3287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 0.001024 2048 0 1536 12096 1.66912 55.1281 52.503 109.355 109.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 0.001024 2048 0 1536 12032 1.6656 36.7848 52.5538 91.0576 91.1253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 0.001024 2048 0 1536 11904 1.66272 31.1194 52.3425 85.177 85.2255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 0.001024 2048 0 1536 11776 1.65827 27.2058 52.2061 81.1223 81.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 0.001024 2048 0 1536 12024 1.65843 55.9163 52.3835 110.011 110.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 0.001024 2048 0 1536 11952 1.66298 39.5544 52.3431 93.6137 93.6771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 0.001024 2048 0 1536 11880 1.65725 33.2986 52.3769 87.3845 87.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 0.001024 2048 0 1536 11808 1.66058 31.947 52.3377 85.9978 86.0611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 0.001024 2048 0 1536 12080 1.66912 56.4446 52.4926 110.658 110.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 0.001024 2048 0 1536 12000 1.66688 39.2383 52.555 93.51 93.5706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 0.001024 2048 0 1536 11760 1.65478 33.5323 52.0832 87.3219 87.3837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 0.001024 2048 0 1536 11840 1.66381 31.0686 52.5474 85.3309 85.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 730 0.001024 2048 0 1500 12288 1.66125 47.4108 52.5236 101.649 101.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 730 0.001024 2048 0 1500 12224 1.65904 31.6829 52.4261 85.821 85.8815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 730 0.001024 2048 0 1500 12192 1.66317 26.3868 52.3969 80.5006 80.5642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 730 0.001024 2048 0 1500 12280 1.66502 44.8885 52.5308 99.135 99.1973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 730 0.001024 2048 0 1500 12240 1.6617 29.3915 52.4818 83.5865 83.6488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 730 0.001024 2048 0 1500 12120 1.65635 24.5944 52.3036 78.6069 78.6678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 730 0.001024 2048 0 1500 12160 1.66394 21.7598 52.4812 75.9565 76.0199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 0.001024 2048 0 1500 12288 1.66675 58.1786 52.5578 112.454 112.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 0.001024 2048 0 1500 12192 1.65776 37.1671 52.4388 91.3142 91.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 730 0.001024 2048 0 1500 12096 1.65702 31.2896 52.3059 85.304 85.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 730 0.001024 2048 0 1500 12096 1.65946 26.1045 52.4369 80.2532 80.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 0.001024 2048 0 1500 12264 1.66227 55.8318 52.5236 110.069 110.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 0.001024 2048 0 1500 12208 1.66074 36.0737 52.5238 90.3101 90.3702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 0.001024 2048 0 1500 12096 1.6536 0 52.3124 53.9811 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 730 0.001024 2048 0 1500 12096 1.6585 25.5396 52.4721 79.7211 79.7823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 0.001024 2048 0 1500 12224 1.66042 53.6514 52.4377 107.804 107.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 0.001024 2048 0 1500 12160 1.65907 36.9304 52.3873 91.0292 91.0914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 0.001024 2048 0 1500 12096 1.66077 30.8883 52.4404 85.0412 85.1019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 0.001024 2048 0 1500 12032 1.66006 27.4881 52.3858 81.5833 81.6456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 0.001024 2048 0 1500 12240 1.66298 57.9858 52.4526 112.151 112.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 0.001024 2048 0 1500 12096 1.65814 40.3284 52.2955 94.3313 94.3926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 0.001024 2048 0 1500 12096 1.65757 34.177 52.4418 88.3282 88.3896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 0.001024 2048 0 1500 11808 1.64726 31.6741 51.9234 85.2953 85.3586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 0.001024 2048 0 1500 11880 1.65485 30.0955 52.2588 84.0614 84.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 0.001024 2048 0 1500 12240 1.66506 55.8439 52.5128 110.074 110.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 0.001024 2048 0 1500 12160 1.66093 39.9464 52.481 94.1414 94.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 0.001024 2048 0 1500 12000 1.65683 33.7633 52.2631 87.7354 87.7986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 0.001024 2048 0 1500 11840 1.65376 31.0804 52.0886 84.8739 84.9371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 0.001024 2048 0 1500 11600 1.63891 28.8098 51.6124 82.1141 82.1775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 730 0.001024 2048 0 1500 12288 1.66307 44.8523 52.474 99.0414 99.1056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 730 0.001024 2048 0 1500 12224 1.65773 29.2591 52.4384 83.4069 83.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 730 0.001024 2048 0 1500 12192 1.6585 24.3345 52.4384 78.4847 78.5469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 730 0.001024 2048 0 1500 12160 1.65859 21.7764 52.3973 75.8844 75.9465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 730 0.001024 2048 0 1500 12280 1.66093 58.5199 52.5234 112.756 112.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 730 0.001024 2048 0 1500 12240 1.66406 36.9295 52.5099 91.1591 91.2216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 730 0.001024 2048 0 1500 12120 1.65683 31.283 52.2938 85.2845 85.3462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 730 0.001024 2048 0 1500 12160 1.66045 26.4139 52.5116 80.6362 80.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 0.001024 2048 0 1500 12288 1.66502 56.3589 52.561 110.637 110.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 730 0.001024 2048 0 1500 12192 1.65683 35.3881 52.4253 89.5203 89.5858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 730 0.001024 2048 0 1500 12096 1.65485 29.0673 52.3489 83.1222 83.1843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 730 0.001024 2048 0 1500 12096 1.65418 26.0649 52.3925 80.1633 80.2275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 730 0.001024 2048 0 1500 12000 1.65782 23.4867 52.259 77.454 77.5225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 0.001024 2048 0 1500 12264 1.65942 51.8588 52.4733 106.047 106.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 0.001024 2048 0 1500 12208 1.65971 34.6624 52.5166 88.8912 88.9543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 0.001024 2048 0 1500 12096 1.65478 0 52.367 54.0329 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 0.001024 2048 0 1500 12096 1.66122 24.8259 52.4602 78.9995 79.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 730 0.001024 2048 0 1500 12040 1.65888 22.1304 52.4837 76.3236 76.3846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 0.001024 2048 0 1500 12224 1.6601 51.3826 52.3763 105.471 105.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 0.001024 2048 0 1500 12160 1.66093 35.158 52.3935 89.2643 89.3297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 0.001024 2048 0 1500 12096 1.65846 30.0741 52.4361 84.2212 84.2824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 0.001024 2048 0 1500 12032 1.6608 27.1322 52.3898 81.2358 81.3003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 0.001024 2048 0 1500 11840 1.65037 24.4868 52.0862 78.2734 78.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 730 0.001024 2048 0 1536 12128 1.66602 44.2262 52.5139 98.461 98.5212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 730 0.001024 2048 0 1536 12096 1.66666 28.9833 52.5122 83.2132 83.2758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 730 0.001024 2048 0 1536 12000 1.66179 24.3876 52.3412 78.4456 78.5093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 730 0.001024 2048 0 1536 12032 1.66701 21.5757 52.5036 75.7947 75.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 730 0.001024 2048 0 1536 12120 1.6656 57.5138 52.5549 111.79 111.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 730 0.001024 2048 0 1536 12080 1.66314 36.0534 52.5577 90.326 90.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 730 0.001024 2048 0 1536 12000 1.65856 29.7273 52.3975 83.8351 83.8923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 730 0.001024 2048 0 1536 12000 1.66912 26.4329 52.5483 80.7034 80.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 730 0.001024 2048 0 1536 11800 1.65274 22.5324 52.0723 76.3064 76.3695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 0.001024 2048 0 1536 12096 1.66518 54.4739 52.47 108.662 108.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 0.001024 2048 0 1536 12000 1.66173 34.7243 52.3263 88.7624 88.8246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 730 0.001024 2048 0 1536 11952 1.6616 29.0079 52.324 83.0447 83.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 730 0.001024 2048 0 1536 11904 1.66128 24.9193 52.3867 79.0186 79.0797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 730 0.001024 2048 0 1536 11760 1.65296 22.3127 52.0817 76.1001 76.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 0.001024 2048 0 1536 12096 1.66224 50.8873 52.5282 105.128 105.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 0.001024 2048 0 1536 11984 1.6592 32.9161 52.3771 87.0037 87.0731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 0.001024 2048 0 1536 11928 1.65683 28.2825 52.3711 82.3638 82.4277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 0.001024 2048 0 1536 11872 1.65683 23.8793 52.3397 77.9299 77.9919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 730 0.001024 2048 0 1536 11760 1.65802 21.2424 52.2248 75.175 75.2374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 0.001024 2048 0 1536 12096 1.66934 51.57 52.5571 105.847 105.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 0.001024 2048 0 1536 12032 1.66912 35.2048 52.5 89.4244 89.4894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 0.001024 2048 0 1536 11904 1.66093 28.7457 52.3298 82.7871 82.8477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 0.001024 2048 0 1536 11776 1.65888 26.5686 52.2033 80.4804 80.5439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 0.001024 2048 0 1536 11840 1.66643 25.7862 52.5435 80.0498 80.1143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 0.001024 2048 0 1536 11520 1.6488 23.3117 51.8087 76.8206 76.8819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 730 0.001024 2048 0 1536 12144 1.66934 69.126 52.5055 123.355 123.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 730 0.001024 2048 0 1536 12128 1.66698 48.8466 52.5109 103.077 103.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 730 0.001024 2048 0 1536 12096 1.6696 32.8943 52.5184 87.1327 87.1969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 730 0.001024 2048 0 1536 12000 1.66234 27.6746 52.3336 81.7214 81.7828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 730 0.001024 2048 0 1536 12032 1.66662 24.1889 52.5117 78.4193 78.4811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 730 0.001024 2048 0 1536 12000 1.66486 22.8443 52.5049 77.0666 77.1277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 730 0.001024 2048 0 1536 11904 1.66061 19.839 52.3232 73.8748 73.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 730 0.001024 2048 0 1536 11872 1.66035 19.8159 52.3828 73.9098 73.9711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 730 0.001024 2048 0 1536 11776 1.66006 19.2436 52.2116 73.1671 73.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 730 0.001024 2048 0 1500 12096 1.66131 70.0751 52.5249 124.313 124.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 730 0.001024 2048 0 1536 11872 1.65888 68.7249 52.3427 122.777 122.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 730 0.001024 2048 0 1500 12040 1.66061 70.0826 52.4738 124.269 124.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 730 0.001024 2048 0 1536 11760 1.6575 69.3494 52.1762 123.233 123.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 730 0.001024 2048 0 1504 12160 1.6671 68.8927 52.9413 123.555 123.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 730 0.001024 2048 0 1504 11520 1.64045 27.9332 51.6762 81.2995 81.3611
