[*]
[*] GTKWave Analyzer v3.3.100 (w)1999-2019 BSI
[*] Thu Apr 06 23:42:00 2023
[*]
[dumpfile] "C:\personal\brew\rtl\v1\test\brew_v1_test_1.vcd"
[dumpfile_mtime] "Thu Apr 06 19:11:24 2023"
[dumpfile_size] 1463795
[savefile] "C:\personal\brew\rtl\v1\test\brew_v1_test_1.gtkw"
[timestart] 0
[size] 1920 1017
[pos] -1 -1
*-13.000000 27480 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.cpu.
[treeopen] top.cpu.pipeline.
[sst_width] 370
[signals_width] 412
[sst_expanded] 1
[sst_vpaned_height] 300
@800200
-RF_READ
@28
top.cpu.pipeline.reg_file.read_req_ready
top.cpu.pipeline.reg_file.read_req_valid
@22
top.cpu.pipeline.reg_file.read_req_read1_addr[3:0]
@28
top.cpu.pipeline.reg_file.read_req_read1_valid
@22
top.cpu.pipeline.reg_file.read_req_read2_addr[3:0]
@28
top.cpu.pipeline.reg_file.read_req_read2_valid
@22
top.cpu.pipeline.reg_file.read_req_rsv_addr[3:0]
@28
top.cpu.pipeline.reg_file.read_req_rsv_valid
top.cpu.pipeline.reg_file.read_rsp_ready
@22
top.cpu.pipeline.reg_file.read_rsp_read1_data[31:0]
top.cpu.pipeline.reg_file.read_rsp_read2_data[31:0]
@1000200
-RF_READ
@800200
-RF_WRITE
@22
top.cpu.pipeline.reg_file.write_addr[3:0]
top.cpu.pipeline.reg_file.write_data[31:0]
@28
top.cpu.pipeline.reg_file.write_data_en
top.cpu.pipeline.reg_file.write_valid
@1000200
-RF_WRITE
@800200
-EXEC_INPUT
@28
top.cpu.pipeline.execute_stage.input_port_ready
@29
top.cpu.pipeline.execute_stage.input_port_valid
@28
top.cpu.pipeline.execute_stage.input_port_alu_op
top.cpu.pipeline.execute_stage.input_port_branch_op
top.cpu.pipeline.execute_stage.input_port_do_bse
top.cpu.pipeline.execute_stage.input_port_do_bze
top.cpu.pipeline.execute_stage.input_port_do_wse
top.cpu.pipeline.execute_stage.input_port_do_wze
top.cpu.pipeline.execute_stage.input_port_exec_unit
top.cpu.pipeline.execute_stage.input_port_fetch_av
top.cpu.pipeline.execute_stage.input_port_inst_len[1:0]
top.cpu.pipeline.execute_stage.input_port_ldst_op
top.cpu.pipeline.execute_stage.input_port_mem_access_len[1:0]
@22
top.cpu.pipeline.execute_stage.input_port_op_a[31:0]
top.cpu.pipeline.execute_stage.input_port_op_b[31:0]
top.cpu.pipeline.execute_stage.input_port_op_c[31:0]
top.cpu.pipeline.execute_stage.input_port_result_reg_addr[3:0]
@28
top.cpu.pipeline.execute_stage.input_port_result_reg_addr_valid
top.cpu.pipeline.execute_stage.input_port_shifter_op
@1000200
-EXEC_INPUT
[pattern_trace] 1
[pattern_trace] 0
