INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/Mux2x32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2x32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/Mux4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/QDE_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QDE_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.ip_user_files/ip/my_ram/my_ram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_ram_spram
INFO: [VRFC 10-307] analyzing entity my_ram_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-307] analyzing entity my_ram_dist_mem_gen_v8_0_11
INFO: [VRFC 10-307] analyzing entity my_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.ip_user_files/ip/multiply/sim/multiply.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiply
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/constant32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity constant32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/dstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dstack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/homade_opcodes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IPcode.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/mem_bank_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_bank_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/Mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/next_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity next_count
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/predicat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity predicat
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/qde.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/Ram8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ram8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/reg1c.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg1c
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/regc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg0c
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/returnstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rstack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/select_in0_save.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_in
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/select_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_out
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/rdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity random
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D4_16
INFO: [VRFC 10-307] analyzing entity regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/add_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Funit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/Hcontrolunit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IP_datastack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_datastack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IP_Put.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Put
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IP_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IP_regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IP_Snum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Snum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IPget.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_get
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IPidentity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_identity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IPmul16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_mul16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IPsleep.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_sleep
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IPstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_stack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IPTic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Tic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/QD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/slavedual_prom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inst_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IP_Rdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_rdm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/reset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/pulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pulse
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/Hstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Hstack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/Hsalve.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HSlave
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IP_Actif.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Actif
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IP_Com.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Com
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IP_Led.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Led
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IP_MEcom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_MEcom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IP_switch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_switch
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IPBufO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_BufO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IPWait.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_delay
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IPwaitBT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_waitbt
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/IPfibo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_fibo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/netring.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity netring
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/netring_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity netring_master
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HMaster
WARNING: [VRFC 10-280] actual for formal port e_shift is neither a static name nor a globally static expression [C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd:555]
WARNING: [VRFC 10-280] actual for formal port e_shift is neither a static name nor a globally static expression [C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd:575]
WARNING: [VRFC 10-280] actual for formal port reset is neither a static name nor a globally static expression [C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd:594]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/nexys3V6_vivado/nexys3V6_vivado.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity masterbench
