{
    "automatic/assign_int_wide/no_arch": {
        "test_name": "automatic/assign_int_wide/no_arch",
        "input_blif": "assign_int_wide.blif",
        "max_rss(MiB)": 40.3,
        "exec_time(ms)": 6.6,
        "techmap_time(ms)": 3.4,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "automatic/assign_ultra_wide/no_arch": {
        "test_name": "automatic/assign_ultra_wide/no_arch",
        "input_blif": "assign_ultra_wide.blif",
        "max_rss(MiB)": 46.7,
        "exec_time(ms)": 22.3,
        "techmap_time(ms)": 11.7,
        "Pi": 256,
        "Po": 256,
        "logic element": 256,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 256,
        "Total Node": 256
    },
    "automatic/assign_wide/no_arch": {
        "test_name": "automatic/assign_wide/no_arch",
        "input_blif": "assign_wide.blif",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 1.8,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "automatic/assign_wire/no_arch": {
        "test_name": "automatic/assign_wire/no_arch",
        "input_blif": "assign_wire.blif",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 3.7,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
