Analysis & Synthesis report for khu_sensor
Fri Jan  3 15:07:15 2020
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |khu_sensor|ADS1292_controller:U_ads1292|r_sys_mode
 11. State Machine - |khu_sensor|ADS1292_controller:U_ads1292|r_state
 12. State Machine - |khu_sensor|MPR121_controller:u_mpr121|r_state
 13. State Machine - |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg
 14. State Machine - |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg
 15. State Machine - |khu_sensor|controller:U_controller|pre_state2
 16. State Machine - |khu_sensor|controller:U_controller|pre_state1
 17. State Machine - |khu_sensor|controller:U_controller|state
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Added for RAM Pass-Through Logic
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for my_ddio_out:ddio_out_inst2|altddio_out:ALTDDIO_OUT_component
 25. Source assignments for my_ddio_out:ddio_out_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated
 26. Source assignments for my_ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component
 27. Source assignments for my_ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated
 28. Source assignments for uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated
 29. Source assignments for uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated
 30. Parameter Settings for User Entity Instance: Top-level Entity: |khu_sensor
 31. Parameter Settings for User Entity Instance: my_pll:u1|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: my_ddio_out:ddio_out_inst2|altddio_out:ALTDDIO_OUT_component
 33. Parameter Settings for User Entity Instance: controller:U_controller
 34. Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_transmitter:transmitter
 35. Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx
 36. Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo
 37. Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_sync_flops:i_uart_sync_flops
 38. Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_receiver:receiver
 39. Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx
 40. Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo
 41. Parameter Settings for User Entity Instance: my_ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component
 42. Parameter Settings for User Entity Instance: MPR121_controller:u_mpr121
 43. Parameter Settings for User Entity Instance: ADS1292_controller:U_ads1292
 44. Parameter Settings for User Entity Instance: ADS1292_controller:U_ads1292|spi_master:Uspi
 45. Parameter Settings for Inferred Entity Instance: uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0
 46. Parameter Settings for Inferred Entity Instance: uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0
 47. altpll Parameter Settings by Entity Instance
 48. altsyncram Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "ADS1292_controller:U_ads1292"
 50. Port Connectivity Checks: "MPR121_controller:u_mpr121|i2c_master:Ui2c"
 51. Port Connectivity Checks: "MPR121_controller:u_mpr121"
 52. Port Connectivity Checks: "my_ddio_out:ddio_out_inst"
 53. Port Connectivity Checks: "uart_regs:Uregs|uart_receiver:receiver"
 54. Port Connectivity Checks: "uart_regs:Uregs|uart_sync_flops:i_uart_sync_flops"
 55. Port Connectivity Checks: "uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"
 56. Port Connectivity Checks: "uart_regs:Uregs"
 57. Port Connectivity Checks: "controller:U_controller"
 58. Port Connectivity Checks: "my_ddio_out:ddio_out_inst2"
 59. Port Connectivity Checks: "my_pll:u1"
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan  3 15:07:15 2020       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; khu_sensor                                  ;
; Top-level Entity Name              ; khu_sensor                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,003                                       ;
;     Total combinational functions  ; 1,695                                       ;
;     Dedicated logic registers      ; 1,073                                       ;
; Total registers                    ; 1077                                        ;
; Total pins                         ; 72                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 256                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; khu_sensor         ; khu_sensor         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+----------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; source/controller.v                                ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/source/controller.v                                ;         ;
; source/my_ddio_out.v                               ; yes             ; User Wizard-Generated File   ; /home/parallels/Khu_sensor/khu_sensor/source/my_ddio_out.v                               ;         ;
; source/my_pll.v                                    ; yes             ; User Wizard-Generated File   ; /home/parallels/Khu_sensor/khu_sensor/source/my_pll.v                                    ;         ;
; uart/uart/rtl/verilog/uart16550/uart_transmitter.v ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_transmitter.v ;         ;
; uart/uart/rtl/verilog/uart16550/uart_tfifo.v       ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_tfifo.v       ;         ;
; uart/uart/rtl/verilog/uart16550/uart_sync_flops.v  ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_sync_flops.v  ;         ;
; uart/uart/rtl/verilog/uart16550/uart_rfifo.v       ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_rfifo.v       ;         ;
; uart/uart/rtl/verilog/uart16550/uart_regs.v        ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v        ;         ;
; uart/uart/rtl/verilog/uart16550/uart_receiver.v    ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v    ;         ;
; uart/uart/rtl/verilog/uart16550/uart_defines.v     ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_defines.v     ;         ;
; uart/uart/rtl/verilog/uart16550/timescale.v        ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/timescale.v        ;         ;
; uart/uart/rtl/verilog/uart16550/raminfr.v          ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/raminfr.v          ;         ;
; source/khu_sensor.v                                ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v                                ;         ;
; source/i2c_master.v                                ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v                                ;         ;
; source/MPR121_controller.v                         ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v                         ;         ;
; source/spi_master.v                                ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/source/spi_master.v                                ;         ;
; source/ADS1292_controller.v                        ; yes             ; User Verilog HDL File        ; /home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v                        ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal151.inc                                     ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc          ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/my_pll_altpll.v                                 ; yes             ; Auto-Generated Megafunction  ; /home/parallels/Khu_sensor/khu_sensor/db/my_pll_altpll.v                                 ;         ;
; altddio_out.tdf                                    ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf         ;         ;
; stratix_ddio.inc                                   ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ddio.inc        ;         ;
; cyclone_ddio.inc                                   ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/cyclone_ddio.inc        ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; stratix_lcell.inc                                  ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/stratix_lcell.inc       ;         ;
; db/ddio_out_0aj.tdf                                ; yes             ; Auto-Generated Megafunction  ; /home/parallels/Khu_sensor/khu_sensor/db/ddio_out_0aj.tdf                                ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                         ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                         ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                 ; /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_u9c1.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/parallels/Khu_sensor/khu_sensor/db/altsyncram_u9c1.tdf                             ;         ;
+----------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,003                                                                 ;
;                                             ;                                                                       ;
; Total combinational functions               ; 1695                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                       ;
;     -- 4 input functions                    ; 862                                                                   ;
;     -- 3 input functions                    ; 318                                                                   ;
;     -- <=2 input functions                  ; 515                                                                   ;
;                                             ;                                                                       ;
; Logic elements by mode                      ;                                                                       ;
;     -- normal mode                          ; 1376                                                                  ;
;     -- arithmetic mode                      ; 319                                                                   ;
;                                             ;                                                                       ;
; Total registers                             ; 1077                                                                  ;
;     -- Dedicated logic registers            ; 1073                                                                  ;
;     -- I/O registers                        ; 8                                                                     ;
;                                             ;                                                                       ;
; I/O pins                                    ; 72                                                                    ;
; Total memory bits                           ; 256                                                                   ;
;                                             ;                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                     ;
;                                             ;                                                                       ;
; Total PLLs                                  ; 1                                                                     ;
;     -- PLLs                                 ; 1                                                                     ;
;                                             ;                                                                       ;
; Maximum fan-out node                        ; my_pll:u1|altpll:altpll_component|my_pll_altpll:auto_generated|locked ;
; Maximum fan-out                             ; 908                                                                   ;
; Total fan-out                               ; 9822                                                                  ;
; Average fan-out                             ; 3.35                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |khu_sensor                                        ; 1695 (26)         ; 1073 (25)    ; 256         ; 0            ; 0       ; 0         ; 72   ; 0            ; |khu_sensor                                                                                                                                   ; work         ;
;    |ADS1292_controller:U_ads1292|                  ; 377 (310)         ; 252 (202)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|ADS1292_controller:U_ads1292                                                                                                      ; work         ;
;       |spi_master:Uspi|                            ; 67 (67)           ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|ADS1292_controller:U_ads1292|spi_master:Uspi                                                                                      ; work         ;
;    |MPR121_controller:u_mpr121|                    ; 283 (107)         ; 178 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|MPR121_controller:u_mpr121                                                                                                        ; work         ;
;       |i2c_master:Ui2c|                            ; 176 (176)         ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c                                                                                        ; work         ;
;    |controller:U_controller|                       ; 467 (467)         ; 306 (306)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|controller:U_controller                                                                                                           ; work         ;
;    |my_ddio_out:ddio_out_inst2|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|my_ddio_out:ddio_out_inst2                                                                                                        ; work         ;
;       |altddio_out:ALTDDIO_OUT_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|my_ddio_out:ddio_out_inst2|altddio_out:ALTDDIO_OUT_component                                                                      ; work         ;
;          |ddio_out_0aj:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|my_ddio_out:ddio_out_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated                                          ; work         ;
;    |my_ddio_out:ddio_out_inst|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|my_ddio_out:ddio_out_inst                                                                                                         ; work         ;
;       |altddio_out:ALTDDIO_OUT_component|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|my_ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component                                                                       ; work         ;
;          |ddio_out_0aj:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|my_ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated                                           ; work         ;
;    |my_pll:u1|                                     ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|my_pll:u1                                                                                                                         ; work         ;
;       |altpll:altpll_component|                    ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|my_pll:u1|altpll:altpll_component                                                                                                 ; work         ;
;          |my_pll_altpll:auto_generated|            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|my_pll:u1|altpll:altpll_component|my_pll_altpll:auto_generated                                                                    ; work         ;
;    |uart_regs:Uregs|                               ; 541 (202)         ; 311 (107)    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|uart_regs:Uregs                                                                                                                   ; work         ;
;       |uart_receiver:receiver|                     ; 250 (122)         ; 141 (54)     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver                                                                                            ; work         ;
;          |uart_rfifo:fifo_rx|                      ; 128 (123)         ; 87 (61)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx                                                                         ; work         ;
;             |raminfr:rfifo|                        ; 5 (5)             ; 26 (26)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo                                                           ; work         ;
;                |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0                                      ; work         ;
;                   |altsyncram_u9c1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated       ; work         ;
;       |uart_sync_flops:i_uart_sync_flops|          ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|uart_regs:Uregs|uart_sync_flops:i_uart_sync_flops                                                                                 ; work         ;
;       |uart_transmitter:transmitter|               ; 88 (54)           ; 61 (22)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|uart_regs:Uregs|uart_transmitter:transmitter                                                                                      ; work         ;
;          |uart_tfifo:fifo_tx|                      ; 34 (19)           ; 39 (13)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx                                                                   ; work         ;
;             |raminfr:tfifo|                        ; 15 (15)           ; 26 (26)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo                                                     ; work         ;
;                |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0                                ; work         ;
;                   |altsyncram_u9c1:auto_generated| ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |khu_sensor|uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+----------------------+
; Altera ; ALTDDIO_OUT  ; 18.1    ; N/A          ; N/A          ; |khu_sensor|my_ddio_out:ddio_out_inst  ; source/my_ddio_out.v ;
; Altera ; ALTDDIO_OUT  ; 18.1    ; N/A          ; N/A          ; |khu_sensor|my_ddio_out:ddio_out_inst2 ; source/my_ddio_out.v ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |khu_sensor|my_pll:u1                  ; source/my_pll.v      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor|ADS1292_controller:U_ads1292|r_sys_mode                                           ;
+----------------------------+--------------------------+--------------------------+----------------------------+
; Name                       ; r_sys_mode.SYS_MODE_RREG ; r_sys_mode.SYS_MODE_IDLE ; r_sys_mode.SYS_MODE_RDATAC ;
+----------------------------+--------------------------+--------------------------+----------------------------+
; r_sys_mode.SYS_MODE_IDLE   ; 0                        ; 0                        ; 0                          ;
; r_sys_mode.SYS_MODE_RREG   ; 1                        ; 1                        ; 0                          ;
; r_sys_mode.SYS_MODE_RDATAC ; 0                        ; 1                        ; 1                          ;
+----------------------------+--------------------------+--------------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor|ADS1292_controller:U_ads1292|r_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+---------------------+----------------------------+---------------------------+------------------------------+--------------------------+-----------------------+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------------+-------------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+------------------------+--------------------------+------------------------+-----------------+
; Name                         ; r_state.ST_SPI_WAIT ; r_state.ST_RDATAC_GETDATA2 ; r_state.ST_RDATAC_GETDATA ; r_state.ST_RDATAC_SEND_DUMMY ; r_state.ST_DATAREAD_INIT ; r_state.ST_WREG_WAIT3 ; r_state.ST_WREG_SEND_DATA ; r_state.ST_WREG_WAIT2 ; r_state.ST_WREG_SEND2 ; r_state.ST_WREG_WAIT1 ; r_state.ST_WREG_SEND1 ; r_state.ST_WREG_INIT ; r_state.ST_RREG_SEND_DUMMY ; r_state.ST_RREG_GETDATA ; r_state.ST_RREG_WAIT2 ; r_state.ST_RREG_SEND2 ; r_state.ST_RREG_WAIT1 ; r_state.ST_RREG_SEND1 ; r_state.ST_RREG_INIT ; r_state.ST_SYSCMD_WAIT ; r_state.ST_SYSCMD_WARMUP ; r_state.ST_SYSCMD_INIT ; r_state.ST_IDLE ;
+------------------------------+---------------------+----------------------------+---------------------------+------------------------------+--------------------------+-----------------------+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------------+-------------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+------------------------+--------------------------+------------------------+-----------------+
; r_state.ST_IDLE              ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 0               ;
; r_state.ST_SYSCMD_INIT       ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 1                      ; 1               ;
; r_state.ST_SYSCMD_WARMUP     ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 1                        ; 0                      ; 1               ;
; r_state.ST_SYSCMD_WAIT       ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 1                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_RREG_INIT         ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 1                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_RREG_SEND1        ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 1                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_RREG_WAIT1        ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 1                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_RREG_SEND2        ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 1                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_RREG_WAIT2        ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 1                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_RREG_GETDATA      ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 1                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_RREG_SEND_DUMMY   ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 1                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_WREG_INIT         ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 1                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_WREG_SEND1        ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 1                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_WREG_WAIT1        ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 1                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_WREG_SEND2        ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 1                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_WREG_WAIT2        ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 1                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_WREG_SEND_DATA    ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 1                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_WREG_WAIT3        ; 0                   ; 0                          ; 0                         ; 0                            ; 0                        ; 1                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_DATAREAD_INIT     ; 0                   ; 0                          ; 0                         ; 0                            ; 1                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_RDATAC_SEND_DUMMY ; 0                   ; 0                          ; 0                         ; 1                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_RDATAC_GETDATA    ; 0                   ; 0                          ; 1                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_RDATAC_GETDATA2   ; 0                   ; 1                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
; r_state.ST_SPI_WAIT          ; 1                   ; 0                          ; 0                         ; 0                            ; 0                        ; 0                     ; 0                         ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                          ; 0                       ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                      ; 0                        ; 0                      ; 1               ;
+------------------------------+---------------------+----------------------------+---------------------------+------------------------------+--------------------------+-----------------------+---------------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------------+-------------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+------------------------+--------------------------+------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor|MPR121_controller:u_mpr121|r_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------+------------------------------+----------------------------+-------------------------------+----------------------------------+---------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+--------------------------+----------------------------------+---------------------------+---------------------------------+--------------------------------+------------------------------------+--------------------------------+-------------------------------+----------------------------+---------------------------+-----------------+
; Name                               ; r_state.ST_I2C_READ_GET_DATA ; r_state.ST_I2C_READ_WAIT_2 ; r_state.ST_I2C_READ_WAIT_DATA ; r_state.ST_I2C_READ_REQUEST_DATA ; r_state.ST_I2C_READ_WAIT_FINISH ; r_state.ST_I2C_READ_PREPARE ; r_state.ST_I2C_READ_2 ; r_state.ST_I2C_READ_1 ; r_state.ST_I2C_READ_START ; r_state.ST_I2C_READ_INIT ; r_state.ST_I2C_WRITE_WAIT_FINISH ; r_state.ST_I2C_WRITE_STOP ; r_state.ST_I2C_WRITE_SEND_DATA2 ; r_state.ST_I2C_WRITE_GET_DATA2 ; r_state.ST_I2C_WRITE_PREPAIR_DATA2 ; r_state.ST_I2C_WRITE_SEND_DATA ; r_state.ST_I2C_WRITE_GET_DATA ; r_state.ST_I2C_WRITE_START ; r_state.ST_I2C_WRITE_INIT ; r_state.ST_IDLE ;
+------------------------------------+------------------------------+----------------------------+-------------------------------+----------------------------------+---------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+--------------------------+----------------------------------+---------------------------+---------------------------------+--------------------------------+------------------------------------+--------------------------------+-------------------------------+----------------------------+---------------------------+-----------------+
; r_state.ST_IDLE                    ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 0               ;
; r_state.ST_I2C_WRITE_INIT          ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 1                         ; 1               ;
; r_state.ST_I2C_WRITE_START         ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 1                          ; 0                         ; 1               ;
; r_state.ST_I2C_WRITE_GET_DATA      ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 1                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_WRITE_SEND_DATA     ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 1                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_WRITE_PREPAIR_DATA2 ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 1                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_WRITE_GET_DATA2     ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 1                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_WRITE_SEND_DATA2    ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 1                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_WRITE_STOP          ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 1                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_WRITE_WAIT_FINISH   ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 1                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_READ_INIT           ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 1                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_READ_START          ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 1                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_READ_1              ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 1                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_READ_2              ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 1                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_READ_PREPARE        ; 0                            ; 0                          ; 0                             ; 0                                ; 0                               ; 1                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_READ_WAIT_FINISH    ; 0                            ; 0                          ; 0                             ; 0                                ; 1                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_READ_REQUEST_DATA   ; 0                            ; 0                          ; 0                             ; 1                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_READ_WAIT_DATA      ; 0                            ; 0                          ; 1                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_READ_WAIT_2         ; 0                            ; 1                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
; r_state.ST_I2C_READ_GET_DATA       ; 1                            ; 0                          ; 0                             ; 0                                ; 0                               ; 0                           ; 0                     ; 0                     ; 0                         ; 0                        ; 0                                ; 0                         ; 0                               ; 0                              ; 0                                  ; 0                              ; 0                             ; 0                          ; 0                         ; 1               ;
+------------------------------------+------------------------------+----------------------------+-------------------------------+----------------------------------+---------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+--------------------------+----------------------------------+---------------------------+---------------------------------+--------------------------------+------------------------------------+--------------------------------+-------------------------------+----------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+---------------------------------+---------------------------------+------------------------------------------+------------------------------------------+--------------------------------+------------------------------+
; Name                                     ; phy_state_reg.PHY_STATE_STOP_3 ; phy_state_reg.PHY_STATE_STOP_2 ; phy_state_reg.PHY_STATE_STOP_1 ; phy_state_reg.PHY_STATE_READ_BIT_4 ; phy_state_reg.PHY_STATE_READ_BIT_3 ; phy_state_reg.PHY_STATE_READ_BIT_2 ; phy_state_reg.PHY_STATE_READ_BIT_1 ; phy_state_reg.PHY_STATE_WRITE_BIT_3 ; phy_state_reg.PHY_STATE_WRITE_BIT_2 ; phy_state_reg.PHY_STATE_WRITE_BIT_1 ; phy_state_reg.PHY_STATE_START_2 ; phy_state_reg.PHY_STATE_START_1 ; phy_state_reg.PHY_STATE_REPEATED_START_2 ; phy_state_reg.PHY_STATE_REPEATED_START_1 ; phy_state_reg.PHY_STATE_ACTIVE ; phy_state_reg.PHY_STATE_IDLE ;
+------------------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+---------------------------------+---------------------------------+------------------------------------------+------------------------------------------+--------------------------------+------------------------------+
; phy_state_reg.PHY_STATE_IDLE             ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 0                            ;
; phy_state_reg.PHY_STATE_ACTIVE           ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 1                              ; 1                            ;
; phy_state_reg.PHY_STATE_REPEATED_START_1 ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 1                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_REPEATED_START_2 ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 1                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_START_1          ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 1                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_START_2          ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 1                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_WRITE_BIT_1      ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 1                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_WRITE_BIT_2      ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 1                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_WRITE_BIT_3      ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_READ_BIT_1       ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_READ_BIT_2       ; 0                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_READ_BIT_3       ; 0                              ; 0                              ; 0                              ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_READ_BIT_4       ; 0                              ; 0                              ; 0                              ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_STOP_1           ; 0                              ; 0                              ; 1                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_STOP_2           ; 0                              ; 1                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
; phy_state_reg.PHY_STATE_STOP_3           ; 1                              ; 0                              ; 0                              ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                   ; 0                                   ; 0                                   ; 0                               ; 0                               ; 0                                        ; 0                                        ; 0                              ; 1                            ;
+------------------------------------------+--------------------------------+--------------------------------+--------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+---------------------------------+---------------------------------+------------------------------------------+------------------------------------------+--------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg                                                                                                                                                                                                                                                                          ;
+------------------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+---------------------------+---------------------------+-----------------------+----------------------------+-----------------------------+------------------------------+----------------------+
; Name                         ; state_reg.STATE_STOP ; state_reg.STATE_READ ; state_reg.STATE_WRITE_3 ; state_reg.STATE_WRITE_2 ; state_reg.STATE_WRITE_1 ; state_reg.STATE_ADDRESS_2 ; state_reg.STATE_ADDRESS_1 ; state_reg.STATE_START ; state_reg.STATE_START_WAIT ; state_reg.STATE_ACTIVE_READ ; state_reg.STATE_ACTIVE_WRITE ; state_reg.STATE_IDLE ;
+------------------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+---------------------------+---------------------------+-----------------------+----------------------------+-----------------------------+------------------------------+----------------------+
; state_reg.STATE_IDLE         ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 0                    ;
; state_reg.STATE_ACTIVE_WRITE ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 1                            ; 1                    ;
; state_reg.STATE_ACTIVE_READ  ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 1                           ; 0                            ; 1                    ;
; state_reg.STATE_START_WAIT   ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 1                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_START        ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 1                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_ADDRESS_1    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 1                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_ADDRESS_2    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 1                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_WRITE_1      ; 0                    ; 0                    ; 0                       ; 0                       ; 1                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_WRITE_2      ; 0                    ; 0                    ; 0                       ; 1                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_WRITE_3      ; 0                    ; 0                    ; 1                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_READ         ; 0                    ; 1                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
; state_reg.STATE_STOP         ; 1                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                         ; 0                         ; 0                     ; 0                          ; 0                           ; 0                            ; 1                    ;
+------------------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+---------------------------+---------------------------+-----------------------+----------------------------+-----------------------------+------------------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor|controller:U_controller|pre_state2                                                                                                                                                                                                                                                                                     ;
+---------------------------------------+---------------------------------------+-------------------------------+-----------------------------+-----------------------------+------------------------------+-------------------------------+-----------------------+------------------------------+-----------------------------+--------------------+
; Name                                  ; pre_state2.ST_ADS_RDATAC_SEND_RESULTS ; pre_state2.ST_ADS_RDATAC_INIT ; pre_state2.ST_ADS_WREG_INIT ; pre_state2.ST_ADS_RREG_INIT ; pre_state2.ST_ADS_RDATA_INIT ; pre_state2.ST_ADS_SYSCMD_INIT ; pre_state2.ST_MPR_IRQ ; pre_state2.ST_WRITE_MPR_INIT ; pre_state2.ST_READ_MPR_INIT ; pre_state2.ST_IDLE ;
+---------------------------------------+---------------------------------------+-------------------------------+-----------------------------+-----------------------------+------------------------------+-------------------------------+-----------------------+------------------------------+-----------------------------+--------------------+
; pre_state2.ST_IDLE                    ; 0                                     ; 0                             ; 0                           ; 0                           ; 0                            ; 0                             ; 0                     ; 0                            ; 0                           ; 0                  ;
; pre_state2.ST_READ_MPR_INIT           ; 0                                     ; 0                             ; 0                           ; 0                           ; 0                            ; 0                             ; 0                     ; 0                            ; 1                           ; 1                  ;
; pre_state2.ST_WRITE_MPR_INIT          ; 0                                     ; 0                             ; 0                           ; 0                           ; 0                            ; 0                             ; 0                     ; 1                            ; 0                           ; 1                  ;
; pre_state2.ST_MPR_IRQ                 ; 0                                     ; 0                             ; 0                           ; 0                           ; 0                            ; 0                             ; 1                     ; 0                            ; 0                           ; 1                  ;
; pre_state2.ST_ADS_SYSCMD_INIT         ; 0                                     ; 0                             ; 0                           ; 0                           ; 0                            ; 1                             ; 0                     ; 0                            ; 0                           ; 1                  ;
; pre_state2.ST_ADS_RDATA_INIT          ; 0                                     ; 0                             ; 0                           ; 0                           ; 1                            ; 0                             ; 0                     ; 0                            ; 0                           ; 1                  ;
; pre_state2.ST_ADS_RREG_INIT           ; 0                                     ; 0                             ; 0                           ; 1                           ; 0                            ; 0                             ; 0                     ; 0                            ; 0                           ; 1                  ;
; pre_state2.ST_ADS_WREG_INIT           ; 0                                     ; 0                             ; 1                           ; 0                           ; 0                            ; 0                             ; 0                     ; 0                            ; 0                           ; 1                  ;
; pre_state2.ST_ADS_RDATAC_INIT         ; 0                                     ; 1                             ; 0                           ; 0                           ; 0                            ; 0                             ; 0                     ; 0                            ; 0                           ; 1                  ;
; pre_state2.ST_ADS_RDATAC_SEND_RESULTS ; 1                                     ; 0                             ; 0                           ; 0                           ; 0                            ; 0                             ; 0                     ; 0                            ; 0                           ; 1                  ;
+---------------------------------------+---------------------------------------+-------------------------------+-----------------------------+-----------------------------+------------------------------+-------------------------------+-----------------------+------------------------------+-----------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor|controller:U_controller|pre_state1                                                    ;
+-------------------------------+--------------------+-------------------------------+------------------------------+
; Name                          ; pre_state1.ST_IDLE ; pre_state1.ST_GET_SECOND_PARA ; pre_state1.ST_GET_FIRST_PARA ;
+-------------------------------+--------------------+-------------------------------+------------------------------+
; pre_state1.ST_IDLE            ; 0                  ; 0                             ; 0                            ;
; pre_state1.ST_GET_FIRST_PARA  ; 1                  ; 0                             ; 1                            ;
; pre_state1.ST_GET_SECOND_PARA ; 1                  ; 1                             ; 0                            ;
+-------------------------------+--------------------+-------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |khu_sensor|controller:U_controller|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------+----------------------------------+--------------------------+--------------------------+----------------------------+-----------------------+--------------------------+---------------------+------------------------+------------------------+------------------------+------------------------+-------------------------+--------------------------+--------------------------+------------------+---------------------------+----------------------------+-----------------------+----------------------------+-----------------------+--------------------------+---------------------+-------------------------+-----------------------+-------------------------+------------------------+----------------------+------------------------+------------------------------+-------------------------+--------------------+-------------------+-------------------------+--------------+--------------+--------------+-----------------+-----------------+---------------+
; Name                             ; state.ST_ADS_RDATAC_SEND_RESULTS ; state.ST_ADS_RDATAC_WAIT ; state.ST_ADS_RDATAC_INIT ; state.ST_ADS_SENDPC_WAIT_2 ; state.ST_ADS_SENDPC_2 ; state.ST_ADS_SENDPC_WAIT ; state.ST_ADS_SENDPC ; state.ST_ADS_WREG_WAIT ; state.ST_ADS_WREG_INIT ; state.ST_ADS_RREG_WAIT ; state.ST_ADS_RREG_INIT ; state.ST_ADS_RDATA_INIT ; state.ST_ADS_SYSCMD_WAIT ; state.ST_ADS_SYSCMD_INIT ; state.ST_MPR_IRQ ; state.ST_MPR_ERROR_REPORT ; state.ST_MPR_SENDPC_WAIT_3 ; state.ST_MPR_SENDPC_3 ; state.ST_MPR_SENDPC_WAIT_2 ; state.ST_MPR_SENDPC_2 ; state.ST_MPR_SENDPC_WAIT ; state.ST_MPR_SENDPC ; state.ST_WRITE_MPR_WAIT ; state.ST_WRITE_MPR_EN ; state.ST_WRITE_MPR_INIT ; state.ST_READ_MPR_WAIT ; state.ST_READ_MPR_EN ; state.ST_READ_MPR_INIT ; state.ST_SEND_TEST_CHAR_WAIT ; state.ST_READ_DATA_COME ; state.ST_CHECK_LSR ; state.ST_READ_LSR ; state.ST_SEND_TEST_CHAR ; state.ST_IER ; state.ST_FCR ; state.ST_LCR ; state.ST_DL_LSB ; state.ST_DL_MSB ; state.ST_IDLE ;
+----------------------------------+----------------------------------+--------------------------+--------------------------+----------------------------+-----------------------+--------------------------+---------------------+------------------------+------------------------+------------------------+------------------------+-------------------------+--------------------------+--------------------------+------------------+---------------------------+----------------------------+-----------------------+----------------------------+-----------------------+--------------------------+---------------------+-------------------------+-----------------------+-------------------------+------------------------+----------------------+------------------------+------------------------------+-------------------------+--------------------+-------------------+-------------------------+--------------+--------------+--------------+-----------------+-----------------+---------------+
; state.ST_IDLE                    ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 0             ;
; state.ST_DL_MSB                  ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 1               ; 1             ;
; state.ST_DL_LSB                  ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 1               ; 0               ; 1             ;
; state.ST_LCR                     ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 1            ; 0               ; 0               ; 1             ;
; state.ST_FCR                     ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 1            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_IER                     ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 1            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_SEND_TEST_CHAR          ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 1                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_READ_LSR                ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 1                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_CHECK_LSR               ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 1                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_READ_DATA_COME          ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 1                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_SEND_TEST_CHAR_WAIT     ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 1                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_READ_MPR_INIT           ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 1                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_READ_MPR_EN             ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 1                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_READ_MPR_WAIT           ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 1                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_WRITE_MPR_INIT          ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 1                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_WRITE_MPR_EN            ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 1                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_WRITE_MPR_WAIT          ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 1                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_MPR_SENDPC              ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 1                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_MPR_SENDPC_WAIT         ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 1                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_MPR_SENDPC_2            ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 1                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_MPR_SENDPC_WAIT_2       ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 1                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_MPR_SENDPC_3            ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 1                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_MPR_SENDPC_WAIT_3       ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 1                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_MPR_ERROR_REPORT        ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 1                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_MPR_IRQ                 ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 1                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_SYSCMD_INIT         ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 1                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_SYSCMD_WAIT         ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 1                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_RDATA_INIT          ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_RREG_INIT           ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 1                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_RREG_WAIT           ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 1                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_WREG_INIT           ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 1                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_WREG_WAIT           ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 1                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_SENDPC              ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 1                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_SENDPC_WAIT         ; 0                                ; 0                        ; 0                        ; 0                          ; 0                     ; 1                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_SENDPC_2            ; 0                                ; 0                        ; 0                        ; 0                          ; 1                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_SENDPC_WAIT_2       ; 0                                ; 0                        ; 0                        ; 1                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_RDATAC_INIT         ; 0                                ; 0                        ; 1                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_RDATAC_WAIT         ; 0                                ; 1                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
; state.ST_ADS_RDATAC_SEND_RESULTS ; 1                                ; 0                        ; 0                        ; 0                          ; 0                     ; 0                        ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                       ; 0                        ; 0                        ; 0                ; 0                         ; 0                          ; 0                     ; 0                          ; 0                     ; 0                        ; 0                   ; 0                       ; 0                     ; 0                       ; 0                      ; 0                    ; 0                      ; 0                            ; 0                       ; 0                  ; 0                 ; 0                       ; 0            ; 0            ; 0            ; 0               ; 0               ; 1             ;
+----------------------------------+----------------------------------+--------------------------+--------------------------+----------------------------+-----------------------+--------------------------+---------------------+------------------------+------------------------+------------------------+------------------------+-------------------------+--------------------------+--------------------------+------------------+---------------------------+----------------------------+-----------------------+----------------------------+-----------------------+--------------------------+---------------------+-------------------------+-----------------------+-------------------------+------------------------+----------------------+------------------------+------------------------------+-------------------------+--------------------+-------------------+-------------------------+--------------+--------------+--------------+-----------------+-----------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+-----------------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                                 ;
+-----------------------------------------------------------------------+--------------------------------------------------------------------+
; uart_regs:Uregs|delayed_modem_signals[0]                              ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun     ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[31][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[31][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[31][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[30][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[30][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[30][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[29][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[29][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[29][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[28][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[28][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[28][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[27][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[27][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[27][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[26][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[26][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[26][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[25][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[25][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[25][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[24][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[24][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[24][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[23][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[23][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[23][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[22][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[22][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[22][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[21][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[21][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[21][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[20][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[20][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[20][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[19][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[19][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[19][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[18][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[18][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[18][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[17][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[17][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[17][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[16][2] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[16][1] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[16][0] ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|lsr1_d                                                ; Lost fanout                                                        ;
; uart_regs:Uregs|msr[0]                                                ; Stuck at GND due to stuck port data_in                             ;
; uart_regs:Uregs|lsr1r                                                 ; Stuck at GND due to stuck port data_in                             ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|addr_reg[1,3,4,6]          ; Merged with MPR121_controller:u_mpr121|i2c_master:Ui2c|addr_reg[0] ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|addr_reg[5]                ; Merged with MPR121_controller:u_mpr121|i2c_master:Ui2c|addr_reg[2] ;
; uart_regs:Uregs|msr[2,3]                                              ; Merged with uart_regs:Uregs|msr[1]                                 ;
; controller:U_controller|r_ads_sendpc_limit[2,4..7]                    ; Merged with controller:U_controller|r_ads_sendpc_limit[1]          ;
; uart_regs:Uregs|delayed_modem_signals[2,3]                            ; Merged with uart_regs:Uregs|delayed_modem_signals[1]               ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|addr_reg[2]                ; Stuck at GND due to stuck port data_in                             ;
; controller:U_controller|r_ads_sendpc_limit[1]                         ; Stuck at GND due to stuck port data_in                             ;
; ADS1292_controller:U_ads1292|r_sys_mode~8                             ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_sys_mode~9                             ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_sys_mode~10                            ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_sys_mode~11                            ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_sys_mode~12                            ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_sys_mode~13                            ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_state~4                                ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_state~5                                ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_state~6                                ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_state~7                                ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_state~8                                ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_state~9                                ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_state~10                               ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_state~11                               ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|r_state~4                                  ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|r_state~5                                  ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|r_state~6                                  ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|r_state~7                                  ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|r_state~8                                  ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|r_state~9                                  ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|r_state~10                                 ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|r_state~11                                 ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg~2            ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg~3            ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg~4            ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg~5            ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg~6            ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg~2                ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg~3                ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg~4                ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg~5                ; Lost fanout                                                        ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg~6                ; Lost fanout                                                        ;
; controller:U_controller|pre_state2~14                                 ; Lost fanout                                                        ;
; controller:U_controller|pre_state2~15                                 ; Lost fanout                                                        ;
; controller:U_controller|pre_state2~16                                 ; Lost fanout                                                        ;
; controller:U_controller|pre_state2~17                                 ; Lost fanout                                                        ;
; controller:U_controller|pre_state2~18                                 ; Lost fanout                                                        ;
; controller:U_controller|pre_state2~19                                 ; Lost fanout                                                        ;
; controller:U_controller|pre_state2~20                                 ; Lost fanout                                                        ;
; controller:U_controller|pre_state2~21                                 ; Lost fanout                                                        ;
; controller:U_controller|pre_state1~8                                  ; Lost fanout                                                        ;
; controller:U_controller|pre_state1~11                                 ; Lost fanout                                                        ;
; controller:U_controller|pre_state1~12                                 ; Lost fanout                                                        ;
; controller:U_controller|pre_state1~13                                 ; Lost fanout                                                        ;
; controller:U_controller|pre_state1~14                                 ; Lost fanout                                                        ;
; controller:U_controller|state~4                                       ; Lost fanout                                                        ;
; controller:U_controller|state~5                                       ; Lost fanout                                                        ;
; controller:U_controller|state~6                                       ; Lost fanout                                                        ;
; controller:U_controller|state~7                                       ; Lost fanout                                                        ;
; controller:U_controller|state~8                                       ; Lost fanout                                                        ;
; controller:U_controller|state~9                                       ; Lost fanout                                                        ;
; controller:U_controller|state~10                                      ; Lost fanout                                                        ;
; controller:U_controller|state~11                                      ; Lost fanout                                                        ;
; controller:U_controller|state.ST_MPR_ERROR_REPORT                     ; Stuck at GND due to stuck port data_in                             ;
; ADS1292_controller:U_ads1292|r_sys_mode.SYS_MODE_IDLE                 ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_sys_mode.SYS_MODE_RREG                 ; Lost fanout                                                        ;
; ADS1292_controller:U_ads1292|r_ads_reset                              ; Stuck at VCC due to stuck port data_in                             ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_sda_reg              ; Stuck at GND due to stuck port data_in                             ;
; ADS1292_controller:U_ads1292|spi_master:Uspi|r_TX_Bit_Count[3..7]     ; Lost fanout                                                        ;
; r_clk_counter[25..31]                                                 ; Lost fanout                                                        ;
; Total Number of Removed Registers = 139                               ;                                                                    ;
+-----------------------------------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                           ;
+-------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal        ; Registers Removed due to This Register                                ;
+-------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+
; uart_regs:Uregs|delayed_modem_signals[0]                          ; Stuck at GND              ; uart_regs:Uregs|msr[0], controller:U_controller|r_ads_sendpc_limit[1] ;
;                                                                   ; due to stuck port data_in ;                                                                       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|overrun ; Stuck at GND              ; uart_regs:Uregs|lsr1_d, uart_regs:Uregs|lsr1r                         ;
;                                                                   ; due to stuck port data_in ;                                                                       ;
+-------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1073  ;
; Number of registers using Synchronous Clear  ; 226   ;
; Number of registers using Synchronous Load   ; 58    ;
; Number of registers using Asynchronous Clear ; 942   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 727   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; ADS1292_controller:U_ads1292|spi_master:Uspi|r_RX_Bit_Count[0]  ; 6       ;
; ADS1292_controller:U_ads1292|spi_master:Uspi|r_RX_Bit_Count[1]  ; 5       ;
; ADS1292_controller:U_ads1292|spi_master:Uspi|r_RX_Bit_Count[2]  ; 7       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_b[0]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_b[1]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_b[2]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_b[3]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_b[4]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_b[7]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_t[0]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_t[1]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_t[2]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_t[3]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_t[4]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_t[5]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_t[6]             ; 2       ;
; uart_regs:Uregs|uart_receiver:receiver|counter_t[9]             ; 2       ;
; uart_regs:Uregs|uart_transmitter:transmitter|stx_o_tmp          ; 4       ;
; ADS1292_controller:U_ads1292|r_ads_csn                          ; 3       ;
; ADS1292_controller:U_ads1292|spi_master:Uspi|r_TX_Bit_Count[1]  ; 4       ;
; ADS1292_controller:U_ads1292|spi_master:Uspi|r_TX_Bit_Count[0]  ; 4       ;
; ADS1292_controller:U_ads1292|spi_master:Uspi|r_TX_Bit_Count[2]  ; 2       ;
; uart_regs:Uregs|iir[0]                                          ; 2       ;
; uart_regs:Uregs|lcr[0]                                          ; 14      ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|sda_o_reg            ; 4       ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|scl_o_reg            ; 4       ;
; uart_regs:Uregs|lcr[1]                                          ; 14      ;
; uart_regs:Uregs|lsr5r                                           ; 5       ;
; uart_regs:Uregs|lsr6r                                           ; 2       ;
; uart_regs:Uregs|fcr[1]                                          ; 1       ;
; uart_regs:Uregs|fcr[0]                                          ; 1       ;
; MPR121_controller:u_mpr121|r_i2c_rst                            ; 49      ;
; uart_regs:Uregs|msi_reset                                       ; 2       ;
; uart_regs:Uregs|lsr5_d                                          ; 1       ;
; uart_regs:Uregs|lsr6_d                                          ; 1       ;
; uart_regs:Uregs|uart_sync_flops:i_uart_sync_flops|sync_dat_o[0] ; 1       ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|scl_i_reg            ; 2       ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|sda_i_reg            ; 3       ;
; MPR121_controller:u_mpr121|i2c_master:Ui2c|last_sda_i_reg       ; 1       ;
; uart_regs:Uregs|uart_sync_flops:i_uart_sync_flops|flop_0[0]     ; 1       ;
; Total number of inverted registers = 40                         ;         ;
+-----------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register Name                                                                                      ; RAM Name                                                                                ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0]        ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1]        ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2]        ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3]        ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4]        ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]        ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6]        ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]        ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8]        ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[9]        ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[10]       ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[11]       ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[12]       ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[13]       ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[14]       ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[15]       ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[16]       ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[0]  ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[1]  ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[2]  ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[3]  ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[4]  ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[5]  ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[6]  ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[7]  ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[8]  ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[9]  ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[10] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[11] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[12] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[13] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[14] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[16] ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |khu_sensor|controller:U_controller|r_mpr_d_from_chip[6]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |khu_sensor|controller:U_controller|r_ads_din2[0]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|spi_master:Uspi|r_RX_Bit_Count[3]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c|mode_stop_reg                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|iir[3]                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|spi_master:Uspi|r_sclk_edges[2]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|block_cnt[0]                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|block_cnt[7]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[0]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|counter_b[6]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|counter_t[7]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |khu_sensor|controller:U_controller|r_mpr_irq_delay[9]                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|spi_master:Uspi|r_TX_Bit_Count[6]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|r_ads_command[0]                                     ;
; 4:1                ; 72 bits   ; 144 LEs       ; 0 LEs                ; 144 LEs                ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|r_spi_rx_data[34]                                    ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_transmitter:transmitter|shift_out[1]                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0]                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[0]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |khu_sensor|controller:U_controller|uart_addr_o[2]                                            ;
; 5:1                ; 64 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |khu_sensor|controller:U_controller|r_ads_dout[44]                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_transmitter:transmitter|counter[2]                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][0]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][0]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][2]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][2]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][2]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][0]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][0]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][0]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][2]             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][0]             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][0]             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2]             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][0]             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][2]             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|rbit_counter[0]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|r_number_read[7]                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |khu_sensor|controller:U_controller|r_counter[24]                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_transmitter:transmitter|counter[4]                           ;
; 18:1               ; 9 bits    ; 108 LEs       ; 9 LEs                ; 99 LEs                 ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|rf_data_in[4]                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |khu_sensor|controller:U_controller|r_firt_para[7]                                            ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|rcounter16[2]                              ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|rshift[3]                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |khu_sensor|MPR121_controller:u_mpr121|r_i2c_data_i[7]                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |khu_sensor|controller:U_controller|r_ads_din1[5]                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c|data_reg[6]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |khu_sensor|controller:U_controller|r_ads_dout[3]                                             ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |khu_sensor|MPR121_controller:u_mpr121|r_wait_timeout[22]                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|r_received_counter[7]                                ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |khu_sensor|controller:U_controller|r_ads_sendpc_counter[2]                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |khu_sensor|controller:U_controller|r_counter2[9]                                             ;
; 13:1               ; 17 bits   ; 136 LEs       ; 34 LEs               ; 102 LEs                ; Yes        ; |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c|delay_reg[3]                           ;
; 13:1               ; 5 bits    ; 40 LEs        ; 15 LEs               ; 25 LEs                 ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|r_spi_tx_data[2]                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|r_spi_tx_data[5]                                     ;
; 16:1               ; 4 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; Yes        ; |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c|bit_count_reg[0]                       ;
; 13:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|r_counter[5]                                         ;
; 16:1               ; 32 bits   ; 320 LEs       ; 32 LEs               ; 288 LEs                ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|r_wait_timeout[25]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|spi_master:Uspi|r_RX_Bit_Count[1]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|counter_b[0]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|counter_b[7]                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|counter_t[2]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|counter_t[9]                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |khu_sensor|ADS1292_controller:U_ads1292|spi_master:Uspi|r_TX_Bit_Count[1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_start_bit                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_stop_bit                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c|phy_state_reg                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |khu_sensor|ADS1292_controller:U_ads1292|r_state                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |khu_sensor|uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |khu_sensor|MPR121_controller:u_mpr121|i2c_master:Ui2c|state_reg                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |khu_sensor|controller:U_controller|state                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; No         ; |khu_sensor|controller:U_controller|state                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |khu_sensor|ADS1292_controller:U_ads1292|r_state                                              ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|Mux57                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |khu_sensor|uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |khu_sensor|uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |khu_sensor|controller:U_controller|r_ads_sendpc_limit                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |khu_sensor|ADS1292_controller:U_ads1292|Selector32                                           ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |khu_sensor|uart_regs:Uregs|Mux0                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |khu_sensor|uart_regs:Uregs|Mux5                                                              ;
; 11:1               ; 3 bits    ; 21 LEs        ; 9 LEs                ; 12 LEs                 ; No         ; |khu_sensor|controller:U_controller|Selector150                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for my_ddio_out:ddio_out_inst2|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------+
; Assignment              ; Value       ; From ; To                                   ;
+-------------------------+-------------+------+--------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                    ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                        ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                        ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                  ;
+-------------------------+-------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for my_ddio_out:ddio_out_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                               ;
+-----------------------------+---------+------+------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                ;
+-----------------------------+---------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for my_ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------+
; Assignment              ; Value       ; From ; To                                  ;
+-------------------------+-------------+------+-------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                   ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                       ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                       ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                 ;
+-------------------------+-------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for my_ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                              ;
+-----------------------------+---------+------+-----------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                               ;
+-----------------------------+---------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |khu_sensor ;
+---------------------------------+----------+-------------------------------+
; Parameter Name                  ; Value    ; Type                          ;
+---------------------------------+----------+-------------------------------+
; MPR121_REG_ELECTRO_CONF         ; 01011110 ; Unsigned Binary               ;
; MPR121_REG_AUTOCONF0            ; 01111011 ; Unsigned Binary               ;
; MPR121_REG_AUTOCONF1            ; 01111100 ; Unsigned Binary               ;
; MPR121_REG_SOFTRST              ; 10000000 ; Unsigned Binary               ;
; MPR121_REG_AFE                  ; 01011101 ; Unsigned Binary               ;
; MPR121_CMD_ELECTRO_12CH_MEAS_EN ; 00001100 ; Unsigned Binary               ;
; MPR121_CMD_ELECTRO_12CH_PROX_EN ; 00110000 ; Unsigned Binary               ;
+---------------------------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_pll:u1|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------+
; Parameter Name                ; Value                    ; Type                ;
+-------------------------------+--------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped             ;
; PLL_TYPE                      ; AUTO                     ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped             ;
; SCAN_CHAIN                    ; LONG                     ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped             ;
; LOCK_HIGH                     ; 1                        ; Untyped             ;
; LOCK_LOW                      ; 1                        ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped             ;
; SKIP_VCO                      ; OFF                      ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped             ;
; BANDWIDTH                     ; 0                        ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped             ;
; DOWN_SPREAD                   ; 0                        ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 5                        ; Signed Integer      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                        ; Signed Integer      ;
; CLK2_DIVIDE_BY                ; 2                        ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 50000000                 ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 10                       ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped             ;
; DPA_DIVIDER                   ; 0                        ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped             ;
; VCO_MIN                       ; 0                        ; Untyped             ;
; VCO_MAX                       ; 0                        ; Untyped             ;
; VCO_CENTER                    ; 0                        ; Untyped             ;
; PFD_MIN                       ; 0                        ; Untyped             ;
; PFD_MAX                       ; 0                        ; Untyped             ;
; M_INITIAL                     ; 0                        ; Untyped             ;
; M                             ; 0                        ; Untyped             ;
; N                             ; 1                        ; Untyped             ;
; M2                            ; 1                        ; Untyped             ;
; N2                            ; 1                        ; Untyped             ;
; SS                            ; 1                        ; Untyped             ;
; C0_HIGH                       ; 0                        ; Untyped             ;
; C1_HIGH                       ; 0                        ; Untyped             ;
; C2_HIGH                       ; 0                        ; Untyped             ;
; C3_HIGH                       ; 0                        ; Untyped             ;
; C4_HIGH                       ; 0                        ; Untyped             ;
; C5_HIGH                       ; 0                        ; Untyped             ;
; C6_HIGH                       ; 0                        ; Untyped             ;
; C7_HIGH                       ; 0                        ; Untyped             ;
; C8_HIGH                       ; 0                        ; Untyped             ;
; C9_HIGH                       ; 0                        ; Untyped             ;
; C0_LOW                        ; 0                        ; Untyped             ;
; C1_LOW                        ; 0                        ; Untyped             ;
; C2_LOW                        ; 0                        ; Untyped             ;
; C3_LOW                        ; 0                        ; Untyped             ;
; C4_LOW                        ; 0                        ; Untyped             ;
; C5_LOW                        ; 0                        ; Untyped             ;
; C6_LOW                        ; 0                        ; Untyped             ;
; C7_LOW                        ; 0                        ; Untyped             ;
; C8_LOW                        ; 0                        ; Untyped             ;
; C9_LOW                        ; 0                        ; Untyped             ;
; C0_INITIAL                    ; 0                        ; Untyped             ;
; C1_INITIAL                    ; 0                        ; Untyped             ;
; C2_INITIAL                    ; 0                        ; Untyped             ;
; C3_INITIAL                    ; 0                        ; Untyped             ;
; C4_INITIAL                    ; 0                        ; Untyped             ;
; C5_INITIAL                    ; 0                        ; Untyped             ;
; C6_INITIAL                    ; 0                        ; Untyped             ;
; C7_INITIAL                    ; 0                        ; Untyped             ;
; C8_INITIAL                    ; 0                        ; Untyped             ;
; C9_INITIAL                    ; 0                        ; Untyped             ;
; C0_MODE                       ; BYPASS                   ; Untyped             ;
; C1_MODE                       ; BYPASS                   ; Untyped             ;
; C2_MODE                       ; BYPASS                   ; Untyped             ;
; C3_MODE                       ; BYPASS                   ; Untyped             ;
; C4_MODE                       ; BYPASS                   ; Untyped             ;
; C5_MODE                       ; BYPASS                   ; Untyped             ;
; C6_MODE                       ; BYPASS                   ; Untyped             ;
; C7_MODE                       ; BYPASS                   ; Untyped             ;
; C8_MODE                       ; BYPASS                   ; Untyped             ;
; C9_MODE                       ; BYPASS                   ; Untyped             ;
; C0_PH                         ; 0                        ; Untyped             ;
; C1_PH                         ; 0                        ; Untyped             ;
; C2_PH                         ; 0                        ; Untyped             ;
; C3_PH                         ; 0                        ; Untyped             ;
; C4_PH                         ; 0                        ; Untyped             ;
; C5_PH                         ; 0                        ; Untyped             ;
; C6_PH                         ; 0                        ; Untyped             ;
; C7_PH                         ; 0                        ; Untyped             ;
; C8_PH                         ; 0                        ; Untyped             ;
; C9_PH                         ; 0                        ; Untyped             ;
; L0_HIGH                       ; 1                        ; Untyped             ;
; L1_HIGH                       ; 1                        ; Untyped             ;
; G0_HIGH                       ; 1                        ; Untyped             ;
; G1_HIGH                       ; 1                        ; Untyped             ;
; G2_HIGH                       ; 1                        ; Untyped             ;
; G3_HIGH                       ; 1                        ; Untyped             ;
; E0_HIGH                       ; 1                        ; Untyped             ;
; E1_HIGH                       ; 1                        ; Untyped             ;
; E2_HIGH                       ; 1                        ; Untyped             ;
; E3_HIGH                       ; 1                        ; Untyped             ;
; L0_LOW                        ; 1                        ; Untyped             ;
; L1_LOW                        ; 1                        ; Untyped             ;
; G0_LOW                        ; 1                        ; Untyped             ;
; G1_LOW                        ; 1                        ; Untyped             ;
; G2_LOW                        ; 1                        ; Untyped             ;
; G3_LOW                        ; 1                        ; Untyped             ;
; E0_LOW                        ; 1                        ; Untyped             ;
; E1_LOW                        ; 1                        ; Untyped             ;
; E2_LOW                        ; 1                        ; Untyped             ;
; E3_LOW                        ; 1                        ; Untyped             ;
; L0_INITIAL                    ; 1                        ; Untyped             ;
; L1_INITIAL                    ; 1                        ; Untyped             ;
; G0_INITIAL                    ; 1                        ; Untyped             ;
; G1_INITIAL                    ; 1                        ; Untyped             ;
; G2_INITIAL                    ; 1                        ; Untyped             ;
; G3_INITIAL                    ; 1                        ; Untyped             ;
; E0_INITIAL                    ; 1                        ; Untyped             ;
; E1_INITIAL                    ; 1                        ; Untyped             ;
; E2_INITIAL                    ; 1                        ; Untyped             ;
; E3_INITIAL                    ; 1                        ; Untyped             ;
; L0_MODE                       ; BYPASS                   ; Untyped             ;
; L1_MODE                       ; BYPASS                   ; Untyped             ;
; G0_MODE                       ; BYPASS                   ; Untyped             ;
; G1_MODE                       ; BYPASS                   ; Untyped             ;
; G2_MODE                       ; BYPASS                   ; Untyped             ;
; G3_MODE                       ; BYPASS                   ; Untyped             ;
; E0_MODE                       ; BYPASS                   ; Untyped             ;
; E1_MODE                       ; BYPASS                   ; Untyped             ;
; E2_MODE                       ; BYPASS                   ; Untyped             ;
; E3_MODE                       ; BYPASS                   ; Untyped             ;
; L0_PH                         ; 0                        ; Untyped             ;
; L1_PH                         ; 0                        ; Untyped             ;
; G0_PH                         ; 0                        ; Untyped             ;
; G1_PH                         ; 0                        ; Untyped             ;
; G2_PH                         ; 0                        ; Untyped             ;
; G3_PH                         ; 0                        ; Untyped             ;
; E0_PH                         ; 0                        ; Untyped             ;
; E1_PH                         ; 0                        ; Untyped             ;
; E2_PH                         ; 0                        ; Untyped             ;
; E3_PH                         ; 0                        ; Untyped             ;
; M_PH                          ; 0                        ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped             ;
; CLK0_COUNTER                  ; G0                       ; Untyped             ;
; CLK1_COUNTER                  ; G0                       ; Untyped             ;
; CLK2_COUNTER                  ; G0                       ; Untyped             ;
; CLK3_COUNTER                  ; G0                       ; Untyped             ;
; CLK4_COUNTER                  ; G0                       ; Untyped             ;
; CLK5_COUNTER                  ; G0                       ; Untyped             ;
; CLK6_COUNTER                  ; E0                       ; Untyped             ;
; CLK7_COUNTER                  ; E1                       ; Untyped             ;
; CLK8_COUNTER                  ; E2                       ; Untyped             ;
; CLK9_COUNTER                  ; E3                       ; Untyped             ;
; L0_TIME_DELAY                 ; 0                        ; Untyped             ;
; L1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G0_TIME_DELAY                 ; 0                        ; Untyped             ;
; G1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G2_TIME_DELAY                 ; 0                        ; Untyped             ;
; G3_TIME_DELAY                 ; 0                        ; Untyped             ;
; E0_TIME_DELAY                 ; 0                        ; Untyped             ;
; E1_TIME_DELAY                 ; 0                        ; Untyped             ;
; E2_TIME_DELAY                 ; 0                        ; Untyped             ;
; E3_TIME_DELAY                 ; 0                        ; Untyped             ;
; M_TIME_DELAY                  ; 0                        ; Untyped             ;
; N_TIME_DELAY                  ; 0                        ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped             ;
; ENABLE0_COUNTER               ; L0                       ; Untyped             ;
; ENABLE1_COUNTER               ; L0                       ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped             ;
; LOOP_FILTER_C                 ; 5                        ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped             ;
; VCO_POST_SCALE                ; 0                        ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                ; Untyped             ;
; PORT_CLK2                     ; PORT_USED                ; Untyped             ;
; PORT_CLK3                     ; PORT_USED                ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped             ;
; M_TEST_SOURCE                 ; 5                        ; Untyped             ;
; C0_TEST_SOURCE                ; 5                        ; Untyped             ;
; C1_TEST_SOURCE                ; 5                        ; Untyped             ;
; C2_TEST_SOURCE                ; 5                        ; Untyped             ;
; C3_TEST_SOURCE                ; 5                        ; Untyped             ;
; C4_TEST_SOURCE                ; 5                        ; Untyped             ;
; C5_TEST_SOURCE                ; 5                        ; Untyped             ;
; C6_TEST_SOURCE                ; 5                        ; Untyped             ;
; C7_TEST_SOURCE                ; 5                        ; Untyped             ;
; C8_TEST_SOURCE                ; 5                        ; Untyped             ;
; C9_TEST_SOURCE                ; 5                        ; Untyped             ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped             ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE      ;
+-------------------------------+--------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_ddio_out:ddio_out_inst2|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                              ;
+------------------------+--------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                    ;
; WIDTH                  ; 8            ; Signed Integer                                                    ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                           ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                           ;
; extend_oe_disable      ; OFF          ; Untyped                                                           ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                           ;
; CBXI_PARAMETER         ; ddio_out_0aj ; Untyped                                                           ;
+------------------------+--------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:U_controller ;
+----------------------------+----------+------------------------------+
; Parameter Name             ; Value    ; Type                         ;
+----------------------------+----------+------------------------------+
; DATA_WIDTH                 ; 12       ; Signed Integer               ;
; DATA_DEPTH                 ; 8        ; Signed Integer               ;
; DATA_BIT                   ; 8        ; Signed Integer               ;
; LED_BIT                    ; 5        ; Signed Integer               ;
; ST_IDLE                    ; 00000000 ; Unsigned Binary              ;
; ST_DL_MSB                  ; 00000001 ; Unsigned Binary              ;
; ST_DL_LSB                  ; 00000010 ; Unsigned Binary              ;
; ST_LCR                     ; 00000011 ; Unsigned Binary              ;
; ST_FCR                     ; 00000100 ; Unsigned Binary              ;
; ST_IER                     ; 00000101 ; Unsigned Binary              ;
; ST_SEND_TEST_CHAR          ; 00000110 ; Unsigned Binary              ;
; ST_READ_LSR                ; 00000111 ; Unsigned Binary              ;
; ST_CHECK_LSR               ; 00001000 ; Unsigned Binary              ;
; ST_READ_DATA_COME          ; 00001001 ; Unsigned Binary              ;
; ST_SEND_TEST_CHAR_WAIT     ; 00001010 ; Unsigned Binary              ;
; ST_GET_FIRST_PARA          ; 00001011 ; Unsigned Binary              ;
; ST_GET_SECOND_PARA         ; 00001100 ; Unsigned Binary              ;
; ST_READ_MPR_INIT           ; 00010100 ; Unsigned Binary              ;
; ST_READ_MPR_EN             ; 00010101 ; Unsigned Binary              ;
; ST_READ_MPR_WAIT           ; 00010110 ; Unsigned Binary              ;
; ST_WRITE_MPR_INIT          ; 00101000 ; Unsigned Binary              ;
; ST_WRITE_MPR_EN            ; 00101001 ; Unsigned Binary              ;
; ST_WRITE_MPR_WAIT          ; 00101010 ; Unsigned Binary              ;
; ST_MPR_SENDPC              ; 00101011 ; Unsigned Binary              ;
; ST_MPR_SENDPC_WAIT         ; 00101100 ; Unsigned Binary              ;
; ST_MPR_SENDPC_2            ; 00101101 ; Unsigned Binary              ;
; ST_MPR_SENDPC_WAIT_2       ; 00101110 ; Unsigned Binary              ;
; ST_MPR_SENDPC_3            ; 00101111 ; Unsigned Binary              ;
; ST_MPR_SENDPC_WAIT_3       ; 00110000 ; Unsigned Binary              ;
; ST_MPR_ERROR_REPORT        ; 00110010 ; Unsigned Binary              ;
; ST_MPR_IRQ                 ; 00110011 ; Unsigned Binary              ;
; ST_ADS_SYSCMD_INIT         ; 00111100 ; Unsigned Binary              ;
; ST_ADS_SYSCMD_WAIT         ; 00111101 ; Unsigned Binary              ;
; ST_ADS_RDATA_INIT          ; 01000110 ; Unsigned Binary              ;
; ST_ADS_RREG_INIT           ; 01010000 ; Unsigned Binary              ;
; ST_ADS_RREG_WAIT           ; 01010001 ; Unsigned Binary              ;
; ST_ADS_WREG_INIT           ; 01010101 ; Unsigned Binary              ;
; ST_ADS_WREG_WAIT           ; 01010110 ; Unsigned Binary              ;
; ST_ADS_SENDPC              ; 01011010 ; Unsigned Binary              ;
; ST_ADS_SENDPC_WAIT         ; 01011011 ; Unsigned Binary              ;
; ST_ADS_SENDPC_2            ; 01011100 ; Unsigned Binary              ;
; ST_ADS_SENDPC_WAIT_2       ; 01011101 ; Unsigned Binary              ;
; ST_ADS_RDATAC_INIT         ; 01100100 ; Unsigned Binary              ;
; ST_ADS_RDATAC_WAIT         ; 01100101 ; Unsigned Binary              ;
; ST_ADS_RDATAC_SEND_RESULTS ; 01100110 ; Unsigned Binary              ;
; CM_SEND_TEST_CHAR          ; 01010100 ; Unsigned Binary              ;
; CM_READ_MPR                ; 01010010 ; Unsigned Binary              ;
; CM_WRITE_MPR               ; 01010111 ; Unsigned Binary              ;
; CM_BINARY_MPR              ; 01000010 ; Unsigned Binary              ;
; CM_ANALOG_MPR              ; 01000001 ; Unsigned Binary              ;
; CM_STREAM_MPR              ; 01010011 ; Unsigned Binary              ;
; CM_MPR_ERROR               ; 01000101 ; Unsigned Binary              ;
; CM_MPR_IRQ                 ; 01000110 ; Unsigned Binary              ;
; CM_ADS_SYSCMD              ; 01100011 ; Unsigned Binary              ;
; CM_ADS_WREG                ; 01110111 ; Unsigned Binary              ;
; CM_ADS_RREG                ; 01110010 ; Unsigned Binary              ;
; CM_ADS_RDATA               ; 01100100 ; Unsigned Binary              ;
; CM_ADS_RDATAC              ; 01100101 ; Unsigned Binary              ;
; CM_ADS_RDATAC_RESULTS      ; 01100110 ; Unsigned Binary              ;
+----------------------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_transmitter:transmitter ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; s_idle         ; 000   ; Unsigned Binary                                                  ;
; s_send_start   ; 001   ; Unsigned Binary                                                  ;
; s_send_byte    ; 010   ; Unsigned Binary                                                  ;
; s_send_parity  ; 011   ; Unsigned Binary                                                  ;
; s_send_stop    ; 100   ; Unsigned Binary                                                  ;
; s_pop_byte     ; 101   ; Unsigned Binary                                                  ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; fifo_width     ; 8     ; Signed Integer                                                                      ;
; fifo_depth     ; 32    ; Signed Integer                                                                      ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                      ;
; fifo_counter_w ; 5     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                    ;
; data_width     ; 8     ; Signed Integer                                                                                    ;
; depth          ; 32    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_sync_flops:i_uart_sync_flops ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                        ;
; width          ; 1     ; Signed Integer                                                        ;
; init_value     ; 1     ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_receiver:receiver ;
+-----------------+-------+-----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                      ;
+-----------------+-------+-----------------------------------------------------------+
; sr_idle         ; 0000  ; Unsigned Binary                                           ;
; sr_rec_start    ; 0001  ; Unsigned Binary                                           ;
; sr_rec_bit      ; 0010  ; Unsigned Binary                                           ;
; sr_rec_parity   ; 0011  ; Unsigned Binary                                           ;
; sr_rec_stop     ; 0100  ; Unsigned Binary                                           ;
; sr_check_parity ; 0101  ; Unsigned Binary                                           ;
; sr_rec_prepare  ; 0110  ; Unsigned Binary                                           ;
; sr_end_bit      ; 0111  ; Unsigned Binary                                           ;
; sr_ca_lc_parity ; 1000  ; Unsigned Binary                                           ;
; sr_wait1        ; 1001  ; Unsigned Binary                                           ;
; sr_push         ; 1010  ; Unsigned Binary                                           ;
+-----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; fifo_width     ; 11    ; Signed Integer                                                                ;
; fifo_depth     ; 32    ; Signed Integer                                                                ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                ;
; fifo_counter_w ; 5     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                              ;
; data_width     ; 8     ; Signed Integer                                                                              ;
; depth          ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                             ;
+------------------------+--------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                   ;
; WIDTH                  ; 8            ; Signed Integer                                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                          ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                          ;
; extend_oe_disable      ; OFF          ; Untyped                                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                          ;
; CBXI_PARAMETER         ; ddio_out_0aj ; Untyped                                                          ;
+------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPR121_controller:u_mpr121 ;
+---------------------------------+----------+----------------------------+
; Parameter Name                  ; Value    ; Type                       ;
+---------------------------------+----------+----------------------------+
; ST_IDLE                         ; 00000000 ; Unsigned Binary            ;
; ST_I2C_WRITE_INIT               ; 00000001 ; Unsigned Binary            ;
; ST_I2C_WRITE_START              ; 00000010 ; Unsigned Binary            ;
; ST_I2C_WRITE_GET_DATA           ; 00000011 ; Unsigned Binary            ;
; ST_I2C_WRITE_SEND_DATA          ; 00000100 ; Unsigned Binary            ;
; ST_I2C_WRITE_PREPAIR_DATA2      ; 00000101 ; Unsigned Binary            ;
; ST_I2C_WRITE_GET_DATA2          ; 00000110 ; Unsigned Binary            ;
; ST_I2C_WRITE_SEND_DATA2         ; 00000111 ; Unsigned Binary            ;
; ST_I2C_WRITE_STOP               ; 00001000 ; Unsigned Binary            ;
; ST_I2C_WRITE_WAIT_FINISH        ; 00001001 ; Unsigned Binary            ;
; ST_I2C_READ_INIT                ; 00011000 ; Unsigned Binary            ;
; ST_I2C_READ_START               ; 00011001 ; Unsigned Binary            ;
; ST_I2C_READ_1                   ; 00011010 ; Unsigned Binary            ;
; ST_I2C_READ_2                   ; 00011011 ; Unsigned Binary            ;
; ST_I2C_READ_PREPARE             ; 00011100 ; Unsigned Binary            ;
; ST_I2C_READ_WAIT_FINISH         ; 00011101 ; Unsigned Binary            ;
; ST_I2C_READ_REQUEST_DATA        ; 00011110 ; Unsigned Binary            ;
; ST_I2C_READ_WAIT_DATA           ; 00101001 ; Unsigned Binary            ;
; ST_I2C_READ_WAIT_2              ; 00101010 ; Unsigned Binary            ;
; ST_I2C_READ_GET_DATA            ; 00101011 ; Unsigned Binary            ;
; ST_I2C_WRITE_6b                 ; 00101010 ; Unsigned Binary            ;
; ST_I2C_WRITE_7                  ; 00101011 ; Unsigned Binary            ;
; ST_I2C_WRITE_7b                 ; 00101100 ; Unsigned Binary            ;
; ST_I2C_WRITE_8                  ; 00101101 ; Unsigned Binary            ;
; ST_I2C_WRITE_8b                 ; 00101110 ; Unsigned Binary            ;
; ST_I2C_WRITE_8c                 ; 00101111 ; Unsigned Binary            ;
; ST_I2C_WRITE_8d                 ; 00110000 ; Unsigned Binary            ;
; ST_I2C_WRITE_9                  ; 00110001 ; Unsigned Binary            ;
; ST_I2C_CHECK_STATUS             ; 00111100 ; Unsigned Binary            ;
; ST_I2C_TEST                     ; 00111101 ; Unsigned Binary            ;
; ST_STOP                         ; 00111110 ; Unsigned Binary            ;
; I2C_MPR121_ADDR_W               ; 10110110 ; Unsigned Binary            ;
; I2C_MPR121_ADDR_R               ; 10110111 ; Unsigned Binary            ;
; I2C_MPR121_ADDR                 ; 1011011  ; Unsigned Binary            ;
; MPR121_REG_ELECTRO_CONF         ; 01011110 ; Unsigned Binary            ;
; MPR121_REG_AUTOCONF0            ; 01111011 ; Unsigned Binary            ;
; MPR121_REG_AUTOCONF1            ; 01111100 ; Unsigned Binary            ;
; MPR121_REG_SOFTRST              ; 10000000 ; Unsigned Binary            ;
; MPR121_CMD_ELECTRO_12CH_MEAS_EN ; 00001101 ; Unsigned Binary            ;
; MPR121_CMD_ELECTRO_12CH_PROX_EN ; 00110000 ; Unsigned Binary            ;
+---------------------------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADS1292_controller:U_ads1292 ;
+----------------------+----------+-----------------------------------------+
; Parameter Name       ; Value    ; Type                                    ;
+----------------------+----------+-----------------------------------------+
; ST_IDLE              ; 00000000 ; Unsigned Binary                         ;
; ST_SYSCMD_INIT       ; 00000001 ; Unsigned Binary                         ;
; ST_SYSCMD_WARMUP     ; 00000010 ; Unsigned Binary                         ;
; ST_SYSCMD_WAIT       ; 00000011 ; Unsigned Binary                         ;
; ST_DATAREAD_INIT     ; 00011110 ; Unsigned Binary                         ;
; ST_RREG_INIT         ; 00000100 ; Unsigned Binary                         ;
; ST_RREG_SEND1        ; 00000101 ; Unsigned Binary                         ;
; ST_RREG_WAIT1        ; 00000110 ; Unsigned Binary                         ;
; ST_RREG_SEND2        ; 00000111 ; Unsigned Binary                         ;
; ST_RREG_WAIT2_1      ; 00001000 ; Unsigned Binary                         ;
; ST_RREG_WAIT2        ; 00001001 ; Unsigned Binary                         ;
; ST_RREG_GETDATA      ; 00001010 ; Unsigned Binary                         ;
; ST_RREG_SEND_DUMMY   ; 00001011 ; Unsigned Binary                         ;
; ST_WREG_INIT         ; 00010100 ; Unsigned Binary                         ;
; ST_WREG_SEND1        ; 00010101 ; Unsigned Binary                         ;
; ST_WREG_WAIT1        ; 00010110 ; Unsigned Binary                         ;
; ST_WREG_SEND2        ; 00010111 ; Unsigned Binary                         ;
; ST_WREG_WAIT2        ; 00011000 ; Unsigned Binary                         ;
; ST_WREG_SEND_DATA    ; 00011001 ; Unsigned Binary                         ;
; ST_WREG_WAIT3        ; 00011010 ; Unsigned Binary                         ;
; ST_RDATAC_INIT       ; 00011110 ; Unsigned Binary                         ;
; ST_RDATAC_SEND_DUMMY ; 00011111 ; Unsigned Binary                         ;
; ST_RDATAC_GETDATA    ; 00100000 ; Unsigned Binary                         ;
; ST_RDATAC_GETDATA2   ; 00100001 ; Unsigned Binary                         ;
; ST_SPI_WAIT          ; 00101000 ; Unsigned Binary                         ;
; ADS_RDATAC           ; 00010000 ; Unsigned Binary                         ;
; SYS_MODE_IDLE        ; 00000000 ; Unsigned Binary                         ;
; SYS_MODE_WREG        ; 00000001 ; Unsigned Binary                         ;
; SYS_MODE_RREG        ; 00000010 ; Unsigned Binary                         ;
; SYS_MODE_RDATAC      ; 00001011 ; Unsigned Binary                         ;
+----------------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADS1292_controller:U_ads1292|spi_master:Uspi ;
+-------------------+-------+---------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                          ;
+-------------------+-------+---------------------------------------------------------------+
; SPI_MODE          ; 0     ; Signed Integer                                                ;
; CLKS_PER_HALF_BIT ; 64    ; Signed Integer                                                ;
+-------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                                                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                                                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_u9c1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_u9c1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; my_pll:u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                  ;
; Entity Instance                           ; uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "ADS1292_controller:U_ads1292" ;
+----------+--------+----------+---------------------------+
; Port     ; Type   ; Severity ; Details                   ;
+----------+--------+----------+---------------------------+
; ads_fail ; Output ; Info     ; Explicitly unconnected    ;
+----------+--------+----------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MPR121_controller:u_mpr121|i2c_master:Ui2c"                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; cmd_address[4..3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cmd_address[1..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cmd_address[6]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cmd_address[5]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd_address[2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd_ready         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out_last     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sda_t             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy              ; Output ; Info     ; Explicitly unconnected                                                              ;
; bus_control       ; Output ; Info     ; Explicitly unconnected                                                              ;
; bus_active        ; Output ; Info     ; Explicitly unconnected                                                              ;
; prescale[6..2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; prescale[15..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; prescale[1]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; prescale[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; stop_on_idle      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MPR121_controller:u_mpr121"                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; i2c_wb_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; error_code ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; test_dout  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_ddio_out:ddio_out_inst"                                                                                                                           ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; datain_h ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "datain_h[7..1]" will be connected to GND. ;
; datain_h ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; datain_l ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "datain_l[7..1]" will be connected to GND. ;
; datain_l ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; dataout  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "dataout[7..1]" have no fanouts                       ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_regs:Uregs|uart_receiver:receiver"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rstate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_regs:Uregs|uart_sync_flops:i_uart_sync_flops" ;
+-----------------+-------+----------+------------------------------------------+
; Port            ; Type  ; Severity ; Details                                  ;
+-----------------+-------+----------+------------------------------------------+
; stage1_rst_i    ; Input ; Info     ; Stuck at GND                             ;
; stage1_clk_en_i ; Input ; Info     ; Stuck at VCC                             ;
+-----------------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_regs:Uregs"                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; modem_inputs[3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rts_pad_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dtr_pad_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; int_o           ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:U_controller"                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Enable  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; LED     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; MPR_rst ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; MPR_irq ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_ddio_out:ddio_out_inst2"                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; datain_h ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "datain_h[7..1]" will be connected to GND. ;
; datain_h ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; datain_l ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "datain_l[7..1]" will be connected to GND. ;
; datain_l ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; dataout  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "dataout[7..1]" have no fanouts                       ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_pll:u1"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 72                          ;
; cycloneiii_ddio_out   ; 2                           ;
; cycloneiii_ff         ; 1073                        ;
;     CLR               ; 281                         ;
;     CLR SCLR          ; 4                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 57                          ;
;     ENA CLR           ; 403                         ;
;     ENA CLR SCLR      ; 200                         ;
;     ENA CLR SLD       ; 53                          ;
;     ENA SCLR          ; 14                          ;
;     SCLR              ; 8                           ;
;     SLD               ; 4                           ;
;     plain             ; 48                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1697                        ;
;     arith             ; 319                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 302                         ;
;         3 data inputs ; 14                          ;
;     normal            ; 1378                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 178                         ;
;         3 data inputs ; 304                         ;
;         4 data inputs ; 862                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 4.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Jan  3 15:06:49 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off khu_sensor -c khu_sensor
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file source/controller.v
    Info (12023): Found entity 1: controller File: /home/parallels/Khu_sensor/khu_sensor/source/controller.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file source/my_ddio_out.v
    Info (12023): Found entity 1: my_ddio_out File: /home/parallels/Khu_sensor/khu_sensor/source/my_ddio_out.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file source/my_pll.v
    Info (12023): Found entity 1: my_pll File: /home/parallels/Khu_sensor/khu_sensor/source/my_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_transmitter.v Line: 157
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/uart_tfifo.v
    Info (12023): Found entity 1: uart_tfifo File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_tfifo.v Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/uart_sync_flops.v
    Info (12023): Found entity 1: uart_sync_flops File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_sync_flops.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/uart_rfifo.v
    Info (12023): Found entity 1: uart_rfifo File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_rfifo.v Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/uart_regs.v
    Info (12023): Found entity 1: uart_regs File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 235
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v Line: 201
Info (12021): Found 0 design units, including 0 entities, in source file uart/uart/rtl/verilog/uart16550/uart_defines.v
Info (12021): Found 0 design units, including 0 entities, in source file uart/uart/rtl/verilog/uart16550/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart/rtl/verilog/uart16550/raminfr.v
    Info (12023): Found entity 1: raminfr File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/raminfr.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file source/khu_sensor.v
    Info (12023): Found entity 1: khu_sensor File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file source/i2c_master.v
    Info (12023): Found entity 1: i2c_master File: /home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file source/MPR121_controller.v
    Info (12023): Found entity 1: MPR121_controller File: /home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file source/spi_master.v
    Info (12023): Found entity 1: spi_master File: /home/parallels/Khu_sensor/khu_sensor/source/spi_master.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file source/ADS1292_controller.v
    Info (12023): Found entity 1: ADS1292_controller File: /home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at khu_sensor.v(104): created implicit net for "clk_0p1" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 104
Warning (10236): Verilog HDL Implicit Net warning at khu_sensor.v(106): created implicit net for "clk_100" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 106
Warning (10236): Verilog HDL Implicit Net warning at khu_sensor.v(159): created implicit net for "ctsn" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 159
Warning (10236): Verilog HDL Implicit Net warning at khu_sensor.v(159): created implicit net for "dsr_pad_i" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 159
Warning (10236): Verilog HDL Implicit Net warning at khu_sensor.v(159): created implicit net for "ri_pad_i" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 159
Warning (10236): Verilog HDL Implicit Net warning at khu_sensor.v(159): created implicit net for "dcd_pad_i" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 159
Warning (10236): Verilog HDL Implicit Net warning at khu_sensor.v(162): created implicit net for "rts_internal" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 162
Warning (10236): Verilog HDL Implicit Net warning at khu_sensor.v(163): created implicit net for "dtr_pad_o" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 163
Info (12127): Elaborating entity "khu_sensor" for the top level hierarchy
Warning (10030): Net "ctsn" at khu_sensor.v(159) has no driver or initial value, using a default initial value '0' File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 159
Warning (10034): Output port "LEDR[17..4]" at khu_sensor.v(33) has no driver File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
Warning (10034): Output port "GPIO[9..3]" at khu_sensor.v(40) has no driver File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 40
Info (12128): Elaborating entity "my_pll" for hierarchy "my_pll:u1" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 107
Info (12128): Elaborating entity "altpll" for hierarchy "my_pll:u1|altpll:altpll_component" File: /home/parallels/Khu_sensor/khu_sensor/source/my_pll.v Line: 115
Info (12130): Elaborated megafunction instantiation "my_pll:u1|altpll:altpll_component" File: /home/parallels/Khu_sensor/khu_sensor/source/my_pll.v Line: 115
Info (12133): Instantiated megafunction "my_pll:u1|altpll:altpll_component" with the following parameter: File: /home/parallels/Khu_sensor/khu_sensor/source/my_pll.v Line: 115
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50000000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "5"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v
    Info (12023): Found entity 1: my_pll_altpll File: /home/parallels/Khu_sensor/khu_sensor/db/my_pll_altpll.v Line: 31
Info (12128): Elaborating entity "my_pll_altpll" for hierarchy "my_pll:u1|altpll:altpll_component|my_pll_altpll:auto_generated" File: /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "my_ddio_out" for hierarchy "my_ddio_out:ddio_out_inst2" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 118
Info (12128): Elaborating entity "altddio_out" for hierarchy "my_ddio_out:ddio_out_inst2|altddio_out:ALTDDIO_OUT_component" File: /home/parallels/Khu_sensor/khu_sensor/source/my_ddio_out.v Line: 64
Info (12130): Elaborated megafunction instantiation "my_ddio_out:ddio_out_inst2|altddio_out:ALTDDIO_OUT_component" File: /home/parallels/Khu_sensor/khu_sensor/source/my_ddio_out.v Line: 64
Info (12133): Instantiated megafunction "my_ddio_out:ddio_out_inst2|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: /home/parallels/Khu_sensor/khu_sensor/source/my_ddio_out.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_0aj.tdf
    Info (12023): Found entity 1: ddio_out_0aj File: /home/parallels/Khu_sensor/khu_sensor/db/ddio_out_0aj.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_0aj" for hierarchy "my_ddio_out:ddio_out_inst2|altddio_out:ALTDDIO_OUT_component|ddio_out_0aj:auto_generated" File: /home/parallels/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "controller" for hierarchy "controller:U_controller" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 147
Warning (10036): Verilog HDL or VHDL warning at controller.v(180): object "r_ads_dout_count" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/controller.v Line: 180
Warning (10036): Verilog HDL or VHDL warning at controller.v(181): object "r_ads_dout_count_max" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/controller.v Line: 181
Info (10264): Verilog HDL Case Statement information at controller.v(284): all case item expressions in this case statement are onehot File: /home/parallels/Khu_sensor/khu_sensor/source/controller.v Line: 284
Warning (10034): Output port "LED" at controller.v(124) has no driver File: /home/parallels/Khu_sensor/khu_sensor/source/controller.v Line: 124
Warning (10034): Output port "MPR_rst" at controller.v(132) has no driver File: /home/parallels/Khu_sensor/khu_sensor/source/controller.v Line: 132
Info (12128): Elaborating entity "uart_regs" for hierarchy "uart_regs:Uregs" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 166
Warning (10230): Verilog HDL assignment warning at uart_regs.v(616): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 616
Warning (10230): Verilog HDL assignment warning at uart_regs.v(628): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 628
Warning (10230): Verilog HDL assignment warning at uart_regs.v(639): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 639
Warning (10230): Verilog HDL assignment warning at uart_regs.v(650): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 650
Warning (10230): Verilog HDL assignment warning at uart_regs.v(661): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 661
Warning (10230): Verilog HDL assignment warning at uart_regs.v(672): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 672
Warning (10230): Verilog HDL assignment warning at uart_regs.v(683): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 683
Warning (10230): Verilog HDL assignment warning at uart_regs.v(694): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 694
Warning (10230): Verilog HDL assignment warning at uart_regs.v(703): truncated value with size 32 to match size of target (16) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 703
Warning (10230): Verilog HDL assignment warning at uart_regs.v(705): truncated value with size 32 to match size of target (16) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 705
Warning (10230): Verilog HDL assignment warning at uart_regs.v(742): truncated value with size 32 to match size of target (8) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 742
Warning (10230): Verilog HDL assignment warning at uart_regs.v(811): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 811
Warning (10230): Verilog HDL assignment warning at uart_regs.v(818): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 818
Warning (10230): Verilog HDL assignment warning at uart_regs.v(825): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 825
Warning (10230): Verilog HDL assignment warning at uart_regs.v(832): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 832
Warning (10230): Verilog HDL assignment warning at uart_regs.v(839): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 839
Warning (10230): Verilog HDL assignment warning at uart_regs.v(850): truncated value with size 32 to match size of target (1) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 850
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "uart_regs:Uregs|uart_transmitter:transmitter" File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 384
Info (12128): Elaborating entity "uart_tfifo" for hierarchy "uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx" File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_transmitter.v Line: 203
Info (12128): Elaborating entity "raminfr" for hierarchy "uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo" File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_tfifo.v Line: 195
Info (12128): Elaborating entity "uart_sync_flops" for hierarchy "uart_regs:Uregs|uart_sync_flops:i_uart_sync_flops" File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 395
Info (12128): Elaborating entity "uart_receiver" for hierarchy "uart_regs:Uregs|uart_receiver:receiver" File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_regs.v Line: 405
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(228): object "rbit_in" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v Line: 228
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(261): object "rcounter16_eq_1" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v Line: 261
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(466): truncated value with size 32 to match size of target (8) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v Line: 466
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(482): truncated value with size 32 to match size of target (10) File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v Line: 482
Info (12128): Elaborating entity "uart_rfifo" for hierarchy "uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx" File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_receiver.v Line: 257
Warning (10027): Verilog HDL or VHDL warning at the uart_rfifo.v(326): index expression is not wide enough to address all of the elements in the array File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_rfifo.v Line: 326
Info (12128): Elaborating entity "MPR121_controller" for hierarchy "MPR121_controller:u_mpr121" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 202
Warning (10036): Verilog HDL or VHDL warning at MPR121_controller.v(75): object "r_prestate" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at MPR121_controller.v(109): object "r_i2c_status" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at MPR121_controller.v(127): object "r_i2c_data_out_valid" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v Line: 127
Warning (10036): Verilog HDL or VHDL warning at MPR121_controller.v(130): object "r_i2c_ack" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v Line: 130
Warning (10240): Verilog HDL Always Construct warning at MPR121_controller.v(219): inferring latch(es) for variable "r_mpr121_fail", which holds its previous value in one or more paths through the always construct File: /home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v Line: 219
Info (10041): Inferred latch for "r_mpr121_fail" at MPR121_controller.v(219) File: /home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v Line: 219
Info (12128): Elaborating entity "i2c_master" for hierarchy "MPR121_controller:u_mpr121|i2c_master:Ui2c" File: /home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v Line: 190
Warning (10036): Verilog HDL or VHDL warning at i2c_master.v(285): object "scl_posedge" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v Line: 285
Warning (10036): Verilog HDL or VHDL warning at i2c_master.v(286): object "scl_negedge" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v Line: 286
Warning (10230): Verilog HDL assignment warning at i2c_master.v(487): truncated value with size 32 to match size of target (4) File: /home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v Line: 487
Warning (10230): Verilog HDL assignment warning at i2c_master.v(536): truncated value with size 32 to match size of target (4) File: /home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v Line: 536
Warning (10230): Verilog HDL assignment warning at i2c_master.v(567): truncated value with size 32 to match size of target (4) File: /home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v Line: 567
Warning (10230): Verilog HDL assignment warning at i2c_master.v(631): truncated value with size 32 to match size of target (17) File: /home/parallels/Khu_sensor/khu_sensor/source/i2c_master.v Line: 631
Info (12128): Elaborating entity "ADS1292_controller" for hierarchy "ADS1292_controller:U_ads1292" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 231
Warning (10036): Verilog HDL or VHDL warning at ADS1292_controller.v(91): object "r_prestate" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v Line: 91
Warning (10036): Verilog HDL or VHDL warning at ADS1292_controller.v(145): object "w_mode_system_control" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v Line: 145
Warning (10036): Verilog HDL or VHDL warning at ADS1292_controller.v(146): object "w_mode_read_reg" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v Line: 146
Warning (10036): Verilog HDL or VHDL warning at ADS1292_controller.v(147): object "w_mode_write_reg" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v Line: 147
Warning (10036): Verilog HDL or VHDL warning at ADS1292_controller.v(148): object "w_mode_read_data" assigned a value but never read File: /home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v Line: 148
Warning (10034): Output port "ads_fail" at ADS1292_controller.v(36) has no driver File: /home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v Line: 36
Info (12128): Elaborating entity "spi_master" for hierarchy "ADS1292_controller:U_ads1292|spi_master:Uspi" File: /home/parallels/Khu_sensor/khu_sensor/source/ADS1292_controller.v Line: 133
Warning (10230): Verilog HDL assignment warning at spi_master.v(171): truncated value with size 32 to match size of target (8) File: /home/parallels/Khu_sensor/khu_sensor/source/spi_master.v Line: 171
Warning (10230): Verilog HDL assignment warning at spi_master.v(205): truncated value with size 32 to match size of target (8) File: /home/parallels/Khu_sensor/khu_sensor/source/spi_master.v Line: 205
Warning (276020): Inferred RAM node "uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart_regs:Uregs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "uart_regs:Uregs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf
    Info (12023): Found entity 1: altsyncram_u9c1 File: /home/parallels/Khu_sensor/khu_sensor/db/altsyncram_u9c1.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "MPR121_controller:u_mpr121|sda" to the node "MPR121_controller:u_mpr121|i2c_master:Ui2c|sda_i_reg" into a wire File: /home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v Line: 105
    Warning (13051): Converted the fanout from the open-drain buffer "MPR121_controller:u_mpr121|scl" to the node "MPR121_controller:u_mpr121|i2c_master:Ui2c|scl_i_reg" into a wire File: /home/parallels/Khu_sensor/khu_sensor/source/MPR121_controller.v Line: 104
Info (13000): Registers with preset signals will power-up high File: /home/parallels/Khu_sensor/khu_sensor/uart/uart/rtl/verilog/uart16550/uart_transmitter.v Line: 176
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 33
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 34
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 34
    Warning (13410): Pin "GPIO[3]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 40
    Warning (13410): Pin "GPIO[4]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 40
    Warning (13410): Pin "GPIO[5]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 40
    Warning (13410): Pin "GPIO[6]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 40
    Warning (13410): Pin "GPIO[7]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 40
    Warning (13410): Pin "GPIO[8]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 40
    Warning (13410): Pin "GPIO[9]" is stuck at GND File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 40
    Warning (13410): Pin "MPR121_ADDR" is stuck at VCC File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 42
    Warning (13410): Pin "ADS_RESET" is stuck at VCC File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 53
Info (286030): Timing-Driven Synthesis is running
Info (17049): 68 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "my_pll:u1|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: /home/parallels/Khu_sensor/khu_sensor/db/my_pll_altpll.v Line: 51
Warning (15899): PLL "my_pll:u1|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: /home/parallels/Khu_sensor/khu_sensor/db/my_pll_altpll.v Line: 51
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 31
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 31
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 31
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[16]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
    Warning (15610): No output dependent on input pin "SW[17]" File: /home/parallels/Khu_sensor/khu_sensor/source/khu_sensor.v Line: 35
Info (21057): Implemented 2128 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 43 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 2037 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 1239 megabytes
    Info: Processing ended: Fri Jan  3 15:07:15 2020
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:50


