$date
	Tue Jun 13 16:16:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # t $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#5
1"
#10
0"
1#
#15
1!
1"
#20
0"
0#
#25
1"
#30
0"
1#
#35
0!
1"
#40
0"
