uvmf:
  interfaces:
    memaccess_in:
      clock: clock
      config_constraints: []
      config_vars: []
      existing_library_component: 'True'
      gen_inbound_streaming_driver: 'False'
      hdl_pkg_parameters: []
      hdl_typedefs:
      - name: memstate_t
        type: enum bit [1:0] {READ_MEM=2'b00, WRITE_MEM=2'b10, READ_MEM_INDIRECT=2'b01, INIT=2'b11}
      - name: addr_t
        type: bit [15:0]
      - name: data_t
        type: bit [15:0]
      - name: data_addr_t
        type: bit [15:0]
      hvl_pkg_parameters: []
      hvl_typedefs: []
      parameters: []
      ports:
      - dir: output
        name: mem_state
        reset_value: '''b0'
        width: '2'
      - dir: output
        name: m_control
        reset_value: '''b0'
        width: '1'
      - dir: output
        name: m_data
        reset_value: '''b0'
        width: '16'
      - dir: output
        name: m_addr
        reset_value: '''b0'
        width: '16'
      - dir: output
        name: dmem_dout
        reset_value: '''b0'
        width: '16'
      reset: reset
      reset_assertion_level: 'True'
      transaction_constraints: []
      transaction_vars:
      - comment: ''
        iscompare: 'True'
        isrand: 'True'
        name: mem_state
        type: bit [1:0]
        unpacked_dimension: ''
      - comment: ''
        iscompare: 'True'
        isrand: 'True'
        name: m_control
        type: bit
        unpacked_dimension: ''
      - comment: ''
        iscompare: 'True'
        isrand: 'True'
        name: m_data
        type: data_t
        unpacked_dimension: ''
      - comment: ''
        iscompare: 'True'
        isrand: 'True'
        name: m_addr
        type: addr_t
        unpacked_dimension: ''
      - comment: ''
        iscompare: 'True'
        isrand: 'True'
        name: dmem_dout
        type: data_addr_t
        unpacked_dimension: ''
      use_dpi_link: 'False'
