
---------- Begin Simulation Statistics ----------
final_tick                               2541876435500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212704                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   212701                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.74                       # Real time elapsed on the host
host_tick_rate                              601285974                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197721                       # Number of instructions simulated
sim_ops                                       4197721                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011867                       # Number of seconds simulated
sim_ticks                                 11866590500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.381581                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391329                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               862308                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2396                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81493                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805772                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52967                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278674                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225707                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980764                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65138                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26830                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197721                       # Number of instructions committed
system.cpu.committedOps                       4197721                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.650582                       # CPI: cycles per instruction
system.cpu.discardedOps                        191852                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607791                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1452608                       # DTB hits
system.cpu.dtb.data_misses                       7560                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405733                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849712                       # DTB read hits
system.cpu.dtb.read_misses                       6701                       # DTB read misses
system.cpu.dtb.write_accesses                  202058                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602896                       # DTB write hits
system.cpu.dtb.write_misses                       859                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18041                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3390660                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1033669                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662634                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16731665                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176973                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  979130                       # ITB accesses
system.cpu.itb.fetch_acv                          920                       # ITB acv
system.cpu.itb.fetch_hits                      972166                       # ITB hits
system.cpu.itb.fetch_misses                      6964                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4204     69.29%     79.17% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.96% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6067                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14410                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5117                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10956867000     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9093500      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17412500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               887309000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11870682000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902393                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946453                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8006084000     67.44%     67.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3864598000     32.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23719565                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85456      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542431     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839782     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592927     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104795      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197721                       # Class of committed instruction
system.cpu.quiesceCycles                        13616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6987900                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312805                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22839459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22839459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22839459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22839459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117125.430769                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117125.430769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117125.430769                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117125.430769                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13079483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13079483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13079483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13079483                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67074.271795                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67074.271795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67074.271795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67074.271795                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22489962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22489962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117135.218750                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117135.218750                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12879986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12879986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67083.260417                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67083.260417                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.280867                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539442064000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.280867                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205054                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205054                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128138                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34821                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86599                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34158                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28986                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28986                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87189                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40844                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11118336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11118336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6686016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6686449                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17816049                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157434                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002820                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053031                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156990     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     444      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157434                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820927527                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375628750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462322750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5576000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10044736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5576000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5576000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2228544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2228544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34821                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34821                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469890656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376581294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846471950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469890656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469890656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187799857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187799857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187799857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469890656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376581294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034271807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209462750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406723                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111628                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156949                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156949                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10343                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2312                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5695                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2006585500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4755448000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13686.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32436.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103846                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80066                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156949                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.320757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.237140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.785743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34426     42.21%     42.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24431     29.96%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9995     12.26%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4670      5.73%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2289      2.81%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1425      1.75%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          914      1.12%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          601      0.74%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2806      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81557                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.021715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.404601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.700115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1298     17.73%     17.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5541     75.68%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           290      3.96%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.26%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.59%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            8      0.11%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.233816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.727971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6558     89.57%     89.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      1.16%     90.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              474      6.47%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              144      1.97%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.79%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9382784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7607296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10044736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11866585500                       # Total gap between requests
system.mem_ctrls.avgGap                      42662.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4946432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7607296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416836832.786974489689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 373852287.226057052612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641068384.385557055473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87125                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2515005250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2240442750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291570734500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28866.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32087.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2405699.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314409900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167109030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559090560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308522880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5196345720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        180900960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7663090410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.770191                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    420427250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11049923250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267914220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142399785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487676280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311947200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936711360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5119891050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245283840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7511823735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.022917                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    585681000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    396240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10884669500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              995459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11859390500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1665561                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1665561                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1665561                       # number of overall hits
system.cpu.icache.overall_hits::total         1665561                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87190                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87190                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87190                       # number of overall misses
system.cpu.icache.overall_misses::total         87190                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5367061500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5367061500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5367061500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5367061500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1752751                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1752751                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1752751                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1752751                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049745                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049745                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049745                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049745                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61555.929579                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61555.929579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61555.929579                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61555.929579                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86599                       # number of writebacks
system.cpu.icache.writebacks::total             86599                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87190                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87190                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87190                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87190                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5279872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5279872500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5279872500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5279872500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049745                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049745                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049745                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049745                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60555.941048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60555.941048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60555.941048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60555.941048                       # average overall mshr miss latency
system.cpu.icache.replacements                  86599                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1665561                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1665561                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87190                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87190                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5367061500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5367061500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1752751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1752751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61555.929579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61555.929579                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5279872500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5279872500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60555.941048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60555.941048                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.815842                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1687486                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.468671                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.815842                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3592691                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3592691                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313658                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313658                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313658                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313658                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105619                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105619                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105619                       # number of overall misses
system.cpu.dcache.overall_misses::total        105619                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6768711000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6768711000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6768711000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6768711000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419277                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419277                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419277                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419277                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074417                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074417                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074417                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074417                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64086.111400                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64086.111400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64086.111400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64086.111400                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34645                       # number of writebacks
system.cpu.dcache.writebacks::total             34645                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36676                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36676                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36676                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36676                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4387863000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4387863000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4387863000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4387863000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048576                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048576                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048576                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048576                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63644.793525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63644.793525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63644.793525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63644.793525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68800                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782429                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49146                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49146                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3289276000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3289276000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66928.661539                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66928.661539                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9203                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2666235000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2666235000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66750.995168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66750.995168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56473                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479435000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479435000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587702                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61612.363430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61612.363430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721628000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721628000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59366.482759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59366.482759                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62863500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62863500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080501                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080501                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69848.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69848.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61963500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61963500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080501                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080501                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68848.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68848.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541876435500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.466648                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1380468                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.064942                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.466648                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2952964                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2952964                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2626071672500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 285089                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   285088                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   206.91                       # Real time elapsed on the host
host_tick_rate                              395946771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58989034                       # Number of instructions simulated
sim_ops                                      58989034                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081927                       # Number of seconds simulated
sim_ticks                                 81927301000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.504574                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5783869                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9107799                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1112                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            632281                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7961892                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192945                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          632338                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           439393                       # Number of indirect misses.
system.cpu.branchPred.lookups                10189672                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392389                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35410                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54049844                       # Number of instructions committed
system.cpu.committedOps                      54049844                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.029471                       # CPI: cycles per instruction
system.cpu.discardedOps                       1074710                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15168878                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15696790                       # DTB hits
system.cpu.dtb.data_misses                       1414                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10689123                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11005688                       # DTB read hits
system.cpu.dtb.read_misses                       1162                       # DTB read misses
system.cpu.dtb.write_accesses                 4479755                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4691102                       # DTB write hits
system.cpu.dtb.write_misses                       252                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123528                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38367033                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11549880                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4947856                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89551666                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.330091                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18412946                       # ITB accesses
system.cpu.itb.fetch_acv                          124                       # ITB acv
system.cpu.itb.fetch_hits                    18411664                       # ITB hits
system.cpu.itb.fetch_misses                      1282                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4964      9.73%     10.00% # number of callpals executed
system.cpu.kern.callpal::rdps                     301      0.59%     10.59% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.59% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.60% # number of callpals executed
system.cpu.kern.callpal::rti                      393      0.77%     11.37% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.59% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.59% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.40%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51017                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52662                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1921     35.07%     35.07% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      84      1.53%     37.28% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3436     62.72%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5478                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1919     48.47%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       84      2.12%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1919     48.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3959                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              79214962000     96.69%     96.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                60418500      0.07%     96.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                92899500      0.11%     96.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2561959000      3.13%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          81930239000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998959                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.558498                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.722709                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 351                      
system.cpu.kern.mode_good::user                   351                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               524                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 351                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.669847                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.802286                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6532976000      7.97%      7.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          75397263000     92.03%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        163742425                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897376      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37603191     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28378      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10606097     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549663      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84892      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54049844                       # Class of committed instruction
system.cpu.quiesceCycles                       112177                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        74190759                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1302411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2604698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1846887372                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1846887372                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1846887372                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1846887372                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118435.768372                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118435.768372                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118435.768372                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118435.768372                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           177                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    44.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1066308312                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1066308312                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1066308312                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1066308312                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68379.396691                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68379.396691                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68379.396691                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68379.396691                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4866475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4866475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115868.452381                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115868.452381                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2766475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2766475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65868.452381                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65868.452381                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1842020897                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1842020897                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118442.701710                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118442.701710                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1063541837                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1063541837                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68386.177791                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68386.177791                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1275419                       # Transaction distribution
system.membus.trans_dist::WriteReq                736                       # Transaction distribution
system.membus.trans_dist::WriteResp               736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31526                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255730                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15028                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12108                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12108                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18927                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           32                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3767192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3767192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        92956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        95950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3894330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160733504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160733504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3005888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3008923                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164737755                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303825                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000114                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010690                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303676     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     149      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303825                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2562000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7882396462                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             267974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          169009500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6417495500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80366784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1983552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82350336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80366784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80366784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2017664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2017664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           30993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31526                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31526                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         980952418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24211123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1005163541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    980952418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        980952418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24627493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24627493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24627493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        980952418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24211123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1029791034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    981501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    468666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089343750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56243                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56243                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2221404                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             928836                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286724                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1287221                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286724                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1287221                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 787697                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                305720                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            278922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            393217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4967                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6090223750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2495135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15446980000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12204.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30954.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        86                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395654                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  878302                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286724                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1287221                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  489933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    313                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.727086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.740353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.448787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32388     15.68%     15.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37661     18.23%     33.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26673     12.91%     46.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22120     10.71%     57.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20676     10.01%     67.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18468      8.94%     76.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11079      5.36%     81.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5728      2.77%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31763     15.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206556                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.872357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.312082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50694     90.13%     90.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5393      9.59%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            99      0.18%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            34      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             9      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56243                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.450847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.380927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.590813                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27221     48.40%     48.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1617      2.88%     51.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10403     18.50%     69.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10399     18.49%     88.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5919     10.52%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              332      0.59%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              128      0.23%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               91      0.16%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               55      0.10%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               28      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               25      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               12      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56243                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31937728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50412608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62815232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82350336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82382144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       389.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       766.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1005.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1005.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81927301000                       # Total gap between requests
system.mem_ctrls.avgGap                      31829.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     29994624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1943104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62815232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 366112683.243403851986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23717417.469910304993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 766719167.277340292931                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        30993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1287221                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14419171500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1027808500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1993519042750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11482.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33162.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1548699.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            246337140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            130904730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           396477060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          279322200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6467242080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6518273760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25971859200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40010416170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.364876                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67458252750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2735720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11735537250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1228672620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            653036010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3166797060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4844212200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6467242080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36644080200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        602723520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53606763690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.321124                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1263730500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2735720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77929967500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16288                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16288                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3035                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998699                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               355500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2258000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81219372                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1160000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              907000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               94000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     84135237000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17711632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17711632                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17711632                       # number of overall hits
system.cpu.icache.overall_hits::total        17711632                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255731                       # number of overall misses
system.cpu.icache.overall_misses::total       1255731                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48705970000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48705970000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48705970000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48705970000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18967363                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18967363                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18967363                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18967363                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066205                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066205                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066205                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066205                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38786.945612                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38786.945612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38786.945612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38786.945612                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255730                       # number of writebacks
system.cpu.icache.writebacks::total           1255730                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255731                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47450239000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47450239000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47450239000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47450239000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066205                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066205                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066205                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066205                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37786.945612                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37786.945612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37786.945612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37786.945612                       # average overall mshr miss latency
system.cpu.icache.replacements                1255730                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17711632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17711632                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255731                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48705970000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48705970000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18967363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18967363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38786.945612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38786.945612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47450239000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47450239000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37786.945612                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37786.945612                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999867                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18984684                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255730                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.118444                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          195                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39190457                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39190457                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15555056                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15555056                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15555056                       # number of overall hits
system.cpu.dcache.overall_hits::total        15555056                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41803                       # number of overall misses
system.cpu.dcache.overall_misses::total         41803                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2708968000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2708968000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2708968000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2708968000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15596859                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15596859                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15596859                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15596859                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002680                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002680                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002680                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002680                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64803.195943                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64803.195943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64803.195943                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64803.195943                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15974                       # number of writebacks
system.cpu.dcache.writebacks::total             15974                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11191                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11191                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11191                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1497                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1497                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1975938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1975938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1975938000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1975938000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149763500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149763500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001963                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64547.824383                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64547.824383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64547.824383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64547.824383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100042.418170                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100042.418170                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30960                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10940152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10940152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20245                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20245                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1400016500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1400016500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10960397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10960397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001847                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001847                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69153.692270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69153.692270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1749                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1749                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1262360000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1262360000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149763500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149763500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68250.432526                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68250.432526                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196798.291721                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196798.291721                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1308951500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1308951500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004650                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60717.668615                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60717.668615                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9442                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    713578000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    713578000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58895.510069                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58895.510069                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13863                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13863                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          393                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          393                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     31155500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     31155500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027567                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027567                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79276.081425                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79276.081425                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          391                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          391                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     30641500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     30641500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027427                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027427                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78367.007673                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78367.007673                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14105                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14105                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14105                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14105                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84195237000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939205                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15595358                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30993                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            503.189688                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          899                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31281433                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31281433                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2968458718500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256211                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   256211                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1567.66                       # Real time elapsed on the host
host_tick_rate                              218406328                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   401651657                       # Number of instructions simulated
sim_ops                                     401651657                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.342387                       # Number of seconds simulated
sim_ticks                                342387046000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.073816                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17034787                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             89309800                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2957277                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5672668                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          84869191                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8679582                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        57362053                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         48682471                       # Number of indirect misses.
system.cpu.branchPred.lookups               104649001                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7373033                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1285262                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   342662623                       # Number of instructions committed
system.cpu.committedOps                     342662623                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.998392                       # CPI: cycles per instruction
system.cpu.discardedOps                      31312393                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 34666913                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    113388500                       # DTB hits
system.cpu.dtb.data_misses                     159895                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 24874475                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     68345305                       # DTB read hits
system.cpu.dtb.read_misses                     159884                       # DTB read misses
system.cpu.dtb.write_accesses                 9792438                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    45043195                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            56399383                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          287440989                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          80984264                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         67710836                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        46373942                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500402                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               121139000                       # ITB accesses
system.cpu.itb.fetch_acv                       691968                       # ITB acv
system.cpu.itb.fetch_hits                   121138940                       # ITB hits
system.cpu.itb.fetch_misses                        60                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                964426     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     704      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   959233     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               958877     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               85637      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2968885                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2969327                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   960306     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     350      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  963353     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1924009                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    960306     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      350      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   960306     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1920962                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             276988327500     80.90%     80.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               224742500      0.07%     80.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             65173863000     19.04%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         342386933000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996837                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998416                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              959124                      
system.cpu.kern.mode_good::user                959124                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            959241                       # number of protection mode switches
system.cpu.kern.mode_switch::user              959124                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999878                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999939                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       158417478500     46.27%     46.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         183969454500     53.73%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        684774092                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15454277      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               150265315     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3211      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              28857995      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3696874      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4124166      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11087043      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                754846      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               161708      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               47390393     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38586635     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          17488597      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6457205      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18334358      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                342662623                       # Class of committed instruction
system.cpu.tickCycles                       638400150                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       623629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1247260                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             608606                       # Transaction distribution
system.membus.trans_dist::WriteReq                350                       # Transaction distribution
system.membus.trans_dist::WriteResp               350                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17402                       # Transaction distribution
system.membus.trans_dist::WritebackClean       511488                       # Transaction distribution
system.membus.trans_dist::CleanEvict            94740                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15024                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15024                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         511488                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         97118                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1534464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1534464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       336426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       337126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1871590                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     65470464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     65470464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8290816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8293616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73764080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            623980                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001790                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  623978    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              623980                       # Request fanout histogram
system.membus.reqLayer0.occupancy              875000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3492507000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          606402750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2566663750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32735232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7177088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39912320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32735232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32735232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1113728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1113728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          511488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          112142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              623630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17402                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17402                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95608851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20961915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116570765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95608851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95608851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3252833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3252833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3252833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95608851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20961915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119823599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     24911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    107931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001946825250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2954                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2954                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              878542                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      623630                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     528889                       # Number of write requests accepted
system.mem_ctrls.readBursts                    623630                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   528889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 490788                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                479721                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1479                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2177211250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  664210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4667998750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16389.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35139.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40050                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34694                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                623630                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               528889                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  104081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       107279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.595196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.042379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   103.703277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        79718     74.31%     74.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16622     15.49%     89.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7472      6.97%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1860      1.73%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          783      0.73%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          322      0.30%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          214      0.20%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          113      0.11%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          175      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       107279                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.955992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.334620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.832686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              21      0.71%      0.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            756     25.59%     26.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           966     32.70%     59.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           126      4.27%     63.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            66      2.23%     65.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            85      2.88%     68.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            92      3.11%     71.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            95      3.22%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           103      3.49%     78.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            90      3.05%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            68      2.30%     83.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            68      2.30%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           51      1.73%     87.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           36      1.22%     88.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           40      1.35%     90.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           57      1.93%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           31      1.05%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           21      0.71%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           30      1.02%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159           24      0.81%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167           25      0.85%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175           27      0.91%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183           14      0.47%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191           12      0.41%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199           16      0.54%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            5      0.17%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215           10      0.34%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            8      0.27%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            6      0.20%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            4      0.14%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2954                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.644888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.615228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2049     69.36%     69.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               56      1.90%     71.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              734     24.85%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               79      2.67%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      1.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2954                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8501888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31410432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3146816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39912320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33848896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  342386965000                       # Total gap between requests
system.mem_ctrls.avgGap                     297077.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1594304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6907584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3146816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4656437.848995023407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20174781.962983496487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9190815.005308350548                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       511488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       112142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       528889                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    842019250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3825979500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8500576993500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1646.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34117.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16072516.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            484863120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            257737425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           544068000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          165390480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27027564720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52441415880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      87315433440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       168236473065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.363429                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 226424617000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11432980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 104529449000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            281023260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            149386380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           404423880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           91271700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27027564720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37710288000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      99720593760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       165384551700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.033905                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 258870414250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11432980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72083651750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 350                       # Transaction distribution
system.iobus.trans_dist::WriteResp                350                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               875000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              350000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    342387046000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    154078578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        154078578                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    154078578                       # number of overall hits
system.cpu.icache.overall_hits::total       154078578                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       511487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         511487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       511487                       # number of overall misses
system.cpu.icache.overall_misses::total        511487                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12519796000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12519796000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12519796000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12519796000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    154590065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    154590065                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    154590065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    154590065                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003309                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003309                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003309                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003309                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24477.251621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24477.251621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24477.251621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24477.251621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       511488                       # number of writebacks
system.cpu.icache.writebacks::total            511488                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       511487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       511487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       511487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       511487                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12008308000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12008308000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12008308000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12008308000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003309                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003309                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003309                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003309                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23477.249666                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23477.249666                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23477.249666                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23477.249666                       # average overall mshr miss latency
system.cpu.icache.replacements                 511488                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    154078578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       154078578                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       511487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        511487                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12519796000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12519796000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    154590065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    154590065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003309                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003309                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24477.251621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24477.251621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       511487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       511487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12008308000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12008308000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23477.249666                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23477.249666                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           154605970                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            512000                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            301.964785                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         309691618                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        309691618                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    111108129                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        111108129                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    111108129                       # number of overall hits
system.cpu.dcache.overall_hits::total       111108129                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       116048                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         116048                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       116048                       # number of overall misses
system.cpu.dcache.overall_misses::total        116048                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7597632500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7597632500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7597632500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7597632500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    111224177                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    111224177                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    111224177                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    111224177                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001043                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001043                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001043                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001043                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65469.740969                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65469.740969                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65469.740969                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65469.740969                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17402                       # number of writebacks
system.cpu.dcache.writebacks::total             17402                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4119                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4119                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4119                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       111929                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       111929                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       111929                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111929                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          350                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          350                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7357007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7357007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7357007000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7357007000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001006                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65729.230137                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65729.230137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65729.230137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65729.230137                       # average overall mshr miss latency
system.cpu.dcache.replacements                 112142                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     67045944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67045944                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        96945                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         96945                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6621161500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6621161500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     67142889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67142889                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68298.122647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68298.122647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        96905                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        96905                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6521089000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6521089000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67293.627780                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67293.627780                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     44062185                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44062185                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    976471000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    976471000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44081288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44081288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51116.107418                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51116.107418                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4079                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4079                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          350                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          350                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    835918000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    835918000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55638.844515                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55638.844515                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2039                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2039                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          213                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          213                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16896500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16896500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.094583                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.094583                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79326.291080                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79326.291080                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          213                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          213                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16683500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16683500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.094583                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.094583                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78326.291080                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78326.291080                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2252                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2252                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2252                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2252                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 342387046000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           111265684                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113166                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            983.207713                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         222569504                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        222569504                       # Number of data accesses

---------- End Simulation Statistics   ----------
