// Seed: 1705110985
module module_0;
  always force id_1 = id_1[1 : 1];
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input wor id_5,
    input tri id_6,
    input tri0 id_7,
    output wor id_8,
    input uwire id_9,
    input wand id_10,
    output tri1 id_11,
    output wire id_12,
    input supply0 id_13,
    output tri0 id_14,
    output supply1 id_15,
    output uwire id_16,
    input tri0 id_17,
    input tri id_18
);
  module_0 modCall_1 ();
  id_20(
      1, id_8, id_17
  );
endmodule
