

================================================================
== Vivado HLS Report for 'bubbleSort'
================================================================
* Date:           Wed Jul 14 18:07:21 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        bubbleSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   52|    2|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   10|   50|  2 ~ 10  |          -|          -|      5|    no    |
        | + Loop 1.1  |    0|    8|         2|          -|          -| 0 ~ 4 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (operation_read == 1)
	3  / (operation_read == 0)
	6  / (operation_read != 0 & operation_read != 1)
2 --> 
	6  / true
3 --> 
	4  / (!tmp)
	6  / (tmp)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	4  / true
6 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_7 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap([5 x i16]* %A) nounwind, !map !7

ST_1: stg_8 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %indexOutputData) nounwind, !map !13

ST_1: stg_9 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %operation) nounwind, !map !19

ST_1: stg_10 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !23

ST_1: stg_11 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @bubbleSort_str) nounwind

ST_1: operation_read [1/1] 0.00ns
codeRepl:5  %operation_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %operation) nounwind

ST_1: indexOutputData_read [1/1] 0.00ns
codeRepl:6  %indexOutputData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %indexOutputData) nounwind

ST_1: stg_14 [1/1] 1.94ns
codeRepl:7  switch i8 %operation_read, label %._crit_edge8 [
    i8 0, label %.preheader
    i8 1, label %3
  ]

ST_1: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = sext i8 %indexOutputData_read to i64

ST_1: A_addr [1/1] 0.00ns
:1  %A_addr = getelementptr [5 x i16]* %A, i64 0, i64 %tmp_1

ST_1: A_load [2/2] 2.39ns
:2  %A_load = load i16* %A_addr, align 2


 <State 2>: 3.96ns
ST_2: A_load [1/2] 2.39ns
:2  %A_load = load i16* %A_addr, align 2

ST_2: stg_19 [1/1] 1.57ns
:3  br label %._crit_edge8


 <State 3>: 1.57ns
ST_3: indvars_iv_i [1/1] 0.00ns
.preheader:0  %indvars_iv_i = phi i4 [ %i, %2 ], [ 4, %codeRepl ]

ST_3: tmp [1/1] 0.00ns
.preheader:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %indvars_iv_i, i32 3)

ST_3: empty [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_3: stg_23 [1/1] 1.57ns
.preheader:3  br i1 %tmp, label %._crit_edge8, label %.preheader.i


 <State 4>: 3.14ns
ST_4: j_i [1/1] 0.00ns
.preheader.i:0  %j_i = phi i3 [ %j, %._crit_edge.i ], [ 0, %.preheader ]

ST_4: j_i_cast [1/1] 0.00ns
.preheader.i:1  %j_i_cast = zext i3 %j_i to i4

ST_4: exitcond_i [1/1] 2.33ns
.preheader.i:2  %exitcond_i = icmp eq i4 %j_i_cast, %indvars_iv_i

ST_4: empty_2 [1/1] 0.00ns
.preheader.i:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4, i64 0) nounwind

ST_4: j [1/1] 0.75ns
.preheader.i:4  %j = add i3 %j_i, 1

ST_4: stg_29 [1/1] 0.00ns
.preheader.i:5  br i1 %exitcond_i, label %2, label %0

ST_4: tmp_2_i [1/1] 0.00ns
:0  %tmp_2_i = zext i3 %j_i to i64

ST_4: A_addr_1 [1/1] 0.00ns
:1  %A_addr_1 = getelementptr [5 x i16]* %A, i64 0, i64 %tmp_2_i

ST_4: temp [2/2] 2.39ns
:2  %temp = load i16* %A_addr_1, align 2

ST_4: tmp_5_i [1/1] 0.00ns
:3  %tmp_5_i = zext i3 %j to i64

ST_4: A_addr_2 [1/1] 0.00ns
:4  %A_addr_2 = getelementptr [5 x i16]* %A, i64 0, i64 %tmp_5_i

ST_4: A_load_2 [2/2] 2.39ns
:5  %A_load_2 = load i16* %A_addr_2, align 2

ST_4: i [1/1] 0.75ns
:0  %i = add i4 %indvars_iv_i, -1

ST_4: stg_37 [1/1] 0.00ns
:1  br label %.preheader


 <State 5>: 5.16ns
ST_5: temp [1/2] 2.39ns
:2  %temp = load i16* %A_addr_1, align 2

ST_5: A_load_2 [1/2] 2.39ns
:5  %A_load_2 = load i16* %A_addr_2, align 2

ST_5: tmp_6_i [1/1] 2.77ns
:6  %tmp_6_i = icmp sgt i16 %temp, %A_load_2

ST_5: stg_41 [1/1] 0.00ns
:7  br i1 %tmp_6_i, label %1, label %._crit_edge.i

ST_5: stg_42 [1/1] 2.39ns
:0  store i16 %A_load_2, i16* %A_addr_1, align 2

ST_5: stg_43 [1/1] 2.39ns
:1  store i16 %temp, i16* %A_addr_2, align 2

ST_5: stg_44 [1/1] 0.00ns
:2  br label %._crit_edge.i

ST_5: stg_45 [1/1] 0.00ns
._crit_edge.i:0  br label %.preheader.i


 <State 6>: 0.00ns
ST_6: p_s [1/1] 0.00ns
._crit_edge8:0  %p_s = phi i16 [ %A_load, %3 ], [ undef, %codeRepl ], [ 0, %.preheader ]

ST_6: stg_47 [1/1] 0.00ns
._crit_edge8:1  ret i16 %p_s



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
