Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar 16 23:35:23 2019
| Host         : DESKTOP-OV0R6TO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file chronopixel_timing_summary_routed.rpt -pb chronopixel_timing_summary_routed.pb -rpx chronopixel_timing_summary_routed.rpx -warn_on_violation
| Design       : chronopixel
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.688        0.000                      0                 3855        0.048        0.000                      0                 3827        1.100        0.000                       0                  1607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
okHostClk             {0.000 10.415}       20.830          48.008          
  mmcm0_clk0          {0.260 10.675}       20.830          48.008          
  mmcm0_clkfb         {0.000 10.415}       20.830          48.008          
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_20MHz_clk_mmcm  {0.000 25.000}       50.000          20.000          
  clk_5MHz_clk_mmcm   {0.000 100.000}      200.000         5.000           
  clkfbout_clk_mmcm   {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okHostClk                                                                                                                                                               5.415        0.000                       0                     1  
  mmcm0_clk0               11.022        0.000                      0                 1554        0.085        0.000                      0                 1554        9.165        0.000                       0                   713  
  mmcm0_clkfb                                                                                                                                                          18.675        0.000                       0                     3  
sys_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_20MHz_clk_mmcm       43.053        0.000                      0                 1977        0.048        0.000                      0                 1977       24.020        0.000                       0                   843  
  clk_5MHz_clk_mmcm       195.248        0.000                      0                   72        0.122        0.000                      0                   72       13.360        0.000                       0                    44  
  clkfbout_clk_mmcm                                                                                                                                                    23.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0          okHostClk                 6.688        0.000                      0                   17        9.781        0.000                      0                   17  
okHostClk           mmcm0_clk0                6.980        0.000                      0                   66        0.582        0.000                      0                   66  
clk_20MHz_clk_mmcm  mmcm0_clk0               48.674        0.000                      0                   14                                                                        
mmcm0_clk0          clk_20MHz_clk_mmcm       19.460        0.000                      0                   14                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0              17.344        0.000                      0                  103        0.397        0.000                      0                  103  
**async_default**  okHostClk          mmcm0_clk0               6.951        0.000                      0                  132        1.755        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  okHostClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okHostClk
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { hi_in[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       11.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.247ns  (logic 3.780ns (40.877%)  route 5.467ns (59.123%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 19.583 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( -0.602 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.611    -0.602    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y3          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.852 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.344     3.195    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y9          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.348 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.975     4.324    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.359     4.683 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.088     5.770    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.332     6.102 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.927     7.029    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.150     7.179 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.646     7.826    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.332     8.158 r  okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.487     8.645    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.449    19.583    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y10         FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.563    20.146    
                         clock uncertainty           -0.050    20.096    
    SLICE_X11Y10         FDRE (Setup_fdre_C_R)       -0.429    19.667    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                         19.667    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.247ns  (logic 3.780ns (40.877%)  route 5.467ns (59.123%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 19.583 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( -0.602 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.611    -0.602    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y3          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.852 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.344     3.195    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y9          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.348 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.975     4.324    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.359     4.683 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.088     5.770    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.332     6.102 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.927     7.029    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.150     7.179 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.646     7.826    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.332     8.158 r  okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.487     8.645    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.449    19.583    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y10         FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.563    20.146    
                         clock uncertainty           -0.050    20.096    
    SLICE_X11Y10         FDRE (Setup_fdre_C_R)       -0.429    19.667    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                         19.667    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.247ns  (logic 3.780ns (40.877%)  route 5.467ns (59.123%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 19.583 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( -0.602 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.611    -0.602    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y3          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.852 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.344     3.195    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y9          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.348 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.975     4.324    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.359     4.683 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.088     5.770    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.332     6.102 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.927     7.029    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.150     7.179 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.646     7.826    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.332     8.158 r  okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.487     8.645    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.449    19.583    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y10         FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/C
                         clock pessimism              0.563    20.146    
                         clock uncertainty           -0.050    20.096    
    SLICE_X11Y10         FDRE (Setup_fdre_C_R)       -0.429    19.667    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]
  -------------------------------------------------------------------
                         required time                         19.667    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.022ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.247ns  (logic 3.780ns (40.877%)  route 5.467ns (59.123%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 19.583 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( -0.602 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.611    -0.602    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y3          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.852 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.344     3.195    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y9          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.348 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.975     4.324    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.359     4.683 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.088     5.770    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.332     6.102 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.927     7.029    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.150     7.179 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.646     7.826    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X8Y11          LUT2 (Prop_lut2_I1_O)        0.332     8.158 r  okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.487     8.645    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X11Y10         FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.449    19.583    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y10         FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/C
                         clock pessimism              0.563    20.146    
                         clock uncertainty           -0.050    20.096    
    SLICE_X11Y10         FDRE (Setup_fdre_C_R)       -0.429    19.667    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]
  -------------------------------------------------------------------
                         required time                         19.667    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 11.022    

Slack (MET) :             11.816ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.959ns  (logic 3.780ns (42.194%)  route 5.179ns (57.806%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 19.579 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( -0.602 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.611    -0.602    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y3          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.852 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.344     3.195    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y9          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.348 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.975     4.324    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.359     4.683 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.088     5.770    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.332     6.102 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.927     7.029    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.150     7.179 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.845     8.024    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.332     8.356 r  okHost_inst/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1/O
                         net (fo=1, routed)           0.000     8.356    okHost_inst/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1_n_0
    SLICE_X12Y13         FDRE                                         r  okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.445    19.579    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y13         FDRE                                         r  okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                         clock pessimism              0.563    20.142    
                         clock uncertainty           -0.050    20.092    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.081    20.173    okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg
  -------------------------------------------------------------------
                         required time                         20.173    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                 11.816    

Slack (MET) :             11.823ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.948ns  (logic 3.780ns (42.245%)  route 5.168ns (57.755%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 19.579 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( -0.602 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.611    -0.602    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y3          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.852 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.344     3.195    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y9          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.348 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.975     4.324    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.359     4.683 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.088     5.770    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.332     6.102 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.927     7.029    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.150     7.179 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.834     8.013    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.332     8.345 r  okHost_inst/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1/O
                         net (fo=1, routed)           0.000     8.345    okHost_inst/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1_n_0
    SLICE_X12Y13         FDRE                                         r  okHost_inst/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.445    19.579    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y13         FDRE                                         r  okHost_inst/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/C
                         clock pessimism              0.563    20.142    
                         clock uncertainty           -0.050    20.092    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.077    20.169    okHost_inst/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg
  -------------------------------------------------------------------
                         required time                         20.169    
                         arrival time                          -8.345    
  -------------------------------------------------------------------
                         slack                                 11.823    

Slack (MET) :             11.861ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.952ns  (logic 3.773ns (42.148%)  route 5.179ns (57.852%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 19.579 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( -0.602 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.611    -0.602    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y3          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.852 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.344     3.195    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y9          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.348 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.975     4.324    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.359     4.683 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.088     5.770    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.332     6.102 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.927     7.029    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.150     7.179 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.845     8.024    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.325     8.349 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_2/O
                         net (fo=1, routed)           0.000     8.349    okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_2_n_0
    SLICE_X12Y13         FDRE                                         r  okHost_inst/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.445    19.579    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y13         FDRE                                         r  okHost_inst/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/C
                         clock pessimism              0.563    20.142    
                         clock uncertainty           -0.050    20.092    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.118    20.210    okHost_inst/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg
  -------------------------------------------------------------------
                         required time                         20.210    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                 11.861    

Slack (MET) :             11.872ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.940ns  (logic 3.772ns (42.194%)  route 5.168ns (57.806%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 19.579 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( -0.602 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.611    -0.602    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y3          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.852 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.344     3.195    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y9          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.348 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.975     4.324    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.359     4.683 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.088     5.770    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.332     6.102 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.927     7.029    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.150     7.179 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.834     8.013    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X12Y13         LUT2 (Prop_lut2_I1_O)        0.324     8.337 r  okHost_inst/core0/core0/la39f0fa2da4c97d33d78e5127153df61_i_1/O
                         net (fo=1, routed)           0.000     8.337    okHost_inst/core0/core0/la39f0fa2da4c97d33d78e5127153df61_i_1_n_0
    SLICE_X12Y13         FDRE                                         r  okHost_inst/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.445    19.579    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y13         FDRE                                         r  okHost_inst/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/C
                         clock pessimism              0.563    20.142    
                         clock uncertainty           -0.050    20.092    
    SLICE_X12Y13         FDRE (Setup_fdre_C_D)        0.118    20.210    okHost_inst/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg
  -------------------------------------------------------------------
                         required time                         20.210    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                 11.872    

Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.820ns  (logic 3.780ns (42.855%)  route 5.040ns (57.145%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 19.579 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( -0.602 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.611    -0.602    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y3          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.852 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.344     3.195    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y9          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.348 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.975     4.324    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.359     4.683 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.088     5.770    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.332     6.102 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.927     7.029    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.150     7.179 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.707     7.886    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I1_O)        0.332     8.218 r  okHost_inst/core0/core0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_i_1/O
                         net (fo=1, routed)           0.000     8.218    okHost_inst/core0/core0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_i_1_n_0
    SLICE_X13Y13         FDRE                                         r  okHost_inst/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.445    19.579    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y13         FDRE                                         r  okHost_inst/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/C
                         clock pessimism              0.563    20.142    
                         clock uncertainty           -0.050    20.092    
    SLICE_X13Y13         FDRE (Setup_fdre_C_D)        0.029    20.121    okHost_inst/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg
  -------------------------------------------------------------------
                         required time                         20.121    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                 11.903    

Slack (MET) :             11.970ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.315ns  (logic 3.448ns (41.465%)  route 4.867ns (58.535%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 19.583 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( -0.602 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.611    -0.602    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y3          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.852 r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.344     3.195    okHost_inst/core0/core0/a0/pc0/upper_reg_banks/ADDRC1
    SLICE_X10Y9          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.348 f  okHost_inst/core0/core0/a0/pc0/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.975     4.324    okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.359     4.683 f  okHost_inst/core0/core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          1.088     5.770    okHost_inst/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[6]
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.332     6.102 f  okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.927     7.029    okHost_inst/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y8           LUT3 (Prop_lut3_I0_O)        0.150     7.179 r  okHost_inst/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.534     7.713    okHost_inst/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X11Y10         FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.449    19.583    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y10         FDRE                                         r  okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.563    20.146    
                         clock uncertainty           -0.050    20.096    
    SLICE_X11Y10         FDRE (Setup_fdre_C_CE)      -0.413    19.683    okHost_inst/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                         19.683    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                 11.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.655%)  route 0.319ns (69.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( -0.514 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( -0.319 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.565    -0.319    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y9          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  okHost_inst/core0/core0/a0/pc0/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.319     0.141    okHost_inst/core0/core0/a0/ld431942cac34e5a074e76137c9872d1c[10]
    RAMB18_X0Y3          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.877    -0.514    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y3          RAMB18E1                                     r  okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.273    -0.240    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.056    okHost_inst/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( -0.556 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( -0.319 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.565    -0.319    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y8          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.217     0.039    okHost_inst/core0/core0/a0/pc0/stack_ram_high/ADDRD2
    SLICE_X14Y8          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.835    -0.556    okHost_inst/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X14Y8          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.253    -0.303    
    SLICE_X14Y8          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.049    okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( -0.556 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( -0.319 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.565    -0.319    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y8          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.217     0.039    okHost_inst/core0/core0/a0/pc0/stack_ram_high/ADDRD2
    SLICE_X14Y8          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.835    -0.556    okHost_inst/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X14Y8          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.253    -0.303    
    SLICE_X14Y8          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.049    okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( -0.556 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( -0.319 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.565    -0.319    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y8          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.217     0.039    okHost_inst/core0/core0/a0/pc0/stack_ram_high/ADDRD2
    SLICE_X14Y8          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.835    -0.556    okHost_inst/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X14Y8          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMB/CLK
                         clock pessimism              0.253    -0.303    
    SLICE_X14Y8          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.049    okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( -0.556 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( -0.319 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.565    -0.319    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y8          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.217     0.039    okHost_inst/core0/core0/a0/pc0/stack_ram_high/ADDRD2
    SLICE_X14Y8          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.835    -0.556    okHost_inst/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X14Y8          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.253    -0.303    
    SLICE_X14Y8          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.049    okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( -0.556 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( -0.319 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.565    -0.319    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y8          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.217     0.039    okHost_inst/core0/core0/a0/pc0/stack_ram_high/ADDRD2
    SLICE_X14Y8          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.835    -0.556    okHost_inst/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X14Y8          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMC/CLK
                         clock pessimism              0.253    -0.303    
    SLICE_X14Y8          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.049    okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( -0.556 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( -0.319 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.565    -0.319    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y8          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.217     0.039    okHost_inst/core0/core0/a0/pc0/stack_ram_high/ADDRD2
    SLICE_X14Y8          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.835    -0.556    okHost_inst/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X14Y8          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMC_D1/CLK
                         clock pessimism              0.253    -0.303    
    SLICE_X14Y8          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.049    okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( -0.556 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( -0.319 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.565    -0.319    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y8          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.217     0.039    okHost_inst/core0/core0/a0/pc0/stack_ram_high/ADDRD2
    SLICE_X14Y8          RAMS32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.835    -0.556    okHost_inst/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X14Y8          RAMS32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMD/CLK
                         clock pessimism              0.253    -0.303    
    SLICE_X14Y8          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.049    okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.352%)  route 0.217ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( -0.556 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( -0.319 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.565    -0.319    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y8          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  okHost_inst/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.217     0.039    okHost_inst/core0/core0/a0/pc0/stack_ram_high/ADDRD2
    SLICE_X14Y8          RAMS32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.835    -0.556    okHost_inst/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X14Y8          RAMS32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.253    -0.303    
    SLICE_X14Y8          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.049    okHost_inst/core0/core0/a0/pc0/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.513%)  route 0.280ns (66.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( -0.556 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( -0.319 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.565    -0.319    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y8          FDRE                                         r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.178 r  okHost_inst/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.280     0.102    okHost_inst/core0/core0/a0/pc0/stack_ram_low/ADDRD0
    SLICE_X14Y7          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.835    -0.556    okHost_inst/core0/core0/a0/pc0/stack_ram_low/WCLK
    SLICE_X14Y7          RAMD32                                       r  okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMA/CLK
                         clock pessimism              0.253    -0.303    
    SLICE_X14Y7          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.007    okHost_inst/core0/core0/a0/pc0/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 0.260 10.675 }
Period(ns):         20.830
Sources:            { okHost_inst/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y2      okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y2      okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y6      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y7      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y4      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y2      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y3      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y5      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB18_X0Y16     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y9      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y11     okHost_inst/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y11     okHost_inst/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y11     okHost_inst/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y11     okHost_inst/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X10Y10     okHost_inst/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X8Y9       okHost_inst/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X8Y9       okHost_inst/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { okHost_inst/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.830      18.675     BUFGCTRL_X0Y1    okHost_inst/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHost_inst/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_20MHz_clk_mmcm
  To Clock:  clk_20MHz_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       43.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.053ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/CALCLK_buf_reg[105]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.842ns (13.721%)  route 5.294ns (86.279%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 55.350 - 50.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.636     5.686    serial_inst/clk_20MHz
    SLICE_X4Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     6.105 r  serial_inst/FSM_onehot_trcv_state_reg[0]/Q
                         net (fo=146, routed)         2.225     8.330    serial_inst/o_serial_reg[recv_data]0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.299     8.629 r  serial_inst/CKC_buf[0]_i_2/O
                         net (fo=56, routed)          1.517    10.146    serial_inst/CKC_buf[0]_i_2_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  serial_inst/CALCLK_buf[128]_i_1/O
                         net (fo=89, routed)          1.553    11.822    serial_inst/CALCLK_buf[128]_i_1_n_0
    SLICE_X2Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[105]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.506    55.350    serial_inst/clk_20MHz
    SLICE_X2Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[105]/C
                         clock pessimism              0.205    55.555    
                         clock uncertainty           -0.156    55.399    
    SLICE_X2Y55          FDSE (Setup_fdse_C_S)       -0.524    54.875    serial_inst/CALCLK_buf_reg[105]
  -------------------------------------------------------------------
                         required time                         54.875    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                 43.053    

Slack (MET) :             43.053ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/CALCLK_buf_reg[63]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.842ns (13.721%)  route 5.294ns (86.279%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 55.350 - 50.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.636     5.686    serial_inst/clk_20MHz
    SLICE_X4Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     6.105 r  serial_inst/FSM_onehot_trcv_state_reg[0]/Q
                         net (fo=146, routed)         2.225     8.330    serial_inst/o_serial_reg[recv_data]0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.299     8.629 r  serial_inst/CKC_buf[0]_i_2/O
                         net (fo=56, routed)          1.517    10.146    serial_inst/CKC_buf[0]_i_2_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  serial_inst/CALCLK_buf[128]_i_1/O
                         net (fo=89, routed)          1.553    11.822    serial_inst/CALCLK_buf[128]_i_1_n_0
    SLICE_X2Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[63]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.506    55.350    serial_inst/clk_20MHz
    SLICE_X2Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[63]/C
                         clock pessimism              0.205    55.555    
                         clock uncertainty           -0.156    55.399    
    SLICE_X2Y55          FDSE (Setup_fdse_C_S)       -0.524    54.875    serial_inst/CALCLK_buf_reg[63]
  -------------------------------------------------------------------
                         required time                         54.875    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                 43.053    

Slack (MET) :             43.148ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/CALCLK_buf_reg[106]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.842ns (13.721%)  route 5.294ns (86.279%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 55.350 - 50.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.636     5.686    serial_inst/clk_20MHz
    SLICE_X4Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     6.105 r  serial_inst/FSM_onehot_trcv_state_reg[0]/Q
                         net (fo=146, routed)         2.225     8.330    serial_inst/o_serial_reg[recv_data]0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.299     8.629 r  serial_inst/CKC_buf[0]_i_2/O
                         net (fo=56, routed)          1.517    10.146    serial_inst/CKC_buf[0]_i_2_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  serial_inst/CALCLK_buf[128]_i_1/O
                         net (fo=89, routed)          1.553    11.822    serial_inst/CALCLK_buf[128]_i_1_n_0
    SLICE_X3Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[106]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.506    55.350    serial_inst/clk_20MHz
    SLICE_X3Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[106]/C
                         clock pessimism              0.205    55.555    
                         clock uncertainty           -0.156    55.399    
    SLICE_X3Y55          FDSE (Setup_fdse_C_S)       -0.429    54.970    serial_inst/CALCLK_buf_reg[106]
  -------------------------------------------------------------------
                         required time                         54.970    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                 43.148    

Slack (MET) :             43.148ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/CALCLK_buf_reg[108]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.842ns (13.721%)  route 5.294ns (86.279%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 55.350 - 50.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.636     5.686    serial_inst/clk_20MHz
    SLICE_X4Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     6.105 r  serial_inst/FSM_onehot_trcv_state_reg[0]/Q
                         net (fo=146, routed)         2.225     8.330    serial_inst/o_serial_reg[recv_data]0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.299     8.629 r  serial_inst/CKC_buf[0]_i_2/O
                         net (fo=56, routed)          1.517    10.146    serial_inst/CKC_buf[0]_i_2_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  serial_inst/CALCLK_buf[128]_i_1/O
                         net (fo=89, routed)          1.553    11.822    serial_inst/CALCLK_buf[128]_i_1_n_0
    SLICE_X3Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[108]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.506    55.350    serial_inst/clk_20MHz
    SLICE_X3Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[108]/C
                         clock pessimism              0.205    55.555    
                         clock uncertainty           -0.156    55.399    
    SLICE_X3Y55          FDSE (Setup_fdse_C_S)       -0.429    54.970    serial_inst/CALCLK_buf_reg[108]
  -------------------------------------------------------------------
                         required time                         54.970    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                 43.148    

Slack (MET) :             43.148ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/CALCLK_buf_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.842ns (13.721%)  route 5.294ns (86.279%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 55.350 - 50.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.636     5.686    serial_inst/clk_20MHz
    SLICE_X4Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     6.105 r  serial_inst/FSM_onehot_trcv_state_reg[0]/Q
                         net (fo=146, routed)         2.225     8.330    serial_inst/o_serial_reg[recv_data]0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.299     8.629 r  serial_inst/CKC_buf[0]_i_2/O
                         net (fo=56, routed)          1.517    10.146    serial_inst/CKC_buf[0]_i_2_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  serial_inst/CALCLK_buf[128]_i_1/O
                         net (fo=89, routed)          1.553    11.822    serial_inst/CALCLK_buf[128]_i_1_n_0
    SLICE_X3Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.506    55.350    serial_inst/clk_20MHz
    SLICE_X3Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[60]/C
                         clock pessimism              0.205    55.555    
                         clock uncertainty           -0.156    55.399    
    SLICE_X3Y55          FDSE (Setup_fdse_C_S)       -0.429    54.970    serial_inst/CALCLK_buf_reg[60]
  -------------------------------------------------------------------
                         required time                         54.970    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                 43.148    

Slack (MET) :             43.148ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/CALCLK_buf_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 0.842ns (13.721%)  route 5.294ns (86.279%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 55.350 - 50.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.636     5.686    serial_inst/clk_20MHz
    SLICE_X4Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     6.105 r  serial_inst/FSM_onehot_trcv_state_reg[0]/Q
                         net (fo=146, routed)         2.225     8.330    serial_inst/o_serial_reg[recv_data]0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.299     8.629 r  serial_inst/CKC_buf[0]_i_2/O
                         net (fo=56, routed)          1.517    10.146    serial_inst/CKC_buf[0]_i_2_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  serial_inst/CALCLK_buf[128]_i_1/O
                         net (fo=89, routed)          1.553    11.822    serial_inst/CALCLK_buf[128]_i_1_n_0
    SLICE_X3Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.506    55.350    serial_inst/clk_20MHz
    SLICE_X3Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[62]/C
                         clock pessimism              0.205    55.555    
                         clock uncertainty           -0.156    55.399    
    SLICE_X3Y55          FDSE (Setup_fdse_C_S)       -0.429    54.970    serial_inst/CALCLK_buf_reg[62]
  -------------------------------------------------------------------
                         required time                         54.970    
                         arrival time                         -11.822    
  -------------------------------------------------------------------
                         slack                                 43.148    

Slack (MET) :             43.431ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/CALCLK_buf_reg[107]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 0.842ns (14.391%)  route 5.009ns (85.609%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 55.348 - 50.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.636     5.686    serial_inst/clk_20MHz
    SLICE_X4Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     6.105 r  serial_inst/FSM_onehot_trcv_state_reg[0]/Q
                         net (fo=146, routed)         2.225     8.330    serial_inst/o_serial_reg[recv_data]0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.299     8.629 r  serial_inst/CKC_buf[0]_i_2/O
                         net (fo=56, routed)          1.517    10.146    serial_inst/CKC_buf[0]_i_2_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  serial_inst/CALCLK_buf[128]_i_1/O
                         net (fo=89, routed)          1.267    11.537    serial_inst/CALCLK_buf[128]_i_1_n_0
    SLICE_X4Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[107]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.504    55.348    serial_inst/clk_20MHz
    SLICE_X4Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[107]/C
                         clock pessimism              0.205    55.553    
                         clock uncertainty           -0.156    55.397    
    SLICE_X4Y55          FDSE (Setup_fdse_C_S)       -0.429    54.968    serial_inst/CALCLK_buf_reg[107]
  -------------------------------------------------------------------
                         required time                         54.968    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 43.431    

Slack (MET) :             43.431ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/CALCLK_buf_reg[119]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 0.842ns (14.391%)  route 5.009ns (85.609%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 55.348 - 50.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.636     5.686    serial_inst/clk_20MHz
    SLICE_X4Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     6.105 r  serial_inst/FSM_onehot_trcv_state_reg[0]/Q
                         net (fo=146, routed)         2.225     8.330    serial_inst/o_serial_reg[recv_data]0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.299     8.629 r  serial_inst/CKC_buf[0]_i_2/O
                         net (fo=56, routed)          1.517    10.146    serial_inst/CKC_buf[0]_i_2_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  serial_inst/CALCLK_buf[128]_i_1/O
                         net (fo=89, routed)          1.267    11.537    serial_inst/CALCLK_buf[128]_i_1_n_0
    SLICE_X4Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[119]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.504    55.348    serial_inst/clk_20MHz
    SLICE_X4Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[119]/C
                         clock pessimism              0.205    55.553    
                         clock uncertainty           -0.156    55.397    
    SLICE_X4Y55          FDSE (Setup_fdse_C_S)       -0.429    54.968    serial_inst/CALCLK_buf_reg[119]
  -------------------------------------------------------------------
                         required time                         54.968    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 43.431    

Slack (MET) :             43.431ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/CALCLK_buf_reg[120]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 0.842ns (14.391%)  route 5.009ns (85.609%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 55.348 - 50.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.636     5.686    serial_inst/clk_20MHz
    SLICE_X4Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     6.105 r  serial_inst/FSM_onehot_trcv_state_reg[0]/Q
                         net (fo=146, routed)         2.225     8.330    serial_inst/o_serial_reg[recv_data]0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.299     8.629 r  serial_inst/CKC_buf[0]_i_2/O
                         net (fo=56, routed)          1.517    10.146    serial_inst/CKC_buf[0]_i_2_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  serial_inst/CALCLK_buf[128]_i_1/O
                         net (fo=89, routed)          1.267    11.537    serial_inst/CALCLK_buf[128]_i_1_n_0
    SLICE_X4Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[120]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.504    55.348    serial_inst/clk_20MHz
    SLICE_X4Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[120]/C
                         clock pessimism              0.205    55.553    
                         clock uncertainty           -0.156    55.397    
    SLICE_X4Y55          FDSE (Setup_fdse_C_S)       -0.429    54.968    serial_inst/CALCLK_buf_reg[120]
  -------------------------------------------------------------------
                         required time                         54.968    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 43.431    

Slack (MET) :             43.431ns  (required time - arrival time)
  Source:                 serial_inst/FSM_onehot_trcv_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/CALCLK_buf_reg[121]/S
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_20MHz_clk_mmcm rise@50.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 0.842ns (14.391%)  route 5.009ns (85.609%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 55.348 - 50.000 ) 
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.636     5.686    serial_inst/clk_20MHz
    SLICE_X4Y42          FDRE                                         r  serial_inst/FSM_onehot_trcv_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.419     6.105 r  serial_inst/FSM_onehot_trcv_state_reg[0]/Q
                         net (fo=146, routed)         2.225     8.330    serial_inst/o_serial_reg[recv_data]0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.299     8.629 r  serial_inst/CKC_buf[0]_i_2/O
                         net (fo=56, routed)          1.517    10.146    serial_inst/CKC_buf[0]_i_2_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I0_O)        0.124    10.270 r  serial_inst/CALCLK_buf[128]_i_1/O
                         net (fo=89, routed)          1.267    11.537    serial_inst/CALCLK_buf[128]_i_1_n_0
    SLICE_X4Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[121]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                     50.000    50.000 r  
    K4                                                0.000    50.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    50.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926    50.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    52.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    52.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    53.753    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    53.844 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         1.504    55.348    serial_inst/clk_20MHz
    SLICE_X4Y55          FDSE                                         r  serial_inst/CALCLK_buf_reg[121]/C
                         clock pessimism              0.205    55.553    
                         clock uncertainty           -0.156    55.397    
    SLICE_X4Y55          FDSE (Setup_fdse_C_S)       -0.429    54.968    serial_inst/CALCLK_buf_reg[121]
  -------------------------------------------------------------------
                         required time                         54.968    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                 43.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 serial_inst/latch_buf_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/latch_buf_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.229ns (52.975%)  route 0.203ns (47.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.592     1.993    serial_inst/clk_20MHz
    SLICE_X3Y50          FDRE                                         r  serial_inst/latch_buf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     2.121 r  serial_inst/latch_buf_reg[25]/Q
                         net (fo=1, routed)           0.203     2.324    serial_inst/in33[105]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.101     2.425 r  serial_inst/latch_buf[24]_i_2/O
                         net (fo=1, routed)           0.000     2.425    serial_inst/latch_buf[24]_i_2_n_0
    SLICE_X3Y49          FDSE                                         r  serial_inst/latch_buf_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.869     2.394    serial_inst/clk_20MHz
    SLICE_X3Y49          FDSE                                         r  serial_inst/latch_buf_reg[24]/C
                         clock pessimism             -0.125     2.269    
    SLICE_X3Y49          FDSE (Hold_fdse_C_D)         0.107     2.376    serial_inst/latch_buf_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 serial_inst/PDRST_buf_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/PDRST_buf_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.414%)  route 0.253ns (57.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.569     1.969    serial_inst/clk_20MHz
    SLICE_X11Y49         FDSE                                         r  serial_inst/PDRST_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDSE (Prop_fdse_C_Q)         0.141     2.110 r  serial_inst/PDRST_buf_reg[5]/Q
                         net (fo=1, routed)           0.253     2.363    serial_inst/in22[125]
    SLICE_X10Y50         LUT3 (Prop_lut3_I1_O)        0.045     2.408 r  serial_inst/PDRST_buf[4]_i_1/O
                         net (fo=1, routed)           0.000     2.408    serial_inst/PDRST_buf[4]_i_1_n_0
    SLICE_X10Y50         FDSE                                         r  serial_inst/PDRST_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.833     2.358    serial_inst/clk_20MHz
    SLICE_X10Y50         FDSE                                         r  serial_inst/PDRST_buf_reg[4]/C
                         clock pessimism             -0.125     2.233    
    SLICE_X10Y50         FDSE (Hold_fdse_C_D)         0.121     2.354    serial_inst/PDRST_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 serial_inst/CALCLK_buf_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/CALCLK_buf_reg[128]/D
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.821%)  route 0.229ns (55.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.596     1.996    serial_inst/clk_20MHz
    SLICE_X5Y48          FDRE                                         r  serial_inst/CALCLK_buf_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     2.137 r  serial_inst/CALCLK_buf_reg[129]/Q
                         net (fo=2, routed)           0.229     2.366    serial_inst/in15[1]
    SLICE_X4Y51          LUT2 (Prop_lut2_I0_O)        0.045     2.411 r  serial_inst/CALCLK_buf[128]_i_3/O
                         net (fo=1, routed)           0.000     2.411    serial_inst/CALCLK_buf[128]_i_3_n_0
    SLICE_X4Y51          FDSE                                         r  serial_inst/CALCLK_buf_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.861     2.386    serial_inst/clk_20MHz
    SLICE_X4Y51          FDSE                                         r  serial_inst/CALCLK_buf_reg[128]/C
                         clock pessimism             -0.125     2.261    
    SLICE_X4Y51          FDSE (Hold_fdse_C_D)         0.092     2.353    serial_inst/CALCLK_buf_reg[128]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 controller_inst/fifo_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.455%)  route 0.252ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.566     1.966    controller_inst/clk_20MHz
    SLICE_X8Y39          FDRE                                         r  controller_inst/fifo_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     2.130 r  controller_inst/fifo_data_reg[5]/Q
                         net (fo=1, routed)           0.252     2.382    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.878     2.404    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.379     2.025    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.321    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 serial_inst/RdClk_buf_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/RdClk_buf_reg[96]/D
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.246ns (58.294%)  route 0.176ns (41.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.569     1.969    serial_inst/clk_20MHz
    SLICE_X12Y49         FDRE                                         r  serial_inst/RdClk_buf_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.148     2.117 r  serial_inst/RdClk_buf_reg[97]/Q
                         net (fo=1, routed)           0.176     2.293    serial_inst/in26[33]
    SLICE_X13Y50         LUT3 (Prop_lut3_I1_O)        0.098     2.391 r  serial_inst/RdClk_buf[96]_i_1/O
                         net (fo=1, routed)           0.000     2.391    serial_inst/RdClk_buf[96]_i_1_n_0
    SLICE_X13Y50         FDSE                                         r  serial_inst/RdClk_buf_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.833     2.358    serial_inst/clk_20MHz
    SLICE_X13Y50         FDSE                                         r  serial_inst/RdClk_buf_reg[96]/C
                         clock pessimism             -0.125     2.233    
    SLICE_X13Y50         FDSE (Hold_fdse_C_D)         0.092     2.325    serial_inst/RdClk_buf_reg[96]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 serial_inst/CKA_buf_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/CKA_buf_reg[2]_srl18___serial_inst_latch_buf_reg_r_16/D
                            (rising edge-triggered cell SRLC32E clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.592     1.993    serial_inst/clk_20MHz
    SLICE_X3Y50          FDSE                                         r  serial_inst/CKA_buf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDSE (Prop_fdse_C_Q)         0.141     2.134 r  serial_inst/CKA_buf_reg[20]/Q
                         net (fo=1, routed)           0.056     2.189    serial_inst/in9[110]
    SLICE_X2Y50          SRLC32E                                      r  serial_inst/CKA_buf_reg[2]_srl18___serial_inst_latch_buf_reg_r_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.863     2.388    serial_inst/clk_20MHz
    SLICE_X2Y50          SRLC32E                                      r  serial_inst/CKA_buf_reg[2]_srl18___serial_inst_latch_buf_reg_r_16/CLK
                         clock pessimism             -0.382     2.006    
    SLICE_X2Y50          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     2.123    serial_inst/CKA_buf_reg[2]_srl18___serial_inst_latch_buf_reg_r_16
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 serial_inst/SET_buf_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/o_chrono_reg[set]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.274%)  route 0.243ns (59.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.596     1.996    serial_inst/clk_20MHz
    SLICE_X6Y48          FDSE                                         r  serial_inst/SET_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDSE (Prop_fdse_C_Q)         0.164     2.160 r  serial_inst/SET_buf_reg[0]/Q
                         net (fo=1, routed)           0.243     2.404    serial_inst/SET_buf_reg_n_0_[0]
    SLICE_X3Y53          FDRE                                         r  serial_inst/o_chrono_reg[set]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.861     2.387    serial_inst/clk_20MHz
    SLICE_X3Y53          FDRE                                         r  serial_inst/o_chrono_reg[set]/C
                         clock pessimism             -0.125     2.262    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.071     2.333    serial_inst/o_chrono_reg[set]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 serial_inst/RdClk_buf_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/RdClk_buf_reg[72]/D
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.226ns (50.705%)  route 0.220ns (49.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.592     1.993    serial_inst/clk_20MHz
    SLICE_X3Y50          FDRE                                         r  serial_inst/RdClk_buf_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     2.121 r  serial_inst/RdClk_buf_reg[73]/Q
                         net (fo=1, routed)           0.220     2.340    serial_inst/in26[57]
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.098     2.438 r  serial_inst/RdClk_buf[72]_i_1/O
                         net (fo=1, routed)           0.000     2.438    serial_inst/RdClk_buf[72]_i_1_n_0
    SLICE_X4Y49          FDSE                                         r  serial_inst/RdClk_buf_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.867     2.392    serial_inst/clk_20MHz
    SLICE_X4Y49          FDSE                                         r  serial_inst/RdClk_buf_reg[72]/C
                         clock pessimism             -0.125     2.267    
    SLICE_X4Y49          FDSE (Hold_fdse_C_D)         0.092     2.359    serial_inst/RdClk_buf_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 serial_inst/RdClk_buf_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/RdClk_buf_reg[88]/D
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.227ns (47.167%)  route 0.254ns (52.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.563     1.964    serial_inst/clk_20MHz
    SLICE_X11Y50         FDRE                                         r  serial_inst/RdClk_buf_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.128     2.092 r  serial_inst/RdClk_buf_reg[89]/Q
                         net (fo=1, routed)           0.254     2.346    serial_inst/in26[41]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.099     2.445 r  serial_inst/RdClk_buf[88]_i_1/O
                         net (fo=1, routed)           0.000     2.445    serial_inst/RdClk_buf[88]_i_1_n_0
    SLICE_X10Y48         FDSE                                         r  serial_inst/RdClk_buf_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.839     2.364    serial_inst/clk_20MHz
    SLICE_X10Y48         FDSE                                         r  serial_inst/RdClk_buf_reg[88]/C
                         clock pessimism             -0.125     2.239    
    SLICE_X10Y48         FDSE (Hold_fdse_C_D)         0.121     2.360    serial_inst/RdClk_buf_reg[88]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 serial_inst/RdClk_buf_reg[63]/C
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            serial_inst/RdClk_buf_reg[62]/D
                            (rising edge-triggered cell FDSE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_20MHz_clk_mmcm rise@0.000ns - clk_20MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.048%)  route 0.256ns (57.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.598     1.998    serial_inst/clk_20MHz
    SLICE_X3Y49          FDSE                                         r  serial_inst/RdClk_buf_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDSE (Prop_fdse_C_Q)         0.141     2.139 r  serial_inst/RdClk_buf_reg[63]/Q
                         net (fo=1, routed)           0.256     2.396    serial_inst/in26[67]
    SLICE_X3Y50          LUT3 (Prop_lut3_I1_O)        0.045     2.441 r  serial_inst/RdClk_buf[62]_i_1/O
                         net (fo=1, routed)           0.000     2.441    serial_inst/RdClk_buf[62]_i_1_n_0
    SLICE_X3Y50          FDSE                                         r  serial_inst/RdClk_buf_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_20MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_20MHz_clk_mmcm
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout1_buf/O
                         net (fo=832, routed)         0.863     2.388    serial_inst/clk_20MHz
    SLICE_X3Y50          FDSE                                         r  serial_inst/RdClk_buf_reg[62]/C
                         clock pessimism             -0.125     2.263    
    SLICE_X3Y50          FDSE (Hold_fdse_C_D)         0.092     2.355    serial_inst/RdClk_buf_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_20MHz_clk_mmcm
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y6      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y7      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y4      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y2      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y3      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y5      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y16     fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y9      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_mmcm_inst/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         50.000      47.845     BUFHCE_X0Y12     clk_mmcm_inst/inst/clkout1_buf_en/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y47      serial_inst/TNIN_buf_reg[17]_srl6___serial_inst_latch_buf_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y47      serial_inst/TNIN_buf_reg[6]_srl4___serial_inst_latch_buf_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y53      serial_inst/latch_buf_reg[107]_srl5___serial_inst_latch_buf_reg_r_3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X2Y50      serial_inst/latch_buf_reg[2]_srl22___serial_inst_latch_buf_reg_r_20/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y47      serial_inst/latch_buf_reg[91]_srl5___serial_inst_latch_buf_reg_r_3/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X2Y50      serial_inst/CKA_buf_reg[2]_srl18___serial_inst_latch_buf_reg_r_16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y47      serial_inst/TIN_buf_reg[25]_srl9___serial_inst_latch_buf_reg_r_7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X8Y36      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y47      serial_inst/TNIN_buf_reg[17]_srl6___serial_inst_latch_buf_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X8Y47      serial_inst/TNIN_buf_reg[34]_srl6___serial_inst_latch_buf_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X8Y36      fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y47      serial_inst/TNIN_buf_reg[17]_srl6___serial_inst_latch_buf_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X8Y47      serial_inst/TNIN_buf_reg[34]_srl6___serial_inst_latch_buf_reg_r_4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X6Y46      serial_inst/TNIN_buf_reg[62]_srl22___serial_inst_TNIN_buf_reg_r_42/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X6Y46      serial_inst/TNIN_buf_reg[62]_srl22___serial_inst_TNIN_buf_reg_r_42/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y47      serial_inst/TNIN_buf_reg[6]_srl4___serial_inst_latch_buf_reg_r_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X6Y46      serial_inst/TNIN_buf_reg[90]_srl22___serial_inst_TNIN_buf_reg_r_42/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X6Y46      serial_inst/TNIN_buf_reg[90]_srl22___serial_inst_TNIN_buf_reg_r_42/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X2Y49      serial_inst/latch_buf_reg[27]_srl5___serial_inst_latch_buf_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X2Y48      serial_inst/latch_buf_reg[35]_srl5___serial_inst_latch_buf_reg_r_3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_mmcm
  To Clock:  clk_5MHz_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      195.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.248ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.828ns (20.206%)  route 3.270ns (79.794%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.640     5.690    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     6.146 r  heartbeat_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.814     6.960    heartbeat_inst/counter[21]
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     7.084 f  heartbeat_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.634     7.718    heartbeat_inst/counter[31]_i_8_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.842 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.714    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.838 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.950     9.788    heartbeat_inst/led_reg
    SLICE_X0Y8           FDRE                                         r  heartbeat_inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y8           FDRE                                         r  heartbeat_inst/counter_reg[29]/C
                         clock pessimism              0.298   205.664    
                         clock uncertainty           -0.200   205.464    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429   205.035    heartbeat_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        205.035    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                195.248    

Slack (MET) :             195.248ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.828ns (20.206%)  route 3.270ns (79.794%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.640     5.690    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     6.146 r  heartbeat_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.814     6.960    heartbeat_inst/counter[21]
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     7.084 f  heartbeat_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.634     7.718    heartbeat_inst/counter[31]_i_8_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.842 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.714    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.838 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.950     9.788    heartbeat_inst/led_reg
    SLICE_X0Y8           FDRE                                         r  heartbeat_inst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y8           FDRE                                         r  heartbeat_inst/counter_reg[30]/C
                         clock pessimism              0.298   205.664    
                         clock uncertainty           -0.200   205.464    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429   205.035    heartbeat_inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        205.035    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                195.248    

Slack (MET) :             195.248ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.828ns (20.206%)  route 3.270ns (79.794%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.640     5.690    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     6.146 r  heartbeat_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.814     6.960    heartbeat_inst/counter[21]
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     7.084 f  heartbeat_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.634     7.718    heartbeat_inst/counter[31]_i_8_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.842 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.714    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.838 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.950     9.788    heartbeat_inst/led_reg
    SLICE_X0Y8           FDRE                                         r  heartbeat_inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y8           FDRE                                         r  heartbeat_inst/counter_reg[31]/C
                         clock pessimism              0.298   205.664    
                         clock uncertainty           -0.200   205.464    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429   205.035    heartbeat_inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        205.035    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                195.248    

Slack (MET) :             195.386ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.828ns (20.912%)  route 3.131ns (79.088%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.640     5.690    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     6.146 r  heartbeat_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.814     6.960    heartbeat_inst/counter[21]
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     7.084 f  heartbeat_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.634     7.718    heartbeat_inst/counter[31]_i_8_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.842 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.714    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.838 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.811     9.649    heartbeat_inst/led_reg
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[25]/C
                         clock pessimism              0.298   205.664    
                         clock uncertainty           -0.200   205.464    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429   205.035    heartbeat_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        205.035    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                195.386    

Slack (MET) :             195.386ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.828ns (20.912%)  route 3.131ns (79.088%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.640     5.690    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     6.146 r  heartbeat_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.814     6.960    heartbeat_inst/counter[21]
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     7.084 f  heartbeat_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.634     7.718    heartbeat_inst/counter[31]_i_8_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.842 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.714    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.838 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.811     9.649    heartbeat_inst/led_reg
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[26]/C
                         clock pessimism              0.298   205.664    
                         clock uncertainty           -0.200   205.464    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429   205.035    heartbeat_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        205.035    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                195.386    

Slack (MET) :             195.386ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.828ns (20.912%)  route 3.131ns (79.088%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.640     5.690    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     6.146 r  heartbeat_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.814     6.960    heartbeat_inst/counter[21]
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     7.084 f  heartbeat_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.634     7.718    heartbeat_inst/counter[31]_i_8_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.842 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.714    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.838 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.811     9.649    heartbeat_inst/led_reg
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
                         clock pessimism              0.298   205.664    
                         clock uncertainty           -0.200   205.464    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429   205.035    heartbeat_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        205.035    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                195.386    

Slack (MET) :             195.386ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.828ns (20.912%)  route 3.131ns (79.088%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.640     5.690    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     6.146 r  heartbeat_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.814     6.960    heartbeat_inst/counter[21]
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     7.084 f  heartbeat_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.634     7.718    heartbeat_inst/counter[31]_i_8_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.842 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.714    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.838 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.811     9.649    heartbeat_inst/led_reg
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.521   205.366    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[28]/C
                         clock pessimism              0.298   205.664    
                         clock uncertainty           -0.200   205.464    
    SLICE_X0Y7           FDRE (Setup_fdre_C_R)       -0.429   205.035    heartbeat_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        205.035    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                195.386    

Slack (MET) :             195.543ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.828ns (21.772%)  route 2.975ns (78.228%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 205.367 - 200.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.640     5.690    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     6.146 r  heartbeat_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.814     6.960    heartbeat_inst/counter[21]
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     7.084 f  heartbeat_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.634     7.718    heartbeat_inst/counter[31]_i_8_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.842 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.714    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.838 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.655     9.493    heartbeat_inst/led_reg
    SLICE_X0Y3           FDRE                                         r  heartbeat_inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.522   205.367    heartbeat_inst/clk_5MHz
    SLICE_X0Y3           FDRE                                         r  heartbeat_inst/counter_reg[10]/C
                         clock pessimism              0.298   205.665    
                         clock uncertainty           -0.200   205.465    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.429   205.036    heartbeat_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        205.036    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                195.543    

Slack (MET) :             195.543ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.828ns (21.772%)  route 2.975ns (78.228%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 205.367 - 200.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.640     5.690    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     6.146 r  heartbeat_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.814     6.960    heartbeat_inst/counter[21]
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     7.084 f  heartbeat_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.634     7.718    heartbeat_inst/counter[31]_i_8_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.842 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.714    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.838 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.655     9.493    heartbeat_inst/led_reg
    SLICE_X0Y3           FDRE                                         r  heartbeat_inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.522   205.367    heartbeat_inst/clk_5MHz
    SLICE_X0Y3           FDRE                                         r  heartbeat_inst/counter_reg[11]/C
                         clock pessimism              0.298   205.665    
                         clock uncertainty           -0.200   205.465    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.429   205.036    heartbeat_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        205.036    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                195.543    

Slack (MET) :             195.543ns  (required time - arrival time)
  Source:                 heartbeat_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_mmcm rise@200.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.828ns (21.772%)  route 2.975ns (78.228%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 205.367 - 200.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.970     0.970 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.203    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.292 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     3.954    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.050 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.640     5.690    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.456     6.146 r  heartbeat_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.814     6.960    heartbeat_inst/counter[21]
    SLICE_X1Y5           LUT4 (Prop_lut4_I2_O)        0.124     7.084 f  heartbeat_inst/counter[31]_i_8/O
                         net (fo=1, routed)           0.634     7.718    heartbeat_inst/counter[31]_i_8_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.124     7.842 f  heartbeat_inst/counter[31]_i_4/O
                         net (fo=3, routed)           0.872     8.714    heartbeat_inst/counter[31]_i_4_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     8.838 r  heartbeat_inst/counter[31]_i_1/O
                         net (fo=31, routed)          0.655     9.493    heartbeat_inst/led_reg
    SLICE_X0Y3           FDRE                                         r  heartbeat_inst/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                    200.000   200.000 r  
    K4                                                0.000   200.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000   200.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.926   200.926 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162   202.088    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084   202.172 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581   203.753    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   203.844 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          1.522   205.367    heartbeat_inst/clk_5MHz
    SLICE_X0Y3           FDRE                                         r  heartbeat_inst/counter_reg[12]/C
                         clock pessimism              0.298   205.665    
                         clock uncertainty           -0.200   205.465    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.429   205.036    heartbeat_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        205.036    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                195.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 clk_mmcm_inst/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_mmcm_inst/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366     1.255    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020     1.275 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     1.548    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  clk_mmcm_inst/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     1.745    clk_mmcm_inst/inst/seq_reg2[0]
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407     1.374    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043     1.417 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     1.915    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.367     1.548    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.075     1.623    clk_mmcm_inst/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clk_mmcm_inst/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_mmcm_inst/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366     1.255    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020     1.275 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     1.548    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128     1.676 r  clk_mmcm_inst/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.731    clk_mmcm_inst/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407     1.374    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043     1.417 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     1.915    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.367     1.548    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006     1.542    clk_mmcm_inst/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 clk_mmcm_inst/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_mmcm_inst/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366     1.255    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020     1.275 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     1.548    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128     1.676 r  clk_mmcm_inst/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     1.795    clk_mmcm_inst/inst/seq_reg2[1]
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407     1.374    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043     1.417 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     1.915    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.367     1.548    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.017     1.565    clk_mmcm_inst/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clk_mmcm_inst/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_mmcm_inst/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366     1.255    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020     1.275 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     1.548    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  clk_mmcm_inst/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.170     1.859    clk_mmcm_inst/inst/seq_reg2[3]
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407     1.374    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043     1.417 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498     1.915    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.367     1.548    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.076     1.624    clk_mmcm_inst/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_mmcm_inst/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_mmcm_inst/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366     1.255    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020     1.275 r  clk_mmcm_inst/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273     1.548    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm_en_clk
    SLICE_X35Y50         FDRE                                         r  clk_mmcm_inst/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  clk_mmcm_inst/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.161     1.850    clk_mmcm_inst/inst/seq_reg2[7]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clk_mmcm_inst/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  clk_mmcm_inst/inst/clkout2_buf/I0
                         clock pessimism             -0.078     1.419    
    BUFGCTRL_X0Y17       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.578    clk_mmcm_inst/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.597     1.997    heartbeat_inst/clk_5MHz
    SLICE_X0Y3           FDRE                                         r  heartbeat_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     2.138 r  heartbeat_inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     2.271    heartbeat_inst/counter[11]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.382 r  heartbeat_inst/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.382    heartbeat_inst/plusOp_carry__1_n_5
    SLICE_X0Y3           FDRE                                         r  heartbeat_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.868     2.393    heartbeat_inst/clk_5MHz
    SLICE_X0Y3           FDRE                                         r  heartbeat_inst/counter_reg[11]/C
                         clock pessimism             -0.396     1.997    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     2.102    heartbeat_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.597     1.997    heartbeat_inst/clk_5MHz
    SLICE_X0Y4           FDRE                                         r  heartbeat_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     2.138 r  heartbeat_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     2.271    heartbeat_inst/counter[15]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.382 r  heartbeat_inst/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.382    heartbeat_inst/plusOp_carry__2_n_5
    SLICE_X0Y4           FDRE                                         r  heartbeat_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.868     2.393    heartbeat_inst/clk_5MHz
    SLICE_X0Y4           FDRE                                         r  heartbeat_inst/counter_reg[15]/C
                         clock pessimism             -0.396     1.997    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     2.102    heartbeat_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.597     1.997    heartbeat_inst/clk_5MHz
    SLICE_X0Y5           FDRE                                         r  heartbeat_inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     2.138 r  heartbeat_inst/counter_reg[19]/Q
                         net (fo=2, routed)           0.133     2.271    heartbeat_inst/counter[19]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.382 r  heartbeat_inst/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.382    heartbeat_inst/plusOp_carry__3_n_5
    SLICE_X0Y5           FDRE                                         r  heartbeat_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.868     2.393    heartbeat_inst/clk_5MHz
    SLICE_X0Y5           FDRE                                         r  heartbeat_inst/counter_reg[19]/C
                         clock pessimism             -0.396     1.997    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     2.102    heartbeat_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.597     1.997    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     2.138 r  heartbeat_inst/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     2.271    heartbeat_inst/counter[23]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.382 r  heartbeat_inst/plusOp_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.382    heartbeat_inst/plusOp_carry__4_n_5
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.868     2.393    heartbeat_inst/clk_5MHz
    SLICE_X0Y6           FDRE                                         r  heartbeat_inst/counter_reg[23]/C
                         clock pessimism             -0.396     1.997    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     2.102    heartbeat_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 heartbeat_inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            heartbeat_inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_mmcm  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_mmcm rise@0.000ns - clk_5MHz_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.838    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.889 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486     1.375    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.401 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.596     1.996    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     2.137 r  heartbeat_inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.133     2.270    heartbeat_inst/counter[27]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.381 r  heartbeat_inst/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.381    heartbeat_inst/plusOp_carry__5_n_5
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_inst/inst/clk_in1_p
    K4                   IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  clk_mmcm_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    clk_mmcm_inst/inst/clk_in1_clk_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.967 r  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530     1.497    clk_mmcm_inst/inst/clk_5MHz_clk_mmcm
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.526 r  clk_mmcm_inst/inst/clkout2_buf/O
                         net (fo=33, routed)          0.867     2.392    heartbeat_inst/clk_5MHz
    SLICE_X0Y7           FDRE                                         r  heartbeat_inst/counter_reg[27]/C
                         clock pessimism             -0.396     1.996    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     2.101    heartbeat_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_mmcm
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         200.000     197.845    BUFGCTRL_X0Y17   clk_mmcm_inst/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         200.000     197.845    BUFHCE_X0Y13     clk_mmcm_inst/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y3       heartbeat_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y3       heartbeat_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y3       heartbeat_inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y3       heartbeat_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y3       heartbeat_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X35Y50     clk_mmcm_inst/inst/seq_reg2_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mmcm
  To Clock:  clkfbout_clk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mmcm
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  clk_mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okHostClk

Setup :            0  Failing Endpoints,  Worst Slack        6.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_out[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        5.693ns  (logic 4.025ns (70.696%)  route 1.668ns (29.304%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.900ns
  Clock Path Skew:        0.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( -0.586 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.627    -0.586    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X1Y31          FDRE                                         r  okHost_inst/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.130 r  okHost_inst/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/Q
                         net (fo=1, routed)           1.668     1.539    okHost_inst/okCH[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.569     5.108 r  okHost_inst/obuf0/O
                         net (fo=0)                   0.000     5.108    hi_out[0]
    Y21                                                               r  hi_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -8.900    11.796    
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -5.108    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 okHost_inst/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.147ns  (logic 4.146ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( -0.540 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.673    -0.540    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.552     0.012 f  okHost_inst/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001     0.013    okHost_inst/delays[3].iobf0/T
    AA21                 OBUFT (TriStatE_obuft_T_O)
                                                      3.594     3.607 r  okHost_inst/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.607    hi_inout[3]
    AA21                                                              r  hi_inout[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  7.889    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 okHost_inst/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.154ns  (logic 4.153ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( -0.547 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.666    -0.547    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y29         FDRE                                         r  okHost_inst/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.552     0.005 f  okHost_inst/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001     0.006    okHost_inst/delays[0].iobf0/T
    AB22                 OBUFT (TriStatE_obuft_T_O)
                                                      3.601     3.607 r  okHost_inst/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.607    hi_inout[0]
    AB22                                                              r  hi_inout[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  7.889    

Slack (MET) :             7.893ns  (required time - arrival time)
  Source:                 okHost_inst/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.150ns  (logic 4.149ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( -0.547 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.666    -0.547    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.552     0.005 f  okHost_inst/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001     0.006    okHost_inst/delays[1].iobf0/T
    AB21                 OBUFT (TriStatE_obuft_T_O)
                                                      3.597     3.603 r  okHost_inst/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.603    hi_inout[1]
    AB21                                                              r  hi_inout[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.603    
  -------------------------------------------------------------------
                         slack                                  7.893    

Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 okHost_inst/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.138ns  (logic 4.137ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.801ns = ( -0.540 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.673    -0.540    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.552     0.012 f  okHost_inst/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001     0.013    okHost_inst/delays[4].iobf0/T
    AA20                 OBUFT (TriStatE_obuft_T_O)
                                                      3.585     3.598 r  okHost_inst/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.598    hi_inout[4]
    AA20                                                              r  hi_inout[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 okHost_inst/delays[2].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[2]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.138ns  (logic 4.137ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( -0.542 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.671    -0.542    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y31         FDRE (Prop_fdre_C_Q)         0.552     0.010 f  okHost_inst/delays[2].fdreout1/Q
                         net (fo=1, routed)           0.001     0.011    okHost_inst/delays[2].iobf0/T
    Y22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.585     3.595 r  okHost_inst/delays[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.595    hi_inout[2]
    Y22                                                               r  hi_inout[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.901ns  (required time - arrival time)
  Source:                 okHost_inst/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.134ns  (logic 4.133ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( -0.539 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.674    -0.539    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.552     0.013 f  okHost_inst/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001     0.014    okHost_inst/delays[6].iobf0/T
    W21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581     3.595 r  okHost_inst/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.595    hi_inout[6]
    W21                                                               r  hi_inout[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  7.901    

Slack (MET) :             7.903ns  (required time - arrival time)
  Source:                 okHost_inst/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.132ns  (logic 4.131ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.800ns = ( -0.539 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.674    -0.539    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.552     0.013 f  okHost_inst/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001     0.014    okHost_inst/delays[5].iobf0/T
    W22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.579     3.593 r  okHost_inst/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.593    hi_inout[5]
    W22                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 okHost_inst/delays[15].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[15]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.115ns  (logic 4.114ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( -0.533 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.680    -0.533    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y48         FDRE                                         r  okHost_inst/delays[15].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         FDRE (Prop_fdre_C_Q)         0.552     0.019 f  okHost_inst/delays[15].fdreout1/Q
                         net (fo=1, routed)           0.001     0.020    okHost_inst/delays[15].iobf0/T
    P22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.562     3.582 r  okHost_inst/delays[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.582    hi_inout[15]
    P22                                                               r  hi_inout[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 okHost_inst/delays[14].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[14]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.115ns  (logic 4.114ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.794ns = ( -0.533 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.680    -0.533    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y47         FDRE                                         r  okHost_inst/delays[14].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y47         FDRE (Prop_fdre_C_Q)         0.552     0.019 f  okHost_inst/delays[14].fdreout1/Q
                         net (fo=1, routed)           0.001     0.020    okHost_inst/delays[14].iobf0/T
    R22                  OBUFT (TriStatE_obuft_T_O)
                                                      3.562     3.581 r  okHost_inst/delays[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.581    hi_inout[14]
    R22                                                               r  hi_inout[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  7.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.781ns  (arrival time - required time)
  Source:                 okHost_inst/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.582    -0.302    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y29         FDRE                                         r  okHost_inst/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.192    -0.110 r  okHost_inst/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.109    okHost_inst/delays[0].iobf0/T
    AB22                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.715 r  okHost_inst/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.715    hi_inout[0]
    AB22                                                              r  hi_inout[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  9.781    

Slack (MET) :             9.781ns  (arrival time - required time)
  Source:                 okHost_inst/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.562ns = ( -0.302 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.582    -0.302    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.192    -0.110 r  okHost_inst/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.109    okHost_inst/delays[1].iobf0/T
    AB21                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.715 r  okHost_inst/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.715    hi_inout[1]
    AB21                                                              r  hi_inout[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  9.781    

Slack (MET) :             9.783ns  (arrival time - required time)
  Source:                 okHost_inst/delays[2].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[2]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.560ns = ( -0.300 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.584    -0.300    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y31         FDRE (Prop_fdre_C_Q)         0.192    -0.108 r  okHost_inst/delays[2].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.107    okHost_inst/delays[2].iobf0/T
    Y22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.717 r  okHost_inst/delays[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.717    hi_inout[2]
    Y22                                                               r  hi_inout[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  9.783    

Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 okHost_inst/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.192    -0.107 r  okHost_inst/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.106    okHost_inst/delays[3].iobf0/T
    AA21                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.718 r  okHost_inst/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.718    hi_inout[3]
    AA21                                                              r  hi_inout[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 okHost_inst/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.192    -0.107 r  okHost_inst/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.106    okHost_inst/delays[4].iobf0/T
    AA20                 OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.718 r  okHost_inst/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.718    hi_inout[4]
    AA20                                                              r  hi_inout[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 okHost_inst/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.192    -0.107 r  okHost_inst/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.106    okHost_inst/delays[5].iobf0/T
    W22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.718 r  okHost_inst/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.718    hi_inout[5]
    W22                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.784ns  (arrival time - required time)
  Source:                 okHost_inst/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.559ns = ( -0.299 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.585    -0.299    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.192    -0.107 r  okHost_inst/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.106    okHost_inst/delays[6].iobf0/T
    W21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.718 r  okHost_inst/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.718    hi_inout[6]
    W21                                                               r  hi_inout[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  9.784    

Slack (MET) :             9.786ns  (arrival time - required time)
  Source:                 okHost_inst/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.557ns = ( -0.297 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.587    -0.297    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.192    -0.105 r  okHost_inst/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.104    okHost_inst/delays[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.720 r  okHost_inst/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.720    hi_inout[10]
    U21                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  9.786    

Slack (MET) :             9.786ns  (arrival time - required time)
  Source:                 okHost_inst/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.557ns = ( -0.297 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.587    -0.297    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y42         FDRE                                         r  okHost_inst/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.192    -0.105 r  okHost_inst/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.104    okHost_inst/delays[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.720 r  okHost_inst/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.720    hi_inout[11]
    T21                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  9.786    

Slack (MET) :             9.786ns  (arrival time - required time)
  Source:                 okHost_inst/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.557ns = ( -0.297 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.587    -0.297    okHost_inst/mmcm0_0[0]
    OLOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.192    -0.105 r  okHost_inst/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.104    okHost_inst/delays[7].iobf0/T
    T20                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.720 r  okHost_inst/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.720    hi_inout[7]
    T20                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  9.786    





---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 hi_inout[0]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[0].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 1.531ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( -1.173 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB22                                              0.000    11.000 r  hi_inout[0] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.531    12.531 r  okHost_inst/delays[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.531    okHost_inst/iobf0_hi_datain_0
    ILOGIC_X0Y29         FDRE                                         r  okHost_inst/delays[0].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.523    19.657    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y29         FDRE                                         r  okHost_inst/delays[0].fdrein0/C
                         clock pessimism              0.000    19.657    
                         clock uncertainty           -0.134    19.523    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011    19.512    okHost_inst/delays[0].fdrein0
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                  6.980    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( -1.173 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AB21                                              0.000    11.000 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.527    12.527 r  okHost_inst/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.527    okHost_inst/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.523    19.657    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdrein0/C
                         clock pessimism              0.000    19.657    
                         clock uncertainty           -0.134    19.523    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011    19.512    okHost_inst/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 1.524ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( -1.167 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA21                                              0.000    11.000 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.524    12.524 r  okHost_inst/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.524    okHost_inst/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.529    19.663    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdrein0/C
                         clock pessimism              0.000    19.663    
                         clock uncertainty           -0.134    19.529    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011    19.518    okHost_inst/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                         19.518    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 1.514ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( -1.169 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    Y22                                               0.000    11.000 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.514    12.514 r  okHost_inst/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.514    okHost_inst/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.527    19.661    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdrein0/C
                         clock pessimism              0.000    19.661    
                         clock uncertainty           -0.134    19.527    
    ILOGIC_X0Y31         FDRE (Setup_fdre_C_D)       -0.011    19.516    okHost_inst/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                         19.516    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 1.515ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( -1.167 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    AA20                                              0.000    11.000 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.515    12.515 r  okHost_inst/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.515    okHost_inst/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.529    19.663    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdrein0/C
                         clock pessimism              0.000    19.663    
                         clock uncertainty           -0.134    19.529    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011    19.518    okHost_inst/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                         19.518    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( -1.166 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W21                                               0.000    11.000 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.511    12.511 r  okHost_inst/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.511    okHost_inst/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.530    19.664    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdrein0/C
                         clock pessimism              0.000    19.664    
                         clock uncertainty           -0.134    19.530    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011    19.519    okHost_inst/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                         19.519    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 1.509ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( -1.166 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    W22                                               0.000    11.000 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.509    12.509 r  okHost_inst/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.509    okHost_inst/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.530    19.664    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdrein0/C
                         clock pessimism              0.000    19.664    
                         clock uncertainty           -0.134    19.530    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011    19.519    okHost_inst/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                         19.519    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 1.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( -1.163 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    U21                                               0.000    11.000 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         1.490    12.490 r  okHost_inst/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.490    okHost_inst/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.533    19.667    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdrein0/C
                         clock pessimism              0.000    19.667    
                         clock uncertainty           -0.134    19.533    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011    19.522    okHost_inst/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                         19.522    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 1.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( -1.163 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    T20                                               0.000    11.000 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         1.488    12.488 r  okHost_inst/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.488    okHost_inst/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.533    19.667    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdrein0/C
                         clock pessimism              0.000    19.667    
                         clock uncertainty           -0.134    19.533    
    ILOGIC_X0Y37         FDRE (Setup_fdre_C_D)       -0.011    19.522    okHost_inst/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                         19.522    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 1.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( -1.163 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    R19                                               0.000    11.000 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHost_inst/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         1.485    12.485 r  okHost_inst/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.485    okHost_inst/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.533    19.667    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdrein0/C
                         clock pessimism              0.000    19.667    
                         clock uncertainty           -0.134    19.533    
    ILOGIC_X0Y39         FDRE (Setup_fdre_C_D)       -0.011    19.522    okHost_inst/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                         19.522    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                  7.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 hi_inout[9]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[9].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.252ns  (logic 0.252ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P19                                               0.000    20.830 r  hi_inout[9] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 r  okHost_inst/delays[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.082    okHost_inst/iobf0_hi_datain_9
    ILOGIC_X0Y40         FDRE                                         r  okHost_inst/delays[9].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y40         FDRE                                         r  okHost_inst/delays[9].fdrein0/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.068    20.500    okHost_inst/delays[9].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.500    
                         arrival time                          21.082    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.252ns  (logic 0.252ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    R19                                               0.000    20.830 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.252    21.082 r  okHost_inst/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.082    okHost_inst/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y39         FDRE                                         r  okHost_inst/delays[8].fdrein0/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.068    20.500    okHost_inst/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.500    
                         arrival time                          21.082    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.256ns  (logic 0.256ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    T20                                               0.000    20.830 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         0.256    21.086 r  okHost_inst/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.086    okHost_inst/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y37         FDRE                                         r  okHost_inst/delays[7].fdrein0/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    ILOGIC_X0Y37         FDRE (Hold_fdre_C_D)         0.068    20.500    okHost_inst/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.500    
                         arrival time                          21.086    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.258ns  (logic 0.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    U21                                               0.000    20.830 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.258    21.088 r  okHost_inst/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.088    okHost_inst/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y41         FDRE                                         r  okHost_inst/delays[10].fdrein0/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.068    20.500    okHost_inst/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.500    
                         arrival time                          21.088    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.277ns  (logic 0.277ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W22                                               0.000    20.830 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         0.277    21.107 r  okHost_inst/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.107    okHost_inst/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    20.296    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y35         FDRE                                         r  okHost_inst/delays[5].fdrein0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty            0.134    20.430    
    ILOGIC_X0Y35         FDRE (Hold_fdre_C_D)         0.068    20.498    okHost_inst/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.498    
                         arrival time                          21.107    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.279ns  (logic 0.279ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    W21                                               0.000    20.830 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.279    21.109 r  okHost_inst/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.109    okHost_inst/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    20.296    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y36         FDRE                                         r  okHost_inst/delays[6].fdrein0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty            0.134    20.430    
    ILOGIC_X0Y36         FDRE (Hold_fdre_C_D)         0.068    20.498    okHost_inst/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.498    
                         arrival time                          21.109    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.283ns  (logic 0.283ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA20                                              0.000    20.830 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         0.283    21.113 r  okHost_inst/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.113    okHost_inst/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    20.296    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y34         FDRE                                         r  okHost_inst/delays[4].fdrein0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty            0.134    20.430    
    ILOGIC_X0Y34         FDRE (Hold_fdre_C_D)         0.068    20.498    okHost_inst/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.498    
                         arrival time                          21.113    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.282ns  (logic 0.282ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns = ( -0.536 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    Y22                                               0.000    20.830 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         0.282    21.112 r  okHost_inst/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.112    okHost_inst/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.855    20.294    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y31         FDRE                                         r  okHost_inst/delays[2].fdrein0/C
                         clock pessimism              0.000    20.294    
                         clock uncertainty            0.134    20.428    
    ILOGIC_X0Y31         FDRE (Hold_fdre_C_D)         0.068    20.496    okHost_inst/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.496    
                         arrival time                          21.112    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.292ns  (logic 0.292ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( -0.534 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AA21                                              0.000    20.830 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         0.292    21.122 r  okHost_inst/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.122    okHost_inst/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.857    20.296    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y33         FDRE                                         r  okHost_inst/delays[3].fdrein0/C
                         clock pessimism              0.000    20.296    
                         clock uncertainty            0.134    20.430    
    ILOGIC_X0Y33         FDRE (Hold_fdre_C_D)         0.068    20.498    okHost_inst/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.498    
                         arrival time                          21.122    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.294ns  (logic 0.294ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( -0.538 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB21                                              0.000    20.830 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHost_inst/delays[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         0.294    21.124 r  okHost_inst/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.124    okHost_inst/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.853    20.292    okHost_inst/mmcm0_0[0]
    ILOGIC_X0Y30         FDRE                                         r  okHost_inst/delays[1].fdrein0/C
                         clock pessimism              0.000    20.292    
                         clock uncertainty            0.134    20.426    
    ILOGIC_X0Y30         FDRE (Hold_fdre_C_D)         0.068    20.494    okHost_inst/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.494    
                         arrival time                          21.124    
  -------------------------------------------------------------------
                         slack                                  0.630    





---------------------------------------------------------------------------------------------------
From Clock:  clk_20MHz_clk_mmcm
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       48.674ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.674ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.921%)  route 0.631ns (60.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.631     1.050    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[13]
    SLICE_X5Y30          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X5Y30          FDRE (Setup_fdre_C_D)       -0.276    49.724    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                         49.724    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 48.674    

Slack (MET) :             48.695ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.459%)  route 0.643ns (60.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.643     1.062    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y28          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)       -0.243    49.757    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         49.757    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 48.695    

Slack (MET) :             48.776ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.611%)  route 0.588ns (58.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.588     1.007    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X6Y30          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)       -0.217    49.783    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         49.783    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 48.776    

Slack (MET) :             48.780ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (44.027%)  route 0.533ns (55.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.533     0.952    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X7Y29          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)       -0.268    49.732    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         49.732    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                 48.780    

Slack (MET) :             48.781ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.949ns  (logic 0.419ns (44.136%)  route 0.530ns (55.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.530     0.949    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y27          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)       -0.270    49.730    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         49.730    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 48.781    

Slack (MET) :             48.791ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.991ns  (logic 0.419ns (42.267%)  route 0.572ns (57.733%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.572     0.991    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X8Y28          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)       -0.218    49.782    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         49.782    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 48.791    

Slack (MET) :             48.823ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.145%)  route 0.626ns (57.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.626     1.082    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X7Y29          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)       -0.095    49.905    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         49.905    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 48.823    

Slack (MET) :             48.855ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.288%)  route 0.597ns (56.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.597     1.053    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X9Y27          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)       -0.092    49.908    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         49.908    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 48.855    

Slack (MET) :             48.879ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.473%)  route 0.618ns (57.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.618     1.074    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X8Y28          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)       -0.047    49.953    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         49.953    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                 48.879    

Slack (MET) :             48.896ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.059ns  (logic 0.456ns (43.059%)  route 0.603ns (56.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.603     1.059    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X6Y30          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)       -0.045    49.955    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         49.955    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                 48.896    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  clk_20MHz_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       19.460ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.460ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.143ns  (logic 0.478ns (41.834%)  route 0.665ns (58.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.665     1.143    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X6Y31          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)       -0.227    20.603    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         20.603    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                 19.460    

Slack (MET) :             19.499ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.813%)  route 0.589ns (55.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.589     1.067    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X9Y26          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.264    20.566    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.566    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 19.499    

Slack (MET) :             19.565ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.108%)  route 0.626ns (59.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.626     1.045    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X6Y31          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)       -0.220    20.610    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         20.610    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 19.565    

Slack (MET) :             19.629ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.835%)  route 0.588ns (53.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.588     1.106    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X7Y30          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)       -0.095    20.735    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         20.735    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 19.629    

Slack (MET) :             19.655ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.080ns  (logic 0.518ns (47.966%)  route 0.562ns (52.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.562     1.080    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X9Y26          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)       -0.095    20.735    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.735    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                 19.655    

Slack (MET) :             19.701ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.034ns  (logic 0.456ns (44.082%)  route 0.578ns (55.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.578     1.034    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X11Y29         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)       -0.095    20.735    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.735    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                 19.701    

Slack (MET) :             19.706ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.437     0.856    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X9Y31          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.268    20.562    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                         20.562    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 19.706    

Slack (MET) :             19.715ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.893ns  (logic 0.419ns (46.916%)  route 0.474ns (53.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.474     0.893    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X10Y27         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.222    20.608    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.608    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                 19.715    

Slack (MET) :             19.717ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.797%)  route 0.562ns (55.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.562     1.018    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X9Y31          FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.095    20.735    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         20.735    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 19.717    

Slack (MET) :             19.733ns  (required time - arrival time)
  Source:                 fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_20MHz_clk_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_20MHz_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.879ns  (logic 0.419ns (47.646%)  route 0.460ns (52.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27                                       0.000     0.000 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.460     0.879    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X10Y27         FDRE                                         r  fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.218    20.612    fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         20.612    
                         arrival time                          -0.879    
  -------------------------------------------------------------------
                         slack                                 19.733    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       17.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.344ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.934ns  (logic 0.642ns (21.878%)  route 2.292ns (78.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 19.576 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( -0.595 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.618    -0.595    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y25          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.077 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.984     0.908    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.032 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.308     2.340    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X15Y32         FDCE                                         f  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.442    19.576    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y32         FDCE                                         r  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/C
                         clock pessimism              0.563    20.139    
                         clock uncertainty           -0.050    20.089    
    SLICE_X15Y32         FDCE (Recov_fdce_C_CLR)     -0.405    19.684    okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]
  -------------------------------------------------------------------
                         required time                         19.684    
                         arrival time                          -2.340    
  -------------------------------------------------------------------
                         slack                                 17.344    

Slack (MET) :             17.344ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.934ns  (logic 0.642ns (21.878%)  route 2.292ns (78.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 19.576 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( -0.595 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.618    -0.595    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y25          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.077 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.984     0.908    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.032 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.308     2.340    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X15Y32         FDCE                                         f  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.442    19.576    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y32         FDCE                                         r  okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/C
                         clock pessimism              0.563    20.139    
                         clock uncertainty           -0.050    20.089    
    SLICE_X15Y32         FDCE (Recov_fdce_C_CLR)     -0.405    19.684    okHost_inst/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]
  -------------------------------------------------------------------
                         required time                         19.684    
                         arrival time                          -2.340    
  -------------------------------------------------------------------
                         slack                                 17.344    

Slack (MET) :             17.359ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.918ns  (logic 0.642ns (22.001%)  route 2.276ns (77.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( -0.595 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.618    -0.595    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y25          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.077 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.984     0.908    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.032 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.292     2.323    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y31         FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y31         FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]/C
                         clock pessimism              0.563    20.137    
                         clock uncertainty           -0.050    20.087    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.405    19.682    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[24]
  -------------------------------------------------------------------
                         required time                         19.682    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                 17.359    

Slack (MET) :             17.359ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.918ns  (logic 0.642ns (22.001%)  route 2.276ns (77.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( -0.595 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.618    -0.595    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y25          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.077 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.984     0.908    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.032 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.292     2.323    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y31         FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y31         FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]/C
                         clock pessimism              0.563    20.137    
                         clock uncertainty           -0.050    20.087    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.405    19.682    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[25]
  -------------------------------------------------------------------
                         required time                         19.682    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                 17.359    

Slack (MET) :             17.359ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.918ns  (logic 0.642ns (22.001%)  route 2.276ns (77.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( -0.595 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.618    -0.595    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y25          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.077 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.984     0.908    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.032 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.292     2.323    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y31         FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y31         FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]/C
                         clock pessimism              0.563    20.137    
                         clock uncertainty           -0.050    20.087    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.405    19.682    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[26]
  -------------------------------------------------------------------
                         required time                         19.682    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                 17.359    

Slack (MET) :             17.359ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.918ns  (logic 0.642ns (22.001%)  route 2.276ns (77.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.574 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( -0.595 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.618    -0.595    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y25          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.077 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.984     0.908    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.032 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.292     2.323    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y31         FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.440    19.574    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y31         FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]/C
                         clock pessimism              0.563    20.137    
                         clock uncertainty           -0.050    20.087    
    SLICE_X13Y31         FDCE (Recov_fdce_C_CLR)     -0.405    19.682    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[27]
  -------------------------------------------------------------------
                         required time                         19.682    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                 17.359    

Slack (MET) :             17.360ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 0.642ns (22.018%)  route 2.274ns (77.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 19.573 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( -0.595 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.618    -0.595    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y25          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.077 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.984     0.908    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.032 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.289     2.321    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y30         FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.439    19.573    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y30         FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]/C
                         clock pessimism              0.563    20.136    
                         clock uncertainty           -0.050    20.086    
    SLICE_X13Y30         FDCE (Recov_fdce_C_CLR)     -0.405    19.681    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[20]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 17.360    

Slack (MET) :             17.360ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 0.642ns (22.018%)  route 2.274ns (77.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 19.573 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( -0.595 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.618    -0.595    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y25          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.077 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.984     0.908    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.032 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.289     2.321    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y30         FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.439    19.573    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y30         FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]/C
                         clock pessimism              0.563    20.136    
                         clock uncertainty           -0.050    20.086    
    SLICE_X13Y30         FDCE (Recov_fdce_C_CLR)     -0.405    19.681    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[21]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 17.360    

Slack (MET) :             17.360ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 0.642ns (22.018%)  route 2.274ns (77.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 19.573 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( -0.595 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.618    -0.595    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y25          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.077 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.984     0.908    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.032 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.289     2.321    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y30         FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.439    19.573    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y30         FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]/C
                         clock pessimism              0.563    20.136    
                         clock uncertainty           -0.050    20.086    
    SLICE_X13Y30         FDCE (Recov_fdce_C_CLR)     -0.405    19.681    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[22]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 17.360    

Slack (MET) :             17.360ns  (required time - arrival time)
  Source:                 okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        2.916ns  (logic 0.642ns (22.018%)  route 2.274ns (77.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 19.573 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( -0.595 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.756 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     2.989    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.975 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.309    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.213 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.618    -0.595    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X2Y25          FDRE                                         r  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518    -0.077 f  okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.984     0.908    okHost_inst/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.124     1.032 f  okHost_inst/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.289     2.321    okHost_inst/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X13Y30         FDCE                                         f  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.439    19.573    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X13Y30         FDCE                                         r  okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]/C
                         clock pessimism              0.563    20.136    
                         clock uncertainty           -0.050    20.086    
    SLICE_X13Y30         FDCE (Recov_fdce_C_CLR)     -0.405    19.681    okHost_inst/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[23]
  -------------------------------------------------------------------
                         required time                         19.681    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                 17.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.633%)  route 0.173ns (51.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y13         FDRE                                         r  okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.158 f  okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=4, routed)           0.173     0.015    okHost_inst/core0/core0/a0/cb0/U0/l62a5479e7989ce7f4d5507c695cc69cf
    SLICE_X11Y13         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y13         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.273    -0.287    
    SLICE_X11Y13         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.382    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.633%)  route 0.173ns (51.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y13         FDRE                                         r  okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.158 f  okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=4, routed)           0.173     0.015    okHost_inst/core0/core0/a0/cb0/U0/l62a5479e7989ce7f4d5507c695cc69cf
    SLICE_X11Y13         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y13         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.273    -0.287    
    SLICE_X11Y13         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.382    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.633%)  route 0.173ns (51.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y13         FDRE                                         r  okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.158 f  okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=4, routed)           0.173     0.015    okHost_inst/core0/core0/a0/cb0/U0/l62a5479e7989ce7f4d5507c695cc69cf
    SLICE_X11Y13         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y13         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.273    -0.287    
    SLICE_X11Y13         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.382    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.633%)  route 0.173ns (51.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns = ( -0.560 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X12Y13         FDRE                                         r  okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.158 f  okHost_inst/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q
                         net (fo=4, routed)           0.173     0.015    okHost_inst/core0/core0/a0/cb0/U0/l62a5479e7989ce7f4d5507c695cc69cf
    SLICE_X11Y13         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.831    -0.560    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y13         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.273    -0.287    
    SLICE_X11Y13         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.382    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.279%)  route 0.198ns (54.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( -0.555 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( -0.319 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.565    -0.319    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y7           FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDPE (Prop_fdpe_C_Q)         0.164    -0.155 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.198     0.043    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
    SLICE_X8Y5           FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.836    -0.555    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y5           FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.253    -0.302    
    SLICE_X8Y5           FDCE (Remov_fdce_C_CLR)     -0.067    -0.369    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.239%)  route 0.175ns (57.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns = ( -0.561 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( -0.322 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.562    -0.322    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y13         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDPE (Prop_fdpe_C_Q)         0.128    -0.194 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.175    -0.019    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X10Y15         FDPE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.830    -0.561    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y15         FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.253    -0.308    
    SLICE_X10Y15         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.433    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.153%)  route 0.225ns (57.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( -0.555 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( -0.320 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.564    -0.320    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y10          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDPE (Prop_fdpe_C_Q)         0.164    -0.156 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.225     0.069    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]
    SLICE_X10Y4          FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.836    -0.555    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y4          FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.273    -0.282    
    SLICE_X10Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.349    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.153%)  route 0.225ns (57.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( -0.555 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( -0.320 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.564    -0.320    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y10          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDPE (Prop_fdpe_C_Q)         0.164    -0.156 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.225     0.069    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]
    SLICE_X10Y4          FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.836    -0.555    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y4          FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.273    -0.282    
    SLICE_X10Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.349    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.153%)  route 0.225ns (57.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( -0.555 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( -0.320 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.564    -0.320    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y10          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDPE (Prop_fdpe_C_Q)         0.164    -0.156 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.225     0.069    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]
    SLICE_X10Y4          FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.836    -0.555    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y4          FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.273    -0.282    
    SLICE_X10Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.349    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.153%)  route 0.225ns (57.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( -0.555 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( -0.320 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.524 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.964    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.398 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.910    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.883 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.564    -0.320    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y10          FDPE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDPE (Prop_fdpe_C_Q)         0.164    -0.156 f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.225     0.069    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]
    SLICE_X10Y4          FDCE                                         f  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    Y18                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.712 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.192    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.953 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.420    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.391 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.836    -0.555    okHost_inst/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y4          FDCE                                         r  okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.273    -0.282    
    SLICE_X10Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.349    okHost_inst/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.418    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.623ns (29.854%)  route 3.813ns (70.146%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( -1.249 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.934    10.132    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.124    10.256 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.879    12.135    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y38         FDCE                                         f  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.447    19.581    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y38         FDCE                                         r  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/C
                         clock pessimism              0.000    19.581    
                         clock uncertainty           -0.134    19.447    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.361    19.086    okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]
  -------------------------------------------------------------------
                         required time                         19.086    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.623ns (29.854%)  route 3.813ns (70.146%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( -1.249 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.934    10.132    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.124    10.256 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.879    12.135    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y38         FDPE                                         f  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.447    19.581    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y38         FDPE                                         r  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/C
                         clock pessimism              0.000    19.581    
                         clock uncertainty           -0.134    19.447    
    SLICE_X14Y38         FDPE (Recov_fdpe_C_PRE)     -0.361    19.086    okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]
  -------------------------------------------------------------------
                         required time                         19.086    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.623ns (29.854%)  route 3.813ns (70.146%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( -1.249 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.934    10.132    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.124    10.256 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.879    12.135    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y38         FDPE                                         f  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.447    19.581    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y38         FDPE                                         r  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/C
                         clock pessimism              0.000    19.581    
                         clock uncertainty           -0.134    19.447    
    SLICE_X14Y38         FDPE (Recov_fdpe_C_PRE)     -0.361    19.086    okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]
  -------------------------------------------------------------------
                         required time                         19.086    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.623ns (29.854%)  route 3.813ns (70.146%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( -1.249 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.934    10.132    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.124    10.256 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.879    12.135    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X15Y38         FDPE                                         f  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.447    19.581    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y38         FDPE                                         r  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/C
                         clock pessimism              0.000    19.581    
                         clock uncertainty           -0.134    19.447    
    SLICE_X15Y38         FDPE (Recov_fdpe_C_PRE)     -0.359    19.088    okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]
  -------------------------------------------------------------------
                         required time                         19.088    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.623ns (29.854%)  route 3.813ns (70.146%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( -1.249 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.934    10.132    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.124    10.256 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.879    12.135    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y38         FDCE                                         f  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.447    19.581    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y38         FDCE                                         r  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/C
                         clock pessimism              0.000    19.581    
                         clock uncertainty           -0.134    19.447    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.319    19.128    okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]
  -------------------------------------------------------------------
                         required time                         19.128    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.623ns (29.854%)  route 3.813ns (70.146%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( -1.249 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.934    10.132    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.124    10.256 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.879    12.135    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y38         FDPE                                         f  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.447    19.581    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y38         FDPE                                         r  okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]/C
                         clock pessimism              0.000    19.581    
                         clock uncertainty           -0.134    19.447    
    SLICE_X14Y38         FDPE (Recov_fdpe_C_PRE)     -0.319    19.128    okHost_inst/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]
  -------------------------------------------------------------------
                         required time                         19.128    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.623ns (30.677%)  route 3.667ns (69.323%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( -1.250 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.934    10.132    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.124    10.256 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.733    11.990    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X15Y37         FDCE                                         f  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.446    19.580    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y37         FDCE                                         r  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]/C
                         clock pessimism              0.000    19.580    
                         clock uncertainty           -0.134    19.446    
    SLICE_X15Y37         FDCE (Recov_fdce_C_CLR)     -0.405    19.041    okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[5]
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 1.623ns (30.829%)  route 3.641ns (69.171%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( -1.248 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.934    10.132    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.124    10.256 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.707    11.963    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X15Y39         FDCE                                         f  okHost_inst/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.448    19.582    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y39         FDCE                                         r  okHost_inst/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg/C
                         clock pessimism              0.000    19.582    
                         clock uncertainty           -0.134    19.448    
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    19.043    okHost_inst/core0/core0/a0/d0/ldacb858842bc61590e084bcd54c8e356_reg
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 1.623ns (30.829%)  route 3.641ns (69.171%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( -1.248 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.934    10.132    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.124    10.256 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.707    11.963    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X15Y39         FDCE                                         f  okHost_inst/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.448    19.582    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y39         FDCE                                         r  okHost_inst/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg/C
                         clock pessimism              0.000    19.582    
                         clock uncertainty           -0.134    19.448    
    SLICE_X15Y39         FDCE (Recov_fdce_C_CLR)     -0.405    19.043    okHost_inst/core0/core0/a0/d0/lec61d789983ad94d0f1db17087e3c034_reg
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 hi_in[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.623ns (30.677%)  route 3.667ns (69.323%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( -1.250 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    AA18                                              0.000     6.700 f  hi_in[7] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.499     8.199 f  hi_in_IBUF[7]_inst/O
                         net (fo=12, routed)          1.934    10.132    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[3]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.124    10.256 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          1.733    11.990    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y37         FDPE                                         f  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    22.515 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.677    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.456 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.043    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.134 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         1.446    19.580    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y37         FDPE                                         r  okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]/C
                         clock pessimism              0.000    19.580    
                         clock uncertainty           -0.134    19.446    
    SLICE_X14Y37         FDPE (Recov_fdpe_C_PRE)     -0.361    19.085    okHost_inst/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[0]
  -------------------------------------------------------------------
                         required time                         19.085    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  7.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.755ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.263ns  (logic 0.322ns (25.483%)  route 0.941ns (74.517%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( -0.535 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB20                                              0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         0.277    21.107 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          0.547    21.654    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.045    21.699 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.394    22.093    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X5Y32          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.856    20.295    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y32          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]/C
                         clock pessimism              0.000    20.295    
                         clock uncertainty            0.134    20.429    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092    20.337    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[20]
  -------------------------------------------------------------------
                         required time                        -20.337    
                         arrival time                          22.093    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.263ns  (logic 0.322ns (25.483%)  route 0.941ns (74.517%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( -0.535 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB20                                              0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         0.277    21.107 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          0.547    21.654    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.045    21.699 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.394    22.093    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X5Y32          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.856    20.295    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y32          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]/C
                         clock pessimism              0.000    20.295    
                         clock uncertainty            0.134    20.429    
    SLICE_X5Y32          FDCE (Remov_fdce_C_CLR)     -0.092    20.337    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[21]
  -------------------------------------------------------------------
                         required time                        -20.337    
                         arrival time                          22.093    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.788ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[36]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.299ns  (logic 0.322ns (24.779%)  route 0.977ns (75.221%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB20                                              0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         0.277    21.107 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          0.547    21.654    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.045    21.699 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.429    22.129    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X7Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[36]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X7Y36          FDCE (Remov_fdce_C_CLR)     -0.092    20.340    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[36]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          22.129    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.794ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[32]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.305ns  (logic 0.322ns (24.663%)  route 0.983ns (75.337%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB20                                              0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         0.277    21.107 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          0.547    21.654    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.045    21.699 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.436    22.135    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X4Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[32]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X4Y36          FDCE (Remov_fdce_C_CLR)     -0.092    20.340    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[32]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          22.135    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.794ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[33]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.305ns  (logic 0.322ns (24.663%)  route 0.983ns (75.337%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB20                                              0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         0.277    21.107 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          0.547    21.654    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.045    21.699 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.436    22.135    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X4Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[33]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X4Y36          FDCE (Remov_fdce_C_CLR)     -0.092    20.340    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[33]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          22.135    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.794ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[34]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.305ns  (logic 0.322ns (24.663%)  route 0.983ns (75.337%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB20                                              0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         0.277    21.107 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          0.547    21.654    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.045    21.699 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.436    22.135    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X4Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[34]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X4Y36          FDCE (Remov_fdce_C_CLR)     -0.092    20.340    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[34]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          22.135    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.794ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[35]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.305ns  (logic 0.322ns (24.663%)  route 0.983ns (75.337%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB20                                              0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         0.277    21.107 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          0.547    21.654    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.045    21.699 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.436    22.135    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X4Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[35]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X4Y36          FDCE (Remov_fdce_C_CLR)     -0.092    20.340    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[35]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          22.135    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.794ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[43]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.305ns  (logic 0.322ns (24.663%)  route 0.983ns (75.337%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB20                                              0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         0.277    21.107 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          0.547    21.654    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.045    21.699 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.436    22.135    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X4Y36          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.859    20.298    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y36          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[43]/C
                         clock pessimism              0.000    20.298    
                         clock uncertainty            0.134    20.432    
    SLICE_X4Y36          FDCE (Remov_fdce_C_CLR)     -0.092    20.340    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[43]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          22.135    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.361ns  (logic 0.322ns (23.646%)  route 1.039ns (76.354%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( -0.533 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB20                                              0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         0.277    21.107 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          0.547    21.654    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.045    21.699 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.492    22.191    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X4Y34          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.858    20.297    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y34          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]/C
                         clock pessimism              0.000    20.297    
                         clock uncertainty            0.134    20.431    
    SLICE_X4Y34          FDCE (Remov_fdce_C_CLR)     -0.092    20.339    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[22]
  -------------------------------------------------------------------
                         required time                        -20.339    
                         arrival time                          22.191    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 hi_in[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[44]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.361ns  (logic 0.322ns (23.646%)  route 1.039ns (76.354%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( -0.533 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    AB20                                              0.000    20.830 f  hi_in[5] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[5]
    AB20                 IBUF (Prop_ibuf_I_O)         0.277    21.107 f  hi_in_IBUF[5]_inst/O
                         net (fo=13, routed)          0.547    21.654    okHost_inst/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[1]
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.045    21.699 f  okHost_inst/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          0.492    22.191    okHost_inst/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X4Y34          FDCE                                         f  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    Y18                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHost_inst/hi_in[0]
    Y18                  IBUF (Prop_ibuf_I_O)         0.452    21.542 r  okHost_inst/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.022    okHost_inst/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.877 r  okHost_inst/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.410    okHost_inst/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.439 r  okHost_inst/mmcm0_bufg/O
                         net (fo=711, routed)         0.858    20.297    okHost_inst/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y34          FDCE                                         r  okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[44]/C
                         clock pessimism              0.000    20.297    
                         clock uncertainty            0.134    20.431    
    SLICE_X4Y34          FDCE (Remov_fdce_C_CLR)     -0.092    20.339    okHost_inst/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[44]
  -------------------------------------------------------------------
                         required time                        -20.339    
                         arrival time                          22.191    
  -------------------------------------------------------------------
                         slack                                  1.852    





