// Seed: 70868867
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3
    , id_5,
    input logic id_4
);
  logic id_6;
  logic id_7;
  type_0 id_8 (
      1,
      1,
      id_9,
      1,
      id_4,
      1,
      1'h0
  );
  type_18(
      id_5, 1'd0 !== id_2, id_3
  );
  logic id_10 = 1;
  assign id_9 = 1;
  type_20 id_11 (
      .id_0 (id_6),
      .id_1 (id_3),
      .id_2 (1),
      .id_3 (id_0),
      .id_4 (1),
      .id_5 (id_1 - 1),
      .id_6 (1),
      .id_7 (1),
      .id_8 (1'd0 !== id_1 == id_2 - 1),
      .id_9 (),
      .id_10(1'd0),
      .id_11(1),
      .id_12(id_9),
      .id_13({id_9{id_7}}),
      .id_14(id_10),
      .id_15((1)),
      .id_16(1 & 1'b0),
      .id_17(),
      .id_18(1'b0)
  );
  type_21 id_12 = id_8;
  assign id_6 = id_6 * id_2 - id_4.id_10 ^ 1;
  assign id_8 = id_11;
  logic id_13;
endmodule
