;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	MOV <956, 30
	JMP 300, 90
	JMP 300, 90
	ADD @130, 9
	ADD @-560, 300
	ADD @-560, 300
	JMP 300, 90
	JMP 300, 90
	ADD @-560, 300
	SUB -0, -763
	SUB @121, 106
	SUB @121, 103
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	SLT 321, 50
	JMN 0, @-763
	JMN <121, 106
	SUB #1, <-1
	SUB #1, <-1
	SUB #0, -5
	DJN -1, @-20
	SLT 321, 50
	SUB @127, 106
	JMP 300, 90
	DAT <0, #-2
	JMN <1, @-1
	JMN <1, @-1
	DAT <0, #-2
	SPL 0, <-953
	SUB #12, @200
	JMN <1, @-1
	DJN -1, @-20
	SPL 0, <-953
	SPL 0, <-953
	SPL 12, #10
	JMN @12, #200
	SUB @121, 103
	SUB @121, 103
	ADD 270, 60
	SPL 0, <-22
	MOV -7, <-20
	SPL 0, <-22
	SUB 321, 50
	SUB 321, 50
