#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Jan 11 03:06:58 2017
# Process ID: 692
# Current directory: D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/design_1_mdm_1_0_synth_1
# Command line: vivado.exe -log design_1_mdm_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mdm_1_0.tcl
# Log file: D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/design_1_mdm_1_0_synth_1/design_1_mdm_1_0.vds
# Journal file: D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/design_1_mdm_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_mdm_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 348.637 ; gain = 138.605
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'MDM' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:13311]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (1#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:277]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (2#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:328]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:6525]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:3101]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:630]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (3#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:630]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:690]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (4#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:690]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E' (5#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized1' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized1' (5#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized3' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized3' (5#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized5' [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized5' (5#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (6#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:3101]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (7#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:6525]
INFO: [Synth 8-256] done synthesizing module 'MDM' (8#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ipshared/911b/hdl/mdm_v3_2_vh_rfs.vhd:13311]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (9#1) [d:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 394.793 ; gain = 184.762
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 394.793 ; gain = 184.762
INFO: [Device 21-403] Loading part xc7z020clg484-1
create_clock: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 716.051 ; gain = 8.148
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 716.051 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:01:20 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:01:20 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:20 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:01:22 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:42 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:43 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:44 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:45 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:45 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:45 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:45 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:45 . Memory (MB): peak = 716.051 ; gain = 506.020
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:45 . Memory (MB): peak = 716.051 ; gain = 506.020

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BSCANE2 |     1|
|2     |BUFG    |     1|
|3     |LUT1    |     3|
|4     |LUT2    |    14|
|5     |LUT3    |    29|
|6     |LUT4    |    13|
|7     |LUT5    |    16|
|8     |LUT6    |    34|
|9     |SRL16E  |     7|
|10    |FDCE    |   100|
|11    |FDC_1   |     1|
|12    |FDPE    |     7|
|13    |FDRE    |     3|
|14    |FDRE_1  |     1|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:45 . Memory (MB): peak = 716.051 ; gain = 506.020
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1140.230 ; gain = 424.180
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:48 . Memory (MB): peak = 1140.230 ; gain = 869.672
