Information: Timer using 1 threads
Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 02:39:29 2025
****************************************
Information: Activity propagation will be performed for scenario scenarioFF.
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/signoff.design'. (TIM-125)
Information: Design top has 80 nets, 0 global routed, 78 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'top'. (NEX-022)
---extraction options---
Corner: cornerSS
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: cornerFF
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: top 
NEX: virtual shield is applied in extraction.
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 78 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 78, routed nets = 78, across physical hierarchy nets = 0, parasitics cached nets = 78, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell p2_reg[0] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000496 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell p2_reg[0] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000496 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell reg_data_reg[0] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000839 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell reg_data_reg[0] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000839 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port ZN on cell ctmi_7 for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000076 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell p3_reg[0] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000591 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell p3_reg[0] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000572 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Z on cell ctmi_210 for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000629 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell p1_reg[0] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000477 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell p1_reg[0] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.000477 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 1.09e+04 nW ( 72.5%)
  Net Switching Power    = 4.15e+03 nW ( 27.5%)
Total Dynamic Power      = 1.51e+04 nW (100.0%)

Cell Leakage Power       = 5.59e+03 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               1.13e+01               1.13e+01    (  0.1%)         
clock_network             8.18e+03               1.61e+03               2.16e+02               1.00e+04    ( 48.4%)        i
register                  1.20e+03               4.93e+02               1.76e+03               3.45e+03    ( 16.7%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             1.53e+03               2.04e+03               3.60e+03               7.18e+03    ( 34.8%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.09e+04 nW            4.15e+03 nW            5.59e+03 nW            2.07e+04 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 6.33e+03 nW ( 69.3%)
  Net Switching Power    = 2.81e+03 nW ( 30.7%)
Total Dynamic Power      = 9.14e+03 nW (100.0%)

Cell Leakage Power       = 5.88e+01 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               6.12e-01               6.12e-01    (  0.0%)         
clock_network             4.80e+03               1.11e+03               2.75e+00               5.91e+03    ( 64.2%)        i
register                  6.97e+02               3.30e+02               1.94e+01               1.05e+03    ( 11.4%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             8.39e+02               1.37e+03               3.61e+01               2.24e+03    ( 24.4%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     6.33e+03 nW            2.81e+03 nW            5.88e+01 nW            9.20e+03 nW
1
