/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta16x32m2fw (user specify : ts6n16ffcllsvta16x32m2fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 12:58:42*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta16x32m2fw_ssgnp0p72v150c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 12:58:42" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 150.000000 ;
    nom_voltage         : 0.720000 ;

    voltage_map(VDD, 0.720000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p72v150c"){
        process     : 1 ;
        temperature : 150.000000 ;
        voltage     : 0.720000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p72v150c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_3_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 4 ;
        bit_from  : 3 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA16X32M2FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 4 ;
        word_width      : 32 ;
    }
    functional_peak_current : 29789.500000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1143.380640 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007156;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.814156, 0.827851, 0.844071, 0.867292, 0.898319" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.814156, 0.827851, 0.844071, 0.867292, 0.898319" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.814156, 0.827851, 0.844071, 0.867292, 0.898319" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.814156, 0.827851, 0.844071, 0.867292, 0.898319" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003851") ;
            }
            fall_power("scalar") {
                values ("0.003851") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007095;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.814156, 0.827851, 0.844071, 0.867292, 0.898319" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.814156, 0.827851, 0.844071, 0.867292, 0.898319" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.814156, 0.827851, 0.844071, 0.867292, 0.898319" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.814156, 0.827851, 0.844071, 0.867292, 0.898319" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003851") ;
            }
            fall_power("scalar") {
                values ("0.003851") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001692;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.814156, 0.827851, 0.844071, 0.867292, 0.898319" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.814156, 0.827851, 0.844071, 0.867292, 0.898319" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.814156, 0.827851, 0.844071, 0.867292, 0.898319" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.814156, 0.827851, 0.844071, 0.867292, 0.898319" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003851") ;
            }
            fall_power("scalar") {
                values ("0.003851") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004047 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.146955, 0.162173, 0.180195, 0.205995, 0.240470" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.308030, 0.323248, 0.341270, 0.367070, 0.401546" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.904617, 0.919835, 0.937857, 0.963658, 0.998132" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.904617" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.706790") ;
            }
            fall_power("scalar") {
                values ("0.078533") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.644650") ;
            }
            fall_power("scalar") {
                values ("0.071628") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.675720") ;
            }
            fall_power("scalar") {
                values ("0.075080") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005881") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001847 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.254252, 0.267873, 0.284548, 0.317429, 0.369472",\
              "0.241514, 0.255136, 0.271811, 0.304691, 0.356735",\
              "0.228368, 0.241989, 0.258665, 0.291544, 0.343587",\
              "0.207995, 0.221617, 0.238292, 0.271172, 0.323215",\
              "0.187485, 0.201107, 0.217782, 0.250663, 0.302706"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.254252, 0.267873, 0.284548, 0.317429, 0.369472",\
              "0.241514, 0.255136, 0.271811, 0.304691, 0.356735",\
              "0.228368, 0.241989, 0.258665, 0.291544, 0.343587",\
              "0.207995, 0.221617, 0.238292, 0.271172, 0.323215",\
              "0.187485, 0.201107, 0.217782, 0.250663, 0.302706"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.135694, 0.129782, 0.121593, 0.109916, 0.093064",\
              "0.156064, 0.150153, 0.141963, 0.130286, 0.113435",\
              "0.180298, 0.174386, 0.166197, 0.154520, 0.137669",\
              "0.215164, 0.209252, 0.201063, 0.189386, 0.172535",\
              "0.261966, 0.256054, 0.247865, 0.236188, 0.219337"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.135694, 0.129782, 0.121593, 0.109916, 0.093064",\
              "0.156064, 0.150153, 0.141963, 0.130286, 0.113435",\
              "0.180298, 0.174386, 0.166197, 0.154520, 0.137669",\
              "0.215164, 0.209252, 0.201063, 0.189386, 0.172535",\
              "0.261966, 0.256054, 0.247865, 0.236188, 0.219337"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003851") ;
            }
            fall_power("scalar") {
                values ("0.003851") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_3_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001423 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.189913, 0.203093, 0.220367, 0.250332, 0.293743",\
              "0.175222, 0.188402, 0.205676, 0.235640, 0.279051",\
              "0.158106, 0.171286, 0.188560, 0.218524, 0.261935",\
              "0.133366, 0.146546, 0.163820, 0.193784, 0.237195",\
              "0.099964, 0.113144, 0.130418, 0.160382, 0.203793"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.189913, 0.203093, 0.220367, 0.250332, 0.293743",\
              "0.175222, 0.188402, 0.205676, 0.235640, 0.279051",\
              "0.158106, 0.171286, 0.188560, 0.218524, 0.261935",\
              "0.133366, 0.146546, 0.163820, 0.193784, 0.237195",\
              "0.099964, 0.113144, 0.130418, 0.160382, 0.203793"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.246598, 0.240811, 0.232501, 0.219770, 0.200897",\
              "0.266969, 0.261181, 0.252871, 0.240141, 0.221268",\
              "0.291203, 0.285415, 0.277105, 0.264375, 0.245502",\
              "0.326069, 0.320281, 0.311971, 0.299241, 0.280368",\
              "0.372870, 0.367083, 0.358773, 0.346043, 0.327169"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.246598, 0.240811, 0.232501, 0.219770, 0.200897",\
              "0.266969, 0.261181, 0.252871, 0.240141, 0.221268",\
              "0.291203, 0.285415, 0.277105, 0.264375, 0.245502",\
              "0.326069, 0.320281, 0.311971, 0.299241, 0.280368",\
              "0.372870, 0.367083, 0.358773, 0.346043, 0.327169"\
               ) ;
            }
        }

        
        pin(AA[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.031467") ;
            }
            fall_power("scalar") {
                values ("0.031467") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001572 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.139817, 0.154408, 0.173963, 0.205966, 0.252611",\
              "0.125126, 0.139717, 0.159272, 0.191275, 0.237920",\
              "0.108010, 0.122601, 0.142156, 0.174159, 0.220804",\
              "0.083270, 0.097861, 0.117416, 0.149419, 0.196064",\
              "0.049868, 0.064458, 0.084014, 0.116017, 0.162661"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.139817, 0.154408, 0.173963, 0.205966, 0.252611",\
              "0.125126, 0.139717, 0.159272, 0.191275, 0.237920",\
              "0.108010, 0.122601, 0.142156, 0.174159, 0.220804",\
              "0.083270, 0.097861, 0.117416, 0.149419, 0.196064",\
              "0.049868, 0.064458, 0.084014, 0.116017, 0.162661"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.309762, 0.294615, 0.275037, 0.243407, 0.206442",\
              "0.324313, 0.309165, 0.289588, 0.257958, 0.220993",\
              "0.341622, 0.326475, 0.306897, 0.275267, 0.238302",\
              "0.366526, 0.351379, 0.331802, 0.300171, 0.263207",\
              "0.399956, 0.384809, 0.365232, 0.333601, 0.296637"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.309762, 0.294615, 0.275037, 0.243407, 0.206442",\
              "0.324313, 0.309165, 0.289588, 0.257958, 0.220993",\
              "0.341622, 0.326475, 0.306897, 0.275267, 0.238302",\
              "0.366526, 0.351379, 0.331802, 0.300171, 0.263207",\
              "0.399956, 0.384809, 0.365232, 0.333601, 0.296637"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008503") ;
            }
            fall_power("scalar") {
                values ("0.008503") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001569 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159385, 0.174802, 0.194431, 0.226203, 0.272999",\
              "0.146648, 0.162064, 0.181694, 0.213466, 0.260262",\
              "0.133501, 0.148917, 0.168547, 0.200319, 0.247115",\
              "0.113129, 0.128546, 0.148175, 0.179948, 0.226743",\
              "0.092619, 0.108036, 0.127665, 0.159438, 0.206233"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.159385, 0.174802, 0.194431, 0.226203, 0.272999",\
              "0.146648, 0.162064, 0.181694, 0.213466, 0.260262",\
              "0.133501, 0.148917, 0.168547, 0.200319, 0.247115",\
              "0.113129, 0.128546, 0.148175, 0.179948, 0.226743",\
              "0.092619, 0.108036, 0.127665, 0.159438, 0.206233"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.251487, 0.237048, 0.219990, 0.193226, 0.156861",\
              "0.266037, 0.251598, 0.234541, 0.207777, 0.171411",\
              "0.283347, 0.268908, 0.251850, 0.225087, 0.188721",\
              "0.308252, 0.293812, 0.276755, 0.249991, 0.213625",\
              "0.341682, 0.327242, 0.310185, 0.283421, 0.247055"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.251487, 0.237048, 0.219990, 0.193226, 0.156861",\
              "0.266037, 0.251598, 0.234541, 0.207777, 0.171411",\
              "0.283347, 0.268908, 0.251850, 0.225087, 0.188721",\
              "0.308252, 0.293812, 0.276755, 0.249991, 0.213625",\
              "0.341682, 0.327242, 0.310185, 0.283421, 0.247055"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006033") ;
            }
            fall_power("scalar") {
                values ("0.006033") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004072 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.310119, 0.317926, 0.323839, 0.332373, 0.342011" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.679244, 0.687051, 0.692963, 0.701496, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.679244, 0.687051, 0.692963, 0.701496, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.679244" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.401201") ;
            }
            fall_power("scalar") {
                values ("0.601802") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006832") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001848 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280055, 0.293962, 0.311539, 0.343217, 0.396575",\
              "0.264783, 0.278690, 0.296267, 0.327945, 0.381304",\
              "0.248264, 0.262171, 0.279747, 0.311426, 0.364784",\
              "0.228220, 0.242127, 0.259704, 0.291382, 0.344740",\
              "0.204198, 0.218105, 0.235682, 0.267360, 0.320718"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280055, 0.293962, 0.311539, 0.343217, 0.396575",\
              "0.264783, 0.278690, 0.296267, 0.327945, 0.381304",\
              "0.248264, 0.262171, 0.279747, 0.311426, 0.364784",\
              "0.228220, 0.242127, 0.259704, 0.291382, 0.344740",\
              "0.204198, 0.218105, 0.235682, 0.267360, 0.320718"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.134120, 0.128097, 0.119909, 0.108038, 0.091070",\
              "0.144628, 0.138605, 0.130417, 0.118547, 0.101579",\
              "0.153327, 0.147303, 0.139116, 0.127245, 0.110277",\
              "0.165516, 0.159493, 0.151305, 0.139435, 0.122467",\
              "0.179378, 0.173355, 0.165168, 0.153297, 0.136329"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.134120, 0.128097, 0.119909, 0.108038, 0.091070",\
              "0.144628, 0.138605, 0.130417, 0.118547, 0.101579",\
              "0.153327, 0.147303, 0.139116, 0.127245, 0.110277",\
              "0.165516, 0.159493, 0.151305, 0.139435, 0.122467",\
              "0.179378, 0.173355, 0.165168, 0.153297, 0.136329"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004367") ;
            }
            fall_power("scalar") {
                values ("0.004367") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_3_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001418 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.187246, 0.197472, 0.208477, 0.224528, 0.245223",\
              "0.179644, 0.189870, 0.200875, 0.216926, 0.237621",\
              "0.173536, 0.183762, 0.194767, 0.210818, 0.231513",\
              "0.164813, 0.175040, 0.186045, 0.202095, 0.222791",\
              "0.154948, 0.165174, 0.176179, 0.192230, 0.212925"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.187246, 0.197472, 0.208477, 0.224528, 0.245223",\
              "0.179644, 0.189870, 0.200875, 0.216926, 0.237621",\
              "0.173536, 0.183762, 0.194767, 0.210818, 0.231513",\
              "0.164813, 0.175040, 0.186045, 0.202095, 0.222791",\
              "0.154948, 0.165174, 0.176179, 0.192230, 0.212925"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.172194, 0.167018, 0.161360, 0.152739, 0.140641",\
              "0.182703, 0.177527, 0.171868, 0.163247, 0.151149",\
              "0.191401, 0.186225, 0.180567, 0.171946, 0.159848",\
              "0.203591, 0.198415, 0.192756, 0.184135, 0.172038",\
              "0.217453, 0.212277, 0.206619, 0.197998, 0.185900"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.172194, 0.167018, 0.161360, 0.152739, 0.140641",\
              "0.182703, 0.177527, 0.171868, 0.163247, 0.151149",\
              "0.191401, 0.186225, 0.180567, 0.171946, 0.159848",\
              "0.203591, 0.198415, 0.192756, 0.184135, 0.172038",\
              "0.217453, 0.212277, 0.206619, 0.197998, 0.185900"\
               ) ;
            }
        }

        
        pin(AB[3:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.031467") ;
            }
            fall_power("scalar") {
                values ("0.031467") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.339412, 0.378811, 0.415628, 0.481748, 0.608124",\
              "0.347218, 0.386618, 0.423435, 0.489555, 0.615931",\
              "0.353132, 0.392531, 0.429348, 0.495468, 0.621844",\
              "0.361664, 0.401064, 0.437881, 0.504001, 0.630377",\
              "0.371303, 0.410702, 0.447519, 0.513639, 0.640015"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.339412, 0.378811, 0.415628, 0.481748, 0.608124",\
              "0.347218, 0.386618, 0.423435, 0.489555, 0.615931",\
              "0.353132, 0.392531, 0.429348, 0.495468, 0.621844",\
              "0.361664, 0.401064, 0.437881, 0.504001, 0.630377",\
              "0.371303, 0.410702, 0.447519, 0.513639, 0.640015"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.202513, 0.232928, 0.261293, 0.313941, 0.415284",\
              "0.209949, 0.240363, 0.268728, 0.321377, 0.422719",\
              "0.215580, 0.245994, 0.274360, 0.327008, 0.428351",\
              "0.223707, 0.254121, 0.282486, 0.335135, 0.436477",\
              "0.232886, 0.263300, 0.291665, 0.344314, 0.445656"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.202513, 0.232928, 0.261293, 0.313941, 0.415284",\
              "0.209949, 0.240363, 0.268728, 0.321377, 0.422719",\
              "0.215580, 0.245994, 0.274360, 0.327008, 0.428351",\
              "0.223707, 0.254121, 0.282486, 0.335135, 0.436477",\
              "0.232886, 0.263300, 0.291665, 0.344314, 0.445656"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.031175, 0.085986, 0.150160, 0.278214, 0.551118" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.031175, 0.085986, 0.150160, 0.278214, 0.551118" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.025616, 0.071908, 0.124747, 0.229112, 0.442166" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.025616, 0.071908, 0.124747, 0.229112, 0.442166" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003204, 0.003204, 0.003204, 0.003204, 0.003204") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 33.337872;
  }
  


}   /* cell() */

}   /* library() */

