[IMPORTS]
import1="""from Host.autogen.interface import FPGA_MAGIC_CODE"""

[PORTS]
clk=1
reset=1
dsp_addr=EMIF_ADDR_WIDTH
dsp_data_out=EMIF_DATA_WIDTH
dsp_data_in=EMIF_DATA_WIDTH
dsp_wr=1
usb_connected=1
cyp_reset=1
diag_1_out=8
config_out=FPGA_REG_WIDTH
intronix_clksel_out=5
intronix_1_out=8
intronix_2_out=8
intronix_3_out=8
overload_in=FPGA_REG_WIDTH
overload_out=1
i2c_reset_out=1
dout_man_out=1
dout_out=40
din_in=24
map_base=$

[REGISTERS]
magic_code=FPGA_REG_WIDTH,r
control=FPGA_REG_WIDTH,rw
diag_1=8,rw
config=FPGA_REG_WIDTH,rw
intronix_clksel=5,rw
intronix_1=8,rw
intronix_2=8,rw
intronix_3=8,rw
overload=FPGA_REG_WIDTH,r
dout_hi=8,rw
dout_lo=32,rw
din=24,r

[control]
cypress_reset=1
overload_reset=1
i2c_reset=1
dout_man=1

[intronix_clksel]
divisor=5

[intronix_1]
channel=8

[intronix_2]
channel=8

[intronix_3]
channel=8
