# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SOURCES/IP/FIR_50k/FIR_50/FIR_50k/sim/FIR_50k.vhd" \
"../../../../SOURCES/SIM/FIR_50k_SIM.vhd" \
"../../../../SOURCES/FIR_50k_wrapper.vhd" \
"../../../../SOURCES/SIM/FIR_50k_TB.vhd" \

# Do not sort compile order
nosort
