{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 12 11:17:56 2020 " "Info: Processing started: Fri Jun 12 11:17:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_4 -c lab1_4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_4 -c lab1_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_4.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file lab1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_4 " "Info: Found entity 1: lab1_4" {  } { { "lab1_4.v" "" { Text "c:/altera/90sp2/quartus/lab1_4/lab1_4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 lab01_4 " "Info: Found entity 2: lab01_4" {  } { { "lab1_4.v" "" { Text "c:/altera/90sp2/quartus/lab1_4/lab1_4.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 freq_div " "Info: Found entity 3: freq_div" {  } { { "lab1_4.v" "" { Text "c:/altera/90sp2/quartus/lab1_4/lab1_4.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_work lab1_4.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at lab1_4.v(8): created implicit net for \"clk_work\"" {  } { { "lab1_4.v" "" { Text "c:/altera/90sp2/quartus/lab1_4/lab1_4.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_4 " "Info: Elaborating entity \"lab1_4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:M1 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:M1\"" {  } { { "lab1_4.v" "M1" { Text "c:/altera/90sp2/quartus/lab1_4/lab1_4.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab1_4.v(47) " "Warning (10240): Verilog HDL Always Construct warning at lab1_4.v(47): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_4.v" "" { Text "c:/altera/90sp2/quartus/lab1_4/lab1_4.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab01_4 lab01_4:M2 " "Info: Elaborating entity \"lab01_4\" for hierarchy \"lab01_4:M2\"" {  } { { "lab1_4.v" "M2" { Text "c:/altera/90sp2/quartus/lab1_4/lab1_4.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNSIZED_OPERANDS_NOT_ALLOWED" "lab1_4.v(17) " "Error (10257): Verilog HDL error at lab1_4.v(17): unsized constants are not allowed in concatenations" {  } { { "lab1_4.v" "" { Text "c:/altera/90sp2/quartus/lab1_4/lab1_4.v" 17 0 0 } }  } 0 10257 "Verilog HDL error at %1!s!: unsized constants are not allowed in concatenations" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "lab01_4:M2 " "Error: Can't elaborate user hierarchy \"lab01_4:M2\"" {  } { { "lab1_4.v" "M2" { Text "c:/altera/90sp2/quartus/lab1_4/lab1_4.v" 9 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Error: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 12 11:17:57 2020 " "Error: Processing ended: Fri Jun 12 11:17:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
