# -RiScKy-
Learning RISCV instruction implementation.
## RISCV sim
* [emulsiV]([URL](https://eseo-tech.github.io/emulsiV/))
* [venus](https://venus.cs61c.org/)


memory to register : Load
register to memory : Store

![Alt text](/images/final_simulation.png)

During this 2 day project, I have implemented LW instruction of RV32i ISA.

And also completed the simulation. 

Now I will move on to the Complete RISCV single cycle datapath design with the skills I have acquired here.