$date
	Sat Nov 09 16:44:36 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bit32_reg_tb $end
$var wire 32 ! dat [31:0] $end
$var reg 1 " clk $end
$var reg 32 # inp [31:0] $end
$var reg 1 $ rst $end
$scope module register $end
$var wire 1 " clk $end
$var wire 32 % inp [31:0] $end
$var wire 1 $ rst $end
$var reg 32 & dat [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
bx #
0"
bx !
$end
#1
b0 !
b0 &
0$
#2
1$
#5
b1 !
b1 &
b1 #
b1 %
1"
#10
0"
#12
b10 #
b10 %
#15
b10 !
b10 &
1"
#20
0"
#22
b1 #
b1 %
