
---------- Begin Simulation Statistics ----------
final_tick                                  334409000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     63                       # Simulator instruction rate (inst/s)
host_mem_usage                                5149432                       # Number of bytes of host memory used
host_op_rate                                       65                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   224.93                       # Real time elapsed on the host
host_tick_rate                                1481812                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       14243                       # Number of instructions simulated
sim_ops                                         14629                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000333                       # Number of seconds simulated
sim_ticks                                   333300000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.589987                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    4935                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5273                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               202                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3028                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              27                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               23                       # Number of indirect misses.
system.cpu.branchPred.lookups                    5727                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     266                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            7                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    174086                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     7927                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               154                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2770                       # Number of branches committed
system.cpu.commit.bw_lim_events                    56                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6093                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                14207                       # Number of instructions committed
system.cpu.commit.committedOps                  14585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       363485                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.040125                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.285578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       353515     97.26%     97.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7283      2.00%     99.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1305      0.36%     99.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1178      0.32%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           76      0.02%     99.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           35      0.01%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           28      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            9      0.00%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           56      0.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       363485                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   52                       # Number of function calls committed.
system.cpu.commit.int_insts                     11941                       # Number of committed integer instructions.
system.cpu.commit.loads                          2227                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             7496     51.40%     51.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.01%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     51.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2227     15.27%     66.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4860     33.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             14585                       # Class of committed instruction
system.cpu.commit.refs                           7087                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       14207                       # Number of Instructions Simulated
system.cpu.committedOps                         14585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              46.920532                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        46.920532                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                235371                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    48                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 4601                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  20928                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   122961                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5270                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    156                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   164                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   562                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                        5727                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3361                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        224449                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   167                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          21309                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3899                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     408                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008591                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             135768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5205                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.031967                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             364320                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.060982                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.520987                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   356746     97.92%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2697      0.74%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1480      0.41%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1164      0.32%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      267      0.07%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1118      0.31%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      132      0.04%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      110      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      606      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               364320                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          302280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  157                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4813                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.083719                       # Inst execution rate
system.cpu.iew.exec_refs                        45599                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5077                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  160616                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  3296                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5416                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               20709                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 40522                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                26                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 55807                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     59                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 34677                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    156                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 34766                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        38295                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1069                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          556                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             39                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      8312                       # num instructions consuming a value
system.cpu.iew.wb_count                         17512                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.828922                       # average fanout of values written-back
system.cpu.iew.wb_producers                      6890                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.026271                       # insts written-back per cycle
system.cpu.iew.wb_sent                          55807                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    54625                       # number of integer regfile reads
system.cpu.int_regfile_writes                    5195                       # number of integer regfile writes
system.cpu.ipc                               0.021313                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.021313                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 10224     18.31%     18.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                40524     72.58%     90.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5081      9.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  55833                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        8470                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.151702                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       7      0.08%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8387     99.02%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    76      0.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  64303                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             484474                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        17512                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             26829                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      20702                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     55833                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   7                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14692                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        364320                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.153253                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.684809                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              341303     93.68%     93.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                9664      2.65%     96.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3039      0.83%     97.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1415      0.39%     97.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8736      2.40%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  95      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  53      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  11      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   4      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          364320                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.083758                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 3296                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5416                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  604108                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           666600                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  202684                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 12288                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  19804                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   123220                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  28504                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 93939                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  20760                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               16507                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5543                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    156                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 29989                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4216                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            22779                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2728                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4354                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       384092                       # The number of ROB reads
system.cpu.rob.rob_writes                       42194                       # The number of ROB writes
system.cpu.timesIdled                            5539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               5581                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              5581                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4852                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 20866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        27478                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 242582                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10462                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10462    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10462                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7670800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4646000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5041500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                5845                       # Transaction distribution
system.membus.trans_dist::ReadResp               5845                       # Transaction distribution
system.membus.trans_dist::WriteReq               6388                       # Transaction distribution
system.membus.trans_dist::WriteResp              6388                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         7376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        20864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port       215824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        26168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          186                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       242518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  308570                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13004                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13004    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13004                       # Request fanout histogram
system.membus.reqLayer6.occupancy            19645609                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              326000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4165969                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2935000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           26100000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.8                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1536                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1536                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         3602                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3971                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3971    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3971                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      7954500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      2858000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.isp.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma        49152                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.isp.system.acctest.isp       114688                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           163840                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma        16900                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.isp.system.acctest.isp        49152                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total         66052                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma         1536                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.isp.system.acctest.isp       114688                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            116224                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma          529                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.isp.system.acctest.isp        49152                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            49681                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma    147470747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.isp.system.acctest.isp    344098410                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           491569157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     50705071                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.isp.system.acctest.isp    147470747                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          198175818                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    198175818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.isp.system.acctest.isp    491569157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          689744974                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         1670                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         1670                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq          581                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp          581                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          372                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         4502                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          186                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        66238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        36500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy      4417312                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          1.3                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       289500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       320000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      5905000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          1.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       215040                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       215824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       215040                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       215040                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3360                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3688                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    645184518                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      2352235                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      647536754                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    645184518                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    645184518                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    645184518                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      2352235                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     647536754                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst         3361                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data         7072                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        10433                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst    170178499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    106225500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    276403999                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50633.293365                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 15020.574095                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 26493.242500                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst         3361                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         2220                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         5581                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst    170178499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    106225500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    276403999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50633.293365                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 47849.324324                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 49525.891238                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data         4852                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4852                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           7328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              24228                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        18840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           67992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data           4716                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6252                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       50705071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21986199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              72691269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma     147470747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         56525653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            203996400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     198175818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78511851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            276687669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      2064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000311504000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           31                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           31                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6314                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2052                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2022                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6252                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7020                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1251                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4913                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               227                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32896500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53796500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31479.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51479.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       688                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      957                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1917                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  1649                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    83                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 5472                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 1536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    402.580645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   329.838328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   173.993862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             4      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           34     13.71%     15.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            8      3.23%     18.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           12      4.84%     23.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            9      3.63%     27.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            4      1.61%     28.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            3      1.21%     29.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           13      5.24%     35.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          161     64.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          248                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           31                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.612903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.598387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             29     93.55%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      3.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            31                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      67.064516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.847396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    272.808716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     96.77%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      3.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  33440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   66528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   24228                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       100.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     72.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     333194500                       # Total gap between requests
system.mem_ctrls.avgGap                      40270.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        16896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        27112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         2284                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 50693069.306930691004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7056705.670567056164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 81344134.413441345096                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 6852685.268526852131                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma          529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data         4716                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma     40993500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12803000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    616979000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data   7584756326                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77492.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      7245.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    267786.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   1608302.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               446250                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         233318.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1228920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1945944                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy          2079480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          8088459                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     4932801.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           18955173                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         56.871206                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    148788500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    174440500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       334409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst         3361                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         3361                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst    222317500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    222317500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66146.236239                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66146.236239                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst         3361                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         3361                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst    222317500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    222317500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66146.236239                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66146.236239                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         7072                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         7072                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    133977000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    133977000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 18944.711538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 18944.711538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2220                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2220                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    133977000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    133977000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data        60350                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total        60350                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    334409000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  334412000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     63                       # Simulator instruction rate (inst/s)
host_mem_usage                                5149432                       # Number of bytes of host memory used
host_op_rate                                       65                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   224.99                       # Real time elapsed on the host
host_tick_rate                                1481406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       14245                       # Number of instructions simulated
sim_ops                                         14631                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000333                       # Number of seconds simulated
sim_ticks                                   333303000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.589987                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    4935                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5273                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               202                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3028                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              27                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               23                       # Number of indirect misses.
system.cpu.branchPred.lookups                    5727                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     266                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            7                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    174089                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     7927                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               154                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2770                       # Number of branches committed
system.cpu.commit.bw_lim_events                    56                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6093                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                14209                       # Number of instructions committed
system.cpu.commit.committedOps                  14587                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       363491                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.040130                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.285594                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       353520     97.26%     97.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7283      2.00%     99.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1306      0.36%     99.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1178      0.32%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4           76      0.02%     99.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           35      0.01%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           28      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            9      0.00%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           56      0.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       363491                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   52                       # Number of function calls committed.
system.cpu.commit.int_insts                     11943                       # Number of committed integer instructions.
system.cpu.commit.loads                          2227                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             7498     51.40%     51.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.01%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     51.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2227     15.27%     66.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4860     33.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             14587                       # Class of committed instruction
system.cpu.commit.refs                           7087                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       14209                       # Number of Instructions Simulated
system.cpu.committedOps                         14587                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              46.914350                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        46.914350                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                235371                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    48                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 4601                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  20928                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   122967                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5270                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    156                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   164                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   562                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                        5727                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3361                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        224449                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   167                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          21309                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3899                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     408                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008591                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             135774                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5205                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.031966                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             364326                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.060981                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.520983                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   356752     97.92%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2697      0.74%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1480      0.41%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1164      0.32%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      267      0.07%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1118      0.31%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      132      0.04%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      110      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      606      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               364326                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          302280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  157                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4813                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.083720                       # Inst execution rate
system.cpu.iew.exec_refs                        45599                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5077                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  160616                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  3296                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5416                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               20709                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 40522                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                26                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 55808                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     59                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 34677                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    156                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 34766                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        38295                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1069                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          556                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             39                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                      8312                       # num instructions consuming a value
system.cpu.iew.wb_count                         17513                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.828922                       # average fanout of values written-back
system.cpu.iew.wb_producers                      6890                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.026272                       # insts written-back per cycle
system.cpu.iew.wb_sent                          55808                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    54627                       # number of integer regfile reads
system.cpu.int_regfile_writes                    5195                       # number of integer regfile writes
system.cpu.ipc                               0.021315                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.021315                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 10224     18.31%     18.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     18.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                40524     72.58%     90.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5081      9.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  55834                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        8470                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.151700                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       7      0.08%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8387     99.02%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    76      0.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  64303                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             484482                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        17513                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             26829                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      20702                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     55834                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   7                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14692                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        364326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.153253                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.684805                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              341308     93.68%     93.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                9665      2.65%     96.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3039      0.83%     97.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1415      0.39%     97.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8736      2.40%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  95      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  53      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  11      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   4      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          364326                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.083759                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 3296                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5416                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  604114                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           666606                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  202684                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 12289                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  19804                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   123226                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  28504                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 93939                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  20760                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               16507                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5543                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                    156                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 29989                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4216                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            22779                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2728                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4354                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       384100                       # The number of ROB reads
system.cpu.rob.rob_writes                       42196                       # The number of ROB writes
system.cpu.timesIdled                            5539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               5581                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              5581                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4852                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 20866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        27478                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 242582                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10462                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10462    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10462                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7670800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4646000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5041500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                5845                       # Transaction distribution
system.membus.trans_dist::ReadResp               5845                       # Transaction distribution
system.membus.trans_dist::WriteReq               6388                       # Transaction distribution
system.membus.trans_dist::WriteResp              6388                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         7376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        20864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port       215824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        26168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          186                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       242518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  308570                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13004                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13004    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13004                       # Request fanout histogram
system.membus.reqLayer6.occupancy            19645609                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              326000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4165969                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            2935000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           26100000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.8                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1536                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1536                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         3602                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3971                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3971    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3971                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      7954500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      2858000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.isp.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma        49152                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.isp.system.acctest.isp       114688                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           163840                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma        16900                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.isp.system.acctest.isp        49152                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total         66052                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma         1536                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.isp.system.acctest.isp       114688                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            116224                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma          529                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.isp.system.acctest.isp        49152                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            49681                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma    147469420                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.isp.system.acctest.isp    344095313                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           491564732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     50704614                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.isp.system.acctest.isp    147469420                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          198174034                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    198174034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.isp.system.acctest.isp    491564732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          689738766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         1670                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         1670                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq          581                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp          581                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          372                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         4502                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          186                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        66238                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        36500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy      4417312                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          1.3                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       289500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       320000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      5905000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          1.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       215040                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       215824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       215040                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       215040                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3360                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3688                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    645178711                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      2352214                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      647530925                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    645178711                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    645178711                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    645178711                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      2352214                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     647530925                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst         3361                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data         7072                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        10433                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst    170178499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    106225500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    276403999                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50633.293365                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 15020.574095                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 26493.242500                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst         3361                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         2220                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         5581                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst    170178499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    106225500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    276403999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50633.293365                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 47849.324324                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 49525.891238                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data         4852                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4852                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           7328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              24228                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        18840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           67992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data           4716                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6252                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       50704614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21986001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              72690615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma     147469420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         56525144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            203994564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     198174034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78511145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            276685178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      2064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000311504000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           31                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           31                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6314                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2052                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2022                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6252                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7020                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1251                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4913                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               227                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32896500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53796500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31479.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51479.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       688                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      957                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1917                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  1649                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    83                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   528                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 5472                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 1536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    402.580645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   329.838328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   173.993862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             4      1.61%      1.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           34     13.71%     15.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            8      3.23%     18.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           12      4.84%     23.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            9      3.63%     27.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            4      1.61%     28.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            3      1.21%     29.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           13      5.24%     35.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          161     64.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          248                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           31                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.612903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.598387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             29     93.55%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      3.23%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      3.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            31                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           31                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      67.064516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.847396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    272.808716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             30     96.77%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1536-1567            1      3.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            31                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  33440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   66528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   24228                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       100.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       199.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     72.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    203.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     333194500                       # Total gap between requests
system.mem_ctrls.avgGap                      40270.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        16896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        27112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         2284                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 50692613.027785524726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7056642.154436053708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 81343402.249604716897                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 6852623.588746575639                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma          529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2304                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data         4716                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma     40993500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12803000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    616979000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data   7584756326                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77492.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      7245.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    267786.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   1608302.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               446250                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         233318.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1228920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1945944                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy          2079480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          8088570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     4932801.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           18955284                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         56.871027                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    148788500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    174443500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       334412000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst         3361                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         3361                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst    222317500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    222317500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66146.236239                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66146.236239                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst         3361                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         3361                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst    222317500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    222317500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66146.236239                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66146.236239                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         7072                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         7072                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    133977000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    133977000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 18944.711538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 18944.711538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2220                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2220                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    133977000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    133977000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data        60350                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total        60350                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    334412000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
