Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 27 16:29:53 2020
| Host         : DESKTOP-KV931QI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RGB_LED_timing_summary_routed.rpt -pb RGB_LED_timing_summary_routed.pb -rpx RGB_LED_timing_summary_routed.rpx -warn_on_violation
| Design       : RGB_LED
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: Clk_10MHz_div/inst/Clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Clk_1KHz_div/inst/Clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.423        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.423        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 Clk_10MHz_div/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_10MHz_div/inst/Count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.420ns (37.263%)  route 2.391ns (62.737%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.680     5.197    Clk_10MHz_div/inst/clk_100MHz
    SLICE_X34Y26         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.715 f  Clk_10MHz_div/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.789    Clk_10MHz_div/inst/Count_reg[15]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.913 r  Clk_10MHz_div/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.913    Clk_10MHz_div/inst/Count0_carry__0_i_3_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  Clk_10MHz_div/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    Clk_10MHz_div/inst/Count0_carry__0_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.691 r  Clk_10MHz_div/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.317     9.008    Clk_10MHz_div/inst/Count[0]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.568    14.906    Clk_10MHz_div/inst/clk_100MHz
    SLICE_X34Y29         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[24]/C
                         clock pessimism              0.273    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X34Y29         FDRE (Setup_fdre_C_R)       -0.713    14.431    Clk_10MHz_div/inst/Count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 Clk_10MHz_div/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_10MHz_div/inst/Count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.420ns (37.263%)  route 2.391ns (62.737%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.680     5.197    Clk_10MHz_div/inst/clk_100MHz
    SLICE_X34Y26         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.715 f  Clk_10MHz_div/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.789    Clk_10MHz_div/inst/Count_reg[15]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.913 r  Clk_10MHz_div/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.913    Clk_10MHz_div/inst/Count0_carry__0_i_3_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  Clk_10MHz_div/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    Clk_10MHz_div/inst/Count0_carry__0_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.691 r  Clk_10MHz_div/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.317     9.008    Clk_10MHz_div/inst/Count[0]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.568    14.906    Clk_10MHz_div/inst/clk_100MHz
    SLICE_X34Y29         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[25]/C
                         clock pessimism              0.273    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X34Y29         FDRE (Setup_fdre_C_R)       -0.713    14.431    Clk_10MHz_div/inst/Count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 Clk_10MHz_div/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_10MHz_div/inst/Count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.420ns (37.263%)  route 2.391ns (62.737%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.680     5.197    Clk_10MHz_div/inst/clk_100MHz
    SLICE_X34Y26         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.715 f  Clk_10MHz_div/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.789    Clk_10MHz_div/inst/Count_reg[15]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.913 r  Clk_10MHz_div/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.913    Clk_10MHz_div/inst/Count0_carry__0_i_3_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  Clk_10MHz_div/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    Clk_10MHz_div/inst/Count0_carry__0_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.691 r  Clk_10MHz_div/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.317     9.008    Clk_10MHz_div/inst/Count[0]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.568    14.906    Clk_10MHz_div/inst/clk_100MHz
    SLICE_X34Y29         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[26]/C
                         clock pessimism              0.273    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X34Y29         FDRE (Setup_fdre_C_R)       -0.713    14.431    Clk_10MHz_div/inst/Count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 Clk_10MHz_div/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_10MHz_div/inst/Count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.420ns (37.263%)  route 2.391ns (62.737%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.680     5.197    Clk_10MHz_div/inst/clk_100MHz
    SLICE_X34Y26         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.715 f  Clk_10MHz_div/inst/Count_reg[15]/Q
                         net (fo=2, routed)           1.074     6.789    Clk_10MHz_div/inst/Count_reg[15]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.913 r  Clk_10MHz_div/inst/Count0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.913    Clk_10MHz_div/inst/Count0_carry__0_i_3_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.463 r  Clk_10MHz_div/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.463    Clk_10MHz_div/inst/Count0_carry__0_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.691 r  Clk_10MHz_div/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.317     9.008    Clk_10MHz_div/inst/Count[0]_i_1_n_0
    SLICE_X34Y29         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.568    14.906    Clk_10MHz_div/inst/clk_100MHz
    SLICE_X34Y29         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[27]/C
                         clock pessimism              0.273    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X34Y29         FDRE (Setup_fdre_C_R)       -0.713    14.431    Clk_10MHz_div/inst/Count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 Clk_1KHz_div/inst/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.767ns (39.871%)  route 2.665ns (60.129%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683     5.200    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  Clk_1KHz_div/inst/Count_reg[0]/Q
                         net (fo=2, routed)           1.045     6.701    Clk_1KHz_div/inst/Count_reg[0]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.825 r  Clk_1KHz_div/inst/Count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.825    Clk_1KHz_div/inst/Count0_carry_i_4_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.357 r  Clk_1KHz_div/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    Clk_1KHz_div/inst/Count0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  Clk_1KHz_div/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    Clk_1KHz_div/inst/Count0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.699 r  Clk_1KHz_div/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.620     9.319    Clk_1KHz_div/inst/Count[0]_i_1_n_0
    SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.313     9.632 r  Clk_1KHz_div/inst/Clk_i_1/O
                         net (fo=1, routed)           0.000     9.632    Clk_1KHz_div/inst/Clk_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  Clk_1KHz_div/inst/Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.573    14.911    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y33         FDRE                                         r  Clk_1KHz_div/inst/Clk_reg/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X37Y33         FDRE (Setup_fdre_C_D)        0.029    15.164    Clk_1KHz_div/inst/Clk_reg
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 Clk_1KHz_div/inst/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.454ns (38.564%)  route 2.316ns (61.436%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683     5.200    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  Clk_1KHz_div/inst/Count_reg[0]/Q
                         net (fo=2, routed)           1.045     6.701    Clk_1KHz_div/inst/Count_reg[0]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.825 r  Clk_1KHz_div/inst/Count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.825    Clk_1KHz_div/inst/Count0_carry_i_4_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.357 r  Clk_1KHz_div/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    Clk_1KHz_div/inst/Count0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  Clk_1KHz_div/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    Clk_1KHz_div/inst/Count0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.699 r  Clk_1KHz_div/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.271     8.970    Clk_1KHz_div/inst/Count[0]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565    14.903    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[0]/C
                         clock pessimism              0.297    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X37Y23         FDRE (Setup_fdre_C_R)       -0.618    14.547    Clk_1KHz_div/inst/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 Clk_1KHz_div/inst/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.454ns (38.564%)  route 2.316ns (61.436%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683     5.200    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  Clk_1KHz_div/inst/Count_reg[0]/Q
                         net (fo=2, routed)           1.045     6.701    Clk_1KHz_div/inst/Count_reg[0]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.825 r  Clk_1KHz_div/inst/Count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.825    Clk_1KHz_div/inst/Count0_carry_i_4_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.357 r  Clk_1KHz_div/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    Clk_1KHz_div/inst/Count0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  Clk_1KHz_div/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    Clk_1KHz_div/inst/Count0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.699 r  Clk_1KHz_div/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.271     8.970    Clk_1KHz_div/inst/Count[0]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565    14.903    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[1]/C
                         clock pessimism              0.297    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X37Y23         FDRE (Setup_fdre_C_R)       -0.618    14.547    Clk_1KHz_div/inst/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 Clk_1KHz_div/inst/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.454ns (38.564%)  route 2.316ns (61.436%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683     5.200    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  Clk_1KHz_div/inst/Count_reg[0]/Q
                         net (fo=2, routed)           1.045     6.701    Clk_1KHz_div/inst/Count_reg[0]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.825 r  Clk_1KHz_div/inst/Count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.825    Clk_1KHz_div/inst/Count0_carry_i_4_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.357 r  Clk_1KHz_div/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    Clk_1KHz_div/inst/Count0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  Clk_1KHz_div/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    Clk_1KHz_div/inst/Count0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.699 r  Clk_1KHz_div/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.271     8.970    Clk_1KHz_div/inst/Count[0]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565    14.903    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[2]/C
                         clock pessimism              0.297    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X37Y23         FDRE (Setup_fdre_C_R)       -0.618    14.547    Clk_1KHz_div/inst/Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 Clk_1KHz_div/inst/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.454ns (38.564%)  route 2.316ns (61.436%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683     5.200    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  Clk_1KHz_div/inst/Count_reg[0]/Q
                         net (fo=2, routed)           1.045     6.701    Clk_1KHz_div/inst/Count_reg[0]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.825 r  Clk_1KHz_div/inst/Count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.825    Clk_1KHz_div/inst/Count0_carry_i_4_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.357 r  Clk_1KHz_div/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    Clk_1KHz_div/inst/Count0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  Clk_1KHz_div/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    Clk_1KHz_div/inst/Count0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.699 r  Clk_1KHz_div/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.271     8.970    Clk_1KHz_div/inst/Count[0]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.565    14.903    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[3]/C
                         clock pessimism              0.297    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X37Y23         FDRE (Setup_fdre_C_R)       -0.618    14.547    Clk_1KHz_div/inst/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 Clk_1KHz_div/inst/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.454ns (40.061%)  route 2.176ns (59.939%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.683     5.200    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  Clk_1KHz_div/inst/Count_reg[0]/Q
                         net (fo=2, routed)           1.045     6.701    Clk_1KHz_div/inst/Count_reg[0]
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.825 r  Clk_1KHz_div/inst/Count0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.825    Clk_1KHz_div/inst/Count0_carry_i_4_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.357 r  Clk_1KHz_div/inst/Count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    Clk_1KHz_div/inst/Count0_carry_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  Clk_1KHz_div/inst/Count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    Clk_1KHz_div/inst/Count0_carry__0_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.699 r  Clk_1KHz_div/inst/Count0_carry__1/CO[2]
                         net (fo=33, routed)          1.130     8.829    Clk_1KHz_div/inst/Count[0]_i_1_n_0
    SLICE_X37Y24         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563    14.901    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y24         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[4]/C
                         clock pessimism              0.275    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X37Y24         FDRE (Setup_fdre_C_R)       -0.618    14.523    Clk_1KHz_div/inst/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  5.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clk_1KHz_div/inst/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.438    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y27         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Clk_1KHz_div/inst/Count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.698    Clk_1KHz_div/inst/Count_reg[19]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  Clk_1KHz_div/inst/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    Clk_1KHz_div/inst/Count_reg[16]_i_1_n_4
    SLICE_X37Y27         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.950    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y27         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[19]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.105     1.543    Clk_1KHz_div/inst/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_1KHz_div/inst/Count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.439    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y29         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Clk_1KHz_div/inst/Count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.700    Clk_1KHz_div/inst/Count_reg[27]
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  Clk_1KHz_div/inst/Count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    Clk_1KHz_div/inst/Count_reg[24]_i_1_n_4
    SLICE_X37Y29         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     1.952    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y29         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[27]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.105     1.544    Clk_1KHz_div/inst/Count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_1KHz_div/inst/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.580     1.435    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y25         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  Clk_1KHz_div/inst/Count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.696    Clk_1KHz_div/inst/Count_reg[11]
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  Clk_1KHz_div/inst/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    Clk_1KHz_div/inst/Count_reg[8]_i_1_n_4
    SLICE_X37Y25         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.848     1.947    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y25         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[11]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.105     1.540    Clk_1KHz_div/inst/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_1KHz_div/inst/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.581     1.436    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y26         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Clk_1KHz_div/inst/Count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.697    Clk_1KHz_div/inst/Count_reg[15]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  Clk_1KHz_div/inst/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    Clk_1KHz_div/inst/Count_reg[12]_i_1_n_4
    SLICE_X37Y26         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.849     1.948    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y26         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[15]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.105     1.541    Clk_1KHz_div/inst/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_1KHz_div/inst/Count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.438    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y28         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Clk_1KHz_div/inst/Count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.699    Clk_1KHz_div/inst/Count_reg[23]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  Clk_1KHz_div/inst/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    Clk_1KHz_div/inst/Count_reg[20]_i_1_n_4
    SLICE_X37Y28         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     1.951    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y28         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[23]/C
                         clock pessimism             -0.513     1.438    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.105     1.543    Clk_1KHz_div/inst/Count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_1KHz_div/inst/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.580     1.435    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y24         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  Clk_1KHz_div/inst/Count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.696    Clk_1KHz_div/inst/Count_reg[7]
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  Clk_1KHz_div/inst/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    Clk_1KHz_div/inst/Count_reg[4]_i_1_n_4
    SLICE_X37Y24         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.848     1.947    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y24         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[7]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.105     1.540    Clk_1KHz_div/inst/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_1KHz_div/inst/Count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.440    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y30         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Clk_1KHz_div/inst/Count_reg[31]/Q
                         net (fo=2, routed)           0.120     1.701    Clk_1KHz_div/inst/Count_reg[31]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  Clk_1KHz_div/inst/Count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    Clk_1KHz_div/inst/Count_reg[28]_i_1_n_4
    SLICE_X37Y30         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     1.953    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y30         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[31]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.105     1.545    Clk_1KHz_div/inst/Count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clk_1KHz_div/inst/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_1KHz_div/inst/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.581     1.436    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Clk_1KHz_div/inst/Count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.697    Clk_1KHz_div/inst/Count_reg[3]
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  Clk_1KHz_div/inst/Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.805    Clk_1KHz_div/inst/Count_reg[0]_i_2_n_4
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.849     1.948    Clk_1KHz_div/inst/clk_100MHz
    SLICE_X37Y23         FDRE                                         r  Clk_1KHz_div/inst/Count_reg[3]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.105     1.541    Clk_1KHz_div/inst/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Clk_10MHz_div/inst/Count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_10MHz_div/inst/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.581     1.436    Clk_10MHz_div/inst/clk_100MHz
    SLICE_X34Y26         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  Clk_10MHz_div/inst/Count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.726    Clk_10MHz_div/inst/Count_reg[14]
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  Clk_10MHz_div/inst/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    Clk_10MHz_div/inst/Count_reg[12]_i_1_n_5
    SLICE_X34Y26         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.848     1.947    Clk_10MHz_div/inst/clk_100MHz
    SLICE_X34Y26         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[14]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.134     1.570    Clk_10MHz_div/inst/Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Clk_10MHz_div/inst/Count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_10MHz_div/inst/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.580     1.435    Clk_10MHz_div/inst/clk_100MHz
    SLICE_X34Y25         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  Clk_10MHz_div/inst/Count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.725    Clk_10MHz_div/inst/Count_reg[10]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  Clk_10MHz_div/inst/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    Clk_10MHz_div/inst/Count_reg[8]_i_1_n_5
    SLICE_X34Y25         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.847     1.946    Clk_10MHz_div/inst/clk_100MHz
    SLICE_X34Y25         FDRE                                         r  Clk_10MHz_div/inst/Count_reg[10]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.134     1.569    Clk_10MHz_div/inst/Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y32   Clk_10MHz_div/inst/Clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y23   Clk_10MHz_div/inst/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y25   Clk_10MHz_div/inst/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y25   Clk_10MHz_div/inst/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y26   Clk_10MHz_div/inst/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y26   Clk_10MHz_div/inst/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y26   Clk_10MHz_div/inst/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y26   Clk_10MHz_div/inst/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y27   Clk_10MHz_div/inst/Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   Clk_10MHz_div/inst/Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   Clk_10MHz_div/inst/Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Clk_10MHz_div/inst/Count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Clk_10MHz_div/inst/Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Clk_10MHz_div/inst/Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   Clk_10MHz_div/inst/Count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   Clk_10MHz_div/inst/Count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   Clk_10MHz_div/inst/Count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y23   Clk_1KHz_div/inst/Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y25   Clk_1KHz_div/inst/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y32   Clk_10MHz_div/inst/Clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y23   Clk_10MHz_div/inst/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   Clk_10MHz_div/inst/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   Clk_10MHz_div/inst/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y26   Clk_10MHz_div/inst/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y26   Clk_10MHz_div/inst/Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y26   Clk_10MHz_div/inst/Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y26   Clk_10MHz_div/inst/Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27   Clk_10MHz_div/inst/Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y27   Clk_10MHz_div/inst/Count_reg[17]/C



