<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\VFB\data\vfb_top.v<br>
H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\VFB\data\vfb_wrapper.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Feb 18 00:02:51 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Video_Frame_Buffer_SDRAM</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.429s, Peak memory usage = 168.117MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 168.117MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 168.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 168.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.048s, Peak memory usage = 168.117MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 168.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 168.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 168.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 168.117MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.043s, Peak memory usage = 168.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 168.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 168.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 168.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.137s, Peak memory usage = 168.117MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.087s, Peak memory usage = 168.117MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 168.117MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>113</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>113</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>68</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>390</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>358</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>457</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>96</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>129</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>232</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>50</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>8</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>512(462 LUT, 50 ALU) / 23040</td>
<td>3%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>390 / 23280</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>390 / 23280</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>8 / 56</td>
<td>15%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>I_vin0_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I_vin0_clk_ibuf/I </td>
</tr>
<tr>
<td>I_dma_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I_dma_clk_ibuf/I </td>
</tr>
<tr>
<td>I_vout0_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I_vout0_clk_ibuf/I </td>
</tr>
<tr>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n41_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n41_s2/O </td>
</tr>
<tr>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n46_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n46_s2/O </td>
</tr>
<tr>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n41_6_0</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n41_s2/O </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_vin0_clk</td>
<td>100.000(MHz)</td>
<td>188.768(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_dma_clk</td>
<td>100.000(MHz)</td>
<td>137.646(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>I_vout0_clk</td>
<td>100.000(MHz)</td>
<td>140.647(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n41_6</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n46_6</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n41_6_0</td>
<td>100.000(MHz)</td>
<td>1217.656(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_dma_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_dma_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_dma_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>I_dma_clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_7_s1/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en_s0/I0</td>
</tr>
<tr>
<td>2.341</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en_s0/F</td>
</tr>
<tr>
<td>2.716</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s6/I0</td>
</tr>
<tr>
<td>3.242</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s6/F</td>
</tr>
<tr>
<td>3.617</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_4_s4/I2</td>
</tr>
<tr>
<td>4.079</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_4_s4/F</td>
</tr>
<tr>
<td>4.454</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_s3/I2</td>
</tr>
<tr>
<td>4.915</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_s3/F</td>
</tr>
<tr>
<td>5.290</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_5_s1/I0</td>
</tr>
<tr>
<td>5.816</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rgraynext_5_s1/F</td>
</tr>
<tr>
<td>6.191</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n182_s0/I0</td>
</tr>
<tr>
<td>6.747</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n182_s0/COUT</td>
</tr>
<tr>
<td>6.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n183_s0/CIN</td>
</tr>
<tr>
<td>6.797</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n183_s0/COUT</td>
</tr>
<tr>
<td>6.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n184_s0/CIN</td>
</tr>
<tr>
<td>6.847</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n184_s0/COUT</td>
</tr>
<tr>
<td>6.847</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n185_s0/CIN</td>
</tr>
<tr>
<td>6.898</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n185_s0/COUT</td>
</tr>
<tr>
<td>6.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n186_s0/CIN</td>
</tr>
<tr>
<td>6.948</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n186_s0/COUT</td>
</tr>
<tr>
<td>6.948</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n187_s0/CIN</td>
</tr>
<tr>
<td>6.998</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n187_s0/COUT</td>
</tr>
<tr>
<td>6.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n188_s0/CIN</td>
</tr>
<tr>
<td>7.048</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n188_s0/COUT</td>
</tr>
<tr>
<td>7.423</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val_s1/I2</td>
</tr>
<tr>
<td>7.884</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val_s1/F</td>
</tr>
<tr>
<td>8.259</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_dma_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_dma_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>I_dma_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.994</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.819, 53.029%; route: 3.000, 41.659%; tC2Q: 0.382, 5.312%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_vout0_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_vout0_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_vout0_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_vout0_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>I_vout0_clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_s4/I0</td>
</tr>
<tr>
<td>2.341</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_s4/F</td>
</tr>
<tr>
<td>2.716</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_s4/I2</td>
</tr>
<tr>
<td>3.178</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_s4/F</td>
</tr>
<tr>
<td>3.553</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_11_s3/I1</td>
</tr>
<tr>
<td>4.069</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_11_s3/F</td>
</tr>
<tr>
<td>4.444</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_9_s3/I1</td>
</tr>
<tr>
<td>4.960</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_9_s3/F</td>
</tr>
<tr>
<td>5.335</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_9_s1/I0</td>
</tr>
<tr>
<td>5.861</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rgraynext_9_s1/F</td>
</tr>
<tr>
<td>6.236</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n187_s0/I0</td>
</tr>
<tr>
<td>6.793</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n187_s0/COUT</td>
</tr>
<tr>
<td>6.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n188_s0/CIN</td>
</tr>
<tr>
<td>6.843</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n188_s0/COUT</td>
</tr>
<tr>
<td>6.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n189_s0/CIN</td>
</tr>
<tr>
<td>6.893</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n189_s0/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val_s1/I2</td>
</tr>
<tr>
<td>7.729</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val_s1/F</td>
</tr>
<tr>
<td>8.104</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_vout0_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_vout0_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>I_vout0_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.994</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.664, 51.996%; route: 3.000, 42.576%; tC2Q: 0.382, 5.428%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_dma_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_dma_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_dma_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>I_dma_clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s1/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s1/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_9_s0/I0</td>
</tr>
<tr>
<td>2.341</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_9_s0/F</td>
</tr>
<tr>
<td>2.716</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_6_s0/I3</td>
</tr>
<tr>
<td>2.979</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_6_s0/F</td>
</tr>
<tr>
<td>3.354</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_3_s0/I3</td>
</tr>
<tr>
<td>3.616</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_3_s0/F</td>
</tr>
<tr>
<td>3.991</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_2_s0/I1</td>
</tr>
<tr>
<td>4.508</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_2_s0/F</td>
</tr>
<tr>
<td>4.883</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_s/I1</td>
</tr>
<tr>
<td>5.445</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_s/COUT</td>
</tr>
<tr>
<td>5.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_s/CIN</td>
</tr>
<tr>
<td>5.495</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_s/COUT</td>
</tr>
<tr>
<td>5.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_s/CIN</td>
</tr>
<tr>
<td>5.545</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_s/COUT</td>
</tr>
<tr>
<td>5.545</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_s/CIN</td>
</tr>
<tr>
<td>5.595</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_s/COUT</td>
</tr>
<tr>
<td>5.595</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_s/CIN</td>
</tr>
<tr>
<td>5.645</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_s/COUT</td>
</tr>
<tr>
<td>5.645</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_s/CIN</td>
</tr>
<tr>
<td>5.695</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_s/COUT</td>
</tr>
<tr>
<td>5.695</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_s/CIN</td>
</tr>
<tr>
<td>5.745</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_s/COUT</td>
</tr>
<tr>
<td>5.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_s/CIN</td>
</tr>
<tr>
<td>5.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_s/COUT</td>
</tr>
<tr>
<td>5.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_10_s/CIN</td>
</tr>
<tr>
<td>5.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_10_s/COUT</td>
</tr>
<tr>
<td>5.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_11_s/CIN</td>
</tr>
<tr>
<td>5.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_11_s/COUT</td>
</tr>
<tr>
<td>5.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_12_s/CIN</td>
</tr>
<tr>
<td>6.139</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_12_s/SUM</td>
</tr>
<tr>
<td>6.514</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_12_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_dma_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_dma_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>I_dma_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_12_s0/CLK</td>
</tr>
<tr>
<td>10.994</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_12_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.824, 51.753%; route: 2.250, 41.237%; tC2Q: 0.382, 7.010%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_dma_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_dma_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_dma_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>I_dma_clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_12_s1/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_12_s1/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_9_s0/I0</td>
</tr>
<tr>
<td>2.341</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_9_s0/F</td>
</tr>
<tr>
<td>2.716</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_6_s0/I3</td>
</tr>
<tr>
<td>2.979</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_6_s0/F</td>
</tr>
<tr>
<td>3.354</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_3_s0/I3</td>
</tr>
<tr>
<td>3.616</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_3_s0/F</td>
</tr>
<tr>
<td>3.991</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_2_s0/I1</td>
</tr>
<tr>
<td>4.508</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wcount_r_2_s0/F</td>
</tr>
<tr>
<td>4.883</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s/I0</td>
</tr>
<tr>
<td>5.439</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s/COUT</td>
</tr>
<tr>
<td>5.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s/CIN</td>
</tr>
<tr>
<td>5.489</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s/COUT</td>
</tr>
<tr>
<td>5.489</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s/CIN</td>
</tr>
<tr>
<td>5.539</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s/COUT</td>
</tr>
<tr>
<td>5.539</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s/CIN</td>
</tr>
<tr>
<td>5.589</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s/COUT</td>
</tr>
<tr>
<td>5.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s/CIN</td>
</tr>
<tr>
<td>5.639</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s/COUT</td>
</tr>
<tr>
<td>5.639</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s/CIN</td>
</tr>
<tr>
<td>5.689</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s/COUT</td>
</tr>
<tr>
<td>5.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_s/CIN</td>
</tr>
<tr>
<td>5.739</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_s/COUT</td>
</tr>
<tr>
<td>5.739</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_s/CIN</td>
</tr>
<tr>
<td>5.789</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_s/COUT</td>
</tr>
<tr>
<td>5.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_10_s/CIN</td>
</tr>
<tr>
<td>5.839</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_10_s/COUT</td>
</tr>
<tr>
<td>5.839</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_11_s/CIN</td>
</tr>
<tr>
<td>5.889</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_11_s/COUT</td>
</tr>
<tr>
<td>5.889</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_12_s/CIN</td>
</tr>
<tr>
<td>6.133</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_12_s/SUM</td>
</tr>
<tr>
<td>6.508</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_12_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_dma_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_dma_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>I_dma_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_12_s0/CLK</td>
</tr>
<tr>
<td>10.994</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_12_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.817, 51.698%; route: 2.250, 41.284%; tC2Q: 0.382, 7.018%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_dma_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_dma_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_dma_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>I_dma_clk_ibuf/O</td>
</tr>
<tr>
<td>1.058</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s1/CLK</td>
</tr>
<tr>
<td>1.440</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq2_rptr_9_s1/Q</td>
</tr>
<tr>
<td>1.815</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_9_s0/I0</td>
</tr>
<tr>
<td>2.341</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_9_s0/F</td>
</tr>
<tr>
<td>2.716</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_6_s0/I3</td>
</tr>
<tr>
<td>2.979</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_6_s0/F</td>
</tr>
<tr>
<td>3.354</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_3_s0/I3</td>
</tr>
<tr>
<td>3.616</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_3_s0/F</td>
</tr>
<tr>
<td>3.991</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_2_s0/I1</td>
</tr>
<tr>
<td>4.508</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rcount_w_2_s0/F</td>
</tr>
<tr>
<td>4.883</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_s/I1</td>
</tr>
<tr>
<td>5.445</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_s/COUT</td>
</tr>
<tr>
<td>5.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_s/CIN</td>
</tr>
<tr>
<td>5.495</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_s/COUT</td>
</tr>
<tr>
<td>5.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_s/CIN</td>
</tr>
<tr>
<td>5.545</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_s/COUT</td>
</tr>
<tr>
<td>5.545</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_s/CIN</td>
</tr>
<tr>
<td>5.595</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_s/COUT</td>
</tr>
<tr>
<td>5.595</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_s/CIN</td>
</tr>
<tr>
<td>5.645</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_s/COUT</td>
</tr>
<tr>
<td>5.645</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_s/CIN</td>
</tr>
<tr>
<td>5.695</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_s/COUT</td>
</tr>
<tr>
<td>5.695</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_s/CIN</td>
</tr>
<tr>
<td>5.745</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_8_s/COUT</td>
</tr>
<tr>
<td>5.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_s/CIN</td>
</tr>
<tr>
<td>5.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_9_s/COUT</td>
</tr>
<tr>
<td>5.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_10_s/CIN</td>
</tr>
<tr>
<td>5.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_10_s/COUT</td>
</tr>
<tr>
<td>5.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_11_s/CIN</td>
</tr>
<tr>
<td>6.089</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_11_s/SUM</td>
</tr>
<tr>
<td>6.464</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_11_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_dma_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_dma_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>I_dma_clk_ibuf/O</td>
</tr>
<tr>
<td>11.057</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_11_s0/CLK</td>
</tr>
<tr>
<td>10.994</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_11_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.774, 51.307%; route: 2.250, 41.618%; tC2Q: 0.382, 7.075%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 64.539%; route: 0.375, 35.461%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
