   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .fpu softvfp
   4              	 .eabi_attribute 20,1
   5              	 .eabi_attribute 21,1
   6              	 .eabi_attribute 23,3
   7              	 .eabi_attribute 24,1
   8              	 .eabi_attribute 25,1
   9              	 .eabi_attribute 26,1
  10              	 .eabi_attribute 30,6
  11              	 .eabi_attribute 34,1
  12              	 .eabi_attribute 18,4
  13              	 .thumb
  14              	 .file "arm_dct4_q31.c"
  15              	 .text
  16              	.Ltext0:
  17              	 .cfi_sections .debug_frame
  18              	 .section .text.arm_dct4_q31,"ax",%progbits
  19              	 .align 2
  20              	 .global arm_dct4_q31
  21              	 .thumb
  22              	 .thumb_func
  24              	arm_dct4_q31:
  25              	.LFB139:
  26              	 .file 1 "../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c"
   1:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** /* ----------------------------------------------------------------------    
   2:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * Copyright (C) 2010-2014 ARM Limited. All rights reserved.    
   3:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *    
   4:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * $Date:        31. July 2014 
   5:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * $Revision: 	V1.4.4  
   6:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *    
   7:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * Project: 	    CMSIS DSP Library    
   8:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * Title:	    arm_dct4_q31.c    
   9:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *    
  10:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * Description:	Processing function of DCT4 & IDCT4 Q31.    
  11:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *    
  12:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
  13:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *  
  14:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * Redistribution and use in source and binary forms, with or without 
  15:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * modification, are permitted provided that the following conditions
  16:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * are met:
  17:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *   - Redistributions of source code must retain the above copyright
  18:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *     notice, this list of conditions and the following disclaimer.
  19:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *   - Redistributions in binary form must reproduce the above copyright
  20:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *     notice, this list of conditions and the following disclaimer in
  21:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *     the documentation and/or other materials provided with the 
  22:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *     distribution.
  23:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *   - Neither the name of ARM LIMITED nor the names of its contributors
  24:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *     may be used to endorse or promote products derived from this
  25:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *     software without specific prior written permission.
  26:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** *
  27:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  28:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  29:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
  30:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 
  31:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  32:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
  33:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  34:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  35:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
  36:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * POSSIBILITY OF SUCH DAMAGE.    
  39:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** * -------------------------------------------------------------------- */
  40:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
  41:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  42:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
  43:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** /**    
  44:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * @addtogroup DCT4_IDCT4    
  45:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * @{    
  46:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  */
  47:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
  48:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** /**    
  49:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * @brief Processing function for the Q31 DCT4/IDCT4.   
  50:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * @param[in]       *S             points to an instance of the Q31 DCT4 structure.   
  51:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * @param[in]       *pState        points to state buffer.   
  52:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * @param[in,out]   *pInlineBuffer points to the in-place input and output buffer.   
  53:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * @return none.   
  54:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * \par Input an output formats:    
  55:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * Input samples need to be downscaled by 1 bit to avoid saturations in the Q31 DCT process,    
  56:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * as the conversion from DCT2 to DCT4 involves one subtraction.    
  57:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * Internally inputs are downscaled in the RFFT process function to avoid overflows.    
  58:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * Number of bits downscaled, depends on the size of the transform.    
  59:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * The input and output formats for different DCT sizes and number of bits to upscale are mentioned
  60:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  *    
  61:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  * \image html dct4FormatsQ31Table.gif    
  62:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****  */
  63:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
  64:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** void arm_dct4_q31(
  65:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   const arm_dct4_instance_q31 * S,
  66:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   q31_t * pState,
  67:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   q31_t * pInlineBuffer)
  68:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** {
  27              	 .loc 1 68 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31 0000 2DE9F04F 	 push {r4,r5,r6,r7,r8,r9,r10,fp,lr}
  32              	.LCFI0:
  33              	 .cfi_def_cfa_offset 36
  34              	 .cfi_offset 4,-36
  35              	 .cfi_offset 5,-32
  36              	 .cfi_offset 6,-28
  37              	 .cfi_offset 7,-24
  38              	 .cfi_offset 8,-20
  39              	 .cfi_offset 9,-16
  40              	 .cfi_offset 10,-12
  41              	 .cfi_offset 11,-8
  42              	 .cfi_offset 14,-4
  43 0004 8FB0     	 sub sp,sp,#60
  44              	.LCFI1:
  45              	 .cfi_def_cfa_offset 96
  46 0006 00AF     	 add r7,sp,#0
  47              	.LCFI2:
  48              	 .cfi_def_cfa_register 7
  49 0008 7861     	 str r0,[r7,#20]
  50 000a 3961     	 str r1,[r7,#16]
  51 000c FA60     	 str r2,[r7,#12]
  69:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   uint16_t i;                                    /* Loop counter */
  70:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   q31_t *weights = S->pTwiddle;                  /* Pointer to the Weights table */
  52              	 .loc 1 70 0
  53 000e 7B69     	 ldr r3,[r7,#20]
  54 0010 9B68     	 ldr r3,[r3,#8]
  55 0012 3B62     	 str r3,[r7,#32]
  71:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   q31_t *cosFact = S->pCosFactor;                /* Pointer to the cos factors table */
  56              	 .loc 1 71 0
  57 0014 7B69     	 ldr r3,[r7,#20]
  58 0016 DB68     	 ldr r3,[r3,#12]
  59 0018 FB61     	 str r3,[r7,#28]
  72:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   q31_t *pS1, *pS2, *pbuff;                      /* Temporary pointers for input buffer and pState 
  73:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   q31_t in;                                      /* Temporary variable */
  74:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
  75:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
  76:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* DCT4 computation involves DCT2 (which is calculated using RFFT)    
  77:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    * along with some pre-processing and post-processing.    
  78:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    * Computational procedure is explained as follows:    
  79:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    * (a) Pre-processing involves multiplying input with cos factor,    
  80:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *     r(n) = 2 * u(n) * cos(pi*(2*n+1)/(4*n))    
  81:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *              where,    
  82:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *                 r(n) -- output of preprocessing    
  83:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *                 u(n) -- input to preprocessing(actual Source buffer)    
  84:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    * (b) Calculation of DCT2 using FFT is divided into three steps:    
  85:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *                  Step1: Re-ordering of even and odd elements of input.    
  86:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *                  Step2: Calculating FFT of the re-ordered input.    
  87:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *                  Step3: Taking the real part of the product of FFT output and weights.    
  88:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    * (c) Post-processing - DCT4 can be obtained from DCT2 output using the following equation:    
  89:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *                   Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)    
  90:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *                        where,    
  91:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *                           Y4 -- DCT4 output,   Y2 -- DCT2 output    
  92:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    * (d) Multiplying the output with the normalizing factor sqrt(2/N).    
  93:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    */
  94:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
  95:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****         /*-------- Pre-processing ------------*/
  96:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Multiplying input with cos factor i.e. r(n) = 2 * x(n) * cos(pi*(2*n+1)/(4*n)) */
  97:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   arm_mult_q31(pInlineBuffer, cosFact, pInlineBuffer, S->N);
  60              	 .loc 1 97 0
  61 001a 7B69     	 ldr r3,[r7,#20]
  62 001c 1B88     	 ldrh r3,[r3]
  63 001e F868     	 ldr r0,[r7,#12]
  64 0020 F969     	 ldr r1,[r7,#28]
  65 0022 FA68     	 ldr r2,[r7,#12]
  66 0024 FFF7FEFF 	 bl arm_mult_q31
  98:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   arm_shift_q31(pInlineBuffer, 1, pInlineBuffer, S->N);
  67              	 .loc 1 98 0
  68 0028 7B69     	 ldr r3,[r7,#20]
  69 002a 1B88     	 ldrh r3,[r3]
  70 002c F868     	 ldr r0,[r7,#12]
  71 002e 0121     	 movs r1,#1
  72 0030 FA68     	 ldr r2,[r7,#12]
  73 0032 FFF7FEFF 	 bl arm_shift_q31
  99:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 100:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* ----------------------------------------------------------------    
 101:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    * Step1: Re-ordering of even and odd elements as    
 102:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *             pState[i] =  pInlineBuffer[2*i] and    
 103:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *             pState[N-i-1] = pInlineBuffer[2*i+1] where i = 0 to N/2    
 104:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    ---------------------------------------------------------------------*/
 105:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 106:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pS1 initialized to pState */
 107:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pS1 = pState;
  74              	 .loc 1 107 0
  75 0036 3B69     	 ldr r3,[r7,#16]
  76 0038 3B63     	 str r3,[r7,#48]
 108:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 109:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pS2 initialized to pState+N-1, so that it points to the end of the state buffer */
 110:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pS2 = pState + (S->N - 1u);
  77              	 .loc 1 110 0
  78 003a 7B69     	 ldr r3,[r7,#20]
  79 003c 1B88     	 ldrh r3,[r3]
  80 003e 03F18043 	 add r3,r3,#1073741824
  81 0042 013B     	 subs r3,r3,#1
  82 0044 9B00     	 lsls r3,r3,#2
  83 0046 3A69     	 ldr r2,[r7,#16]
  84 0048 1344     	 add r3,r3,r2
  85 004a FB62     	 str r3,[r7,#44]
 111:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 112:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to input buffer */
 113:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
  86              	 .loc 1 113 0
  87 004c FB68     	 ldr r3,[r7,#12]
  88 004e BB62     	 str r3,[r7,#40]
 114:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 115:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** #ifndef ARM_MATH_CM0_FAMILY
 116:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 117:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
 118:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 119:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter to N/2 >> 2 for loop unrolling by 4 */
 120:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   i = S->Nby2 >> 2u;
  89              	 .loc 1 120 0
  90 0050 7B69     	 ldr r3,[r7,#20]
  91 0052 5B88     	 ldrh r3,[r3,#2]
  92 0054 9B08     	 lsrs r3,r3,#2
  93 0056 FB86     	 strh r3,[r7,#54]
  94              	.L2:
 121:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 122:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
 123:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 124:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   do
 125:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   {
 126:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Re-ordering of even and odd elements */
 127:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* pState[i] =  pInlineBuffer[2*i] */
 128:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pS1++ = *pbuff++;
  95              	 .loc 1 128 0 discriminator 1
  96 0058 3B6B     	 ldr r3,[r7,#48]
  97 005a 1A1D     	 adds r2,r3,#4
  98 005c 3A63     	 str r2,[r7,#48]
  99 005e BA6A     	 ldr r2,[r7,#40]
 100 0060 111D     	 adds r1,r2,#4
 101 0062 B962     	 str r1,[r7,#40]
 102 0064 1268     	 ldr r2,[r2]
 103 0066 1A60     	 str r2,[r3]
 129:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* pState[N-i-1] = pInlineBuffer[2*i+1] */
 130:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pS2-- = *pbuff++;
 104              	 .loc 1 130 0 discriminator 1
 105 0068 FB6A     	 ldr r3,[r7,#44]
 106 006a 1A1F     	 subs r2,r3,#4
 107 006c FA62     	 str r2,[r7,#44]
 108 006e BA6A     	 ldr r2,[r7,#40]
 109 0070 111D     	 adds r1,r2,#4
 110 0072 B962     	 str r1,[r7,#40]
 111 0074 1268     	 ldr r2,[r2]
 112 0076 1A60     	 str r2,[r3]
 131:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 132:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pS1++ = *pbuff++;
 113              	 .loc 1 132 0 discriminator 1
 114 0078 3B6B     	 ldr r3,[r7,#48]
 115 007a 1A1D     	 adds r2,r3,#4
 116 007c 3A63     	 str r2,[r7,#48]
 117 007e BA6A     	 ldr r2,[r7,#40]
 118 0080 111D     	 adds r1,r2,#4
 119 0082 B962     	 str r1,[r7,#40]
 120 0084 1268     	 ldr r2,[r2]
 121 0086 1A60     	 str r2,[r3]
 133:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pS2-- = *pbuff++;
 122              	 .loc 1 133 0 discriminator 1
 123 0088 FB6A     	 ldr r3,[r7,#44]
 124 008a 1A1F     	 subs r2,r3,#4
 125 008c FA62     	 str r2,[r7,#44]
 126 008e BA6A     	 ldr r2,[r7,#40]
 127 0090 111D     	 adds r1,r2,#4
 128 0092 B962     	 str r1,[r7,#40]
 129 0094 1268     	 ldr r2,[r2]
 130 0096 1A60     	 str r2,[r3]
 134:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 135:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pS1++ = *pbuff++;
 131              	 .loc 1 135 0 discriminator 1
 132 0098 3B6B     	 ldr r3,[r7,#48]
 133 009a 1A1D     	 adds r2,r3,#4
 134 009c 3A63     	 str r2,[r7,#48]
 135 009e BA6A     	 ldr r2,[r7,#40]
 136 00a0 111D     	 adds r1,r2,#4
 137 00a2 B962     	 str r1,[r7,#40]
 138 00a4 1268     	 ldr r2,[r2]
 139 00a6 1A60     	 str r2,[r3]
 136:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pS2-- = *pbuff++;
 140              	 .loc 1 136 0 discriminator 1
 141 00a8 FB6A     	 ldr r3,[r7,#44]
 142 00aa 1A1F     	 subs r2,r3,#4
 143 00ac FA62     	 str r2,[r7,#44]
 144 00ae BA6A     	 ldr r2,[r7,#40]
 145 00b0 111D     	 adds r1,r2,#4
 146 00b2 B962     	 str r1,[r7,#40]
 147 00b4 1268     	 ldr r2,[r2]
 148 00b6 1A60     	 str r2,[r3]
 137:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 138:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pS1++ = *pbuff++;
 149              	 .loc 1 138 0 discriminator 1
 150 00b8 3B6B     	 ldr r3,[r7,#48]
 151 00ba 1A1D     	 adds r2,r3,#4
 152 00bc 3A63     	 str r2,[r7,#48]
 153 00be BA6A     	 ldr r2,[r7,#40]
 154 00c0 111D     	 adds r1,r2,#4
 155 00c2 B962     	 str r1,[r7,#40]
 156 00c4 1268     	 ldr r2,[r2]
 157 00c6 1A60     	 str r2,[r3]
 139:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pS2-- = *pbuff++;
 158              	 .loc 1 139 0 discriminator 1
 159 00c8 FB6A     	 ldr r3,[r7,#44]
 160 00ca 1A1F     	 subs r2,r3,#4
 161 00cc FA62     	 str r2,[r7,#44]
 162 00ce BA6A     	 ldr r2,[r7,#40]
 163 00d0 111D     	 adds r1,r2,#4
 164 00d2 B962     	 str r1,[r7,#40]
 165 00d4 1268     	 ldr r2,[r2]
 166 00d6 1A60     	 str r2,[r3]
 140:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 141:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 142:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     i--;
 167              	 .loc 1 142 0 discriminator 1
 168 00d8 FB8E     	 ldrh r3,[r7,#54]
 169 00da 013B     	 subs r3,r3,#1
 170 00dc FB86     	 strh r3,[r7,#54]
 143:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   } while(i > 0u);
 171              	 .loc 1 143 0 discriminator 1
 172 00de FB8E     	 ldrh r3,[r7,#54]
 173 00e0 002B     	 cmp r3,#0
 174 00e2 B9D1     	 bne .L2
 144:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 145:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to input buffer */
 146:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 175              	 .loc 1 146 0
 176 00e4 FB68     	 ldr r3,[r7,#12]
 177 00e6 BB62     	 str r3,[r7,#40]
 147:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 148:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pS1 initialized to pState */
 149:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pS1 = pState;
 178              	 .loc 1 149 0
 179 00e8 3B69     	 ldr r3,[r7,#16]
 180 00ea 3B63     	 str r3,[r7,#48]
 150:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 151:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter to N/4 instead of N for loop unrolling */
 152:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   i = S->N >> 2u;
 181              	 .loc 1 152 0
 182 00ec 7B69     	 ldr r3,[r7,#20]
 183 00ee 1B88     	 ldrh r3,[r3]
 184 00f0 9B08     	 lsrs r3,r3,#2
 185 00f2 FB86     	 strh r3,[r7,#54]
 186              	.L3:
 153:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 154:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Processing with loop unrolling 4 times as N is always multiple of 4.    
 155:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    * Compute 4 outputs at a time */
 156:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   do
 157:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   {
 158:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Writing the re-ordered output back to inplace input buffer */
 159:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = *pS1++;
 187              	 .loc 1 159 0 discriminator 1
 188 00f4 BB6A     	 ldr r3,[r7,#40]
 189 00f6 1A1D     	 adds r2,r3,#4
 190 00f8 BA62     	 str r2,[r7,#40]
 191 00fa 3A6B     	 ldr r2,[r7,#48]
 192 00fc 111D     	 adds r1,r2,#4
 193 00fe 3963     	 str r1,[r7,#48]
 194 0100 1268     	 ldr r2,[r2]
 195 0102 1A60     	 str r2,[r3]
 160:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = *pS1++;
 196              	 .loc 1 160 0 discriminator 1
 197 0104 BB6A     	 ldr r3,[r7,#40]
 198 0106 1A1D     	 adds r2,r3,#4
 199 0108 BA62     	 str r2,[r7,#40]
 200 010a 3A6B     	 ldr r2,[r7,#48]
 201 010c 111D     	 adds r1,r2,#4
 202 010e 3963     	 str r1,[r7,#48]
 203 0110 1268     	 ldr r2,[r2]
 204 0112 1A60     	 str r2,[r3]
 161:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = *pS1++;
 205              	 .loc 1 161 0 discriminator 1
 206 0114 BB6A     	 ldr r3,[r7,#40]
 207 0116 1A1D     	 adds r2,r3,#4
 208 0118 BA62     	 str r2,[r7,#40]
 209 011a 3A6B     	 ldr r2,[r7,#48]
 210 011c 111D     	 adds r1,r2,#4
 211 011e 3963     	 str r1,[r7,#48]
 212 0120 1268     	 ldr r2,[r2]
 213 0122 1A60     	 str r2,[r3]
 162:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = *pS1++;
 214              	 .loc 1 162 0 discriminator 1
 215 0124 BB6A     	 ldr r3,[r7,#40]
 216 0126 1A1D     	 adds r2,r3,#4
 217 0128 BA62     	 str r2,[r7,#40]
 218 012a 3A6B     	 ldr r2,[r7,#48]
 219 012c 111D     	 adds r1,r2,#4
 220 012e 3963     	 str r1,[r7,#48]
 221 0130 1268     	 ldr r2,[r2]
 222 0132 1A60     	 str r2,[r3]
 163:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 164:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 165:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     i--;
 223              	 .loc 1 165 0 discriminator 1
 224 0134 FB8E     	 ldrh r3,[r7,#54]
 225 0136 013B     	 subs r3,r3,#1
 226 0138 FB86     	 strh r3,[r7,#54]
 166:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   } while(i > 0u);
 227              	 .loc 1 166 0 discriminator 1
 228 013a FB8E     	 ldrh r3,[r7,#54]
 229 013c 002B     	 cmp r3,#0
 230 013e D9D1     	 bne .L3
 167:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 168:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 169:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* ---------------------------------------------------------    
 170:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *     Step2: Calculate RFFT for N-point input    
 171:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    * ---------------------------------------------------------- */
 172:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
 173:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   arm_rfft_q31(S->pRfft, pInlineBuffer, pState);
 231              	 .loc 1 173 0
 232 0140 7B69     	 ldr r3,[r7,#20]
 233 0142 1B69     	 ldr r3,[r3,#16]
 234 0144 1846     	 mov r0,r3
 235 0146 F968     	 ldr r1,[r7,#12]
 236 0148 3A69     	 ldr r2,[r7,#16]
 237 014a FFF7FEFF 	 bl arm_rfft_q31
 174:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 175:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /*----------------------------------------------------------------------    
 176:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *  Step3: Multiply the FFT output with the weights.    
 177:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *----------------------------------------------------------------------*/
 178:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   arm_cmplx_mult_cmplx_q31(pState, weights, pState, S->N);
 238              	 .loc 1 178 0
 239 014e 7B69     	 ldr r3,[r7,#20]
 240 0150 1B88     	 ldrh r3,[r3]
 241 0152 3869     	 ldr r0,[r7,#16]
 242 0154 396A     	 ldr r1,[r7,#32]
 243 0156 3A69     	 ldr r2,[r7,#16]
 244 0158 FFF7FEFF 	 bl arm_cmplx_mult_cmplx_q31
 179:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 180:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* The output of complex multiplication is in 3.29 format.    
 181:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    * Hence changing the format of N (i.e. 2*N elements) complex numbers to 1.31 format by shifting 
 182:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   arm_shift_q31(pState, 2, pState, S->N * 2);
 245              	 .loc 1 182 0
 246 015c 7B69     	 ldr r3,[r7,#20]
 247 015e 1B88     	 ldrh r3,[r3]
 248 0160 5B00     	 lsls r3,r3,#1
 249 0162 3869     	 ldr r0,[r7,#16]
 250 0164 0221     	 movs r1,#2
 251 0166 3A69     	 ldr r2,[r7,#16]
 252 0168 FFF7FEFF 	 bl arm_shift_q31
 183:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 184:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* ----------- Post-processing ---------- */
 185:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* DCT-IV can be obtained from DCT-II by the equation,    
 186:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)    
 187:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *       Hence, Y4(0) = Y2(0)/2  */
 188:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Getting only real part from the output and Converting to DCT-IV */
 189:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 190:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter to N >> 2 for loop unrolling by 4 */
 191:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   i = (S->N - 1u) >> 2u;
 253              	 .loc 1 191 0
 254 016c 7B69     	 ldr r3,[r7,#20]
 255 016e 1B88     	 ldrh r3,[r3]
 256 0170 013B     	 subs r3,r3,#1
 257 0172 9B08     	 lsrs r3,r3,#2
 258 0174 FB86     	 strh r3,[r7,#54]
 192:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 193:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to input buffer. */
 194:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 259              	 .loc 1 194 0
 260 0176 FB68     	 ldr r3,[r7,#12]
 261 0178 BB62     	 str r3,[r7,#40]
 195:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 196:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pS1 initialized to pState */
 197:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pS1 = pState;
 262              	 .loc 1 197 0
 263 017a 3B69     	 ldr r3,[r7,#16]
 264 017c 3B63     	 str r3,[r7,#48]
 198:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 199:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
 200:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   in = *pS1++ >> 1u;
 265              	 .loc 1 200 0
 266 017e 3B6B     	 ldr r3,[r7,#48]
 267 0180 1A1D     	 adds r2,r3,#4
 268 0182 3A63     	 str r2,[r7,#48]
 269 0184 1B68     	 ldr r3,[r3]
 270 0186 5B10     	 asrs r3,r3,#1
 271 0188 7B62     	 str r3,[r7,#36]
 201:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* input buffer acts as inplace, so output values are stored in the input itself. */
 202:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   *pbuff++ = in;
 272              	 .loc 1 202 0
 273 018a BB6A     	 ldr r3,[r7,#40]
 274 018c 1A1D     	 adds r2,r3,#4
 275 018e BA62     	 str r2,[r7,#40]
 276 0190 7A6A     	 ldr r2,[r7,#36]
 277 0192 1A60     	 str r2,[r3]
 203:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 204:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pState pointer is incremented twice as the real values are located alternatively in the array 
 205:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pS1++;
 278              	 .loc 1 205 0
 279 0194 3B6B     	 ldr r3,[r7,#48]
 280 0196 0433     	 adds r3,r3,#4
 281 0198 3B63     	 str r3,[r7,#48]
 282              	.L4:
 206:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 207:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
 208:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 209:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   do
 210:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   {
 211:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
 212:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* pState pointer (pS1) is incremented twice as the real values are located alternatively in th
 213:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     in = *pS1++ - in;
 283              	 .loc 1 213 0 discriminator 1
 284 019a 3B6B     	 ldr r3,[r7,#48]
 285 019c 1A1D     	 adds r2,r3,#4
 286 019e 3A63     	 str r2,[r7,#48]
 287 01a0 1A68     	 ldr r2,[r3]
 288 01a2 7B6A     	 ldr r3,[r7,#36]
 289 01a4 D31A     	 subs r3,r2,r3
 290 01a6 7B62     	 str r3,[r7,#36]
 214:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = in;
 291              	 .loc 1 214 0 discriminator 1
 292 01a8 BB6A     	 ldr r3,[r7,#40]
 293 01aa 1A1D     	 adds r2,r3,#4
 294 01ac BA62     	 str r2,[r7,#40]
 295 01ae 7A6A     	 ldr r2,[r7,#36]
 296 01b0 1A60     	 str r2,[r3]
 215:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* points to the next real value */
 216:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     pS1++;
 297              	 .loc 1 216 0 discriminator 1
 298 01b2 3B6B     	 ldr r3,[r7,#48]
 299 01b4 0433     	 adds r3,r3,#4
 300 01b6 3B63     	 str r3,[r7,#48]
 217:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 218:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     in = *pS1++ - in;
 301              	 .loc 1 218 0 discriminator 1
 302 01b8 3B6B     	 ldr r3,[r7,#48]
 303 01ba 1A1D     	 adds r2,r3,#4
 304 01bc 3A63     	 str r2,[r7,#48]
 305 01be 1A68     	 ldr r2,[r3]
 306 01c0 7B6A     	 ldr r3,[r7,#36]
 307 01c2 D31A     	 subs r3,r2,r3
 308 01c4 7B62     	 str r3,[r7,#36]
 219:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = in;
 309              	 .loc 1 219 0 discriminator 1
 310 01c6 BB6A     	 ldr r3,[r7,#40]
 311 01c8 1A1D     	 adds r2,r3,#4
 312 01ca BA62     	 str r2,[r7,#40]
 313 01cc 7A6A     	 ldr r2,[r7,#36]
 314 01ce 1A60     	 str r2,[r3]
 220:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     pS1++;
 315              	 .loc 1 220 0 discriminator 1
 316 01d0 3B6B     	 ldr r3,[r7,#48]
 317 01d2 0433     	 adds r3,r3,#4
 318 01d4 3B63     	 str r3,[r7,#48]
 221:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 222:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     in = *pS1++ - in;
 319              	 .loc 1 222 0 discriminator 1
 320 01d6 3B6B     	 ldr r3,[r7,#48]
 321 01d8 1A1D     	 adds r2,r3,#4
 322 01da 3A63     	 str r2,[r7,#48]
 323 01dc 1A68     	 ldr r2,[r3]
 324 01de 7B6A     	 ldr r3,[r7,#36]
 325 01e0 D31A     	 subs r3,r2,r3
 326 01e2 7B62     	 str r3,[r7,#36]
 223:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = in;
 327              	 .loc 1 223 0 discriminator 1
 328 01e4 BB6A     	 ldr r3,[r7,#40]
 329 01e6 1A1D     	 adds r2,r3,#4
 330 01e8 BA62     	 str r2,[r7,#40]
 331 01ea 7A6A     	 ldr r2,[r7,#36]
 332 01ec 1A60     	 str r2,[r3]
 224:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     pS1++;
 333              	 .loc 1 224 0 discriminator 1
 334 01ee 3B6B     	 ldr r3,[r7,#48]
 335 01f0 0433     	 adds r3,r3,#4
 336 01f2 3B63     	 str r3,[r7,#48]
 225:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 226:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     in = *pS1++ - in;
 337              	 .loc 1 226 0 discriminator 1
 338 01f4 3B6B     	 ldr r3,[r7,#48]
 339 01f6 1A1D     	 adds r2,r3,#4
 340 01f8 3A63     	 str r2,[r7,#48]
 341 01fa 1A68     	 ldr r2,[r3]
 342 01fc 7B6A     	 ldr r3,[r7,#36]
 343 01fe D31A     	 subs r3,r2,r3
 344 0200 7B62     	 str r3,[r7,#36]
 227:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = in;
 345              	 .loc 1 227 0 discriminator 1
 346 0202 BB6A     	 ldr r3,[r7,#40]
 347 0204 1A1D     	 adds r2,r3,#4
 348 0206 BA62     	 str r2,[r7,#40]
 349 0208 7A6A     	 ldr r2,[r7,#36]
 350 020a 1A60     	 str r2,[r3]
 228:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     pS1++;
 351              	 .loc 1 228 0 discriminator 1
 352 020c 3B6B     	 ldr r3,[r7,#48]
 353 020e 0433     	 adds r3,r3,#4
 354 0210 3B63     	 str r3,[r7,#48]
 229:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 230:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 231:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     i--;
 355              	 .loc 1 231 0 discriminator 1
 356 0212 FB8E     	 ldrh r3,[r7,#54]
 357 0214 013B     	 subs r3,r3,#1
 358 0216 FB86     	 strh r3,[r7,#54]
 232:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   } while(i > 0u);
 359              	 .loc 1 232 0 discriminator 1
 360 0218 FB8E     	 ldrh r3,[r7,#54]
 361 021a 002B     	 cmp r3,#0
 362 021c BDD1     	 bne .L4
 233:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 234:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* If the blockSize is not a multiple of 4, compute any remaining output samples here.    
 235:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    ** No loop unrolling is used. */
 236:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   i = (S->N - 1u) % 0x4u;
 363              	 .loc 1 236 0
 364 021e 7B69     	 ldr r3,[r7,#20]
 365 0220 1B88     	 ldrh r3,[r3]
 366 0222 013B     	 subs r3,r3,#1
 367 0224 9BB2     	 uxth r3,r3
 368 0226 03F00303 	 and r3,r3,#3
 369 022a FB86     	 strh r3,[r7,#54]
 237:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 238:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   while(i > 0u)
 370              	 .loc 1 238 0
 371 022c 11E0     	 b .L5
 372              	.L6:
 239:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   {
 240:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
 241:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* pState pointer (pS1) is incremented twice as the real values are located alternatively in th
 242:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     in = *pS1++ - in;
 373              	 .loc 1 242 0
 374 022e 3B6B     	 ldr r3,[r7,#48]
 375 0230 1A1D     	 adds r2,r3,#4
 376 0232 3A63     	 str r2,[r7,#48]
 377 0234 1A68     	 ldr r2,[r3]
 378 0236 7B6A     	 ldr r3,[r7,#36]
 379 0238 D31A     	 subs r3,r2,r3
 380 023a 7B62     	 str r3,[r7,#36]
 243:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = in;
 381              	 .loc 1 243 0
 382 023c BB6A     	 ldr r3,[r7,#40]
 383 023e 1A1D     	 adds r2,r3,#4
 384 0240 BA62     	 str r2,[r7,#40]
 385 0242 7A6A     	 ldr r2,[r7,#36]
 386 0244 1A60     	 str r2,[r3]
 244:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* points to the next real value */
 245:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     pS1++;
 387              	 .loc 1 245 0
 388 0246 3B6B     	 ldr r3,[r7,#48]
 389 0248 0433     	 adds r3,r3,#4
 390 024a 3B63     	 str r3,[r7,#48]
 246:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 247:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 248:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     i--;
 391              	 .loc 1 248 0
 392 024c FB8E     	 ldrh r3,[r7,#54]
 393 024e 013B     	 subs r3,r3,#1
 394 0250 FB86     	 strh r3,[r7,#54]
 395              	.L5:
 238:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   {
 396              	 .loc 1 238 0
 397 0252 FB8E     	 ldrh r3,[r7,#54]
 398 0254 002B     	 cmp r3,#0
 399 0256 EAD1     	 bne .L6
 249:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   }
 250:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 251:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 252:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****         /*------------ Normalizing the output by multiplying with the normalizing factor ----------
 253:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 254:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter to N/4 instead of N for loop unrolling */
 255:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   i = S->N >> 2u;
 400              	 .loc 1 255 0
 401 0258 7B69     	 ldr r3,[r7,#20]
 402 025a 1B88     	 ldrh r3,[r3]
 403 025c 9B08     	 lsrs r3,r3,#2
 404 025e FB86     	 strh r3,[r7,#54]
 256:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 257:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to the pInlineBuffer(now contains the output values) */
 258:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 405              	 .loc 1 258 0
 406 0260 FB68     	 ldr r3,[r7,#12]
 407 0262 BB62     	 str r3,[r7,#40]
 408              	.L7:
 259:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 260:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Processing with loop unrolling 4 times as N is always multiple of 4.  Compute 4 outputs at a t
 261:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   do
 262:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   {
 263:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
 264:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     in = *pbuff;
 409              	 .loc 1 264 0 discriminator 1
 410 0264 BB6A     	 ldr r3,[r7,#40]
 411 0266 1B68     	 ldr r3,[r3]
 412 0268 7B62     	 str r3,[r7,#36]
 265:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
 413              	 .loc 1 265 0 discriminator 1
 414 026a BE6A     	 ldr r6,[r7,#40]
 415 026c 331D     	 adds r3,r6,#4
 416 026e BB62     	 str r3,[r7,#40]
 417 0270 7B6A     	 ldr r3,[r7,#36]
 418 0272 1846     	 mov r0,r3
 419 0274 4FEAE071 	 asr r1,r0,#31
 420 0278 7B69     	 ldr r3,[r7,#20]
 421 027a 5B68     	 ldr r3,[r3,#4]
 422 027c 1A46     	 mov r2,r3
 423 027e 4FEAE273 	 asr r3,r2,#31
 424 0282 02FB01FC 	 mul ip,r2,r1
 425 0286 00FB03FE 	 mul lr,r0,r3
 426 028a E644     	 add lr,lr,ip
 427 028c A0FB0223 	 umull r2,r3,r0,r2
 428 0290 0EEB0301 	 add r1,lr,r3
 429 0294 0B46     	 mov r3,r1
 430 0296 D10F     	 lsrs r1,r2,#31
 431 0298 3960     	 str r1,[r7]
 432 029a 3968     	 ldr r1,[r7]
 433 029c 41EA4301 	 orr r1,r1,r3,lsl#1
 434 02a0 3960     	 str r1,[r7]
 435 02a2 DB17     	 asrs r3,r3,#31
 436 02a4 7B60     	 str r3,[r7,#4]
 437 02a6 3B68     	 ldr r3,[r7]
 438 02a8 3360     	 str r3,[r6]
 266:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 267:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     in = *pbuff;
 439              	 .loc 1 267 0 discriminator 1
 440 02aa BB6A     	 ldr r3,[r7,#40]
 441 02ac 1B68     	 ldr r3,[r3]
 442 02ae 7B62     	 str r3,[r7,#36]
 268:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
 443              	 .loc 1 268 0 discriminator 1
 444 02b0 BE6A     	 ldr r6,[r7,#40]
 445 02b2 331D     	 adds r3,r6,#4
 446 02b4 BB62     	 str r3,[r7,#40]
 447 02b6 7B6A     	 ldr r3,[r7,#36]
 448 02b8 1846     	 mov r0,r3
 449 02ba 4FEAE071 	 asr r1,r0,#31
 450 02be 7B69     	 ldr r3,[r7,#20]
 451 02c0 5B68     	 ldr r3,[r3,#4]
 452 02c2 1A46     	 mov r2,r3
 453 02c4 4FEAE273 	 asr r3,r2,#31
 454 02c8 02FB01FC 	 mul ip,r2,r1
 455 02cc 00FB03FE 	 mul lr,r0,r3
 456 02d0 E644     	 add lr,lr,ip
 457 02d2 A0FB0223 	 umull r2,r3,r0,r2
 458 02d6 0EEB0301 	 add r1,lr,r3
 459 02da 0B46     	 mov r3,r1
 460 02dc 4FEAD27A 	 lsr r10,r2,#31
 461 02e0 4AEA430A 	 orr r10,r10,r3,lsl#1
 462 02e4 4FEAE37B 	 asr fp,r3,#31
 463 02e8 5346     	 mov r3,r10
 464 02ea 3360     	 str r3,[r6]
 269:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 270:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     in = *pbuff;
 465              	 .loc 1 270 0 discriminator 1
 466 02ec BB6A     	 ldr r3,[r7,#40]
 467 02ee 1B68     	 ldr r3,[r3]
 468 02f0 7B62     	 str r3,[r7,#36]
 271:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
 469              	 .loc 1 271 0 discriminator 1
 470 02f2 BE6A     	 ldr r6,[r7,#40]
 471 02f4 331D     	 adds r3,r6,#4
 472 02f6 BB62     	 str r3,[r7,#40]
 473 02f8 7B6A     	 ldr r3,[r7,#36]
 474 02fa 1846     	 mov r0,r3
 475 02fc 4FEAE071 	 asr r1,r0,#31
 476 0300 7B69     	 ldr r3,[r7,#20]
 477 0302 5B68     	 ldr r3,[r3,#4]
 478 0304 1A46     	 mov r2,r3
 479 0306 4FEAE273 	 asr r3,r2,#31
 480 030a 02FB01FC 	 mul ip,r2,r1
 481 030e 00FB03FE 	 mul lr,r0,r3
 482 0312 E644     	 add lr,lr,ip
 483 0314 A0FB0223 	 umull r2,r3,r0,r2
 484 0318 0EEB0301 	 add r1,lr,r3
 485 031c 0B46     	 mov r3,r1
 486 031e 4FEAD278 	 lsr r8,r2,#31
 487 0322 48EA4308 	 orr r8,r8,r3,lsl#1
 488 0326 4FEAE379 	 asr r9,r3,#31
 489 032a 4346     	 mov r3,r8
 490 032c 3360     	 str r3,[r6]
 272:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 273:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     in = *pbuff;
 491              	 .loc 1 273 0 discriminator 1
 492 032e BB6A     	 ldr r3,[r7,#40]
 493 0330 1B68     	 ldr r3,[r3]
 494 0332 7B62     	 str r3,[r7,#36]
 274:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
 495              	 .loc 1 274 0 discriminator 1
 496 0334 BE6A     	 ldr r6,[r7,#40]
 497 0336 331D     	 adds r3,r6,#4
 498 0338 BB62     	 str r3,[r7,#40]
 499 033a 7B6A     	 ldr r3,[r7,#36]
 500 033c 1846     	 mov r0,r3
 501 033e 4FEAE071 	 asr r1,r0,#31
 502 0342 7B69     	 ldr r3,[r7,#20]
 503 0344 5B68     	 ldr r3,[r3,#4]
 504 0346 1A46     	 mov r2,r3
 505 0348 4FEAE273 	 asr r3,r2,#31
 506 034c 02FB01FC 	 mul ip,r2,r1
 507 0350 00FB03FE 	 mul lr,r0,r3
 508 0354 E644     	 add lr,lr,ip
 509 0356 A0FB0223 	 umull r2,r3,r0,r2
 510 035a 0EEB0301 	 add r1,lr,r3
 511 035e 0B46     	 mov r3,r1
 512 0360 D40F     	 lsrs r4,r2,#31
 513 0362 44EA4304 	 orr r4,r4,r3,lsl#1
 514 0366 DD17     	 asrs r5,r3,#31
 515 0368 2346     	 mov r3,r4
 516 036a 3360     	 str r3,[r6]
 275:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 276:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 277:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     i--;
 517              	 .loc 1 277 0 discriminator 1
 518 036c FB8E     	 ldrh r3,[r7,#54]
 519 036e 013B     	 subs r3,r3,#1
 520 0370 FB86     	 strh r3,[r7,#54]
 278:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   } while(i > 0u);
 521              	 .loc 1 278 0 discriminator 1
 522 0372 FB8E     	 ldrh r3,[r7,#54]
 523 0374 002B     	 cmp r3,#0
 524 0376 7FF475AF 	 bne .L7
 279:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 280:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 281:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** #else
 282:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 283:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Run the below code for Cortex-M0 */
 284:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 285:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter to N/2 */
 286:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   i = S->Nby2;
 287:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 288:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   do
 289:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   {
 290:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Re-ordering of even and odd elements */
 291:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* pState[i] =  pInlineBuffer[2*i] */
 292:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pS1++ = *pbuff++;
 293:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* pState[N-i-1] = pInlineBuffer[2*i+1] */
 294:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pS2-- = *pbuff++;
 295:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 296:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 297:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     i--;
 298:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   } while(i > 0u);
 299:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 300:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to input buffer */
 301:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 302:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 303:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pS1 initialized to pState */
 304:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pS1 = pState;
 305:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 306:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter */
 307:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   i = S->N;
 308:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 309:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   do
 310:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   {
 311:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Writing the re-ordered output back to inplace input buffer */
 312:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = *pS1++;
 313:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 314:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 315:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     i--;
 316:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   } while(i > 0u);
 317:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 318:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 319:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* ---------------------------------------------------------    
 320:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *     Step2: Calculate RFFT for N-point input    
 321:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    * ---------------------------------------------------------- */
 322:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pInlineBuffer is real input of length N , pState is the complex output of length 2N */
 323:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   arm_rfft_q31(S->pRfft, pInlineBuffer, pState);
 324:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 325:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /*----------------------------------------------------------------------    
 326:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *  Step3: Multiply the FFT output with the weights.    
 327:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *----------------------------------------------------------------------*/
 328:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   arm_cmplx_mult_cmplx_q31(pState, weights, pState, S->N);
 329:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 330:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* The output of complex multiplication is in 3.29 format.    
 331:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    * Hence changing the format of N (i.e. 2*N elements) complex numbers to 1.31 format by shifting 
 332:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   arm_shift_q31(pState, 2, pState, S->N * 2);
 333:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 334:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* ----------- Post-processing ---------- */
 335:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* DCT-IV can be obtained from DCT-II by the equation,    
 336:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *       Y4(k) = Y2(k) - Y4(k-1) and Y4(-1) = Y4(0)    
 337:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****    *       Hence, Y4(0) = Y2(0)/2  */
 338:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Getting only real part from the output and Converting to DCT-IV */
 339:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 340:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to input buffer. */
 341:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 342:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 343:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pS1 initialized to pState */
 344:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pS1 = pState;
 345:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 346:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Calculating Y4(0) from Y2(0) using Y4(0) = Y2(0)/2 */
 347:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   in = *pS1++ >> 1u;
 348:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* input buffer acts as inplace, so output values are stored in the input itself. */
 349:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   *pbuff++ = in;
 350:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 351:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pState pointer is incremented twice as the real values are located alternatively in the array 
 352:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pS1++;
 353:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 354:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter */
 355:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   i = (S->N - 1u);
 356:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 357:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   while(i > 0u)
 358:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   {
 359:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Calculating Y4(1) to Y4(N-1) from Y2 using equation Y4(k) = Y2(k) - Y4(k-1) */
 360:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* pState pointer (pS1) is incremented twice as the real values are located alternatively in th
 361:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     in = *pS1++ - in;
 362:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = in;
 363:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* points to the next real value */
 364:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     pS1++;
 365:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 366:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 367:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     i--;
 368:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   }
 369:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 370:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 371:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****         /*------------ Normalizing the output by multiplying with the normalizing factor ----------
 372:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 373:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* Initializing the loop counter */
 374:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   i = S->N;
 375:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 376:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   /* pbuff initialized to the pInlineBuffer(now contains the output values) */
 377:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   pbuff = pInlineBuffer;
 378:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 379:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   do
 380:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   {
 381:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Multiplying pInlineBuffer with the normalizing factor sqrt(2/N) */
 382:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     in = *pbuff;
 383:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     *pbuff++ = ((q31_t) (((q63_t) in * S->normalize) >> 31));
 384:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 385:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     /* Decrement the loop counter */
 386:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****     i--;
 387:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c ****   } while(i > 0u);
 388:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 389:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** #endif /* #ifndef ARM_MATH_CM0_FAMILY */
 390:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** 
 391:../Dave/Generated/CMSIS_DSP/TransformFunctions/arm_dct4_q31.c **** }
 525              	 .loc 1 391 0
 526 037a 3C37     	 adds r7,r7,#60
 527              	.LCFI3:
 528              	 .cfi_def_cfa_offset 36
 529 037c BD46     	 mov sp,r7
 530              	.LCFI4:
 531              	 .cfi_def_cfa_register 13
 532              	 
 533 037e BDE8F08F 	 pop {r4,r5,r6,r7,r8,r9,r10,fp,pc}
 534              	 .cfi_endproc
 535              	.LFE139:
 537 0382 00BF     	 .text
 538              	.Letext0:
 539              	 .file 2 "c:\\davev4-64bit\\dave-4.2.6\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 540              	 .file 3 "c:\\davev4-64bit\\dave-4.2.6\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 541              	 .file 4 "C:\\Users\\Depes Crystalline\\Desktop\\school\\Active_Bike_Lighting_System\\Radar_Core\\Dave\\Generated/CMSIS_DSP/arm_math.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_dct4_q31.c
    {standard input}:19     .text.arm_dct4_q31:00000000 $t
    {standard input}:24     .text.arm_dct4_q31:00000000 arm_dct4_q31
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
arm_mult_q31
arm_shift_q31
arm_rfft_q31
arm_cmplx_mult_cmplx_q31
