{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733489607467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733489607467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  6 04:53:27 2024 " "Processing started: Fri Dec  6 04:53:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733489607467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489607467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab7bonus_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab7bonus_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489607467 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489607831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733489607887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733489607888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7bonus_top.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab7bonus_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7bonus_top " "Found entity 1: lab7bonus_top" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733489615045 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram " "Found entity 2: ram" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733489615045 ""} { "Info" "ISGN_ENTITY_NAME" "3 disp " "Found entity 3: disp" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733489615045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489615045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/statemachine.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733489615047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489615047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733489615049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489615049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733489615050 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "regfile.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/regfile.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733489615050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489615050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reg_a REG_A datapath.sv(6) " "Verilog HDL Declaration information at datapath.sv(6): object \"reg_a\" differs only in case from object \"REG_A\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733489615052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reg_b REG_B datapath.sv(6) " "Verilog HDL Declaration information at datapath.sv(6): object \"reg_b\" differs only in case from object \"REG_B\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733489615053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733489615053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489615053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733489615054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489615054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733489615056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489615056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset lab7bonus_top.sv(18) " "Verilog HDL Implicit Net warning at lab7bonus_top.sv(18): created implicit net for \"reset\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489615056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7bonus_top " "Elaborating entity \"lab7bonus_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733489615131 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] lab7bonus_top.sv(10) " "Output port \"LEDR\[9\]\" at lab7bonus_top.sv(10) has no driver" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733489615138 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..0\] lab7bonus_top.sv(10) " "Output port \"LEDR\[7..0\]\" at lab7bonus_top.sv(10) has no driver" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733489615138 "|lab7bonus_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab7bonus_top.sv(9) " "Output port \"HEX5\" at lab7bonus_top.sv(9) has no driver" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733489615138 "|lab7bonus_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:MEM " "Elaborating entity \"ram\" for hierarchy \"ram:MEM\"" {  } { { "lab7bonus_top.sv" "MEM" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489615167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab7bonus_top.sv" "CPU" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489615185 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.sv(41) " "Verilog HDL Case Statement information at cpu.sv(41): all case item expressions in this case statement are onehot" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733489615187 "|lab7bonus_top|cpu:CPU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.sv(47) " "Verilog HDL Case Statement information at cpu.sv(47): all case item expressions in this case statement are onehot" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733489615188 "|lab7bonus_top|cpu:CPU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.sv(53) " "Verilog HDL Case Statement information at cpu.sv(53): all case item expressions in this case statement are onehot" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733489615188 "|lab7bonus_top|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu.sv(66) " "Verilog HDL Case Statement warning at cpu.sv(66): incomplete case statement has no default case item" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 66 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1733489615188 "|lab7bonus_top|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 cpu.sv(86) " "Verilog HDL assignment warning at cpu.sv(86): truncated value with size 16 to match size of target (9)" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733489615188 "|lab7bonus_top|cpu:CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cpu.sv(91) " "Verilog HDL assignment warning at cpu.sv(91): truncated value with size 32 to match size of target (9)" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733489615188 "|lab7bonus_top|cpu:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|register:U0 " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|register:U0\"" {  } { { "cpu.sv" "U0" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489615198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|register:U1 " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|register:U1\"" {  } { { "cpu.sv" "U1" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489615204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statemachine cpu:CPU\|statemachine:FSM " "Elaborating entity \"statemachine\" for hierarchy \"cpu:CPU\|statemachine:FSM\"" {  } { { "cpu.sv" "FSM" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489615211 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.sv(119) " "Verilog HDL Casex/Casez warning at statemachine.sv(119): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/statemachine.sv" 119 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1733489615213 "|lab7bonus_top|cpu:CPU|statemachine:FSM"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.sv(235) " "Verilog HDL Casex/Casez warning at statemachine.sv(235): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/statemachine.sv" 235 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1733489615220 "|lab7bonus_top|cpu:CPU|statemachine:FSM"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "statemachine.sv(237) " "Verilog HDL Casex/Casez warning at statemachine.sv(237): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "statemachine.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/statemachine.sv" 237 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1733489615220 "|lab7bonus_top|cpu:CPU|statemachine:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "cpu.sv" "DP" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489615238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.sv" "REGFILE" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489615249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:U0 " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:U0\"" {  } { { "datapath.sv" "U0" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489615260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:U1 " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:U1\"" {  } { { "datapath.sv" "U1" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489615265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:CPU\|datapath:DP\|register:REG_S " "Elaborating entity \"register\" for hierarchy \"cpu:CPU\|datapath:DP\|register:REG_S\"" {  } { { "datapath.sv" "REG_S" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489615275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp disp:U0 " "Elaborating entity \"disp\" for hierarchy \"disp:U0\"" {  } { { "lab7bonus_top.sv" "U0" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489615282 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[0\] " "Converted tri-state buffer \"mem_data\[0\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[1\] " "Converted tri-state buffer \"mem_data\[1\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[2\] " "Converted tri-state buffer \"mem_data\[2\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[3\] " "Converted tri-state buffer \"mem_data\[3\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[4\] " "Converted tri-state buffer \"mem_data\[4\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[5\] " "Converted tri-state buffer \"mem_data\[5\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[6\] " "Converted tri-state buffer \"mem_data\[6\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[7\] " "Converted tri-state buffer \"mem_data\[7\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[8\] " "Converted tri-state buffer \"mem_data\[8\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[9\] " "Converted tri-state buffer \"mem_data\[9\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[10\] " "Converted tri-state buffer \"mem_data\[10\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[11\] " "Converted tri-state buffer \"mem_data\[11\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[12\] " "Converted tri-state buffer \"mem_data\[12\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[13\] " "Converted tri-state buffer \"mem_data\[13\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[14\] " "Converted tri-state buffer \"mem_data\[14\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mem_data\[15\] " "Converted tri-state buffer \"mem_data\[15\]\" feeding internal logic into a wire" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|reg_b\[0\] " "Converted tri-state buffer \"cpu:CPU\|reg_b\[0\]\" feeding internal logic into a wire" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|reg_b\[1\] " "Converted tri-state buffer \"cpu:CPU\|reg_b\[1\]\" feeding internal logic into a wire" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|reg_b\[2\] " "Converted tri-state buffer \"cpu:CPU\|reg_b\[2\]\" feeding internal logic into a wire" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|reg_a\[0\] " "Converted tri-state buffer \"cpu:CPU\|reg_a\[0\]\" feeding internal logic into a wire" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|reg_a\[1\] " "Converted tri-state buffer \"cpu:CPU\|reg_a\[1\]\" feeding internal logic into a wire" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|reg_a\[2\] " "Converted tri-state buffer \"cpu:CPU\|reg_a\[2\]\" feeding internal logic into a wire" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|reg_w\[0\] " "Converted tri-state buffer \"cpu:CPU\|reg_w\[0\]\" feeding internal logic into a wire" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|reg_w\[1\] " "Converted tri-state buffer \"cpu:CPU\|reg_w\[1\]\" feeding internal logic into a wire" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|reg_w\[2\] " "Converted tri-state buffer \"cpu:CPU\|reg_w\[2\]\" feeding internal logic into a wire" {  } { { "cpu.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/cpu.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[0\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[0\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[1\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[1\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[2\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[2\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[3\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[3\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[4\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[4\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[5\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[5\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[6\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[6\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[7\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[7\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[8\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[8\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[9\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[9\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[10\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[10\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[11\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[11\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[12\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[12\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[13\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[13\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[14\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[14\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:CPU\|datapath:DP\|data_in\[15\] " "Converted tri-state buffer \"cpu:CPU\|datapath:DP\|data_in\[15\]\" feeding internal logic into a wire" {  } { { "datapath.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/datapath.sv" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733489615700 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1733489615700 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:MEM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:MEM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab7bonus_top.ram0_ram_2f2e0d97.hdl.mif " "Parameter INIT_FILE set to db/lab7bonus_top.ram0_ram_2f2e0d97.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733489615937 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1733489615937 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733489615937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:MEM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram:MEM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489616120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:MEM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram:MEM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab7bonus_top.ram0_ram_2f2e0d97.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab7bonus_top.ram0_ram_2f2e0d97.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733489616120 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733489616120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vvr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vvr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vvr1 " "Found entity 1: altsyncram_vvr1" {  } { { "db/altsyncram_vvr1.tdf" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/db/altsyncram_vvr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733489616210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489616210 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733489616644 "|lab7bonus_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733489616644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733489616732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/output_files/lab7bonus_top.map.smsg " "Generated suppressed messages file C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/output_files/lab7bonus_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489617159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733489617307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733489617307 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab7bonus_top.sv" "" { Text "C:/Users/Wardo/Documents/2025/CPEN211/Simple-Risc-Machine/lab7bonus_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733489617414 "|lab7bonus_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733489617414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "593 " "Implemented 593 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733489617416 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733489617416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "510 " "Implemented 510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733489617416 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733489617416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733489617416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733489617447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  6 04:53:37 2024 " "Processing ended: Fri Dec  6 04:53:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733489617447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733489617447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733489617447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733489617447 ""}
