#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f2033893b0 .scope module, "d_latch_test" "d_latch_test" 2 16;
 .timescale -9 -12;
v000001f2033c78f0_0 .var "Clock", 0 0;
v000001f2033d3f50_0 .net "Q", 0 0, L_000001f2033da780;  1 drivers
v000001f2033d4450_0 .net "Qbar", 0 0, L_000001f2033da1d0;  1 drivers
v000001f2033d3eb0_0 .var "input1", 0 0;
S_000001f20338bb70 .scope module, "enc" "d_latch" 2 26, 2 3 0, S_000001f2033893b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "Qbar";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /INPUT 1 "input1";
L_000001f2033dad30 .functor NOT 1, v000001f2033d3eb0_0, C4<0>, C4<0>, C4<0>;
L_000001f2033daef0 .functor AND 1, v000001f2033c78f0_0, L_000001f2033dad30, C4<1>, C4<1>;
L_000001f2033dae10 .functor OR 1, L_000001f2033daef0, L_000001f2033da1d0, C4<0>, C4<0>;
L_000001f2033da780 .functor NOT 1, L_000001f2033dae10, C4<0>, C4<0>, C4<0>;
L_000001f2033dae80 .functor AND 1, v000001f2033c78f0_0, v000001f2033d3eb0_0, C4<1>, C4<1>;
L_000001f2033da160 .functor OR 1, L_000001f2033dae80, L_000001f2033da780, C4<0>, C4<0>;
L_000001f2033da1d0 .functor NOT 1, L_000001f2033da160, C4<0>, C4<0>, C4<0>;
v000001f20338bd00_0 .net "Clock", 0 0, v000001f2033c78f0_0;  1 drivers
v000001f2033a2510_0 .net "Q", 0 0, L_000001f2033da780;  alias, 1 drivers
v000001f2033a25b0_0 .net "Qbar", 0 0, L_000001f2033da1d0;  alias, 1 drivers
v000001f2033a2650_0 .net *"_ivl_0", 0 0, L_000001f2033dad30;  1 drivers
v000001f2033a26f0_0 .net *"_ivl_10", 0 0, L_000001f2033da160;  1 drivers
v000001f2033a2790_0 .net *"_ivl_2", 0 0, L_000001f2033daef0;  1 drivers
v000001f2033a2830_0 .net *"_ivl_4", 0 0, L_000001f2033dae10;  1 drivers
v000001f2033a28d0_0 .net *"_ivl_8", 0 0, L_000001f2033dae80;  1 drivers
v000001f2033c7850_0 .net "input1", 0 0, v000001f2033d3eb0_0;  1 drivers
    .scope S_000001f2033893b0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033c78f0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001f2033893b0;
T_1 ;
    %delay 6000, 0;
    %load/vec4 v000001f2033c78f0_0;
    %addi 1, 0, 1;
    %store/vec4 v000001f2033c78f0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f2033893b0;
T_2 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2033d3eb0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001f2033893b0;
T_3 ;
    %vpi_call 2 81 "$dumpfile", "d_latch.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f2033893b0 {0 0 0};
    %vpi_call 2 83 "$monitor", "time = %g, Q = %b, Qbar = %b, input1 = %b, Clock = %b", $time, v000001f2033d3f50_0, v000001f2033d4450_0, v000001f2033d3eb0_0, v000001f2033c78f0_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001f2033893b0;
T_4 ;
    %delay 70000, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "d_latch.v";
