# RISC-V SOC RTL to GDS II WORKSHOP

Author: Sai Nikhitha Vemana

Design Name: RISC-V

Technology: SkyWater 130nm (Sky130)

Course: Digital VLSI SoC Design

Tools Used: OpenLane, Yosys, OpenROAD, Magic

This repository contains the physical design and verification artifacts for RISC-V core,implemented using the SkyWater 130nm(sky130) open-source process design kit(PDK) and the OpenLane automated flow.

1.Synthesis 

2.Floorplanning 

3.Placement 

4.Clock Tree Synthesis 

5.Routing 

6.Static TIming Analysis 

7.Layout Generation 

8.GDS II and sign-off checks
