#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559af1297b20 .scope module, "ram_tb" "ram_tb" 2 4;
 .timescale 0 -3;
P_0x559af1297ca0 .param/l "AW" 1 2 6, +C4<00000000000000000000000000000101>;
P_0x559af1297ce0 .param/l "DW" 1 2 6, +C4<00000000000000000000000000001000>;
P_0x559af1297d20 .param/str "ROM_FILE" 1 2 6, "../mem_files/rom_test.mem";
v0x559af12ad7f0_0 .var "clk", 0 0;
v0x559af12ad8b0_0 .var/i "i", 31 0;
v0x559af12ad970_0 .var "ram_addr", 4 0;
v0x559af12ada70_0 .var "ram_in", 7 0;
v0x559af12adb40_0 .net "ram_out", 7 0, v0x559af12ad560_0;  1 drivers
v0x559af12adc30_0 .var "ram_w", 0 0;
S_0x559af1260070 .scope module, "RAM_1" "ram" 2 15, 3 4 0, S_0x559af1297b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "w"
    .port_info 2 /INPUT 5 "addr"
    .port_info 3 /INPUT 8 "data_in"
    .port_info 4 /OUTPUT 8 "data_out"
P_0x559af1274d10 .param/l "AW" 0 3 5, +C4<00000000000000000000000000000101>;
P_0x559af1274d50 .param/l "DW" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x559af1274d90 .param/l "NPOS" 1 3 14, +C4<00000000000000000000000000100000>;
P_0x559af1274dd0 .param/str "ROM_FILE" 0 3 7, "../mem_files/rom_test.mem";
v0x559af1286a80_0 .net "addr", 4 0, v0x559af12ad970_0;  1 drivers
v0x559af12ad2f0_0 .net "clk", 0 0, v0x559af12ad7f0_0;  1 drivers
v0x559af12ad3b0 .array "data", 31 0, 7 0;
v0x559af12ad480_0 .net "data_in", 7 0, v0x559af12ada70_0;  1 drivers
v0x559af12ad560_0 .var "data_out", 7 0;
v0x559af12ad690_0 .net "w", 0 0, v0x559af12adc30_0;  1 drivers
E_0x559af1295900 .event posedge, v0x559af12ad2f0_0;
    .scope S_0x559af1260070;
T_0 ;
    %wait E_0x559af1295900;
    %load/vec4 v0x559af12ad690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x559af12ad480_0;
    %load/vec4 v0x559af1286a80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559af12ad3b0, 0, 4;
T_0.0 ;
    %load/vec4 v0x559af1286a80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x559af12ad3b0, 4;
    %assign/vec4 v0x559af12ad560_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x559af1260070;
T_1 ;
    %vpi_call 3 25 "$readmemh", P_0x559af1274dd0, v0x559af12ad3b0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x559af1297b20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559af12ad7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559af12adc30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x559af1297b20;
T_3 ;
    %delay 500, 0;
    %load/vec4 v0x559af12ad7f0_0;
    %inv;
    %store/vec4 v0x559af12ad7f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x559af1297b20;
T_4 ;
    %vpi_call 2 28 "$dumpfile", "ram_tb.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559af1297b20 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x559af12ad970_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x559af12ada70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x559af12adc30_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559af12adc30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559af12ad8b0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x559af12ad8b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x559af12ad8b0_0;
    %pad/s 5;
    %store/vec4 v0x559af12ad970_0, 0, 5;
    %delay 1000, 0;
    %load/vec4 v0x559af12ad8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x559af12ad8b0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_tb.v";
    "./../ram.v";
