#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Oct  3 08:50:58 2023
# Process ID: 2164
# Current directory: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33668 D:\ADAM LAB\IZ_Neuron_FPGA\FPGA_Implementation\DG_granule_model\DG_granule_model.xpr
# Log file: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/vivado.log
# Journal file: D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model\vivado.jou
# Running On: LAPTOP-U9EM5UJ6, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17007 MB
#-----------------------------------------------------------
start_gui
open_project {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.xpr}
update_compile_order -fileset sources_1
add_files -norecurse {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline_single.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v}}] -no_script -reset -force -quiet
remove_files  {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_pipeline.v}}
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
add_files -norecurse {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/v_initial.mem} {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/u_initial.mem}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source DG_granule_model_tb.tcl
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} 
current_wave_config {Untitled 1}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/u_reg}} 
relaunch_sim
run 300 ms
relaunch_sim
run 300 ms
relaunch_sim
run 300 ms
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/i_tb_initial.mem}}
relaunch_sim
relaunch_sim
relaunch_sim
run 300 ms
relaunch_sim
run 300 ms
close_sim
launch_simulation
source DG_granule_model_tb.tcl
relaunch_sim
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/u_reg}} 
relaunch_sim
run 300 ms
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/i}} 
relaunch_sim
run 300 ms
relaunch_sim
close_sim
launch_simulation
launch_simulation
source DG_granule_model_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/u_reg}} 
relaunch_sim
run 300 ms
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/i}} 
current_wave_config {Untitled 3}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/pointer}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_first_reg}} 
current_wave_config {Untitled 3}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_second_reg}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_wire}} 
current_wave_config {Untitled 3}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_greater_or_equal_Vpeak}} 
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source DG_granule_model_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/u_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/i}} 
current_wave_config {Untitled 4}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_first_reg}} 
current_wave_config {Untitled 4}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_second_reg}} 
current_wave_config {Untitled 4}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_wire}} 
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source DG_granule_model_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/u_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_first_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_second_reg}} {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/v_wire}} 
relaunch_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
run 300 ms
current_wave_config {Untitled 5}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/u_Izhikevich_model_pipeline_multiple/Vr}} 
current_wave_config {Untitled 5}
add_wave {{/DG_granule_model_tb/u_DG_granule_model/i}} 
relaunch_sim
relaunch_sim
run 300 ms
relaunch_sim
run 300 ms
restart
run 300 ms
relaunch_sim
run 300 ms
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}
file delete -force {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}}
file delete -force {D:/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp}
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
