5 18 1fd81 4 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (task1.1.vcd) 2 -o (task1.1.cdd) 2 -v (task1.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 task1.1.v 1 30 1 
2 1 5 5 5 90009 2 1 100c 0 0 1 1 b
2 2 5 5 5 90009 5 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 6 6 6 c000c 2 1 100c 0 0 1 1 b
2 4 6 6 6 c000c 2 47 c 3 0 invert_a.b
2 5 6 6 6 2000e 2 3b 5002 0 4 1 18 0 1 0 0 0 0 invert_a
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 0 1 0
1 b 2 3 70007 1 0 0 0 1 17 0 1 0 1 0 0
4 2 1 5 0 2
4 5 6 2 0 2
3 1 main.u$0 "main.u$0" 0 task1.1.v 8 18 1 
3 3 main.invert_a "main.invert_a" 0 task1.1.v 20 28 1 
2 6 24 24 24 4 2 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 b 3 22 1000006 1 0 0 0 1 17 1 1 0 1 0 0
4 6 11 0 0 6
3 1 main.invert_a.u$1 "main.invert_a.u$1" 0 task1.1.v 24 26 1 
2 7 25 25 25 60006 2 1 100c 0 0 1 1 b
2 8 25 25 25 50006 2 1b 100c 7 0 1 18 0 1 1 1 0 0
2 9 25 25 25 10001 0 1 1410 0 0 1 1 a
2 10 25 25 25 10006 2 37 1e 8 9
4 10 11 0 0 10
