# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_2  "../../../../ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../../bd/bram32/ip/bram32_blk_mem_gen_0_0/sim/bram32_blk_mem_gen_0_0.v"
verilog xil_defaultlib  "../../../../bd/bram64/ip/bram64_blk_mem_gen_0_1/sim/bram64_blk_mem_gen_0_1.v"
verilog xil_defaultlib  "../../../../bd/bram32/hdl/bram32.v"
verilog xil_defaultlib  "../../../../bd/bram64/hdl/bram64.v"
verilog xil_defaultlib  "../../../p.srcs/sources_1/bd/bram32/ip/bram32_blk_mem_gen_0_1/sim/bram32_blk_mem_gen_0_1.v"
verilog xil_defaultlib  "../../../p.srcs/sources_1/bd/bram32/hdl/bram32.v"
verilog xil_defaultlib  "../../../p.srcs/sources_1/bd/bram64/ip/bram64_blk_mem_gen_0_0/sim/bram64_blk_mem_gen_0_0.v"
verilog xil_defaultlib  "../../../p.srcs/sources_1/bd/bram64/hdl/bram64.v"
verilog xil_defaultlib  "../../../../bd/bram32/hdl/bram32_wrapper.v"
verilog xil_defaultlib  "../../../../bd/bram64/hdl/bram64_wrapper.v"
verilog xil_defaultlib  "../../../../hdl/hardware_accelerator_v1_0.v"
verilog xil_defaultlib  "../../../../hdl/hardware_accelerator_v1_testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
