ARM GAS  /tmp/ccxX7MVs.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"AT_COMMAND_TESTING_CN.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SEND_STRING,"ax",%progbits
  20              		.align	1
  21              		.global	SEND_STRING
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SEND_STRING:
  27              	.LVL0:
  28              	.LFB130:
  29              		.file 1 "Core/Src/AT_COMMAND_TESTING_CN.c"
   1:Core/Src/AT_COMMAND_TESTING_CN.c **** #include "AT_COMMAND_TESTING_CN.h"
   2:Core/Src/AT_COMMAND_TESTING_CN.c **** 
   3:Core/Src/AT_COMMAND_TESTING_CN.c **** 
   4:Core/Src/AT_COMMAND_TESTING_CN.c **** void SEND_STRING(char *str)
   5:Core/Src/AT_COMMAND_TESTING_CN.c **** {
  30              		.loc 1 5 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
   6:Core/Src/AT_COMMAND_TESTING_CN.c **** 
   7:Core/Src/AT_COMMAND_TESTING_CN.c **** while(*str != '\0' )
  35              		.loc 1 7 1 view .LVU1
  36              		.loc 1 7 6 is_stmt 0 view .LVU2
  37 0000 07E0     		b	.L2
  38              	.L4:
   8:Core/Src/AT_COMMAND_TESTING_CN.c **** {
   9:Core/Src/AT_COMMAND_TESTING_CN.c **** USART1->DR = (*str++);
  39              		.loc 1 9 1 is_stmt 1 view .LVU3
  40              		.loc 1 9 19 is_stmt 0 view .LVU4
  41 0002 0130     		adds	r0, r0, #1
  42              	.LVL1:
  43              		.loc 1 9 12 view .LVU5
  44 0004 054A     		ldr	r2, .L5
  45 0006 5360     		str	r3, [r2, #4]
  10:Core/Src/AT_COMMAND_TESTING_CN.c **** 	while (!(USART1->SR & (1<<6)));  
  46              		.loc 1 10 2 is_stmt 1 view .LVU6
  47              	.L3:
  48              		.loc 1 10 32 discriminator 1 view .LVU7
ARM GAS  /tmp/ccxX7MVs.s 			page 2


  49              		.loc 1 10 8 discriminator 1 view .LVU8
  50              		.loc 1 10 17 is_stmt 0 discriminator 1 view .LVU9
  51 0008 044B     		ldr	r3, .L5
  52 000a 1B68     		ldr	r3, [r3]
  53              		.loc 1 10 8 discriminator 1 view .LVU10
  54 000c 13F0400F 		tst	r3, #64
  55 0010 FAD0     		beq	.L3
  56              	.L2:
   7:Core/Src/AT_COMMAND_TESTING_CN.c **** {
  57              		.loc 1 7 6 is_stmt 1 view .LVU11
   7:Core/Src/AT_COMMAND_TESTING_CN.c **** {
  58              		.loc 1 7 7 is_stmt 0 view .LVU12
  59 0012 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
   7:Core/Src/AT_COMMAND_TESTING_CN.c **** {
  60              		.loc 1 7 6 view .LVU13
  61 0014 002B     		cmp	r3, #0
  62 0016 F4D1     		bne	.L4
  11:Core/Src/AT_COMMAND_TESTING_CN.c **** }
  12:Core/Src/AT_COMMAND_TESTING_CN.c **** }
  63              		.loc 1 12 1 view .LVU14
  64 0018 7047     		bx	lr
  65              	.L6:
  66 001a 00BF     		.align	2
  67              	.L5:
  68 001c 00100140 		.word	1073811456
  69              		.cfi_endproc
  70              	.LFE130:
  72              		.section	.text.USART1_CONFIG,"ax",%progbits
  73              		.align	1
  74              		.global	USART1_CONFIG
  75              		.syntax unified
  76              		.thumb
  77              		.thumb_func
  79              	USART1_CONFIG:
  80              	.LFB131:
  13:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  14:Core/Src/AT_COMMAND_TESTING_CN.c **** void USART1_CONFIG(void)
  15:Core/Src/AT_COMMAND_TESTING_CN.c **** {
  81              		.loc 1 15 1 is_stmt 1 view -0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 0
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              		@ link register save eliminated.
  16:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  17:Core/Src/AT_COMMAND_TESTING_CN.c ****   RCC->AHB1ENR |= 0x0001;
  86              		.loc 1 17 3 view .LVU16
  87              		.loc 1 17 16 is_stmt 0 view .LVU17
  88 0000 1D4B     		ldr	r3, .L8
  89 0002 1A6B     		ldr	r2, [r3, #48]
  90 0004 42F00102 		orr	r2, r2, #1
  91 0008 1A63     		str	r2, [r3, #48]
  18:Core/Src/AT_COMMAND_TESTING_CN.c ****   RCC->APB2ENR |= 0x0010;
  92              		.loc 1 18 3 is_stmt 1 view .LVU18
  93              		.loc 1 18 16 is_stmt 0 view .LVU19
  94 000a 5A6C     		ldr	r2, [r3, #68]
  95 000c 42F01002 		orr	r2, r2, #16
  96 0010 5A64     		str	r2, [r3, #68]
ARM GAS  /tmp/ccxX7MVs.s 			page 3


  19:Core/Src/AT_COMMAND_TESTING_CN.c ****   GPIOA->MODER |= (2<<18);
  97              		.loc 1 19 3 is_stmt 1 view .LVU20
  98              		.loc 1 19 16 is_stmt 0 view .LVU21
  99 0012 A3F56053 		sub	r3, r3, #14336
 100 0016 1A68     		ldr	r2, [r3]
 101 0018 42F40022 		orr	r2, r2, #524288
 102 001c 1A60     		str	r2, [r3]
  20:Core/Src/AT_COMMAND_TESTING_CN.c ****   GPIOA->MODER |= (2<<20);
 103              		.loc 1 20 3 is_stmt 1 view .LVU22
 104              		.loc 1 20 16 is_stmt 0 view .LVU23
 105 001e 1A68     		ldr	r2, [r3]
 106 0020 42F40012 		orr	r2, r2, #2097152
 107 0024 1A60     		str	r2, [r3]
  21:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  22:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  23:Core/Src/AT_COMMAND_TESTING_CN.c ****   GPIOA->AFR[1] |= (7<<8);
 108              		.loc 1 23 3 is_stmt 1 view .LVU24
 109              		.loc 1 23 17 is_stmt 0 view .LVU25
 110 0026 5A6A     		ldr	r2, [r3, #36]
 111 0028 42F4E062 		orr	r2, r2, #1792
 112 002c 5A62     		str	r2, [r3, #36]
  24:Core/Src/AT_COMMAND_TESTING_CN.c ****   GPIOA->AFR[1] |= (7<<4);
 113              		.loc 1 24 3 is_stmt 1 view .LVU26
 114              		.loc 1 24 17 is_stmt 0 view .LVU27
 115 002e 5A6A     		ldr	r2, [r3, #36]
 116 0030 42F07002 		orr	r2, r2, #112
 117 0034 5A62     		str	r2, [r3, #36]
  25:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  26:Core/Src/AT_COMMAND_TESTING_CN.c ****   USART1->CR1  =   0x00;   // Clear ALL
 118              		.loc 1 26 3 is_stmt 1 view .LVU28
 119              		.loc 1 26 16 is_stmt 0 view .LVU29
 120 0036 A3F57043 		sub	r3, r3, #61440
 121 003a 0022     		movs	r2, #0
 122 003c DA60     		str	r2, [r3, #12]
  27:Core/Src/AT_COMMAND_TESTING_CN.c ****   USART1->CR1 |=   (1<<13);   // UE = 1... Enable USART
 123              		.loc 1 27 3 is_stmt 1 view .LVU30
 124              		.loc 1 27 15 is_stmt 0 view .LVU31
 125 003e DA68     		ldr	r2, [r3, #12]
 126 0040 42F40052 		orr	r2, r2, #8192
 127 0044 DA60     		str	r2, [r3, #12]
  28:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  29:Core/Src/AT_COMMAND_TESTING_CN.c ****   USART1->CR1 &=  ~(1<<12); // M= 0 -> LENGTH = 8BITS. CONSISTS 1 BIT START 8 BIT DATA AND 1 BIT ST
 128              		.loc 1 29 3 is_stmt 1 view .LVU32
 129              		.loc 1 29 15 is_stmt 0 view .LVU33
 130 0046 DA68     		ldr	r2, [r3, #12]
 131 0048 22F48052 		bic	r2, r2, #4096
 132 004c DA60     		str	r2, [r3, #12]
  30:Core/Src/AT_COMMAND_TESTING_CN.c ****   USART1->CR2 &=  ~(3<<12); //STOP = 00 -> STOP BITS = 1
 133              		.loc 1 30 3 is_stmt 1 view .LVU34
 134              		.loc 1 30 15 is_stmt 0 view .LVU35
 135 004e 1A69     		ldr	r2, [r3, #16]
 136 0050 22F44052 		bic	r2, r2, #12288
 137 0054 1A61     		str	r2, [r3, #16]
  31:Core/Src/AT_COMMAND_TESTING_CN.c ****   USART1->CR3 &=  ~(1<<7); // DMA TRANSMIT DISABLE
 138              		.loc 1 31 3 is_stmt 1 view .LVU36
 139              		.loc 1 31 15 is_stmt 0 view .LVU37
 140 0056 5A69     		ldr	r2, [r3, #20]
ARM GAS  /tmp/ccxX7MVs.s 			page 4


 141 0058 22F08002 		bic	r2, r2, #128
 142 005c 5A61     		str	r2, [r3, #20]
  32:Core/Src/AT_COMMAND_TESTING_CN.c ****   USART1->BRR |=  0x364;
 143              		.loc 1 32 3 is_stmt 1 view .LVU38
 144              		.loc 1 32 15 is_stmt 0 view .LVU39
 145 005e 9A68     		ldr	r2, [r3, #8]
 146 0060 42F45972 		orr	r2, r2, #868
 147 0064 9A60     		str	r2, [r3, #8]
  33:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  34:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  35:Core/Src/AT_COMMAND_TESTING_CN.c ****   USART1->CR1 |= (1<<2); // RE=1.. Enable the Receiver
 148              		.loc 1 35 3 is_stmt 1 view .LVU40
 149              		.loc 1 35 15 is_stmt 0 view .LVU41
 150 0066 DA68     		ldr	r2, [r3, #12]
 151 0068 42F00402 		orr	r2, r2, #4
 152 006c DA60     		str	r2, [r3, #12]
  36:Core/Src/AT_COMMAND_TESTING_CN.c ****   USART1->CR1 |= (1<<3);  // TE=1.. Enable Transmitter
 153              		.loc 1 36 3 is_stmt 1 view .LVU42
 154              		.loc 1 36 15 is_stmt 0 view .LVU43
 155 006e DA68     		ldr	r2, [r3, #12]
 156 0070 42F00802 		orr	r2, r2, #8
 157 0074 DA60     		str	r2, [r3, #12]
  37:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  38:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  39:Core/Src/AT_COMMAND_TESTING_CN.c **** }
 158              		.loc 1 39 1 view .LVU44
 159 0076 7047     		bx	lr
 160              	.L9:
 161              		.align	2
 162              	.L8:
 163 0078 00380240 		.word	1073887232
 164              		.cfi_endproc
 165              	.LFE131:
 167              		.section	.rodata.AT_SEND_COMMAND.str1.4,"aMS",%progbits,1
 168              		.align	2
 169              	.LC0:
 170 0000 41540D0A 		.ascii	"AT\015\012\000"
 170      00
 171 0005 000000   		.align	2
 172              	.LC1:
 173 0008 4154490D 		.ascii	"ATI\015\012\000"
 173      0A00
 174              		.section	.text.AT_SEND_COMMAND,"ax",%progbits
 175              		.align	1
 176              		.global	AT_SEND_COMMAND
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 181              	AT_SEND_COMMAND:
 182              	.LFB132:
  40:Core/Src/AT_COMMAND_TESTING_CN.c **** void AT_SEND_COMMAND(void)
  41:Core/Src/AT_COMMAND_TESTING_CN.c **** {
 183              		.loc 1 41 1 is_stmt 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 16
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187 0000 00B5     		push	{lr}
ARM GAS  /tmp/ccxX7MVs.s 			page 5


 188              	.LCFI0:
 189              		.cfi_def_cfa_offset 4
 190              		.cfi_offset 14, -4
 191 0002 85B0     		sub	sp, sp, #20
 192              	.LCFI1:
 193              		.cfi_def_cfa_offset 24
  42:Core/Src/AT_COMMAND_TESTING_CN.c ****   MODULE_SIM7020C_TESTING __MODULE_SIM7020C_TESTING_FW;
 194              		.loc 1 42 3 view .LVU46
  43:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  44:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  45:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  46:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  47:Core/Src/AT_COMMAND_TESTING_CN.c ****   __MODULE_SIM7020C_TESTING_FW.AT        = "AT\r\n";
 195              		.loc 1 47 3 view .LVU47
 196              		.loc 1 47 42 is_stmt 0 view .LVU48
 197 0004 0648     		ldr	r0, .L12
 198 0006 0190     		str	r0, [sp, #4]
  48:Core/Src/AT_COMMAND_TESTING_CN.c ****   __MODULE_SIM7020C_TESTING_FW.ATI       = "ATI\r\n";
 199              		.loc 1 48 3 is_stmt 1 view .LVU49
 200              		.loc 1 48 42 is_stmt 0 view .LVU50
 201 0008 064B     		ldr	r3, .L12+4
 202 000a 0293     		str	r3, [sp, #8]
  49:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  50:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  51:Core/Src/AT_COMMAND_TESTING_CN.c ****  SEND_STRING(__MODULE_SIM7020C_TESTING_FW.AT);
 203              		.loc 1 51 2 is_stmt 1 view .LVU51
 204 000c FFF7FEFF 		bl	SEND_STRING
 205              	.LVL2:
  52:Core/Src/AT_COMMAND_TESTING_CN.c ****  HAL_Delay(1000);
 206              		.loc 1 52 2 view .LVU52
 207 0010 4FF47A70 		mov	r0, #1000
 208 0014 FFF7FEFF 		bl	HAL_Delay
 209              	.LVL3:
  53:Core/Src/AT_COMMAND_TESTING_CN.c **** //  SEND_STRING(__MODULE_SIM7020C_TESTING_FW.ATI);
  54:Core/Src/AT_COMMAND_TESTING_CN.c **** //  HAL_Delay(1000);
  55:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  56:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  57:Core/Src/AT_COMMAND_TESTING_CN.c **** 
  58:Core/Src/AT_COMMAND_TESTING_CN.c **** };
 210              		.loc 1 58 1 is_stmt 0 view .LVU53
 211 0018 05B0     		add	sp, sp, #20
 212              	.LCFI2:
 213              		.cfi_def_cfa_offset 4
 214              		@ sp needed
 215 001a 5DF804FB 		ldr	pc, [sp], #4
 216              	.L13:
 217 001e 00BF     		.align	2
 218              	.L12:
 219 0020 00000000 		.word	.LC0
 220 0024 08000000 		.word	.LC1
 221              		.cfi_endproc
 222              	.LFE132:
 224              		.text
 225              	.Letext0:
 226              		.file 2 "/home/cdp/Downloads/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default
 227              		.file 3 "/home/cdp/Downloads/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 228              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
ARM GAS  /tmp/ccxX7MVs.s 			page 6


 229              		.file 5 "Core/Inc/AT_COMMAND_TESTING_CN.h"
 230              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccxX7MVs.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 AT_COMMAND_TESTING_CN.c
     /tmp/ccxX7MVs.s:20     .text.SEND_STRING:0000000000000000 $t
     /tmp/ccxX7MVs.s:26     .text.SEND_STRING:0000000000000000 SEND_STRING
     /tmp/ccxX7MVs.s:68     .text.SEND_STRING:000000000000001c $d
     /tmp/ccxX7MVs.s:73     .text.USART1_CONFIG:0000000000000000 $t
     /tmp/ccxX7MVs.s:79     .text.USART1_CONFIG:0000000000000000 USART1_CONFIG
     /tmp/ccxX7MVs.s:163    .text.USART1_CONFIG:0000000000000078 $d
     /tmp/ccxX7MVs.s:168    .rodata.AT_SEND_COMMAND.str1.4:0000000000000000 $d
     /tmp/ccxX7MVs.s:175    .text.AT_SEND_COMMAND:0000000000000000 $t
     /tmp/ccxX7MVs.s:181    .text.AT_SEND_COMMAND:0000000000000000 AT_SEND_COMMAND
     /tmp/ccxX7MVs.s:219    .text.AT_SEND_COMMAND:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_Delay
