============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/English/TD5.0/bin/td.exe
   Run by =     luowei
   Run Date =   Thu Feb 24 11:32:49 2022

   Run on =     LAPTOP-90DN52SL
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db wave_vga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db wave_vga_pr.db" in  1.628560s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (26.9%)

RUN-1004 : used memory is 186 MB, reserved memory is 146 MB, peak memory is 186 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 92 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1088/117 useful/useless nets, 610/14 useful/useless insts
SYN-1015 : Optimize round 1, 112 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              224
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |107    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1674/2 useful/useless nets, 1251/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 284 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 210.57 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 210.68 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 210.73 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               769
  #lut4                   294
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      769   out of  19600    3.92%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |345    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.671877s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (84.1%)

RUN-1004 : used memory is 210 MB, reserved memory is 161 MB, peak memory is 213 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 824 instances
RUN-1001 : 333 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1530 nets
RUN-1001 : 985 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 822 instances, 333 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 261745
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 822.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 150979, overlap = 6.75
PHY-3002 : Step(2): len = 131386, overlap = 6.75
PHY-3002 : Step(3): len = 85590.9, overlap = 6.75
PHY-3002 : Step(4): len = 78147.4, overlap = 6.75
PHY-3002 : Step(5): len = 59781.9, overlap = 2.25
PHY-3002 : Step(6): len = 56720.3, overlap = 2.25
PHY-3002 : Step(7): len = 44680.1, overlap = 4.9375
PHY-3002 : Step(8): len = 41425.3, overlap = 10.6563
PHY-3002 : Step(9): len = 37776.6, overlap = 13.0625
PHY-3002 : Step(10): len = 31359.5, overlap = 14.6563
PHY-3002 : Step(11): len = 31392.6, overlap = 21.4063
PHY-3002 : Step(12): len = 29179.1, overlap = 31.8125
PHY-3002 : Step(13): len = 28362.7, overlap = 36.1875
PHY-3002 : Step(14): len = 28108.2, overlap = 36.9375
PHY-3002 : Step(15): len = 24303.6, overlap = 39.3438
PHY-3002 : Step(16): len = 24257.4, overlap = 41.25
PHY-3002 : Step(17): len = 21916.4, overlap = 47.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.98261e-05
PHY-3002 : Step(18): len = 21890, overlap = 47.9063
PHY-3002 : Step(19): len = 21951.4, overlap = 46.0938
PHY-3002 : Step(20): len = 21964.9, overlap = 46.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.96522e-05
PHY-3002 : Step(21): len = 21776.9, overlap = 46.7188
PHY-3002 : Step(22): len = 21765.4, overlap = 46.7188
PHY-3002 : Step(23): len = 21461.6, overlap = 46.625
PHY-3002 : Step(24): len = 21461.6, overlap = 46.625
PHY-3002 : Step(25): len = 21466.2, overlap = 46.625
PHY-3002 : Step(26): len = 21467, overlap = 46.625
PHY-3002 : Step(27): len = 21463, overlap = 46.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000159304
PHY-3002 : Step(28): len = 21391.8, overlap = 47.125
PHY-3002 : Step(29): len = 21375.5, overlap = 47.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000318609
PHY-3002 : Step(30): len = 21418.6, overlap = 46.6875
PHY-3002 : Step(31): len = 21417.8, overlap = 46.25
PHY-3002 : Step(32): len = 21418.3, overlap = 45.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000637218
PHY-3002 : Step(33): len = 21410.9, overlap = 45.8125
PHY-3002 : Step(34): len = 21406, overlap = 45.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00127444
PHY-3002 : Step(35): len = 21418.2, overlap = 44.875
PHY-3002 : Step(36): len = 21418.2, overlap = 44.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00254887
PHY-3002 : Step(37): len = 21417.7, overlap = 44.875
PHY-3002 : Step(38): len = 21410.2, overlap = 44
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00478796
PHY-3002 : Step(39): len = 21416, overlap = 43.9063
PHY-3002 : Step(40): len = 21412, overlap = 43.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.34038e-06
PHY-3002 : Step(41): len = 21598.8, overlap = 59.5938
PHY-3002 : Step(42): len = 21636.5, overlap = 59.8438
PHY-3002 : Step(43): len = 21285.1, overlap = 59.3438
PHY-3002 : Step(44): len = 21372.8, overlap = 59.1563
PHY-3002 : Step(45): len = 20429.9, overlap = 56.25
PHY-3002 : Step(46): len = 20511, overlap = 59.75
PHY-3002 : Step(47): len = 20454.1, overlap = 60.75
PHY-3002 : Step(48): len = 20309.2, overlap = 63.3125
PHY-3002 : Step(49): len = 20222.4, overlap = 78.1563
PHY-3002 : Step(50): len = 20362.6, overlap = 79.5
PHY-3002 : Step(51): len = 20409.3, overlap = 65.1563
PHY-3002 : Step(52): len = 20081.5, overlap = 61.5313
PHY-3002 : Step(53): len = 19552.5, overlap = 63.6875
PHY-3002 : Step(54): len = 19563.8, overlap = 63.5
PHY-3002 : Step(55): len = 19437.5, overlap = 66.9375
PHY-3002 : Step(56): len = 19114.2, overlap = 69.0625
PHY-3002 : Step(57): len = 18834.5, overlap = 67.9688
PHY-3002 : Step(58): len = 18927.7, overlap = 68.7813
PHY-3002 : Step(59): len = 18681.6, overlap = 68.3438
PHY-3002 : Step(60): len = 18520.5, overlap = 69.1875
PHY-3002 : Step(61): len = 18550.4, overlap = 69.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.26808e-05
PHY-3002 : Step(62): len = 19015.7, overlap = 61.75
PHY-3002 : Step(63): len = 19132.1, overlap = 60.875
PHY-3002 : Step(64): len = 19383.1, overlap = 58.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.53615e-05
PHY-3002 : Step(65): len = 19865.8, overlap = 54.2188
PHY-3002 : Step(66): len = 20107.8, overlap = 54.2813
PHY-3002 : Step(67): len = 20648.4, overlap = 53.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.0723e-05
PHY-3002 : Step(68): len = 20883.7, overlap = 48
PHY-3002 : Step(69): len = 21140, overlap = 46.6875
PHY-3002 : Step(70): len = 21638.3, overlap = 37.1563
PHY-3002 : Step(71): len = 21529.9, overlap = 33.2813
PHY-3002 : Step(72): len = 20425.1, overlap = 34.7813
PHY-3002 : Step(73): len = 20393.2, overlap = 34.3125
PHY-3002 : Step(74): len = 20295.1, overlap = 34.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000101446
PHY-3002 : Step(75): len = 20487.9, overlap = 32.9375
PHY-3002 : Step(76): len = 20551.3, overlap = 33.1875
PHY-3002 : Step(77): len = 20711.1, overlap = 33.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000202892
PHY-3002 : Step(78): len = 21072.9, overlap = 28.0938
PHY-3002 : Step(79): len = 21179.7, overlap = 27.75
PHY-3002 : Step(80): len = 21200, overlap = 25.2813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.53797e-05
PHY-3002 : Step(81): len = 21883.9, overlap = 69.9063
PHY-3002 : Step(82): len = 22005.3, overlap = 71.0625
PHY-3002 : Step(83): len = 21944.8, overlap = 73.5313
PHY-3002 : Step(84): len = 21460.3, overlap = 62.8125
PHY-3002 : Step(85): len = 21530.9, overlap = 61.9688
PHY-3002 : Step(86): len = 21612.6, overlap = 59.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.07594e-05
PHY-3002 : Step(87): len = 21545.7, overlap = 58.375
PHY-3002 : Step(88): len = 21691.8, overlap = 58.75
PHY-3002 : Step(89): len = 21912.7, overlap = 59.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.15188e-05
PHY-3002 : Step(90): len = 22250.4, overlap = 52.125
PHY-3002 : Step(91): len = 22387.2, overlap = 50.4063
PHY-3002 : Step(92): len = 22498, overlap = 50.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000123038
PHY-3002 : Step(93): len = 22619.7, overlap = 44.7188
PHY-3002 : Step(94): len = 22674.1, overlap = 43.6563
PHY-3002 : Step(95): len = 22913.1, overlap = 42.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000216316
PHY-3002 : Step(96): len = 23014, overlap = 42.5313
PHY-3002 : Step(97): len = 23064.4, overlap = 41.5
PHY-3002 : Step(98): len = 23291.7, overlap = 42.6563
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000364317
PHY-3002 : Step(99): len = 23484.4, overlap = 38.9375
PHY-3002 : Step(100): len = 23519.6, overlap = 38.7813
PHY-3002 : Step(101): len = 23598.5, overlap = 36.4063
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000612374
PHY-3002 : Step(102): len = 23631.5, overlap = 34.0625
PHY-3002 : Step(103): len = 23662.1, overlap = 33.7813
PHY-3002 : Step(104): len = 23694.1, overlap = 33.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000990822
PHY-3002 : Step(105): len = 23815.8, overlap = 30.125
PHY-3002 : Step(106): len = 23860.3, overlap = 30.2188
PHY-3002 : Step(107): len = 23953.3, overlap = 29.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 88.47 peak overflow 3.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 54288, over cnt = 92(0%), over = 166, worst = 4
PHY-1002 : len = 55576, over cnt = 55(0%), over = 90, worst = 4
PHY-1002 : len = 56704, over cnt = 25(0%), over = 38, worst = 4
PHY-1002 : len = 57096, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 57096, over cnt = 4(0%), over = 5, worst = 2
PHY-1001 : End global iterations;  0.061658s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (228.1%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 10.63, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.129010s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (181.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4316, tnet num: 1000, tinst num: 822, tnode num: 4896, tedge num: 6862.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.273506s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.471422s wall, 0.468750s user + 0.109375s system = 0.578125s CPU (122.6%)

OPT-1001 : End physical optimization;  0.481325s wall, 0.468750s user + 0.109375s system = 0.578125s CPU (120.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 333 LUT to BLE ...
SYN-4008 : Packed 333 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 234 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 333/725 primitive instances ...
PHY-3001 : End packing;  0.042108s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 565 instances
RUN-1001 : 252 mslices, 252 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1432 nets
RUN-1001 : 887 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 563 instances, 504 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23696.4, Over = 33
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.79835e-05
PHY-3002 : Step(108): len = 22600.3, overlap = 34.75
PHY-3002 : Step(109): len = 22600.3, overlap = 34.75
PHY-3002 : Step(110): len = 22198.2, overlap = 38.75
PHY-3002 : Step(111): len = 22198.2, overlap = 38.75
PHY-3002 : Step(112): len = 21975.1, overlap = 38.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.5967e-05
PHY-3002 : Step(113): len = 22685, overlap = 37.25
PHY-3002 : Step(114): len = 22685, overlap = 37.25
PHY-3002 : Step(115): len = 22554.1, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000140802
PHY-3002 : Step(116): len = 23177, overlap = 35.5
PHY-3002 : Step(117): len = 23386, overlap = 35.25
PHY-3002 : Step(118): len = 23386, overlap = 35.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.045425s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (137.6%)

PHY-3001 : Trial Legalized: Len = 31913.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000720115
PHY-3002 : Step(119): len = 28902.3, overlap = 4
PHY-3002 : Step(120): len = 27681, overlap = 6.5
PHY-3002 : Step(121): len = 27085.8, overlap = 8
PHY-3002 : Step(122): len = 26768, overlap = 8.75
PHY-3002 : Step(123): len = 25893.9, overlap = 9.5
PHY-3002 : Step(124): len = 25712.3, overlap = 10.25
PHY-3002 : Step(125): len = 25461.4, overlap = 10
PHY-3002 : Step(126): len = 25340.1, overlap = 10.5
PHY-3002 : Step(127): len = 25359.5, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006452s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28130.4, Over = 0
PHY-3001 : End spreading;  0.003662s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (853.3%)

PHY-3001 : Final: Len = 28130.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77424, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 77488, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 77504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041249s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (378.8%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 13.13, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.125922s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (186.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4026, tnet num: 902, tinst num: 563, tnode num: 4512, tedge num: 6522.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.287846s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (108.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.492975s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (126.8%)

OPT-1001 : End physical optimization;  0.502070s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (124.5%)

RUN-1003 : finish command "place" in  3.320648s wall, 5.156250s user + 1.953125s system = 7.109375s CPU (214.1%)

RUN-1004 : used memory is 247 MB, reserved memory is 200 MB, peak memory is 263 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       995
  #lut only               888   out of    995   89.25%
  #reg only                 0   out of    995    0.00%
  #lut&reg                107   out of    995   10.75%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |995   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 565 instances
RUN-1001 : 252 mslices, 252 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1432 nets
RUN-1001 : 887 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77424, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 77488, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 77504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039538s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.6%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 13.13, top10 = 3.75, top15 = 1.25.
PHY-1001 : End global routing;  0.141662s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (110.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.220228s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (92.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 135328, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.767600s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (148.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 135328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 135328
PHY-1001 : End DR Iter 1; 0.008713s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.885707s wall, 6.109375s user + 0.109375s system = 6.218750s CPU (105.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.152468s wall, 6.453125s user + 0.109375s system = 6.562500s CPU (106.7%)

RUN-1004 : used memory is 333 MB, reserved memory is 291 MB, peak memory is 761 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       995
  #lut only               888   out of    995   89.25%
  #reg only                 0   out of    995    0.00%
  #lut&reg                107   out of    995   10.75%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |995   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       837   
    #2          2       373   
    #3          3        63   
    #4          4        24   
    #5        5-10       43   
    #6        11-50      29   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.78            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 565
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1432, pip num: 8534
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1017 valid insts, and 26841 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.998305s wall, 15.015625s user + 0.062500s system = 15.078125s CPU (502.9%)

RUN-1004 : used memory is 350 MB, reserved memory is 322 MB, peak memory is 761 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.354757s wall, 1.296875s user + 0.062500s system = 1.359375s CPU (100.3%)

RUN-1004 : used memory is 517 MB, reserved memory is 518 MB, peak memory is 761 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.512759s wall, 0.828125s user + 0.281250s system = 1.109375s CPU (14.8%)

RUN-1004 : used memory is 546 MB, reserved memory is 548 MB, peak memory is 761 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.232620s wall, 2.250000s user + 0.390625s system = 2.640625s CPU (28.6%)

RUN-1004 : used memory is 405 MB, reserved memory is 403 MB, peak memory is 761 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1088/249 useful/useless nets, 610/106 useful/useless insts
SYN-1015 : Optimize round 1, 336 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              224
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |107    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1050/6 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1663/2 useful/useless nets, 1246/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 547.95 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 548.03 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 548.08 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               769
  #lut4                   294
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      769   out of  19600    3.92%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |345    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.239732s wall, 1.281250s user + 0.062500s system = 1.343750s CPU (108.4%)

RUN-1004 : used memory is 389 MB, reserved memory is 400 MB, peak memory is 761 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 824 instances
RUN-1001 : 333 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1524 nets
RUN-1001 : 975 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 822 instances, 333 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 261885
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 822.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(128): len = 151304, overlap = 6.75
PHY-3002 : Step(129): len = 132695, overlap = 6.75
PHY-3002 : Step(130): len = 86464.1, overlap = 6.75
PHY-3002 : Step(131): len = 78478.6, overlap = 6.75
PHY-3002 : Step(132): len = 60978.3, overlap = 6.75
PHY-3002 : Step(133): len = 57698.2, overlap = 5.625
PHY-3002 : Step(134): len = 43876.2, overlap = 9.8125
PHY-3002 : Step(135): len = 40920.7, overlap = 10.8125
PHY-3002 : Step(136): len = 38410, overlap = 15.4688
PHY-3002 : Step(137): len = 31561.4, overlap = 19.1875
PHY-3002 : Step(138): len = 31002.4, overlap = 17.4063
PHY-3002 : Step(139): len = 29859.8, overlap = 18.7188
PHY-3002 : Step(140): len = 30665.2, overlap = 28.3125
PHY-3002 : Step(141): len = 26688.6, overlap = 30.7188
PHY-3002 : Step(142): len = 26220.4, overlap = 31.4375
PHY-3002 : Step(143): len = 25207, overlap = 36.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.95513e-05
PHY-3002 : Step(144): len = 25446.4, overlap = 34.875
PHY-3002 : Step(145): len = 25304.7, overlap = 35.3125
PHY-3002 : Step(146): len = 25211.8, overlap = 35.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.91025e-05
PHY-3002 : Step(147): len = 24624.7, overlap = 35.4063
PHY-3002 : Step(148): len = 24510.2, overlap = 35.4063
PHY-3002 : Step(149): len = 23895.9, overlap = 38.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000198205
PHY-3002 : Step(150): len = 24213.4, overlap = 36.375
PHY-3002 : Step(151): len = 24205.5, overlap = 36.375
PHY-3002 : Step(152): len = 24191.2, overlap = 36.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00039641
PHY-3002 : Step(153): len = 23768.3, overlap = 36.5625
PHY-3002 : Step(154): len = 23733.3, overlap = 36.5625
PHY-3002 : Step(155): len = 23779.7, overlap = 36.5625
PHY-3002 : Step(156): len = 23771.9, overlap = 36.5625
PHY-3002 : Step(157): len = 23668.5, overlap = 34.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00079282
PHY-3002 : Step(158): len = 23708.9, overlap = 34.3125
PHY-3002 : Step(159): len = 23703, overlap = 36.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00158564
PHY-3002 : Step(160): len = 23518, overlap = 36.5625
PHY-3002 : Step(161): len = 23495.1, overlap = 36.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00317128
PHY-3002 : Step(162): len = 23552.9, overlap = 36.5625
PHY-3002 : Step(163): len = 23552.7, overlap = 36.5625
PHY-3002 : Step(164): len = 23552.7, overlap = 36.5625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00634256
PHY-3002 : Step(165): len = 23523.1, overlap = 36.5625
PHY-3002 : Step(166): len = 23508.2, overlap = 36.5625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0104745
PHY-3002 : Step(167): len = 23519.5, overlap = 36.5625
PHY-3002 : Step(168): len = 23510.9, overlap = 36.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009719s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (321.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.39943e-06
PHY-3002 : Step(169): len = 23446.6, overlap = 55.5
PHY-3002 : Step(170): len = 23623.1, overlap = 57.625
PHY-3002 : Step(171): len = 23208.5, overlap = 61.6875
PHY-3002 : Step(172): len = 23562.6, overlap = 61.2813
PHY-3002 : Step(173): len = 22194.7, overlap = 43.9688
PHY-3002 : Step(174): len = 21979.3, overlap = 44.4063
PHY-3002 : Step(175): len = 21188.1, overlap = 56.5313
PHY-3002 : Step(176): len = 20657.9, overlap = 68.4063
PHY-3002 : Step(177): len = 20981.8, overlap = 70.6875
PHY-3002 : Step(178): len = 20892.6, overlap = 75.5313
PHY-3002 : Step(179): len = 20327.2, overlap = 72.75
PHY-3002 : Step(180): len = 19627.1, overlap = 74.625
PHY-3002 : Step(181): len = 19569.4, overlap = 70.75
PHY-3002 : Step(182): len = 19636.3, overlap = 71.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07989e-05
PHY-3002 : Step(183): len = 19362, overlap = 68.5938
PHY-3002 : Step(184): len = 19362, overlap = 68.5938
PHY-3002 : Step(185): len = 19410.9, overlap = 66.3438
PHY-3002 : Step(186): len = 19410.9, overlap = 66.3438
PHY-3002 : Step(187): len = 19325.5, overlap = 64.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.15977e-05
PHY-3002 : Step(188): len = 20587.1, overlap = 49.6563
PHY-3002 : Step(189): len = 20864.8, overlap = 48.875
PHY-3002 : Step(190): len = 21307.8, overlap = 45
PHY-3002 : Step(191): len = 20583.2, overlap = 42.375
PHY-3002 : Step(192): len = 20583.2, overlap = 42.375
PHY-3002 : Step(193): len = 20135.5, overlap = 40.0938
PHY-3002 : Step(194): len = 20135.5, overlap = 40.0938
PHY-3002 : Step(195): len = 20002, overlap = 38.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.31954e-05
PHY-3002 : Step(196): len = 20800, overlap = 39.125
PHY-3002 : Step(197): len = 20800, overlap = 39.125
PHY-3002 : Step(198): len = 20474.3, overlap = 38.1875
PHY-3002 : Step(199): len = 20474.3, overlap = 38.1875
PHY-3002 : Step(200): len = 20287.7, overlap = 37.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.92923e-06
PHY-3002 : Step(201): len = 21126.4, overlap = 75.1875
PHY-3002 : Step(202): len = 21126.4, overlap = 75.1875
PHY-3002 : Step(203): len = 20489.6, overlap = 72
PHY-3002 : Step(204): len = 20621.4, overlap = 74.1875
PHY-3002 : Step(205): len = 20737.7, overlap = 74.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.98585e-05
PHY-3002 : Step(206): len = 21318.6, overlap = 65.0625
PHY-3002 : Step(207): len = 21318.6, overlap = 65.0625
PHY-3002 : Step(208): len = 21298.7, overlap = 61.125
PHY-3002 : Step(209): len = 21298.7, overlap = 61.125
PHY-3002 : Step(210): len = 21246, overlap = 61.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.97169e-05
PHY-3002 : Step(211): len = 22049.2, overlap = 59.7188
PHY-3002 : Step(212): len = 22278.6, overlap = 59.9375
PHY-3002 : Step(213): len = 22278.6, overlap = 59.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.94338e-05
PHY-3002 : Step(214): len = 22747.3, overlap = 56.125
PHY-3002 : Step(215): len = 22833.2, overlap = 52.75
PHY-3002 : Step(216): len = 23054, overlap = 53.0313
PHY-3002 : Step(217): len = 23072, overlap = 50.9688
PHY-3002 : Step(218): len = 23057.5, overlap = 52.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000158868
PHY-3002 : Step(219): len = 23033, overlap = 49.7188
PHY-3002 : Step(220): len = 23038.9, overlap = 49.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000268148
PHY-3002 : Step(221): len = 23212.1, overlap = 48.5
PHY-3002 : Step(222): len = 23281.8, overlap = 48.5313
PHY-3002 : Step(223): len = 23581.8, overlap = 48.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000451751
PHY-3002 : Step(224): len = 23636.7, overlap = 48.0938
PHY-3002 : Step(225): len = 23675.4, overlap = 45.9375
PHY-3002 : Step(226): len = 23764.5, overlap = 43.7813
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000730934
PHY-3002 : Step(227): len = 23912, overlap = 43.1563
PHY-3002 : Step(228): len = 23923.2, overlap = 43.1563
PHY-3002 : Step(229): len = 24226, overlap = 44.1875
PHY-3002 : Step(230): len = 24381.1, overlap = 42.4688
PHY-3002 : Step(231): len = 24348.8, overlap = 41.7813
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00146187
PHY-3002 : Step(232): len = 24400.8, overlap = 44.125
PHY-3002 : Step(233): len = 24409.4, overlap = 44.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00256927
PHY-3002 : Step(234): len = 24483.4, overlap = 42.4063
PHY-3002 : Step(235): len = 24554.3, overlap = 41.7813
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00415708
PHY-3002 : Step(236): len = 24630.3, overlap = 41.6875
PHY-3002 : Step(237): len = 24666.3, overlap = 41.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00672616
PHY-3002 : Step(238): len = 24751.5, overlap = 41.875
PHY-3002 : Step(239): len = 24852.8, overlap = 41.3438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0108829
PHY-3002 : Step(240): len = 24909.5, overlap = 42
PHY-3002 : Step(241): len = 24988.5, overlap = 41.8125
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0176086
PHY-3002 : Step(242): len = 25012.1, overlap = 41.2188
PHY-3002 : Step(243): len = 25009.1, overlap = 41.3125
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0284907
PHY-3002 : Step(244): len = 25018.4, overlap = 40.3125
PHY-3002 : Step(245): len = 25015.3, overlap = 40.9063
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.0460979
PHY-3002 : Step(246): len = 25011.5, overlap = 40.4063
PHY-3002 : Step(247): len = 25011.5, overlap = 40.4063
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.0745864
PHY-3002 : Step(248): len = 24994.7, overlap = 40.5
PHY-3002 : Step(249): len = 24987.3, overlap = 40.0313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 92.09 peak overflow 3.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 62448, over cnt = 109(0%), over = 187, worst = 6
PHY-1002 : len = 64360, over cnt = 54(0%), over = 83, worst = 4
PHY-1002 : len = 65672, over cnt = 14(0%), over = 21, worst = 2
PHY-1002 : len = 65648, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 65648, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.069377s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (315.3%)

PHY-1001 : Congestion index: top1 = 28.13, top5 = 12.50, top10 = 3.75, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.140865s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (199.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4374, tnet num: 994, tinst num: 822, tnode num: 4954, tedge num: 6984.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.291154s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (96.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.501132s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (127.8%)

OPT-1001 : End physical optimization;  0.511799s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (149.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 333 LUT to BLE ...
SYN-4008 : Packed 333 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 235 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 334/726 primitive instances ...
PHY-3001 : End packing;  0.042416s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 567 instances
RUN-1001 : 253 mslices, 253 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1426 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 565 instances, 506 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 24705.2, Over = 38.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.11818e-05
PHY-3002 : Step(250): len = 23227.1, overlap = 40.25
PHY-3002 : Step(251): len = 23215.4, overlap = 39.5
PHY-3002 : Step(252): len = 22868.8, overlap = 43
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.23636e-05
PHY-3002 : Step(253): len = 23205.5, overlap = 42.25
PHY-3002 : Step(254): len = 23321.3, overlap = 41.25
PHY-3002 : Step(255): len = 23459.6, overlap = 42
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000164727
PHY-3002 : Step(256): len = 23892.7, overlap = 40.5
PHY-3002 : Step(257): len = 24037.7, overlap = 39.5
PHY-3002 : Step(258): len = 24037.7, overlap = 39.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.077610s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (201.3%)

PHY-3001 : Trial Legalized: Len = 32982.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00109221
PHY-3002 : Step(259): len = 29880.3, overlap = 6
PHY-3002 : Step(260): len = 28830.7, overlap = 8
PHY-3002 : Step(261): len = 28397.7, overlap = 9.5
PHY-3002 : Step(262): len = 27845.3, overlap = 9.5
PHY-3002 : Step(263): len = 26843.4, overlap = 9.25
PHY-3002 : Step(264): len = 26564, overlap = 8.5
PHY-3002 : Step(265): len = 26392, overlap = 9
PHY-3002 : Step(266): len = 26320, overlap = 9.25
PHY-3002 : Step(267): len = 26222.7, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006417s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (243.5%)

PHY-3001 : Legalized: Len = 29025.8, Over = 0
PHY-3001 : End spreading;  0.003645s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 29025.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84712, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 84744, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 84688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048648s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (192.7%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.13, top10 = 5.63, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.132805s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (129.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4089, tnet num: 896, tinst num: 565, tnode num: 4580, tedge num: 6652.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.284948s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (109.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.500347s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (112.4%)

OPT-1001 : End physical optimization;  0.510928s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (110.1%)

RUN-1003 : finish command "place" in  4.625646s wall, 7.718750s user + 2.171875s system = 9.890625s CPU (213.8%)

RUN-1004 : used memory is 396 MB, reserved memory is 393 MB, peak memory is 761 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       996
  #lut only               889   out of    996   89.26%
  #reg only                 1   out of    996    0.10%
  #lut&reg                106   out of    996   10.64%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |996   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 567 instances
RUN-1001 : 253 mslices, 253 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1426 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84712, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 84744, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 84688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045984s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (101.9%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.13, top10 = 5.63, top15 = 1.25.
PHY-1001 : End global routing;  0.134594s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (116.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.258031s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (109.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 127560, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.920743s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (151.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 127432, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.016070s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (291.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 127328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 127328
PHY-1001 : End DR Iter 2; 0.013084s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.527004s wall, 2.906250s user + 0.187500s system = 3.093750s CPU (122.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.783133s wall, 3.187500s user + 0.218750s system = 3.406250s CPU (122.4%)

RUN-1004 : used memory is 421 MB, reserved memory is 428 MB, peak memory is 826 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       996
  #lut only               889   out of    996   89.26%
  #reg only                 1   out of    996    0.10%
  #lut&reg                106   out of    996   10.64%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |996   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       827   
    #2          2       373   
    #3          3        63   
    #4          4        24   
    #5        5-10       43   
    #6        11-50      33   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.84            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 567
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1426, pip num: 8487
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 911 valid insts, and 26755 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.581749s wall, 13.078125s user + 0.031250s system = 13.109375s CPU (507.8%)

RUN-1004 : used memory is 416 MB, reserved memory is 415 MB, peak memory is 826 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: syntax error near '[' in top.v(157)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: syntax error near 'DRAM' in top.v(151)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: syntax error near '[' in top.v(158)
HDL-8007 ERROR: concurrent assignment to a non-net 'raddr' is not permitted in top.v(150)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: concurrent assignment to a non-net 'raddr' is not permitted in top.v(150)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-8007 ERROR: net 'raddr[7]' is constantly driven from multiple places in top.v(67)
HDL-8007 ERROR: found another driver here in top.v(150)
HDL-1007 : module 'top' remains a black box due to errors in its contents in top.v(2)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1088/218 useful/useless nets, 610/84 useful/useless insts
SYN-1015 : Optimize round 1, 283 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              224
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |107    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1050/6 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1663/2 useful/useless nets, 1246/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 907.37 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 907.45 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 907.50 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               769
  #lut4                   294
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      769   out of  19600    3.92%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |345    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.234496s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (110.1%)

RUN-1004 : used memory is 409 MB, reserved memory is 414 MB, peak memory is 826 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 824 instances
RUN-1001 : 333 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1524 nets
RUN-1001 : 975 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 822 instances, 333 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 261885
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 822.
PHY-3001 : End clustering;  0.000035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(268): len = 151304, overlap = 6.75
PHY-3002 : Step(269): len = 132695, overlap = 6.75
PHY-3002 : Step(270): len = 86464.1, overlap = 6.75
PHY-3002 : Step(271): len = 78478.6, overlap = 6.75
PHY-3002 : Step(272): len = 60978.3, overlap = 6.75
PHY-3002 : Step(273): len = 57698.2, overlap = 5.625
PHY-3002 : Step(274): len = 43876.2, overlap = 9.8125
PHY-3002 : Step(275): len = 40920.7, overlap = 10.8125
PHY-3002 : Step(276): len = 38410, overlap = 15.4688
PHY-3002 : Step(277): len = 31561.4, overlap = 19.1875
PHY-3002 : Step(278): len = 31002.4, overlap = 17.4063
PHY-3002 : Step(279): len = 29859.8, overlap = 18.7188
PHY-3002 : Step(280): len = 30665.2, overlap = 28.3125
PHY-3002 : Step(281): len = 26688.6, overlap = 30.7188
PHY-3002 : Step(282): len = 26220.4, overlap = 31.4375
PHY-3002 : Step(283): len = 25207, overlap = 36.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.95513e-05
PHY-3002 : Step(284): len = 25446.4, overlap = 34.875
PHY-3002 : Step(285): len = 25304.7, overlap = 35.3125
PHY-3002 : Step(286): len = 25211.8, overlap = 35.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.91025e-05
PHY-3002 : Step(287): len = 24624.7, overlap = 35.4063
PHY-3002 : Step(288): len = 24510.2, overlap = 35.4063
PHY-3002 : Step(289): len = 23895.9, overlap = 38.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000198205
PHY-3002 : Step(290): len = 24213.4, overlap = 36.375
PHY-3002 : Step(291): len = 24205.5, overlap = 36.375
PHY-3002 : Step(292): len = 24191.2, overlap = 36.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00039641
PHY-3002 : Step(293): len = 23768.3, overlap = 36.5625
PHY-3002 : Step(294): len = 23733.3, overlap = 36.5625
PHY-3002 : Step(295): len = 23779.7, overlap = 36.5625
PHY-3002 : Step(296): len = 23771.9, overlap = 36.5625
PHY-3002 : Step(297): len = 23668.5, overlap = 34.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00079282
PHY-3002 : Step(298): len = 23708.9, overlap = 34.3125
PHY-3002 : Step(299): len = 23703, overlap = 36.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00158564
PHY-3002 : Step(300): len = 23518, overlap = 36.5625
PHY-3002 : Step(301): len = 23495.1, overlap = 36.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00317128
PHY-3002 : Step(302): len = 23552.9, overlap = 36.5625
PHY-3002 : Step(303): len = 23552.7, overlap = 36.5625
PHY-3002 : Step(304): len = 23552.7, overlap = 36.5625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00634256
PHY-3002 : Step(305): len = 23523.1, overlap = 36.5625
PHY-3002 : Step(306): len = 23508.2, overlap = 36.5625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0104745
PHY-3002 : Step(307): len = 23519.5, overlap = 36.5625
PHY-3002 : Step(308): len = 23510.9, overlap = 36.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008840s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.39943e-06
PHY-3002 : Step(309): len = 23446.6, overlap = 55.5
PHY-3002 : Step(310): len = 23623.1, overlap = 57.625
PHY-3002 : Step(311): len = 23208.5, overlap = 61.6875
PHY-3002 : Step(312): len = 23562.6, overlap = 61.2813
PHY-3002 : Step(313): len = 22194.7, overlap = 43.9688
PHY-3002 : Step(314): len = 21979.3, overlap = 44.4063
PHY-3002 : Step(315): len = 21188.1, overlap = 56.5313
PHY-3002 : Step(316): len = 20657.9, overlap = 68.4063
PHY-3002 : Step(317): len = 20981.8, overlap = 70.6875
PHY-3002 : Step(318): len = 20892.6, overlap = 75.5313
PHY-3002 : Step(319): len = 20327.2, overlap = 72.75
PHY-3002 : Step(320): len = 19627.1, overlap = 74.625
PHY-3002 : Step(321): len = 19569.4, overlap = 70.75
PHY-3002 : Step(322): len = 19636.3, overlap = 71.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.07989e-05
PHY-3002 : Step(323): len = 19362, overlap = 68.5938
PHY-3002 : Step(324): len = 19362, overlap = 68.5938
PHY-3002 : Step(325): len = 19410.9, overlap = 66.3438
PHY-3002 : Step(326): len = 19410.9, overlap = 66.3438
PHY-3002 : Step(327): len = 19325.5, overlap = 64.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.15977e-05
PHY-3002 : Step(328): len = 20587.1, overlap = 49.6563
PHY-3002 : Step(329): len = 20864.8, overlap = 48.875
PHY-3002 : Step(330): len = 21307.8, overlap = 45
PHY-3002 : Step(331): len = 20583.2, overlap = 42.375
PHY-3002 : Step(332): len = 20583.2, overlap = 42.375
PHY-3002 : Step(333): len = 20135.5, overlap = 40.0938
PHY-3002 : Step(334): len = 20135.5, overlap = 40.0938
PHY-3002 : Step(335): len = 20002, overlap = 38.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.31954e-05
PHY-3002 : Step(336): len = 20800, overlap = 39.125
PHY-3002 : Step(337): len = 20800, overlap = 39.125
PHY-3002 : Step(338): len = 20474.3, overlap = 38.1875
PHY-3002 : Step(339): len = 20474.3, overlap = 38.1875
PHY-3002 : Step(340): len = 20287.7, overlap = 37.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.92923e-06
PHY-3002 : Step(341): len = 21126.4, overlap = 75.1875
PHY-3002 : Step(342): len = 21126.4, overlap = 75.1875
PHY-3002 : Step(343): len = 20489.6, overlap = 72
PHY-3002 : Step(344): len = 20621.4, overlap = 74.1875
PHY-3002 : Step(345): len = 20737.7, overlap = 74.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.98585e-05
PHY-3002 : Step(346): len = 21318.6, overlap = 65.0625
PHY-3002 : Step(347): len = 21318.6, overlap = 65.0625
PHY-3002 : Step(348): len = 21298.7, overlap = 61.125
PHY-3002 : Step(349): len = 21298.7, overlap = 61.125
PHY-3002 : Step(350): len = 21246, overlap = 61.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.97169e-05
PHY-3002 : Step(351): len = 22049.2, overlap = 59.7188
PHY-3002 : Step(352): len = 22278.6, overlap = 59.9375
PHY-3002 : Step(353): len = 22278.6, overlap = 59.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.94338e-05
PHY-3002 : Step(354): len = 22747.3, overlap = 56.125
PHY-3002 : Step(355): len = 22833.2, overlap = 52.75
PHY-3002 : Step(356): len = 23054, overlap = 53.0313
PHY-3002 : Step(357): len = 23072, overlap = 50.9688
PHY-3002 : Step(358): len = 23057.5, overlap = 52.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000158868
PHY-3002 : Step(359): len = 23033, overlap = 49.7188
PHY-3002 : Step(360): len = 23038.9, overlap = 49.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000268148
PHY-3002 : Step(361): len = 23212.1, overlap = 48.5
PHY-3002 : Step(362): len = 23281.8, overlap = 48.5313
PHY-3002 : Step(363): len = 23581.8, overlap = 48.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000451751
PHY-3002 : Step(364): len = 23636.7, overlap = 48.0938
PHY-3002 : Step(365): len = 23675.4, overlap = 45.9375
PHY-3002 : Step(366): len = 23764.5, overlap = 43.7813
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000730934
PHY-3002 : Step(367): len = 23912, overlap = 43.1563
PHY-3002 : Step(368): len = 23923.2, overlap = 43.1563
PHY-3002 : Step(369): len = 24226, overlap = 44.1875
PHY-3002 : Step(370): len = 24381.1, overlap = 42.4688
PHY-3002 : Step(371): len = 24348.8, overlap = 41.7813
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00146187
PHY-3002 : Step(372): len = 24400.8, overlap = 44.125
PHY-3002 : Step(373): len = 24409.4, overlap = 44.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00256927
PHY-3002 : Step(374): len = 24483.4, overlap = 42.4063
PHY-3002 : Step(375): len = 24554.3, overlap = 41.7813
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00415708
PHY-3002 : Step(376): len = 24630.3, overlap = 41.6875
PHY-3002 : Step(377): len = 24666.3, overlap = 41.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00672616
PHY-3002 : Step(378): len = 24751.5, overlap = 41.875
PHY-3002 : Step(379): len = 24852.8, overlap = 41.3438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0108829
PHY-3002 : Step(380): len = 24909.5, overlap = 42
PHY-3002 : Step(381): len = 24988.5, overlap = 41.8125
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0176086
PHY-3002 : Step(382): len = 25012.1, overlap = 41.2188
PHY-3002 : Step(383): len = 25009.1, overlap = 41.3125
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0284907
PHY-3002 : Step(384): len = 25018.4, overlap = 40.3125
PHY-3002 : Step(385): len = 25015.3, overlap = 40.9063
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.0460979
PHY-3002 : Step(386): len = 25011.5, overlap = 40.4063
PHY-3002 : Step(387): len = 25011.5, overlap = 40.4063
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.0745864
PHY-3002 : Step(388): len = 24994.7, overlap = 40.5
PHY-3002 : Step(389): len = 24987.3, overlap = 40.0313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 92.09 peak overflow 3.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 62448, over cnt = 109(0%), over = 187, worst = 6
PHY-1002 : len = 64360, over cnt = 54(0%), over = 83, worst = 4
PHY-1002 : len = 65672, over cnt = 14(0%), over = 21, worst = 2
PHY-1002 : len = 65648, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 65648, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.068037s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (137.8%)

PHY-1001 : Congestion index: top1 = 28.13, top5 = 12.50, top10 = 3.75, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.145398s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (118.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4374, tnet num: 994, tinst num: 822, tnode num: 4954, tedge num: 6984.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.264691s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.478365s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (104.5%)

OPT-1001 : End physical optimization;  0.488637s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (108.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 333 LUT to BLE ...
SYN-4008 : Packed 333 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 235 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 334/726 primitive instances ...
PHY-3001 : End packing;  0.041029s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 567 instances
RUN-1001 : 253 mslices, 253 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1426 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 565 instances, 506 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 24705.2, Over = 38.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.11818e-05
PHY-3002 : Step(390): len = 23227.1, overlap = 40.25
PHY-3002 : Step(391): len = 23215.4, overlap = 39.5
PHY-3002 : Step(392): len = 22868.8, overlap = 43
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.23636e-05
PHY-3002 : Step(393): len = 23205.5, overlap = 42.25
PHY-3002 : Step(394): len = 23321.3, overlap = 41.25
PHY-3002 : Step(395): len = 23459.6, overlap = 42
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000164727
PHY-3002 : Step(396): len = 23892.7, overlap = 40.5
PHY-3002 : Step(397): len = 24037.7, overlap = 39.5
PHY-3002 : Step(398): len = 24037.7, overlap = 39.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076914s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (203.1%)

PHY-3001 : Trial Legalized: Len = 32982.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00109221
PHY-3002 : Step(399): len = 29880.3, overlap = 6
PHY-3002 : Step(400): len = 28830.7, overlap = 8
PHY-3002 : Step(401): len = 28397.7, overlap = 9.5
PHY-3002 : Step(402): len = 27845.3, overlap = 9.5
PHY-3002 : Step(403): len = 26843.4, overlap = 9.25
PHY-3002 : Step(404): len = 26564, overlap = 8.5
PHY-3002 : Step(405): len = 26392, overlap = 9
PHY-3002 : Step(406): len = 26320, overlap = 9.25
PHY-3002 : Step(407): len = 26222.7, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006331s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (246.8%)

PHY-3001 : Legalized: Len = 29025.8, Over = 0
PHY-3001 : End spreading;  0.003404s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 29025.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84712, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 84744, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 84688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052241s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (89.7%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.13, top10 = 5.63, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.142434s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (98.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4089, tnet num: 896, tinst num: 565, tnode num: 4580, tedge num: 6652.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.308333s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (96.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.531646s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (99.9%)

OPT-1001 : End physical optimization;  0.541612s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (101.0%)

RUN-1003 : finish command "place" in  4.660000s wall, 6.781250s user + 2.328125s system = 9.109375s CPU (195.5%)

RUN-1004 : used memory is 430 MB, reserved memory is 436 MB, peak memory is 826 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       996
  #lut only               889   out of    996   89.26%
  #reg only                 1   out of    996    0.10%
  #lut&reg                106   out of    996   10.64%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |996   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 567 instances
RUN-1001 : 253 mslices, 253 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1426 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84712, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 84744, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 84688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045263s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (138.1%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.13, top10 = 5.63, top15 = 1.25.
PHY-1001 : End global routing;  0.133311s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (117.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.270221s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (161.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 127560, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.949225s wall, 1.593750s user + 0.078125s system = 1.671875s CPU (176.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 127432, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.016053s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (194.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 127328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 127328
PHY-1001 : End DR Iter 2; 0.012615s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.562754s wall, 3.234375s user + 0.218750s system = 3.453125s CPU (134.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.815342s wall, 3.546875s user + 0.218750s system = 3.765625s CPU (133.8%)

RUN-1004 : used memory is 430 MB, reserved memory is 430 MB, peak memory is 838 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       996
  #lut only               889   out of    996   89.26%
  #reg only                 1   out of    996    0.10%
  #lut&reg                106   out of    996   10.64%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |996   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       827   
    #2          2       373   
    #3          3        63   
    #4          4        24   
    #5        5-10       43   
    #6        11-50      33   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.84            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 567
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1426, pip num: 8487
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 911 valid insts, and 26755 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.560555s wall, 13.062500s user + 0.281250s system = 13.343750s CPU (521.1%)

RUN-1004 : used memory is 440 MB, reserved memory is 441 MB, peak memory is 838 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.333154s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (100.8%)

RUN-1004 : used memory is 537 MB, reserved memory is 543 MB, peak memory is 838 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.440798s wall, 0.750000s user + 0.312500s system = 1.062500s CPU (14.3%)

RUN-1004 : used memory is 566 MB, reserved memory is 574 MB, peak memory is 838 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.152173s wall, 2.218750s user + 0.343750s system = 2.562500s CPU (28.0%)

RUN-1004 : used memory is 442 MB, reserved memory is 442 MB, peak memory is 838 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1088/218 useful/useless nets, 610/84 useful/useless insts
SYN-1015 : Optimize round 1, 283 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              224
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |107    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1669/2 useful/useless nets, 1246/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 989.64 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 989.71 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 989.77 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               769
  #lut4                   294
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      769   out of  19600    3.92%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |345    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.257790s wall, 1.296875s user + 0.093750s system = 1.390625s CPU (110.6%)

RUN-1004 : used memory is 420 MB, reserved memory is 427 MB, peak memory is 838 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 824 instances
RUN-1001 : 333 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1530 nets
RUN-1001 : 985 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 822 instances, 333 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 261129
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 822.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(408): len = 150804, overlap = 6.75
PHY-3002 : Step(409): len = 132184, overlap = 6.75
PHY-3002 : Step(410): len = 86733.4, overlap = 6.75
PHY-3002 : Step(411): len = 78533.2, overlap = 6.75
PHY-3002 : Step(412): len = 60347, overlap = 2.25
PHY-3002 : Step(413): len = 56718, overlap = 2.25
PHY-3002 : Step(414): len = 44763.1, overlap = 7.6875
PHY-3002 : Step(415): len = 41630.4, overlap = 11.4063
PHY-3002 : Step(416): len = 37194.1, overlap = 18.5
PHY-3002 : Step(417): len = 31174.2, overlap = 19.8438
PHY-3002 : Step(418): len = 31239.7, overlap = 25.7813
PHY-3002 : Step(419): len = 27581.8, overlap = 35.0938
PHY-3002 : Step(420): len = 27292, overlap = 37.3125
PHY-3002 : Step(421): len = 27499.9, overlap = 40.7188
PHY-3002 : Step(422): len = 24102.9, overlap = 40.5938
PHY-3002 : Step(423): len = 24272.2, overlap = 41.0313
PHY-3002 : Step(424): len = 22346.1, overlap = 43.9375
PHY-3002 : Step(425): len = 22056.7, overlap = 44.3125
PHY-3002 : Step(426): len = 21924.6, overlap = 46.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.34921e-05
PHY-3002 : Step(427): len = 21517.4, overlap = 46.5313
PHY-3002 : Step(428): len = 21531.1, overlap = 44.2813
PHY-3002 : Step(429): len = 21543.4, overlap = 44.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.69841e-05
PHY-3002 : Step(430): len = 21371.1, overlap = 45.625
PHY-3002 : Step(431): len = 21362.5, overlap = 43.2813
PHY-3002 : Step(432): len = 21167.2, overlap = 43.625
PHY-3002 : Step(433): len = 21110.7, overlap = 44.0313
PHY-3002 : Step(434): len = 20997.7, overlap = 44.0313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000173968
PHY-3002 : Step(435): len = 21080.4, overlap = 44.0313
PHY-3002 : Step(436): len = 21078.1, overlap = 44.0313
PHY-3002 : Step(437): len = 21072.2, overlap = 43.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000347937
PHY-3002 : Step(438): len = 20982.9, overlap = 42.1563
PHY-3002 : Step(439): len = 20982.9, overlap = 42.1563
PHY-3002 : Step(440): len = 20954.6, overlap = 42.1563
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000695873
PHY-3002 : Step(441): len = 20939.2, overlap = 42.0625
PHY-3002 : Step(442): len = 20930.1, overlap = 42.0625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00139175
PHY-3002 : Step(443): len = 20947.2, overlap = 41.5625
PHY-3002 : Step(444): len = 20941.6, overlap = 41.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00278349
PHY-3002 : Step(445): len = 20942.7, overlap = 41.1875
PHY-3002 : Step(446): len = 20930.5, overlap = 40.4688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00556698
PHY-3002 : Step(447): len = 20933.1, overlap = 40.4688
PHY-3002 : Step(448): len = 20923.3, overlap = 40.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008778s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.25296e-06
PHY-3002 : Step(449): len = 20902.3, overlap = 61.5625
PHY-3002 : Step(450): len = 20926.6, overlap = 61.5313
PHY-3002 : Step(451): len = 20809.7, overlap = 62.5625
PHY-3002 : Step(452): len = 20993.1, overlap = 62.6563
PHY-3002 : Step(453): len = 20681.8, overlap = 56.6875
PHY-3002 : Step(454): len = 20797.1, overlap = 57.1563
PHY-3002 : Step(455): len = 20469.1, overlap = 65.2188
PHY-3002 : Step(456): len = 20559.2, overlap = 65.5938
PHY-3002 : Step(457): len = 20442.5, overlap = 60.9063
PHY-3002 : Step(458): len = 20636.1, overlap = 55.5313
PHY-3002 : Step(459): len = 20302.8, overlap = 58.0938
PHY-3002 : Step(460): len = 20240, overlap = 58.5313
PHY-3002 : Step(461): len = 19786.6, overlap = 61.5938
PHY-3002 : Step(462): len = 19823.6, overlap = 61.8438
PHY-3002 : Step(463): len = 19352.4, overlap = 64.4375
PHY-3002 : Step(464): len = 19283.1, overlap = 64.5
PHY-3002 : Step(465): len = 19054, overlap = 63.5313
PHY-3002 : Step(466): len = 19128.7, overlap = 64.0625
PHY-3002 : Step(467): len = 18827.8, overlap = 64.7188
PHY-3002 : Step(468): len = 18766.2, overlap = 64.7188
PHY-3002 : Step(469): len = 18669.2, overlap = 65.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45059e-05
PHY-3002 : Step(470): len = 18913, overlap = 62.0313
PHY-3002 : Step(471): len = 19020.8, overlap = 60.0938
PHY-3002 : Step(472): len = 19172.1, overlap = 58.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.90118e-05
PHY-3002 : Step(473): len = 19791.2, overlap = 55.5625
PHY-3002 : Step(474): len = 19918.6, overlap = 55.3125
PHY-3002 : Step(475): len = 20197.1, overlap = 45.4688
PHY-3002 : Step(476): len = 20225.5, overlap = 35.875
PHY-3002 : Step(477): len = 20238.2, overlap = 35.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.80237e-05
PHY-3002 : Step(478): len = 20175.7, overlap = 29.0625
PHY-3002 : Step(479): len = 20282.3, overlap = 29
PHY-3002 : Step(480): len = 20361, overlap = 29
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.55973e-06
PHY-3002 : Step(481): len = 20798.2, overlap = 78.1563
PHY-3002 : Step(482): len = 20962.7, overlap = 78.4688
PHY-3002 : Step(483): len = 21433, overlap = 66.8438
PHY-3002 : Step(484): len = 21516.6, overlap = 65.75
PHY-3002 : Step(485): len = 20679, overlap = 61.0938
PHY-3002 : Step(486): len = 20776.2, overlap = 61.7188
PHY-3002 : Step(487): len = 20864.8, overlap = 60.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91195e-05
PHY-3002 : Step(488): len = 20754.2, overlap = 58.3438
PHY-3002 : Step(489): len = 20955.3, overlap = 57.8438
PHY-3002 : Step(490): len = 20955.3, overlap = 57.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.82389e-05
PHY-3002 : Step(491): len = 21353.9, overlap = 54.0313
PHY-3002 : Step(492): len = 21535.6, overlap = 49.375
PHY-3002 : Step(493): len = 21757.2, overlap = 49.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.64778e-05
PHY-3002 : Step(494): len = 21906.7, overlap = 48.8438
PHY-3002 : Step(495): len = 21906.7, overlap = 48.8438
PHY-3002 : Step(496): len = 21915.7, overlap = 47.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000151096
PHY-3002 : Step(497): len = 22459, overlap = 46.75
PHY-3002 : Step(498): len = 22554.2, overlap = 47.1875
PHY-3002 : Step(499): len = 22881.9, overlap = 45.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000302192
PHY-3002 : Step(500): len = 22917.6, overlap = 44.6563
PHY-3002 : Step(501): len = 22923, overlap = 44.75
PHY-3002 : Step(502): len = 23021.1, overlap = 39.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000526092
PHY-3002 : Step(503): len = 23151, overlap = 40.375
PHY-3002 : Step(504): len = 23183.5, overlap = 40.5625
PHY-3002 : Step(505): len = 23240, overlap = 40.4688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000893385
PHY-3002 : Step(506): len = 23278.1, overlap = 38.875
PHY-3002 : Step(507): len = 23312.7, overlap = 37.9375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0014455
PHY-3002 : Step(508): len = 23425.9, overlap = 38.2813
PHY-3002 : Step(509): len = 23453.1, overlap = 38.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00233881
PHY-3002 : Step(510): len = 23519.2, overlap = 37
PHY-3002 : Step(511): len = 23570.4, overlap = 36.4063
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0037842
PHY-3002 : Step(512): len = 23605.9, overlap = 36.3438
PHY-3002 : Step(513): len = 23648.9, overlap = 36.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00612284
PHY-3002 : Step(514): len = 23672.1, overlap = 36.3438
PHY-3002 : Step(515): len = 23696.2, overlap = 36.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00990675
PHY-3002 : Step(516): len = 23715, overlap = 36.25
PHY-3002 : Step(517): len = 23715, overlap = 36.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 96.94 peak overflow 2.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 56496, over cnt = 72(0%), over = 126, worst = 5
PHY-1002 : len = 57792, over cnt = 34(0%), over = 55, worst = 4
PHY-1002 : len = 58408, over cnt = 11(0%), over = 16, worst = 2
PHY-1002 : len = 58488, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 58392, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.055128s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (141.7%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 10.63, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.126388s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (123.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4316, tnet num: 1000, tinst num: 822, tnode num: 4896, tedge num: 6862.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.267489s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (105.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.461282s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (108.4%)

OPT-1001 : End physical optimization;  0.472326s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (112.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 333 LUT to BLE ...
SYN-4008 : Packed 333 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 234 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 333/725 primitive instances ...
PHY-3001 : End packing;  0.039544s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 568 instances
RUN-1001 : 253 mslices, 254 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1432 nets
RUN-1001 : 887 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 566 instances, 507 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23488.4, Over = 37.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.22649e-05
PHY-3002 : Step(518): len = 22449.5, overlap = 39
PHY-3002 : Step(519): len = 22488.4, overlap = 39.75
PHY-3002 : Step(520): len = 21886.6, overlap = 45
PHY-3002 : Step(521): len = 21783.3, overlap = 44.75
PHY-3002 : Step(522): len = 21375.6, overlap = 47.5
PHY-3002 : Step(523): len = 21385.5, overlap = 47.75
PHY-3002 : Step(524): len = 21408.4, overlap = 47.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.45298e-05
PHY-3002 : Step(525): len = 22367, overlap = 42.75
PHY-3002 : Step(526): len = 22567.3, overlap = 41.5
PHY-3002 : Step(527): len = 22567.3, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012906
PHY-3002 : Step(528): len = 23422.2, overlap = 39.5
PHY-3002 : Step(529): len = 23593.9, overlap = 39.25
PHY-3002 : Step(530): len = 23593.9, overlap = 39.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.067573s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (161.9%)

PHY-3001 : Trial Legalized: Len = 33047.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00403948
PHY-3002 : Step(531): len = 30666.2, overlap = 1
PHY-3002 : Step(532): len = 30209.6, overlap = 1.75
PHY-3002 : Step(533): len = 29652.3, overlap = 2.5
PHY-3002 : Step(534): len = 28836.6, overlap = 4.75
PHY-3002 : Step(535): len = 28235.7, overlap = 5.75
PHY-3002 : Step(536): len = 27945.5, overlap = 6
PHY-3002 : Step(537): len = 27381.9, overlap = 7
PHY-3002 : Step(538): len = 27232.8, overlap = 7.25
PHY-3002 : Step(539): len = 26899.3, overlap = 7.75
PHY-3002 : Step(540): len = 26733.9, overlap = 7
PHY-3002 : Step(541): len = 26618.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006426s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (243.2%)

PHY-3001 : Legalized: Len = 28893, Over = 0
PHY-3001 : End spreading;  0.003845s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28893, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81528, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 81592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 81600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041044s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (304.6%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 13.13, top10 = 4.38, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.124454s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (163.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4029, tnet num: 902, tinst num: 566, tnode num: 4518, tedge num: 6527.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.286728s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.490725s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (114.6%)

OPT-1001 : End physical optimization;  0.501019s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (115.4%)

RUN-1003 : finish command "place" in  4.272316s wall, 6.312500s user + 1.984375s system = 8.296875s CPU (194.2%)

RUN-1004 : used memory is 440 MB, reserved memory is 448 MB, peak memory is 838 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       995
  #lut only               888   out of    995   89.25%
  #reg only                 0   out of    995    0.00%
  #lut&reg                107   out of    995   10.75%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |995   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 568 instances
RUN-1001 : 253 mslices, 254 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1432 nets
RUN-1001 : 887 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81528, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 81592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 81600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040010s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.1%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 13.13, top10 = 4.38, top15 = 1.25.
PHY-1001 : End global routing;  0.131483s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.249229s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 137456, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 0.816242s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (143.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 137168, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.027010s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 137096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 137096
PHY-1001 : End DR Iter 2; 0.008932s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (174.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.425761s wall, 2.703125s user + 0.140625s system = 2.843750s CPU (117.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.678345s wall, 2.968750s user + 0.156250s system = 3.125000s CPU (116.7%)

RUN-1004 : used memory is 449 MB, reserved memory is 458 MB, peak memory is 848 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       995
  #lut only               888   out of    995   89.25%
  #reg only                 0   out of    995    0.00%
  #lut&reg                107   out of    995   10.75%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |995   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       837   
    #2          2       373   
    #3          3        63   
    #4          4        24   
    #5        5-10       43   
    #6        11-50      29   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.78            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 568
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1432, pip num: 8664
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1012 valid insts, and 27092 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.425647s wall, 14.781250s user + 0.046875s system = 14.828125s CPU (611.3%)

RUN-1004 : used memory is 450 MB, reserved memory is 454 MB, peak memory is 848 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.356373s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.1%)

RUN-1004 : used memory is 547 MB, reserved memory is 554 MB, peak memory is 848 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.490822s wall, 0.796875s user + 0.203125s system = 1.000000s CPU (13.3%)

RUN-1004 : used memory is 577 MB, reserved memory is 585 MB, peak memory is 848 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.217951s wall, 2.250000s user + 0.250000s system = 2.500000s CPU (27.1%)

RUN-1004 : used memory is 461 MB, reserved memory is 461 MB, peak memory is 848 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,MODE="SP",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: actual bit length 8 differs from formal bit length 10 for port 'addra' in top.v(162)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 956/350 useful/useless nets, 518/176 useful/useless insts
SYN-1015 : Optimize round 1, 462 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2594 : bram inst: u_wave_ram/inst will be optimized to a new one with A-addr 8 due to const address
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1080/2 useful/useless nets, 800/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2990.66 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2990.72 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 2990.77 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   123
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |4      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 437 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 50 pads, 4 brams, 0 dsps
RUN-1001 : There are total 568 nets
RUN-1001 : 427 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 435 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 135662
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 435.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(542): len = 100302, overlap = 9
PHY-3002 : Step(543): len = 87962.6, overlap = 9
PHY-3002 : Step(544): len = 65067.8, overlap = 9
PHY-3002 : Step(545): len = 53854.6, overlap = 9
PHY-3002 : Step(546): len = 47011.3, overlap = 9
PHY-3002 : Step(547): len = 43321.2, overlap = 6.75
PHY-3002 : Step(548): len = 35022.7, overlap = 9
PHY-3002 : Step(549): len = 31882.8, overlap = 9
PHY-3002 : Step(550): len = 31168.6, overlap = 9
PHY-3002 : Step(551): len = 26795.2, overlap = 6.75
PHY-3002 : Step(552): len = 25842.3, overlap = 9
PHY-3002 : Step(553): len = 24407.2, overlap = 9
PHY-3002 : Step(554): len = 22460.6, overlap = 9
PHY-3002 : Step(555): len = 22460.6, overlap = 9
PHY-3002 : Step(556): len = 21785.5, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.12493e-05
PHY-3002 : Step(557): len = 21786.7, overlap = 6.75
PHY-3002 : Step(558): len = 21836.4, overlap = 6.75
PHY-3002 : Step(559): len = 21833, overlap = 6.75
PHY-3002 : Step(560): len = 21806.5, overlap = 6.75
PHY-3002 : Step(561): len = 21125.5, overlap = 9
PHY-3002 : Step(562): len = 21101, overlap = 9
PHY-3002 : Step(563): len = 21015.1, overlap = 7
PHY-3002 : Step(564): len = 20987.7, overlap = 8
PHY-3002 : Step(565): len = 20749.2, overlap = 9.5
PHY-3002 : Step(566): len = 20552.7, overlap = 10.6875
PHY-3002 : Step(567): len = 20096.3, overlap = 14
PHY-3002 : Step(568): len = 19468.5, overlap = 21.9688
PHY-3002 : Step(569): len = 19387.5, overlap = 20.8438
PHY-3002 : Step(570): len = 19205.6, overlap = 23.7188
PHY-3002 : Step(571): len = 18966.5, overlap = 22.875
PHY-3002 : Step(572): len = 18663.4, overlap = 21.3125
PHY-3002 : Step(573): len = 18623.7, overlap = 17.9063
PHY-3002 : Step(574): len = 18626.8, overlap = 19.4063
PHY-3002 : Step(575): len = 18241.6, overlap = 22.2188
PHY-3002 : Step(576): len = 17993, overlap = 23.6563
PHY-3002 : Step(577): len = 17771, overlap = 17.5625
PHY-3002 : Step(578): len = 17069.9, overlap = 22.9063
PHY-3002 : Step(579): len = 16522.5, overlap = 23.1875
PHY-3002 : Step(580): len = 16051.6, overlap = 24.5313
PHY-3002 : Step(581): len = 16117.3, overlap = 23.9063
PHY-3002 : Step(582): len = 15985.2, overlap = 25.7188
PHY-3002 : Step(583): len = 15617.4, overlap = 22.5
PHY-3002 : Step(584): len = 15412.6, overlap = 19.625
PHY-3002 : Step(585): len = 15082.6, overlap = 19.625
PHY-3002 : Step(586): len = 14906.4, overlap = 20.5
PHY-3002 : Step(587): len = 14857.6, overlap = 25.4375
PHY-3002 : Step(588): len = 14850.7, overlap = 25.4375
PHY-3002 : Step(589): len = 14841.1, overlap = 25.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102499
PHY-3002 : Step(590): len = 14860.2, overlap = 20.8438
PHY-3002 : Step(591): len = 14865.6, overlap = 20.8438
PHY-3002 : Step(592): len = 14846.1, overlap = 20.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000204997
PHY-3002 : Step(593): len = 14919.4, overlap = 17.3438
PHY-3002 : Step(594): len = 14919.4, overlap = 17.3438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011057s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (423.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.35681e-06
PHY-3002 : Step(595): len = 15962.2, overlap = 30.6563
PHY-3002 : Step(596): len = 16017.7, overlap = 30.2188
PHY-3002 : Step(597): len = 16167.6, overlap = 25.2813
PHY-3002 : Step(598): len = 16315.4, overlap = 24.4688
PHY-3002 : Step(599): len = 16383.5, overlap = 21.3125
PHY-3002 : Step(600): len = 16444.3, overlap = 20.7813
PHY-3002 : Step(601): len = 16160.6, overlap = 21.875
PHY-3002 : Step(602): len = 16135.9, overlap = 24.7188
PHY-3002 : Step(603): len = 15983.1, overlap = 29.1563
PHY-3002 : Step(604): len = 15896.7, overlap = 29.1563
PHY-3002 : Step(605): len = 15614.4, overlap = 29.25
PHY-3002 : Step(606): len = 15585.5, overlap = 29.25
PHY-3002 : Step(607): len = 15567.3, overlap = 29.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.71363e-06
PHY-3002 : Step(608): len = 15450.8, overlap = 30.5313
PHY-3002 : Step(609): len = 15452.6, overlap = 30.5313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74273e-05
PHY-3002 : Step(610): len = 15419.7, overlap = 31.0313
PHY-3002 : Step(611): len = 15419.7, overlap = 31.0313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.48545e-05
PHY-3002 : Step(612): len = 15395.2, overlap = 30.9063
PHY-3002 : Step(613): len = 15395.2, overlap = 30.9063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.9709e-05
PHY-3002 : Step(614): len = 15587.9, overlap = 29.5938
PHY-3002 : Step(615): len = 15587.9, overlap = 29.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000139418
PHY-3002 : Step(616): len = 15728.9, overlap = 20.125
PHY-3002 : Step(617): len = 15728.9, overlap = 20.125
PHY-3002 : Step(618): len = 15634.4, overlap = 20.125
PHY-3002 : Step(619): len = 15634.4, overlap = 20.125
PHY-3002 : Step(620): len = 15596.8, overlap = 20.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.68667e-06
PHY-3002 : Step(621): len = 16847.1, overlap = 32.6563
PHY-3002 : Step(622): len = 16847.1, overlap = 32.6563
PHY-3002 : Step(623): len = 16291, overlap = 30.9375
PHY-3002 : Step(624): len = 16379.7, overlap = 32.25
PHY-3002 : Step(625): len = 16447.1, overlap = 32.2813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.33733e-05
PHY-3002 : Step(626): len = 16506.2, overlap = 30.5625
PHY-3002 : Step(627): len = 16506.2, overlap = 30.5625
PHY-3002 : Step(628): len = 16446.5, overlap = 30.625
PHY-3002 : Step(629): len = 16446.5, overlap = 30.625
PHY-3002 : Step(630): len = 16357.6, overlap = 32.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.67467e-05
PHY-3002 : Step(631): len = 16659.9, overlap = 27.3125
PHY-3002 : Step(632): len = 16659.9, overlap = 27.3125
PHY-3002 : Step(633): len = 16550.4, overlap = 21.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.34934e-05
PHY-3002 : Step(634): len = 16802.7, overlap = 20.7188
PHY-3002 : Step(635): len = 16841.3, overlap = 20.7188
PHY-3002 : Step(636): len = 16947.6, overlap = 20.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 45.09 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 22832, over cnt = 19(0%), over = 29, worst = 2
PHY-1002 : len = 23056, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 23096, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030478s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (102.5%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.096535s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (97.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1895, tnet num: 566, tinst num: 435, tnode num: 2111, tedge num: 2924.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.233259s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.354360s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (101.4%)

OPT-1001 : End physical optimization;  0.360056s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (99.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 163/382 primitive instances ...
PHY-3001 : End packing;  0.021711s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 306 instances
RUN-1001 : 136 mslices, 109 lslices, 50 pads, 4 brams, 0 dsps
RUN-1001 : There are total 513 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 304 instances, 245 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16847.4, Over = 21
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.43866e-05
PHY-3002 : Step(637): len = 16511.6, overlap = 20.75
PHY-3002 : Step(638): len = 16511.6, overlap = 20.75
PHY-3002 : Step(639): len = 16508.4, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.87733e-05
PHY-3002 : Step(640): len = 16861, overlap = 19.5
PHY-3002 : Step(641): len = 16916.9, overlap = 19.75
PHY-3002 : Step(642): len = 16916.9, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000137547
PHY-3002 : Step(643): len = 17299.4, overlap = 18.5
PHY-3002 : Step(644): len = 17299.4, overlap = 18.5
PHY-3002 : Step(645): len = 17121, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036589s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.4%)

PHY-3001 : Trial Legalized: Len = 20738.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(646): len = 17950.2, overlap = 4
PHY-3002 : Step(647): len = 17717.4, overlap = 6
PHY-3002 : Step(648): len = 17363.8, overlap = 7.25
PHY-3002 : Step(649): len = 17363.8, overlap = 7.25
PHY-3002 : Step(650): len = 17280.4, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.24272e-05
PHY-3002 : Step(651): len = 17335.7, overlap = 7
PHY-3002 : Step(652): len = 17335.7, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.48544e-05
PHY-3002 : Step(653): len = 17416.3, overlap = 6.75
PHY-3002 : Step(654): len = 17416.3, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006062s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19020.4, Over = 0
PHY-3001 : End spreading;  0.002587s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19020.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 28680, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 28776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 28776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027994s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.6%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.75, top10 = 1.97, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.101640s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1732, tnet num: 511, tinst num: 304, tnode num: 1895, tedge num: 2732.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.243541s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.375377s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.9%)

OPT-1001 : End physical optimization;  0.381186s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (98.4%)

RUN-1003 : finish command "place" in  3.327506s wall, 5.062500s user + 1.250000s system = 6.312500s CPU (189.7%)

RUN-1004 : used memory is 435 MB, reserved memory is 443 MB, peak memory is 848 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |4      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 306 instances
RUN-1001 : 136 mslices, 109 lslices, 50 pads, 4 brams, 0 dsps
RUN-1001 : There are total 513 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 28680, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 28776, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 28776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027655s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (169.5%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 3.75, top10 = 1.97, top15 = 0.00.
PHY-1001 : End global routing;  0.105473s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (133.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.135333s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 46840, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.440529s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (138.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 46840, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 46840
PHY-1001 : End DR Iter 1; 0.006194s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (756.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.759848s wall, 1.859375s user + 0.156250s system = 2.015625s CPU (114.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.964664s wall, 2.062500s user + 0.171875s system = 2.234375s CPU (113.7%)

RUN-1004 : used memory is 429 MB, reserved memory is 433 MB, peak memory is 848 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |4      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       322   
    #2         2        35   
    #3         3        16   
    #4         4        23   
    #5        5-10      50   
    #6       11-50      11   
  Average     2.45           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:001010110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 306
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 513, pip num: 3587
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 682 valid insts, and 12688 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:001010110000000000000000" in  1.626355s wall, 9.109375s user + 0.046875s system = 9.156250s CPU (563.0%)

RUN-1004 : used memory is 421 MB, reserved memory is 419 MB, peak memory is 848 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,MODE="SP",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 1 for port 'clka' in top.v(163)
HDL-5007 WARNING: input port 'addra[9]' remains unconnected for this instance in top.v(159)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/addra[0]" in al_ip/waveram.v(29)
SYN-5014 WARNING: the net's pin: pin "addra[0]" in al_ip/waveram.v(50)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/addra[1]" in al_ip/waveram.v(29)
SYN-5014 WARNING: the net's pin: pin "addra[1]" in al_ip/waveram.v(50)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/addra[2]" in al_ip/waveram.v(29)
SYN-5014 WARNING: the net's pin: pin "addra[2]" in al_ip/waveram.v(50)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/addra[3]" in al_ip/waveram.v(29)
SYN-5014 WARNING: the net's pin: pin "addra[3]" in al_ip/waveram.v(50)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/addra[4]" in al_ip/waveram.v(29)
SYN-5014 WARNING: the net's pin: pin "addra[4]" in al_ip/waveram.v(50)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/addra[5]" in al_ip/waveram.v(29)
SYN-5014 WARNING: the net's pin: pin "addra[5]" in al_ip/waveram.v(50)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/addra[6]" in al_ip/waveram.v(29)
SYN-5014 WARNING: the net's pin: pin "addra[6]" in al_ip/waveram.v(50)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/addra[7]" in al_ip/waveram.v(29)
SYN-5014 WARNING: the net's pin: pin "addra[7]" in al_ip/waveram.v(50)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/addra[8]" in al_ip/waveram.v(29)
SYN-5014 WARNING: the net's pin: pin "addra[8]" in al_ip/waveram.v(50)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/addra[9]" in al_ip/waveram.v(29)
SYN-5014 WARNING: the net's pin: pin "addra[9]" in al_ip/waveram.v(50)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 956/360 useful/useless nets, 518/176 useful/useless insts
SYN-1015 : Optimize round 1, 462 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2594 : bram inst: u_wave_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1080/2 useful/useless nets, 800/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3050.13 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3050.19 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3050.24 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   123
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |4      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "lcd_ypos1[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net lcd_ypos1[0] as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net lcd_ypos1[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 438 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 50 pads, 4 brams, 0 dsps
RUN-1001 : There are total 569 nets
RUN-1001 : 427 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 436 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 135663
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 436.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(655): len = 99952.6, overlap = 9
PHY-3002 : Step(656): len = 92475.4, overlap = 6.75
PHY-3002 : Step(657): len = 62691.7, overlap = 4.5
PHY-3002 : Step(658): len = 54012.8, overlap = 6.75
PHY-3002 : Step(659): len = 44269.6, overlap = 6.75
PHY-3002 : Step(660): len = 39677.4, overlap = 4.5
PHY-3002 : Step(661): len = 33528.4, overlap = 9
PHY-3002 : Step(662): len = 29930.5, overlap = 9.5
PHY-3002 : Step(663): len = 28151.5, overlap = 7
PHY-3002 : Step(664): len = 25309.6, overlap = 6.75
PHY-3002 : Step(665): len = 24391.4, overlap = 6.75
PHY-3002 : Step(666): len = 23171.1, overlap = 9
PHY-3002 : Step(667): len = 22914.3, overlap = 9
PHY-3002 : Step(668): len = 21729.5, overlap = 7.5
PHY-3002 : Step(669): len = 21624.5, overlap = 9.25
PHY-3002 : Step(670): len = 20962.1, overlap = 8.75
PHY-3002 : Step(671): len = 20279.4, overlap = 11.5
PHY-3002 : Step(672): len = 19834, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9125e-05
PHY-3002 : Step(673): len = 19608, overlap = 11
PHY-3002 : Step(674): len = 19661, overlap = 8.75
PHY-3002 : Step(675): len = 19654.9, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.82501e-05
PHY-3002 : Step(676): len = 19580, overlap = 10.75
PHY-3002 : Step(677): len = 19596.2, overlap = 10.75
PHY-3002 : Step(678): len = 19566.3, overlap = 10.25
PHY-3002 : Step(679): len = 19555, overlap = 10.25
PHY-3002 : Step(680): len = 19231.2, overlap = 10.25
PHY-3002 : Step(681): len = 19015.1, overlap = 5.75
PHY-3002 : Step(682): len = 18760.4, overlap = 12
PHY-3002 : Step(683): len = 18717.2, overlap = 12
PHY-3002 : Step(684): len = 18656.8, overlap = 12
PHY-3002 : Step(685): len = 18693.6, overlap = 9.75
PHY-3002 : Step(686): len = 18506.5, overlap = 10.25
PHY-3002 : Step(687): len = 18463.6, overlap = 10.25
PHY-3002 : Step(688): len = 18174.8, overlap = 10.25
PHY-3002 : Step(689): len = 18174.8, overlap = 10.25
PHY-3002 : Step(690): len = 18213.5, overlap = 10.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0001165
PHY-3002 : Step(691): len = 18258, overlap = 10.25
PHY-3002 : Step(692): len = 18258, overlap = 10.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000233
PHY-3002 : Step(693): len = 18331.9, overlap = 10.25
PHY-3002 : Step(694): len = 18335.6, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010444s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.63161e-06
PHY-3002 : Step(695): len = 19009.7, overlap = 19.2188
PHY-3002 : Step(696): len = 19041.2, overlap = 19.6563
PHY-3002 : Step(697): len = 18949.5, overlap = 21.75
PHY-3002 : Step(698): len = 18976.7, overlap = 21.5938
PHY-3002 : Step(699): len = 18866.2, overlap = 21.2188
PHY-3002 : Step(700): len = 18866.2, overlap = 21.2188
PHY-3002 : Step(701): len = 18639.5, overlap = 20.8438
PHY-3002 : Step(702): len = 18675.6, overlap = 20.25
PHY-3002 : Step(703): len = 18699.2, overlap = 19.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.26323e-06
PHY-3002 : Step(704): len = 18521.5, overlap = 19.4063
PHY-3002 : Step(705): len = 18521.5, overlap = 19.4063
PHY-3002 : Step(706): len = 18559.2, overlap = 19.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85265e-05
PHY-3002 : Step(707): len = 18819, overlap = 17.9375
PHY-3002 : Step(708): len = 18819, overlap = 17.9375
PHY-3002 : Step(709): len = 18754.3, overlap = 17.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.12057e-05
PHY-3002 : Step(710): len = 19193, overlap = 31.8438
PHY-3002 : Step(711): len = 19255.6, overlap = 31.75
PHY-3002 : Step(712): len = 19322.9, overlap = 33.6563
PHY-3002 : Step(713): len = 19451.7, overlap = 32.3125
PHY-3002 : Step(714): len = 19541.8, overlap = 32.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.24115e-05
PHY-3002 : Step(715): len = 19444.8, overlap = 28.9375
PHY-3002 : Step(716): len = 19485.3, overlap = 28.5
PHY-3002 : Step(717): len = 19485.6, overlap = 25.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.48229e-05
PHY-3002 : Step(718): len = 19727.1, overlap = 24.7813
PHY-3002 : Step(719): len = 19727.1, overlap = 24.7813
PHY-3002 : Step(720): len = 19673, overlap = 22.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 41.47 peak overflow 3.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26128, over cnt = 25(0%), over = 41, worst = 2
PHY-1002 : len = 26504, over cnt = 12(0%), over = 16, worst = 2
PHY-1002 : len = 26584, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 26648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040243s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.5%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.104182s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (120.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1881, tnet num: 567, tinst num: 436, tnode num: 2095, tedge num: 2894.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.235083s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.363396s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (103.2%)

OPT-1001 : End physical optimization;  0.369375s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 163/383 primitive instances ...
PHY-3001 : End packing;  0.022697s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 310 instances
RUN-1001 : 136 mslices, 112 lslices, 50 pads, 4 brams, 0 dsps
RUN-1001 : There are total 514 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 308 instances, 248 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 19701.4, Over = 20
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.94527e-05
PHY-3002 : Step(721): len = 19546.6, overlap = 20.75
PHY-3002 : Step(722): len = 19570.4, overlap = 20.75
PHY-3002 : Step(723): len = 19608, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.89055e-05
PHY-3002 : Step(724): len = 19826.1, overlap = 20
PHY-3002 : Step(725): len = 19826.1, overlap = 20
PHY-3002 : Step(726): len = 19800, overlap = 21.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000157811
PHY-3002 : Step(727): len = 20044.3, overlap = 19.75
PHY-3002 : Step(728): len = 20080.6, overlap = 19.75
PHY-3002 : Step(729): len = 20142.1, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046617s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (201.1%)

PHY-3001 : Trial Legalized: Len = 23492.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(730): len = 21272.2, overlap = 5.75
PHY-3002 : Step(731): len = 21059.6, overlap = 6.75
PHY-3002 : Step(732): len = 20887.2, overlap = 7.5
PHY-3002 : Step(733): len = 20738.6, overlap = 7.5
PHY-3002 : Step(734): len = 20688.9, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.07693e-05
PHY-3002 : Step(735): len = 20776.3, overlap = 6
PHY-3002 : Step(736): len = 20776.3, overlap = 6
PHY-3002 : Step(737): len = 20744.1, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000161539
PHY-3002 : Step(738): len = 20854.1, overlap = 5.75
PHY-3002 : Step(739): len = 20854.1, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22468.4, Over = 0
PHY-3001 : End spreading;  0.002598s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (601.4%)

PHY-3001 : Final: Len = 22468.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 33848, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 33864, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029704s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.2%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 4.38, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.105492s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1716, tnet num: 512, tinst num: 308, tnode num: 1875, tedge num: 2699.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.244842s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (95.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.380440s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (98.6%)

OPT-1001 : End physical optimization;  0.386775s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.0%)

RUN-1003 : finish command "place" in  2.754849s wall, 3.468750s user + 1.171875s system = 4.640625s CPU (168.5%)

RUN-1004 : used memory is 433 MB, reserved memory is 437 MB, peak memory is 848 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |4      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 310 instances
RUN-1001 : 136 mslices, 112 lslices, 50 pads, 4 brams, 0 dsps
RUN-1001 : There are total 514 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 33848, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 33864, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 33856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028750s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (217.4%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 4.38, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.103763s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (120.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net lcd_ypos1[0]_gclk_net will be merged with clock lcd_ypos1[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.221166s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 47152, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.488044s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (192.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47136, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47136
PHY-1001 : End DR Iter 1; 0.005434s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net lcd_ypos1[0]_gclk_net will be merged with clock lcd_ypos1[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.811151s wall, 2.203125s user + 0.078125s system = 2.281250s CPU (126.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.014755s wall, 2.421875s user + 0.093750s system = 2.515625s CPU (124.9%)

RUN-1004 : used memory is 498 MB, reserved memory is 507 MB, peak memory is 848 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   3
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |4      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       322   
    #2         2        35   
    #3         3        16   
    #4         4        23   
    #5        5-10      50   
    #6       11-50      11   
  Average     2.42           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 310
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 514, pip num: 3576
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 734 valid insts, and 12655 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  1.804070s wall, 9.671875s user + 0.078125s system = 9.750000s CPU (540.4%)

RUN-1004 : used memory is 425 MB, reserved memory is 423 MB, peak memory is 848 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,MODE="SP",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 956/360 useful/useless nets, 518/176 useful/useless insts
SYN-1015 : Optimize round 1, 462 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1080/2 useful/useless nets, 801/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3096.03 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3096.09 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3096.14 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   123
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 438 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 568 nets
RUN-1001 : 427 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 436 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 136250
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 436.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(740): len = 100526, overlap = 9
PHY-3002 : Step(741): len = 89676.9, overlap = 9
PHY-3002 : Step(742): len = 68295.4, overlap = 9
PHY-3002 : Step(743): len = 64852.8, overlap = 9
PHY-3002 : Step(744): len = 44417.9, overlap = 6.75
PHY-3002 : Step(745): len = 40173.5, overlap = 9
PHY-3002 : Step(746): len = 38287.8, overlap = 9
PHY-3002 : Step(747): len = 33166.2, overlap = 11.25
PHY-3002 : Step(748): len = 31064.4, overlap = 11.25
PHY-3002 : Step(749): len = 26871.6, overlap = 9
PHY-3002 : Step(750): len = 25847.7, overlap = 9
PHY-3002 : Step(751): len = 25094.8, overlap = 11.25
PHY-3002 : Step(752): len = 23274.6, overlap = 12
PHY-3002 : Step(753): len = 22687.4, overlap = 13.5
PHY-3002 : Step(754): len = 21829.8, overlap = 16.875
PHY-3002 : Step(755): len = 20562.9, overlap = 16.875
PHY-3002 : Step(756): len = 20473.3, overlap = 18.25
PHY-3002 : Step(757): len = 20441.1, overlap = 19.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04403e-05
PHY-3002 : Step(758): len = 20211.6, overlap = 20.2813
PHY-3002 : Step(759): len = 20179.2, overlap = 20.2813
PHY-3002 : Step(760): len = 19894.8, overlap = 20.9375
PHY-3002 : Step(761): len = 19780.6, overlap = 21.4688
PHY-3002 : Step(762): len = 19371.7, overlap = 24.8438
PHY-3002 : Step(763): len = 19191.8, overlap = 21.5625
PHY-3002 : Step(764): len = 18807.2, overlap = 24.6875
PHY-3002 : Step(765): len = 18591.3, overlap = 24.5
PHY-3002 : Step(766): len = 18387, overlap = 26.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.08806e-05
PHY-3002 : Step(767): len = 18505.9, overlap = 26.9063
PHY-3002 : Step(768): len = 18535.5, overlap = 26.4688
PHY-3002 : Step(769): len = 18583.6, overlap = 26.9063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000121761
PHY-3002 : Step(770): len = 18866, overlap = 24.6563
PHY-3002 : Step(771): len = 18866, overlap = 24.6563
PHY-3002 : Step(772): len = 18842.1, overlap = 24.6563
PHY-3002 : Step(773): len = 18822.6, overlap = 24.6563
PHY-3002 : Step(774): len = 18785.5, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010363s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.7673e-06
PHY-3002 : Step(775): len = 19926.7, overlap = 29.625
PHY-3002 : Step(776): len = 20002.3, overlap = 29.1875
PHY-3002 : Step(777): len = 19970, overlap = 28.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35346e-05
PHY-3002 : Step(778): len = 19703.8, overlap = 27.3438
PHY-3002 : Step(779): len = 19759.2, overlap = 27.2813
PHY-3002 : Step(780): len = 19759.2, overlap = 27.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70692e-05
PHY-3002 : Step(781): len = 19993.5, overlap = 20.4063
PHY-3002 : Step(782): len = 19993.5, overlap = 20.4063
PHY-3002 : Step(783): len = 19905.5, overlap = 19.9688
PHY-3002 : Step(784): len = 19905.5, overlap = 19.9688
PHY-3002 : Step(785): len = 19771.6, overlap = 19.9688
PHY-3002 : Step(786): len = 19848.3, overlap = 19.2813
PHY-3002 : Step(787): len = 20037.6, overlap = 18.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.41384e-05
PHY-3002 : Step(788): len = 19945.1, overlap = 11.7188
PHY-3002 : Step(789): len = 19945.1, overlap = 11.7188
PHY-3002 : Step(790): len = 19787.9, overlap = 10.7813
PHY-3002 : Step(791): len = 19847.6, overlap = 11.0938
PHY-3002 : Step(792): len = 19955.8, overlap = 10.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.01369e-05
PHY-3002 : Step(793): len = 20218.6, overlap = 32.5625
PHY-3002 : Step(794): len = 20332.4, overlap = 32.2813
PHY-3002 : Step(795): len = 20959.4, overlap = 26.875
PHY-3002 : Step(796): len = 21053.1, overlap = 23.9375
PHY-3002 : Step(797): len = 20606.6, overlap = 18.0938
PHY-3002 : Step(798): len = 20665.2, overlap = 17.5625
PHY-3002 : Step(799): len = 20711.2, overlap = 18.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.02739e-05
PHY-3002 : Step(800): len = 20556, overlap = 17
PHY-3002 : Step(801): len = 20556, overlap = 17
PHY-3002 : Step(802): len = 20488.5, overlap = 15.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120548
PHY-3002 : Step(803): len = 20587.6, overlap = 14.7188
PHY-3002 : Step(804): len = 20587.6, overlap = 14.7188
PHY-3002 : Step(805): len = 20433.3, overlap = 12.75
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 39.25 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 28464, over cnt = 23(0%), over = 38, worst = 2
PHY-1002 : len = 28912, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 28960, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 28984, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 28984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.040855s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (191.2%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.105605s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (133.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1899, tnet num: 566, tinst num: 436, tnode num: 2116, tedge num: 2932.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.261592s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (95.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.394397s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (107.0%)

OPT-1001 : End physical optimization;  0.400625s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (105.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 163/383 primitive instances ...
PHY-3001 : End packing;  0.022114s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 309 instances
RUN-1001 : 136 mslices, 111 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 513 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 307 instances, 247 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 20522.4, Over = 16
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.25085e-05
PHY-3002 : Step(806): len = 20161.9, overlap = 16
PHY-3002 : Step(807): len = 20161.9, overlap = 16
PHY-3002 : Step(808): len = 20028.2, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.50169e-05
PHY-3002 : Step(809): len = 20343.7, overlap = 17.25
PHY-3002 : Step(810): len = 20343.7, overlap = 17.25
PHY-3002 : Step(811): len = 20204.6, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000130034
PHY-3002 : Step(812): len = 20478.7, overlap = 16.75
PHY-3002 : Step(813): len = 20482.2, overlap = 16.25
PHY-3002 : Step(814): len = 20482.2, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042307s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (147.7%)

PHY-3001 : Trial Legalized: Len = 23900.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(815): len = 21642.8, overlap = 5.25
PHY-3002 : Step(816): len = 21465.5, overlap = 5.5
PHY-3002 : Step(817): len = 21090.3, overlap = 6.25
PHY-3002 : Step(818): len = 21014, overlap = 6
PHY-3002 : Step(819): len = 21014, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.32177e-05
PHY-3002 : Step(820): len = 21016.3, overlap = 5.25
PHY-3002 : Step(821): len = 21076.6, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000166435
PHY-3002 : Step(822): len = 21153.4, overlap = 4.75
PHY-3002 : Step(823): len = 21153.4, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005901s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22810.4, Over = 0
PHY-3001 : End spreading;  0.002847s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (548.9%)

PHY-3001 : Final: Len = 22810.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 36024, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 36056, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 36088, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 36088, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 36088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.037301s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (83.8%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.112406s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (97.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1736, tnet num: 511, tinst num: 307, tnode num: 1900, tedge num: 2740.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.242690s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.385379s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (101.4%)

OPT-1001 : End physical optimization;  0.391278s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (99.8%)

RUN-1003 : finish command "place" in  2.762364s wall, 3.718750s user + 0.984375s system = 4.703125s CPU (170.3%)

RUN-1004 : used memory is 437 MB, reserved memory is 439 MB, peak memory is 848 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 309 instances
RUN-1001 : 136 mslices, 111 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 513 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 36024, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 36056, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 36088, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 36088, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 36088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037463s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (125.1%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.29, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.111874s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (111.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.134433s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 47944, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.585579s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (141.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47936
PHY-1001 : End DR Iter 1; 0.007732s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.836190s wall, 1.937500s user + 0.171875s system = 2.109375s CPU (114.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.047919s wall, 2.156250s user + 0.187500s system = 2.343750s CPU (114.4%)

RUN-1004 : used memory is 507 MB, reserved memory is 517 MB, peak memory is 848 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       322   
    #2         2        34   
    #3         3        15   
    #4         4        24   
    #5        5-10      51   
    #6       11-50      11   
  Average     2.46           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000101110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 309
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 513, pip num: 3654
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 733 valid insts, and 12861 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000101110000000000000000" in  1.782033s wall, 9.375000s user + 0.062500s system = 9.437500s CPU (529.6%)

RUN-1004 : used memory is 521 MB, reserved memory is 530 MB, peak memory is 848 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.317209s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (102.0%)

RUN-1004 : used memory is 586 MB, reserved memory is 590 MB, peak memory is 848 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.538259s wall, 1.062500s user + 0.328125s system = 1.390625s CPU (18.4%)

RUN-1004 : used memory is 594 MB, reserved memory is 598 MB, peak memory is 848 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.246193s wall, 2.500000s user + 0.406250s system = 2.906250s CPU (31.4%)

RUN-1004 : used memory is 466 MB, reserved memory is 465 MB, peak memory is 848 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,MODE="SP",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 956/360 useful/useless nets, 518/176 useful/useless insts
SYN-1015 : Optimize round 1, 462 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-8418 ERROR: wrong init value size
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,MODE="SP",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 956/360 useful/useless nets, 518/176 useful/useless insts
SYN-1015 : Optimize round 1, 462 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              180
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     64
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                101

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |64     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1080/2 useful/useless nets, 801/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 4768.57 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 4768.62 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 4768.68 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               520
  #lut4                   123
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      520   out of  19600    2.65%
#reg                       64   out of  19600    0.33%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |346    |64     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 438 instances
RUN-1001 : 162 luts, 56 seqs, 136 mslices, 22 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 568 nets
RUN-1001 : 427 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 436 instances, 162 luts, 56 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 136250
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 436.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(824): len = 100526, overlap = 9
PHY-3002 : Step(825): len = 89676.9, overlap = 9
PHY-3002 : Step(826): len = 68295.4, overlap = 9
PHY-3002 : Step(827): len = 64852.8, overlap = 9
PHY-3002 : Step(828): len = 44417.9, overlap = 6.75
PHY-3002 : Step(829): len = 40173.5, overlap = 9
PHY-3002 : Step(830): len = 38287.8, overlap = 9
PHY-3002 : Step(831): len = 33166.2, overlap = 11.25
PHY-3002 : Step(832): len = 31064.4, overlap = 11.25
PHY-3002 : Step(833): len = 26871.6, overlap = 9
PHY-3002 : Step(834): len = 25847.7, overlap = 9
PHY-3002 : Step(835): len = 25094.8, overlap = 11.25
PHY-3002 : Step(836): len = 23274.6, overlap = 12
PHY-3002 : Step(837): len = 22687.4, overlap = 13.5
PHY-3002 : Step(838): len = 21829.8, overlap = 16.875
PHY-3002 : Step(839): len = 20562.9, overlap = 16.875
PHY-3002 : Step(840): len = 20473.3, overlap = 18.25
PHY-3002 : Step(841): len = 20441.1, overlap = 19.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04403e-05
PHY-3002 : Step(842): len = 20211.6, overlap = 20.2813
PHY-3002 : Step(843): len = 20179.2, overlap = 20.2813
PHY-3002 : Step(844): len = 19894.8, overlap = 20.9375
PHY-3002 : Step(845): len = 19780.6, overlap = 21.4688
PHY-3002 : Step(846): len = 19371.7, overlap = 24.8438
PHY-3002 : Step(847): len = 19191.8, overlap = 21.5625
PHY-3002 : Step(848): len = 18807.2, overlap = 24.6875
PHY-3002 : Step(849): len = 18591.3, overlap = 24.5
PHY-3002 : Step(850): len = 18387, overlap = 26.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.08806e-05
PHY-3002 : Step(851): len = 18505.9, overlap = 26.9063
PHY-3002 : Step(852): len = 18535.5, overlap = 26.4688
PHY-3002 : Step(853): len = 18583.6, overlap = 26.9063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000121761
PHY-3002 : Step(854): len = 18866, overlap = 24.6563
PHY-3002 : Step(855): len = 18866, overlap = 24.6563
PHY-3002 : Step(856): len = 18842.1, overlap = 24.6563
PHY-3002 : Step(857): len = 18822.6, overlap = 24.6563
PHY-3002 : Step(858): len = 18785.5, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010740s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (436.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.7673e-06
PHY-3002 : Step(859): len = 19926.7, overlap = 29.625
PHY-3002 : Step(860): len = 20002.3, overlap = 29.1875
PHY-3002 : Step(861): len = 19970, overlap = 28.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.35346e-05
PHY-3002 : Step(862): len = 19703.8, overlap = 27.3438
PHY-3002 : Step(863): len = 19759.2, overlap = 27.2813
PHY-3002 : Step(864): len = 19759.2, overlap = 27.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.70692e-05
PHY-3002 : Step(865): len = 19993.5, overlap = 20.4063
PHY-3002 : Step(866): len = 19993.5, overlap = 20.4063
PHY-3002 : Step(867): len = 19905.5, overlap = 19.9688
PHY-3002 : Step(868): len = 19905.5, overlap = 19.9688
PHY-3002 : Step(869): len = 19771.6, overlap = 19.9688
PHY-3002 : Step(870): len = 19848.3, overlap = 19.2813
PHY-3002 : Step(871): len = 20037.6, overlap = 18.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.41384e-05
PHY-3002 : Step(872): len = 19945.1, overlap = 11.7188
PHY-3002 : Step(873): len = 19945.1, overlap = 11.7188
PHY-3002 : Step(874): len = 19787.9, overlap = 10.7813
PHY-3002 : Step(875): len = 19847.6, overlap = 11.0938
PHY-3002 : Step(876): len = 19955.8, overlap = 10.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.01369e-05
PHY-3002 : Step(877): len = 20218.6, overlap = 32.5625
PHY-3002 : Step(878): len = 20332.4, overlap = 32.2813
PHY-3002 : Step(879): len = 20959.4, overlap = 26.875
PHY-3002 : Step(880): len = 21053.1, overlap = 23.9375
PHY-3002 : Step(881): len = 20606.6, overlap = 18.0938
PHY-3002 : Step(882): len = 20665.2, overlap = 17.5625
PHY-3002 : Step(883): len = 20711.2, overlap = 18.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.02739e-05
PHY-3002 : Step(884): len = 20556, overlap = 17
PHY-3002 : Step(885): len = 20556, overlap = 17
PHY-3002 : Step(886): len = 20488.5, overlap = 15.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120548
PHY-3002 : Step(887): len = 20587.6, overlap = 14.7188
PHY-3002 : Step(888): len = 20587.6, overlap = 14.7188
PHY-3002 : Step(889): len = 20433.3, overlap = 12.75
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 39.25 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 28464, over cnt = 23(0%), over = 38, worst = 2
PHY-1002 : len = 28912, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 28960, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 28984, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 28984, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.040021s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (156.2%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.107346s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (131.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1899, tnet num: 566, tinst num: 436, tnode num: 2116, tedge num: 2932.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.234175s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.366281s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (110.9%)

OPT-1001 : End physical optimization;  0.373340s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (108.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 162 LUT to BLE ...
SYN-4008 : Packed 162 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 163/383 primitive instances ...
PHY-3001 : End packing;  0.021837s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 309 instances
RUN-1001 : 136 mslices, 111 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 513 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 307 instances, 247 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 20522.4, Over = 16
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.25085e-05
PHY-3002 : Step(890): len = 20161.9, overlap = 16
PHY-3002 : Step(891): len = 20161.9, overlap = 16
PHY-3002 : Step(892): len = 20028.2, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.50169e-05
PHY-3002 : Step(893): len = 20343.7, overlap = 17.25
PHY-3002 : Step(894): len = 20343.7, overlap = 17.25
PHY-3002 : Step(895): len = 20204.6, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000130034
PHY-3002 : Step(896): len = 20478.7, overlap = 16.75
PHY-3002 : Step(897): len = 20482.2, overlap = 16.25
PHY-3002 : Step(898): len = 20482.2, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042699s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (183.0%)

PHY-3001 : Trial Legalized: Len = 23900.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(899): len = 21642.8, overlap = 5.25
PHY-3002 : Step(900): len = 21465.5, overlap = 5.5
PHY-3002 : Step(901): len = 21090.3, overlap = 6.25
PHY-3002 : Step(902): len = 21014, overlap = 6
PHY-3002 : Step(903): len = 21014, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.32177e-05
PHY-3002 : Step(904): len = 21016.3, overlap = 5.25
PHY-3002 : Step(905): len = 21076.6, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000166435
PHY-3002 : Step(906): len = 21153.4, overlap = 4.75
PHY-3002 : Step(907): len = 21153.4, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006100s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22810.4, Over = 0
PHY-3001 : End spreading;  0.002750s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 22810.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 36024, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 36056, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 36088, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 36088, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 36088, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.038576s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (324.0%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.113074s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (179.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1736, tnet num: 511, tinst num: 307, tnode num: 1900, tedge num: 2740.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.244132s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.387694s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (120.9%)

OPT-1001 : End physical optimization;  0.395032s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (118.7%)

RUN-1003 : finish command "place" in  2.774211s wall, 3.687500s user + 1.406250s system = 5.093750s CPU (183.6%)

RUN-1004 : used memory is 462 MB, reserved memory is 465 MB, peak memory is 848 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 309 instances
RUN-1001 : 136 mslices, 111 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 513 nets
RUN-1001 : 372 nets have 2 pins
RUN-1001 : 74 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 36024, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 36056, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 36088, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 36088, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 36088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039514s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.6%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 3.29, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.112090s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (125.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.134637s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 47944, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.585894s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (152.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47936
PHY-1001 : End DR Iter 1; 0.006941s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.823429s wall, 2.031250s user + 0.109375s system = 2.140625s CPU (117.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.035729s wall, 2.265625s user + 0.109375s system = 2.375000s CPU (116.7%)

RUN-1004 : used memory is 524 MB, reserved memory is 533 MB, peak memory is 858 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      478   out of  19600    2.44%
#reg                       64   out of  19600    0.33%
#le                       479
  #lut only               415   out of    479   86.64%
  #reg only                 1   out of    479    0.21%
  #lut&reg                 63   out of    479   13.15%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |479   |320    |158    |64     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       322   
    #2         2        34   
    #3         3        15   
    #4         4        24   
    #5        5-10      51   
    #6       11-50      11   
  Average     2.46           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000101110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 309
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 513, pip num: 3654
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 733 valid insts, and 12861 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:000101110000000000000000" in  1.922629s wall, 9.671875s user + 0.078125s system = 9.750000s CPU (507.1%)

RUN-1004 : used memory is 540 MB, reserved memory is 548 MB, peak memory is 858 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.338380s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (101.6%)

RUN-1004 : used memory is 587 MB, reserved memory is 596 MB, peak memory is 858 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.145382s wall, 0.609375s user + 0.093750s system = 0.703125s CPU (9.8%)

RUN-1004 : used memory is 595 MB, reserved memory is 605 MB, peak memory is 858 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.826994s wall, 2.078125s user + 0.125000s system = 2.203125s CPU (25.0%)

RUN-1004 : used memory is 553 MB, reserved memory is 563 MB, peak memory is 858 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1088/218 useful/useless nets, 610/84 useful/useless insts
SYN-1015 : Optimize round 1, 283 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              224
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |107    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1669/2 useful/useless nets, 1246/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5454.26 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5454.34 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5454.39 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               769
  #lut4                   294
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      769   out of  19600    3.92%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |345    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.292042s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (110.0%)

RUN-1004 : used memory is 534 MB, reserved memory is 544 MB, peak memory is 858 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 824 instances
RUN-1001 : 333 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1530 nets
RUN-1001 : 985 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 822 instances, 333 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 261129
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 822.
PHY-3001 : End clustering;  0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(908): len = 150804, overlap = 6.75
PHY-3002 : Step(909): len = 132184, overlap = 6.75
PHY-3002 : Step(910): len = 86733.4, overlap = 6.75
PHY-3002 : Step(911): len = 78533.2, overlap = 6.75
PHY-3002 : Step(912): len = 60347, overlap = 2.25
PHY-3002 : Step(913): len = 56718, overlap = 2.25
PHY-3002 : Step(914): len = 44763.1, overlap = 7.6875
PHY-3002 : Step(915): len = 41630.4, overlap = 11.4063
PHY-3002 : Step(916): len = 37194.1, overlap = 18.5
PHY-3002 : Step(917): len = 31174.2, overlap = 19.8438
PHY-3002 : Step(918): len = 31239.7, overlap = 25.7813
PHY-3002 : Step(919): len = 27581.8, overlap = 35.0938
PHY-3002 : Step(920): len = 27292, overlap = 37.3125
PHY-3002 : Step(921): len = 27499.9, overlap = 40.7188
PHY-3002 : Step(922): len = 24102.9, overlap = 40.5938
PHY-3002 : Step(923): len = 24272.2, overlap = 41.0313
PHY-3002 : Step(924): len = 22346.1, overlap = 43.9375
PHY-3002 : Step(925): len = 22056.7, overlap = 44.3125
PHY-3002 : Step(926): len = 21924.6, overlap = 46.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.34921e-05
PHY-3002 : Step(927): len = 21517.4, overlap = 46.5313
PHY-3002 : Step(928): len = 21531.1, overlap = 44.2813
PHY-3002 : Step(929): len = 21543.4, overlap = 44.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.69841e-05
PHY-3002 : Step(930): len = 21371.1, overlap = 45.625
PHY-3002 : Step(931): len = 21362.5, overlap = 43.2813
PHY-3002 : Step(932): len = 21167.2, overlap = 43.625
PHY-3002 : Step(933): len = 21110.7, overlap = 44.0313
PHY-3002 : Step(934): len = 20997.7, overlap = 44.0313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000173968
PHY-3002 : Step(935): len = 21080.4, overlap = 44.0313
PHY-3002 : Step(936): len = 21078.1, overlap = 44.0313
PHY-3002 : Step(937): len = 21072.2, overlap = 43.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000347937
PHY-3002 : Step(938): len = 20982.9, overlap = 42.1563
PHY-3002 : Step(939): len = 20982.9, overlap = 42.1563
PHY-3002 : Step(940): len = 20954.6, overlap = 42.1563
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000695873
PHY-3002 : Step(941): len = 20939.2, overlap = 42.0625
PHY-3002 : Step(942): len = 20930.1, overlap = 42.0625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00139175
PHY-3002 : Step(943): len = 20947.2, overlap = 41.5625
PHY-3002 : Step(944): len = 20941.6, overlap = 41.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00278349
PHY-3002 : Step(945): len = 20942.7, overlap = 41.1875
PHY-3002 : Step(946): len = 20930.5, overlap = 40.4688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00556698
PHY-3002 : Step(947): len = 20933.1, overlap = 40.4688
PHY-3002 : Step(948): len = 20923.3, overlap = 40.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008834s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (353.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.25296e-06
PHY-3002 : Step(949): len = 20902.3, overlap = 61.5625
PHY-3002 : Step(950): len = 20926.6, overlap = 61.5313
PHY-3002 : Step(951): len = 20809.7, overlap = 62.5625
PHY-3002 : Step(952): len = 20993.1, overlap = 62.6563
PHY-3002 : Step(953): len = 20681.8, overlap = 56.6875
PHY-3002 : Step(954): len = 20797.1, overlap = 57.1563
PHY-3002 : Step(955): len = 20469.1, overlap = 65.2188
PHY-3002 : Step(956): len = 20559.2, overlap = 65.5938
PHY-3002 : Step(957): len = 20442.5, overlap = 60.9063
PHY-3002 : Step(958): len = 20636.1, overlap = 55.5313
PHY-3002 : Step(959): len = 20302.8, overlap = 58.0938
PHY-3002 : Step(960): len = 20240, overlap = 58.5313
PHY-3002 : Step(961): len = 19786.6, overlap = 61.5938
PHY-3002 : Step(962): len = 19823.6, overlap = 61.8438
PHY-3002 : Step(963): len = 19352.4, overlap = 64.4375
PHY-3002 : Step(964): len = 19283.1, overlap = 64.5
PHY-3002 : Step(965): len = 19054, overlap = 63.5313
PHY-3002 : Step(966): len = 19128.7, overlap = 64.0625
PHY-3002 : Step(967): len = 18827.8, overlap = 64.7188
PHY-3002 : Step(968): len = 18766.2, overlap = 64.7188
PHY-3002 : Step(969): len = 18669.2, overlap = 65.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45059e-05
PHY-3002 : Step(970): len = 18913, overlap = 62.0313
PHY-3002 : Step(971): len = 19020.8, overlap = 60.0938
PHY-3002 : Step(972): len = 19172.1, overlap = 58.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.90118e-05
PHY-3002 : Step(973): len = 19791.2, overlap = 55.5625
PHY-3002 : Step(974): len = 19918.6, overlap = 55.3125
PHY-3002 : Step(975): len = 20197.1, overlap = 45.4688
PHY-3002 : Step(976): len = 20225.5, overlap = 35.875
PHY-3002 : Step(977): len = 20238.2, overlap = 35.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.80237e-05
PHY-3002 : Step(978): len = 20175.7, overlap = 29.0625
PHY-3002 : Step(979): len = 20282.3, overlap = 29
PHY-3002 : Step(980): len = 20361, overlap = 29
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.55973e-06
PHY-3002 : Step(981): len = 20798.2, overlap = 78.1563
PHY-3002 : Step(982): len = 20962.7, overlap = 78.4688
PHY-3002 : Step(983): len = 21433, overlap = 66.8438
PHY-3002 : Step(984): len = 21516.6, overlap = 65.75
PHY-3002 : Step(985): len = 20679, overlap = 61.0938
PHY-3002 : Step(986): len = 20776.2, overlap = 61.7188
PHY-3002 : Step(987): len = 20864.8, overlap = 60.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91195e-05
PHY-3002 : Step(988): len = 20754.2, overlap = 58.3438
PHY-3002 : Step(989): len = 20955.3, overlap = 57.8438
PHY-3002 : Step(990): len = 20955.3, overlap = 57.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.82389e-05
PHY-3002 : Step(991): len = 21353.9, overlap = 54.0313
PHY-3002 : Step(992): len = 21535.6, overlap = 49.375
PHY-3002 : Step(993): len = 21757.2, overlap = 49.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.64778e-05
PHY-3002 : Step(994): len = 21906.7, overlap = 48.8438
PHY-3002 : Step(995): len = 21906.7, overlap = 48.8438
PHY-3002 : Step(996): len = 21915.7, overlap = 47.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000151096
PHY-3002 : Step(997): len = 22459, overlap = 46.75
PHY-3002 : Step(998): len = 22554.2, overlap = 47.1875
PHY-3002 : Step(999): len = 22881.9, overlap = 45.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000302192
PHY-3002 : Step(1000): len = 22917.6, overlap = 44.6563
PHY-3002 : Step(1001): len = 22923, overlap = 44.75
PHY-3002 : Step(1002): len = 23021.1, overlap = 39.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000526092
PHY-3002 : Step(1003): len = 23151, overlap = 40.375
PHY-3002 : Step(1004): len = 23183.5, overlap = 40.5625
PHY-3002 : Step(1005): len = 23240, overlap = 40.4688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000893385
PHY-3002 : Step(1006): len = 23278.1, overlap = 38.875
PHY-3002 : Step(1007): len = 23312.7, overlap = 37.9375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0014455
PHY-3002 : Step(1008): len = 23425.9, overlap = 38.2813
PHY-3002 : Step(1009): len = 23453.1, overlap = 38.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00233881
PHY-3002 : Step(1010): len = 23519.2, overlap = 37
PHY-3002 : Step(1011): len = 23570.4, overlap = 36.4063
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0037842
PHY-3002 : Step(1012): len = 23605.9, overlap = 36.3438
PHY-3002 : Step(1013): len = 23648.9, overlap = 36.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00612284
PHY-3002 : Step(1014): len = 23672.1, overlap = 36.3438
PHY-3002 : Step(1015): len = 23696.2, overlap = 36.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00990675
PHY-3002 : Step(1016): len = 23715, overlap = 36.25
PHY-3002 : Step(1017): len = 23715, overlap = 36.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 96.94 peak overflow 2.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 56496, over cnt = 72(0%), over = 126, worst = 5
PHY-1002 : len = 57792, over cnt = 34(0%), over = 55, worst = 4
PHY-1002 : len = 58408, over cnt = 11(0%), over = 16, worst = 2
PHY-1002 : len = 58488, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 58392, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.053732s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (174.5%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 10.63, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.131135s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (154.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4316, tnet num: 1000, tinst num: 822, tnode num: 4896, tedge num: 6862.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.266737s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (117.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.466186s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (124.0%)

OPT-1001 : End physical optimization;  0.476730s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (121.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 333 LUT to BLE ...
SYN-4008 : Packed 333 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 234 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 333/725 primitive instances ...
PHY-3001 : End packing;  0.040275s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (155.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 568 instances
RUN-1001 : 253 mslices, 254 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1432 nets
RUN-1001 : 887 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 566 instances, 507 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23488.4, Over = 37.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.22649e-05
PHY-3002 : Step(1018): len = 22449.5, overlap = 39
PHY-3002 : Step(1019): len = 22488.4, overlap = 39.75
PHY-3002 : Step(1020): len = 21886.6, overlap = 45
PHY-3002 : Step(1021): len = 21783.3, overlap = 44.75
PHY-3002 : Step(1022): len = 21375.6, overlap = 47.5
PHY-3002 : Step(1023): len = 21385.5, overlap = 47.75
PHY-3002 : Step(1024): len = 21408.4, overlap = 47.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.45298e-05
PHY-3002 : Step(1025): len = 22367, overlap = 42.75
PHY-3002 : Step(1026): len = 22567.3, overlap = 41.5
PHY-3002 : Step(1027): len = 22567.3, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012906
PHY-3002 : Step(1028): len = 23422.2, overlap = 39.5
PHY-3002 : Step(1029): len = 23593.9, overlap = 39.25
PHY-3002 : Step(1030): len = 23593.9, overlap = 39.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.069299s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (157.8%)

PHY-3001 : Trial Legalized: Len = 33047.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00403948
PHY-3002 : Step(1031): len = 30666.2, overlap = 1
PHY-3002 : Step(1032): len = 30209.6, overlap = 1.75
PHY-3002 : Step(1033): len = 29652.3, overlap = 2.5
PHY-3002 : Step(1034): len = 28836.6, overlap = 4.75
PHY-3002 : Step(1035): len = 28235.7, overlap = 5.75
PHY-3002 : Step(1036): len = 27945.5, overlap = 6
PHY-3002 : Step(1037): len = 27381.9, overlap = 7
PHY-3002 : Step(1038): len = 27232.8, overlap = 7.25
PHY-3002 : Step(1039): len = 26899.3, overlap = 7.75
PHY-3002 : Step(1040): len = 26733.9, overlap = 7
PHY-3002 : Step(1041): len = 26618.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006452s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28893, Over = 0
PHY-3001 : End spreading;  0.003614s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28893, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81528, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 81592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 81600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042434s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (368.2%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 13.13, top10 = 4.38, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.128380s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (182.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4029, tnet num: 902, tinst num: 566, tnode num: 4518, tedge num: 6527.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.296872s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.506669s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (120.3%)

OPT-1001 : End physical optimization;  0.516810s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (120.9%)

RUN-1003 : finish command "place" in  4.318677s wall, 6.515625s user + 1.890625s system = 8.406250s CPU (194.6%)

RUN-1004 : used memory is 535 MB, reserved memory is 544 MB, peak memory is 858 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       995
  #lut only               888   out of    995   89.25%
  #reg only                 0   out of    995    0.00%
  #lut&reg                107   out of    995   10.75%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |995   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 568 instances
RUN-1001 : 253 mslices, 254 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1432 nets
RUN-1001 : 887 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81528, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 81592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 81600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042746s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (146.2%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 13.13, top10 = 4.38, top15 = 1.25.
PHY-1001 : End global routing;  0.137416s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (113.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.250048s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 137456, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 0.800210s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (126.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 137168, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.027089s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (173.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 137096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 137096
PHY-1001 : End DR Iter 2; 0.009441s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (331.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.366539s wall, 2.484375s user + 0.125000s system = 2.609375s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.625269s wall, 2.750000s user + 0.156250s system = 2.906250s CPU (110.7%)

RUN-1004 : used memory is 562 MB, reserved memory is 569 MB, peak memory is 884 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       995
  #lut only               888   out of    995   89.25%
  #reg only                 0   out of    995    0.00%
  #lut&reg                107   out of    995   10.75%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |995   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       837   
    #2          2       373   
    #3          3        63   
    #4          4        24   
    #5        5-10       43   
    #6        11-50      29   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.78            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 568
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1432, pip num: 8664
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1012 valid insts, and 27092 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.543642s wall, 15.156250s user + 0.031250s system = 15.187500s CPU (597.1%)

RUN-1004 : used memory is 563 MB, reserved memory is 569 MB, peak memory is 884 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.358117s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (100.1%)

RUN-1004 : used memory is 612 MB, reserved memory is 621 MB, peak memory is 884 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.484815s wall, 0.937500s user + 0.312500s system = 1.250000s CPU (16.7%)

RUN-1004 : used memory is 636 MB, reserved memory is 648 MB, peak memory is 884 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.204190s wall, 2.406250s user + 0.375000s system = 2.781250s CPU (30.2%)

RUN-1004 : used memory is 517 MB, reserved memory is 519 MB, peak memory is 884 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1088/218 useful/useless nets, 610/84 useful/useless insts
SYN-1015 : Optimize round 1, 283 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              224
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |107    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1669/2 useful/useless nets, 1246/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7615.65 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7615.72 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7615.78 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               769
  #lut4                   294
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      769   out of  19600    3.92%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |345    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.248683s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (112.6%)

RUN-1004 : used memory is 492 MB, reserved memory is 502 MB, peak memory is 884 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 824 instances
RUN-1001 : 333 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1530 nets
RUN-1001 : 985 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 822 instances, 333 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 261129
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 822.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1042): len = 150804, overlap = 6.75
PHY-3002 : Step(1043): len = 132184, overlap = 6.75
PHY-3002 : Step(1044): len = 86733.4, overlap = 6.75
PHY-3002 : Step(1045): len = 78533.2, overlap = 6.75
PHY-3002 : Step(1046): len = 60347, overlap = 2.25
PHY-3002 : Step(1047): len = 56718, overlap = 2.25
PHY-3002 : Step(1048): len = 44763.1, overlap = 7.6875
PHY-3002 : Step(1049): len = 41630.4, overlap = 11.4063
PHY-3002 : Step(1050): len = 37194.1, overlap = 18.5
PHY-3002 : Step(1051): len = 31174.2, overlap = 19.8438
PHY-3002 : Step(1052): len = 31239.7, overlap = 25.7813
PHY-3002 : Step(1053): len = 27581.8, overlap = 35.0938
PHY-3002 : Step(1054): len = 27292, overlap = 37.3125
PHY-3002 : Step(1055): len = 27499.9, overlap = 40.7188
PHY-3002 : Step(1056): len = 24102.9, overlap = 40.5938
PHY-3002 : Step(1057): len = 24272.2, overlap = 41.0313
PHY-3002 : Step(1058): len = 22346.1, overlap = 43.9375
PHY-3002 : Step(1059): len = 22056.7, overlap = 44.3125
PHY-3002 : Step(1060): len = 21924.6, overlap = 46.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.34921e-05
PHY-3002 : Step(1061): len = 21517.4, overlap = 46.5313
PHY-3002 : Step(1062): len = 21531.1, overlap = 44.2813
PHY-3002 : Step(1063): len = 21543.4, overlap = 44.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.69841e-05
PHY-3002 : Step(1064): len = 21371.1, overlap = 45.625
PHY-3002 : Step(1065): len = 21362.5, overlap = 43.2813
PHY-3002 : Step(1066): len = 21167.2, overlap = 43.625
PHY-3002 : Step(1067): len = 21110.7, overlap = 44.0313
PHY-3002 : Step(1068): len = 20997.7, overlap = 44.0313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000173968
PHY-3002 : Step(1069): len = 21080.4, overlap = 44.0313
PHY-3002 : Step(1070): len = 21078.1, overlap = 44.0313
PHY-3002 : Step(1071): len = 21072.2, overlap = 43.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000347937
PHY-3002 : Step(1072): len = 20982.9, overlap = 42.1563
PHY-3002 : Step(1073): len = 20982.9, overlap = 42.1563
PHY-3002 : Step(1074): len = 20954.6, overlap = 42.1563
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000695873
PHY-3002 : Step(1075): len = 20939.2, overlap = 42.0625
PHY-3002 : Step(1076): len = 20930.1, overlap = 42.0625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00139175
PHY-3002 : Step(1077): len = 20947.2, overlap = 41.5625
PHY-3002 : Step(1078): len = 20941.6, overlap = 41.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00278349
PHY-3002 : Step(1079): len = 20942.7, overlap = 41.1875
PHY-3002 : Step(1080): len = 20930.5, overlap = 40.4688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00556698
PHY-3002 : Step(1081): len = 20933.1, overlap = 40.4688
PHY-3002 : Step(1082): len = 20923.3, overlap = 40.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008903s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.25296e-06
PHY-3002 : Step(1083): len = 20902.3, overlap = 61.5625
PHY-3002 : Step(1084): len = 20926.6, overlap = 61.5313
PHY-3002 : Step(1085): len = 20809.7, overlap = 62.5625
PHY-3002 : Step(1086): len = 20993.1, overlap = 62.6563
PHY-3002 : Step(1087): len = 20681.8, overlap = 56.6875
PHY-3002 : Step(1088): len = 20797.1, overlap = 57.1563
PHY-3002 : Step(1089): len = 20469.1, overlap = 65.2188
PHY-3002 : Step(1090): len = 20559.2, overlap = 65.5938
PHY-3002 : Step(1091): len = 20442.5, overlap = 60.9063
PHY-3002 : Step(1092): len = 20636.1, overlap = 55.5313
PHY-3002 : Step(1093): len = 20302.8, overlap = 58.0938
PHY-3002 : Step(1094): len = 20240, overlap = 58.5313
PHY-3002 : Step(1095): len = 19786.6, overlap = 61.5938
PHY-3002 : Step(1096): len = 19823.6, overlap = 61.8438
PHY-3002 : Step(1097): len = 19352.4, overlap = 64.4375
PHY-3002 : Step(1098): len = 19283.1, overlap = 64.5
PHY-3002 : Step(1099): len = 19054, overlap = 63.5313
PHY-3002 : Step(1100): len = 19128.7, overlap = 64.0625
PHY-3002 : Step(1101): len = 18827.8, overlap = 64.7188
PHY-3002 : Step(1102): len = 18766.2, overlap = 64.7188
PHY-3002 : Step(1103): len = 18669.2, overlap = 65.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45059e-05
PHY-3002 : Step(1104): len = 18913, overlap = 62.0313
PHY-3002 : Step(1105): len = 19020.8, overlap = 60.0938
PHY-3002 : Step(1106): len = 19172.1, overlap = 58.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.90118e-05
PHY-3002 : Step(1107): len = 19791.2, overlap = 55.5625
PHY-3002 : Step(1108): len = 19918.6, overlap = 55.3125
PHY-3002 : Step(1109): len = 20197.1, overlap = 45.4688
PHY-3002 : Step(1110): len = 20225.5, overlap = 35.875
PHY-3002 : Step(1111): len = 20238.2, overlap = 35.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.80237e-05
PHY-3002 : Step(1112): len = 20175.7, overlap = 29.0625
PHY-3002 : Step(1113): len = 20282.3, overlap = 29
PHY-3002 : Step(1114): len = 20361, overlap = 29
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.55973e-06
PHY-3002 : Step(1115): len = 20798.2, overlap = 78.1563
PHY-3002 : Step(1116): len = 20962.7, overlap = 78.4688
PHY-3002 : Step(1117): len = 21433, overlap = 66.8438
PHY-3002 : Step(1118): len = 21516.6, overlap = 65.75
PHY-3002 : Step(1119): len = 20679, overlap = 61.0938
PHY-3002 : Step(1120): len = 20776.2, overlap = 61.7188
PHY-3002 : Step(1121): len = 20864.8, overlap = 60.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91195e-05
PHY-3002 : Step(1122): len = 20754.2, overlap = 58.3438
PHY-3002 : Step(1123): len = 20955.3, overlap = 57.8438
PHY-3002 : Step(1124): len = 20955.3, overlap = 57.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.82389e-05
PHY-3002 : Step(1125): len = 21353.9, overlap = 54.0313
PHY-3002 : Step(1126): len = 21535.6, overlap = 49.375
PHY-3002 : Step(1127): len = 21757.2, overlap = 49.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.64778e-05
PHY-3002 : Step(1128): len = 21906.7, overlap = 48.8438
PHY-3002 : Step(1129): len = 21906.7, overlap = 48.8438
PHY-3002 : Step(1130): len = 21915.7, overlap = 47.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000151096
PHY-3002 : Step(1131): len = 22459, overlap = 46.75
PHY-3002 : Step(1132): len = 22554.2, overlap = 47.1875
PHY-3002 : Step(1133): len = 22881.9, overlap = 45.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000302192
PHY-3002 : Step(1134): len = 22917.6, overlap = 44.6563
PHY-3002 : Step(1135): len = 22923, overlap = 44.75
PHY-3002 : Step(1136): len = 23021.1, overlap = 39.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000526092
PHY-3002 : Step(1137): len = 23151, overlap = 40.375
PHY-3002 : Step(1138): len = 23183.5, overlap = 40.5625
PHY-3002 : Step(1139): len = 23240, overlap = 40.4688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000893385
PHY-3002 : Step(1140): len = 23278.1, overlap = 38.875
PHY-3002 : Step(1141): len = 23312.7, overlap = 37.9375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0014455
PHY-3002 : Step(1142): len = 23425.9, overlap = 38.2813
PHY-3002 : Step(1143): len = 23453.1, overlap = 38.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00233881
PHY-3002 : Step(1144): len = 23519.2, overlap = 37
PHY-3002 : Step(1145): len = 23570.4, overlap = 36.4063
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0037842
PHY-3002 : Step(1146): len = 23605.9, overlap = 36.3438
PHY-3002 : Step(1147): len = 23648.9, overlap = 36.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00612284
PHY-3002 : Step(1148): len = 23672.1, overlap = 36.3438
PHY-3002 : Step(1149): len = 23696.2, overlap = 36.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00990675
PHY-3002 : Step(1150): len = 23715, overlap = 36.25
PHY-3002 : Step(1151): len = 23715, overlap = 36.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 96.94 peak overflow 2.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 56496, over cnt = 72(0%), over = 126, worst = 5
PHY-1002 : len = 57792, over cnt = 34(0%), over = 55, worst = 4
PHY-1002 : len = 58408, over cnt = 11(0%), over = 16, worst = 2
PHY-1002 : len = 58488, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 58392, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.052657s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (385.8%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 10.63, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.125599s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (211.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4316, tnet num: 1000, tinst num: 822, tnode num: 4896, tedge num: 6862.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.268154s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (104.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.462208s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (131.8%)

OPT-1001 : End physical optimization;  0.473342s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (128.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 333 LUT to BLE ...
SYN-4008 : Packed 333 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 234 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 333/725 primitive instances ...
PHY-3001 : End packing;  0.039719s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 568 instances
RUN-1001 : 253 mslices, 254 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1432 nets
RUN-1001 : 887 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 566 instances, 507 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23488.4, Over = 37.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.22649e-05
PHY-3002 : Step(1152): len = 22449.5, overlap = 39
PHY-3002 : Step(1153): len = 22488.4, overlap = 39.75
PHY-3002 : Step(1154): len = 21886.6, overlap = 45
PHY-3002 : Step(1155): len = 21783.3, overlap = 44.75
PHY-3002 : Step(1156): len = 21375.6, overlap = 47.5
PHY-3002 : Step(1157): len = 21385.5, overlap = 47.75
PHY-3002 : Step(1158): len = 21408.4, overlap = 47.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.45298e-05
PHY-3002 : Step(1159): len = 22367, overlap = 42.75
PHY-3002 : Step(1160): len = 22567.3, overlap = 41.5
PHY-3002 : Step(1161): len = 22567.3, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012906
PHY-3002 : Step(1162): len = 23422.2, overlap = 39.5
PHY-3002 : Step(1163): len = 23593.9, overlap = 39.25
PHY-3002 : Step(1164): len = 23593.9, overlap = 39.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.068289s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (114.4%)

PHY-3001 : Trial Legalized: Len = 33047.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00403948
PHY-3002 : Step(1165): len = 30666.2, overlap = 1
PHY-3002 : Step(1166): len = 30209.6, overlap = 1.75
PHY-3002 : Step(1167): len = 29652.3, overlap = 2.5
PHY-3002 : Step(1168): len = 28836.6, overlap = 4.75
PHY-3002 : Step(1169): len = 28235.7, overlap = 5.75
PHY-3002 : Step(1170): len = 27945.5, overlap = 6
PHY-3002 : Step(1171): len = 27381.9, overlap = 7
PHY-3002 : Step(1172): len = 27232.8, overlap = 7.25
PHY-3002 : Step(1173): len = 26899.3, overlap = 7.75
PHY-3002 : Step(1174): len = 26733.9, overlap = 7
PHY-3002 : Step(1175): len = 26618.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006511s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (240.0%)

PHY-3001 : Legalized: Len = 28893, Over = 0
PHY-3001 : End spreading;  0.003565s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28893, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81528, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 81592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 81600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042480s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (294.3%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 13.13, top10 = 4.38, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.128933s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (157.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4029, tnet num: 902, tinst num: 566, tnode num: 4518, tedge num: 6527.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.300903s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.511183s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (116.2%)

OPT-1001 : End physical optimization;  0.520662s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (120.0%)

RUN-1003 : finish command "place" in  4.312882s wall, 7.031250s user + 1.703125s system = 8.734375s CPU (202.5%)

RUN-1004 : used memory is 500 MB, reserved memory is 508 MB, peak memory is 884 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       995
  #lut only               888   out of    995   89.25%
  #reg only                 0   out of    995    0.00%
  #lut&reg                107   out of    995   10.75%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |995   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 568 instances
RUN-1001 : 253 mslices, 254 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1432 nets
RUN-1001 : 887 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81528, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 81592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 81600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040060s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (312.0%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 13.13, top10 = 4.38, top15 = 1.25.
PHY-1001 : End global routing;  0.135398s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (184.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.251980s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 137456, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 0.813692s wall, 1.515625s user + 0.125000s system = 1.640625s CPU (201.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 137168, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.026935s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 137096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 137096
PHY-1001 : End DR Iter 2; 0.009863s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.400850s wall, 3.203125s user + 0.328125s system = 3.531250s CPU (147.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.657491s wall, 3.562500s user + 0.343750s system = 3.906250s CPU (147.0%)

RUN-1004 : used memory is 548 MB, reserved memory is 562 MB, peak memory is 884 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       995
  #lut only               888   out of    995   89.25%
  #reg only                 0   out of    995    0.00%
  #lut&reg                107   out of    995   10.75%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |995   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       837   
    #2          2       373   
    #3          3        63   
    #4          4        24   
    #5        5-10       43   
    #6        11-50      29   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.78            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 568
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1432, pip num: 8664
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1012 valid insts, and 27092 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.504264s wall, 15.031250s user + 0.078125s system = 15.109375s CPU (603.3%)

RUN-1004 : used memory is 563 MB, reserved memory is 574 MB, peak memory is 884 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-5007 WARNING: port 'ocea' is not connected on this instance in pic_disp_rom.v(100)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=30000,DATA_DEPTH_B=30000,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif",IMPLEMENT="32K") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: actual bit length 17 differs from formal bit length 15 for port 'addra' in pic_disp_rom.v(102)
HDL-5007 WARNING: input port 'ocea' remains unconnected for this instance in pic_disp_rom.v(100)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 16 for port 'O_data' in top.v(115)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1080/392 useful/useless nets, 580/192 useful/useless insts
SYN-1015 : Optimize round 1, 510 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[19]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[18]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[17]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[16]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[15]"
SYN-5013 WARNING: Undriven net: model "pic_disp_rom" / net "u_wave_ram/ocea" in al_ip/waveram.v(31)
SYN-5014 WARNING: the net's pin: pin "rsta" in al_ip/waveram.v(53)
SYN-5014 WARNING: the net's pin: pin "ocea" in al_ip/waveram.v(53)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 122/0 useful/useless nets, 62/1 useful/useless insts
SYN-1015 : Optimize round 1, 46 better
SYN-1014 : Optimize round 2
SYN-1032 : 101/5 useful/useless nets, 46/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              209
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    97
  #FADD                     0
  #DFF                     91
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   6
#MACRO_MULT                 1
#MACRO_MUX                111

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |118    |91     |50     |
|  u_ADDA         |ADDA         |2      |36     |6      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_lcd_display  |lcd_display  |104    |4      |23     |
|  u_pic_disp_rom |pic_disp_rom |2      |27     |5      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 814/6 useful/useless nets, 437/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: u_wave_ram/inst will be optimized to a new one with A-width 10 due to unused data out
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 29 instances.
SYN-2571 : Optimize after map_dsp, round 1, 29 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 80 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 282/81 useful/useless nets, 176/2 useful/useless insts
SYN-1032 : 1354/3 useful/useless nets, 975/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7692.17 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7692.22 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7692.28 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 59 (4.36), #lev = 2 (1.38)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 59 (3.85), #lev = 3 (1.86)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7692.35 sec
SYN-3001 : Mapper mapped 89 instances into 59 LUTs, name keeping = 66%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               614
  #lut4                   182
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             381

Utilization Statistics
#lut                      614   out of  19600    3.13%
#reg                       97   out of  19600    0.49%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |233    |381    |97     |18     |1      |
|  u_ADDA         |ADDA         |50     |38     |36     |3      |0      |
|  u_cam_vga_out  |Driver       |72     |174    |24     |0      |0      |
|  u_lcd_display  |lcd_display  |51     |134    |4      |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |59     |35     |33     |15     |1      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 33 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.292409s wall, 1.296875s user + 0.062500s system = 1.359375s CPU (105.2%)

RUN-1004 : used memory is 562 MB, reserved memory is 575 MB, peak memory is 884 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (76 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 559 instances
RUN-1001 : 221 luts, 89 seqs, 148 mslices, 25 lslices, 50 pads, 18 brams, 1 dsps
RUN-1001 : There are total 758 nets
RUN-1001 : 590 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 557 instances, 221 luts, 89 seqs, 173 slices, 30 macros(173 instances: 148 mslices 25 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 206189
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 557.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1176): len = 133397, overlap = 72
PHY-3002 : Step(1177): len = 99688.1, overlap = 74.25
PHY-3002 : Step(1178): len = 74229.3, overlap = 74.25
PHY-3002 : Step(1179): len = 58785.5, overlap = 76.5
PHY-3002 : Step(1180): len = 49726.6, overlap = 74.25
PHY-3002 : Step(1181): len = 43671.1, overlap = 72
PHY-3002 : Step(1182): len = 36000.1, overlap = 76.5
PHY-3002 : Step(1183): len = 32781.8, overlap = 76.5
PHY-3002 : Step(1184): len = 29923.7, overlap = 72
PHY-3002 : Step(1185): len = 26682.5, overlap = 76.5
PHY-3002 : Step(1186): len = 26354.7, overlap = 74.25
PHY-3002 : Step(1187): len = 24908.6, overlap = 74.25
PHY-3002 : Step(1188): len = 22963.5, overlap = 72
PHY-3002 : Step(1189): len = 23293.6, overlap = 72
PHY-3002 : Step(1190): len = 21042.2, overlap = 74.25
PHY-3002 : Step(1191): len = 20981.8, overlap = 74.25
PHY-3002 : Step(1192): len = 21098.1, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.15175e-07
PHY-3002 : Step(1193): len = 21621.2, overlap = 74.25
PHY-3002 : Step(1194): len = 22332.2, overlap = 72.25
PHY-3002 : Step(1195): len = 24843.4, overlap = 73.5
PHY-3002 : Step(1196): len = 25911.8, overlap = 74.5
PHY-3002 : Step(1197): len = 23716.4, overlap = 76.75
PHY-3002 : Step(1198): len = 23756.5, overlap = 77.5
PHY-3002 : Step(1199): len = 23927.8, overlap = 77.5
PHY-3002 : Step(1200): len = 24042.7, overlap = 80.1875
PHY-3002 : Step(1201): len = 24177, overlap = 81.5
PHY-3002 : Step(1202): len = 23293.6, overlap = 83.3125
PHY-3002 : Step(1203): len = 22947.3, overlap = 84.1875
PHY-3002 : Step(1204): len = 22986.6, overlap = 83.5
PHY-3002 : Step(1205): len = 22896.9, overlap = 87.75
PHY-3002 : Step(1206): len = 22629.4, overlap = 90.8125
PHY-3002 : Step(1207): len = 21971.8, overlap = 91.3125
PHY-3002 : Step(1208): len = 21587.2, overlap = 90.6875
PHY-3002 : Step(1209): len = 21222.4, overlap = 82.875
PHY-3002 : Step(1210): len = 21762, overlap = 82
PHY-3002 : Step(1211): len = 21224, overlap = 82.125
PHY-3002 : Step(1212): len = 19845.4, overlap = 84.1875
PHY-3002 : Step(1213): len = 19596.9, overlap = 85.75
PHY-3002 : Step(1214): len = 19366.7, overlap = 85.5625
PHY-3002 : Step(1215): len = 19157.3, overlap = 86.1875
PHY-3002 : Step(1216): len = 18403.8, overlap = 87.1875
PHY-3002 : Step(1217): len = 17963.4, overlap = 88.9375
PHY-3002 : Step(1218): len = 17771.2, overlap = 88.8438
PHY-3002 : Step(1219): len = 17741.9, overlap = 89.3438
PHY-3002 : Step(1220): len = 17644.9, overlap = 89.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23035e-06
PHY-3002 : Step(1221): len = 18522.6, overlap = 89.7188
PHY-3002 : Step(1222): len = 18793.5, overlap = 90.1563
PHY-3002 : Step(1223): len = 19009.9, overlap = 90.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.4607e-06
PHY-3002 : Step(1224): len = 20944.9, overlap = 90.1563
PHY-3002 : Step(1225): len = 21307.7, overlap = 90.1563
PHY-3002 : Step(1226): len = 22030.9, overlap = 90.8125
PHY-3002 : Step(1227): len = 22375.9, overlap = 90.8125
PHY-3002 : Step(1228): len = 22398.6, overlap = 90.8125
PHY-3002 : Step(1229): len = 22331.8, overlap = 90.8125
PHY-3002 : Step(1230): len = 22127.4, overlap = 91.0625
PHY-3002 : Step(1231): len = 22120, overlap = 91.0625
PHY-3002 : Step(1232): len = 22093.7, overlap = 86.375
PHY-3002 : Step(1233): len = 22247.4, overlap = 86.0938
PHY-3002 : Step(1234): len = 22494.4, overlap = 86.0938
PHY-3002 : Step(1235): len = 22560.8, overlap = 86.0938
PHY-3002 : Step(1236): len = 22515.2, overlap = 90.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.9214e-06
PHY-3002 : Step(1237): len = 24012.4, overlap = 85.8438
PHY-3002 : Step(1238): len = 24300, overlap = 85.8438
PHY-3002 : Step(1239): len = 24908.1, overlap = 85.8438
PHY-3002 : Step(1240): len = 25134.5, overlap = 85.8438
PHY-3002 : Step(1241): len = 25308.8, overlap = 85.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.8428e-06
PHY-3002 : Step(1242): len = 26311.8, overlap = 90.3438
PHY-3002 : Step(1243): len = 26600.1, overlap = 90.3438
PHY-3002 : Step(1244): len = 27504.2, overlap = 90.2813
PHY-3002 : Step(1245): len = 27923.5, overlap = 90.2813
PHY-3002 : Step(1246): len = 28105.8, overlap = 90.0938
PHY-3002 : Step(1247): len = 28249.9, overlap = 89.8438
PHY-3002 : Step(1248): len = 28270.3, overlap = 85.3438
PHY-3002 : Step(1249): len = 28116.9, overlap = 85.5938
PHY-3002 : Step(1250): len = 28063.9, overlap = 81.0938
PHY-3002 : Step(1251): len = 27627.1, overlap = 81.0938
PHY-3002 : Step(1252): len = 27480.7, overlap = 80.9063
PHY-3002 : Step(1253): len = 27462.3, overlap = 73.9063
PHY-3002 : Step(1254): len = 27761, overlap = 78.7813
PHY-3002 : Step(1255): len = 27926.5, overlap = 78.7188
PHY-3002 : Step(1256): len = 28012, overlap = 78.7188
PHY-3002 : Step(1257): len = 28030.2, overlap = 78.7188
PHY-3002 : Step(1258): len = 28021.1, overlap = 78.7188
PHY-3002 : Step(1259): len = 27873, overlap = 78.8438
PHY-3002 : Step(1260): len = 27686.6, overlap = 78.9063
PHY-3002 : Step(1261): len = 27590.2, overlap = 78.9063
PHY-3002 : Step(1262): len = 27641.4, overlap = 78.9063
PHY-3002 : Step(1263): len = 27709.1, overlap = 78.9063
PHY-3002 : Step(1264): len = 27560.7, overlap = 78.9063
PHY-3002 : Step(1265): len = 27522.5, overlap = 78.8438
PHY-3002 : Step(1266): len = 27437.4, overlap = 78.7813
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.96856e-05
PHY-3002 : Step(1267): len = 28106.7, overlap = 74.2813
PHY-3002 : Step(1268): len = 28329.3, overlap = 74.2813
PHY-3002 : Step(1269): len = 28524.8, overlap = 74.2813
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.93712e-05
PHY-3002 : Step(1270): len = 28879.4, overlap = 74.2813
PHY-3002 : Step(1271): len = 30204.9, overlap = 74.2813
PHY-3002 : Step(1272): len = 31922.1, overlap = 72.7813
PHY-3002 : Step(1273): len = 32241.3, overlap = 72.7813
PHY-3002 : Step(1274): len = 31858.6, overlap = 75.0313
PHY-3002 : Step(1275): len = 31728.4, overlap = 70.5313
PHY-3002 : Step(1276): len = 31747, overlap = 75.0938
PHY-3002 : Step(1277): len = 31776.1, overlap = 75.0938
PHY-3002 : Step(1278): len = 31788.8, overlap = 75.0938
PHY-3002 : Step(1279): len = 31817.8, overlap = 75.0938
PHY-3002 : Step(1280): len = 31863.5, overlap = 75.0938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.87424e-05
PHY-3002 : Step(1281): len = 32064.5, overlap = 70.3438
PHY-3002 : Step(1282): len = 32259.4, overlap = 70.3438
PHY-3002 : Step(1283): len = 32389.1, overlap = 70.3438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000157485
PHY-3002 : Step(1284): len = 32395.5, overlap = 70.3438
PHY-3002 : Step(1285): len = 32411, overlap = 70.3438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024833s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (188.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.70834e-06
PHY-3002 : Step(1286): len = 44156.2, overlap = 30.6563
PHY-3002 : Step(1287): len = 44062.8, overlap = 29.9063
PHY-3002 : Step(1288): len = 42164.3, overlap = 22.8125
PHY-3002 : Step(1289): len = 41350.3, overlap = 18.1875
PHY-3002 : Step(1290): len = 40628.5, overlap = 11.125
PHY-3002 : Step(1291): len = 39934.7, overlap = 12.1875
PHY-3002 : Step(1292): len = 37032.7, overlap = 15.7188
PHY-3002 : Step(1293): len = 36124.3, overlap = 15.2813
PHY-3002 : Step(1294): len = 36195.2, overlap = 15.5313
PHY-3002 : Step(1295): len = 36240.4, overlap = 14.4063
PHY-3002 : Step(1296): len = 36211.4, overlap = 16.2813
PHY-3002 : Step(1297): len = 36038.5, overlap = 19.3438
PHY-3002 : Step(1298): len = 36005.8, overlap = 19.2188
PHY-3002 : Step(1299): len = 35880.4, overlap = 18.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14167e-05
PHY-3002 : Step(1300): len = 35687.9, overlap = 19.1563
PHY-3002 : Step(1301): len = 35687.9, overlap = 19.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.28334e-05
PHY-3002 : Step(1302): len = 35766.3, overlap = 16.0313
PHY-3002 : Step(1303): len = 35766.3, overlap = 16.0313
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13935e-05
PHY-3002 : Step(1304): len = 36020.5, overlap = 32.3438
PHY-3002 : Step(1305): len = 36091.1, overlap = 32.0313
PHY-3002 : Step(1306): len = 36655.1, overlap = 23.5
PHY-3002 : Step(1307): len = 36924.5, overlap = 22.5938
PHY-3002 : Step(1308): len = 36693, overlap = 25.8125
PHY-3002 : Step(1309): len = 36704, overlap = 25.7813
PHY-3002 : Step(1310): len = 36687.3, overlap = 22.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27871e-05
PHY-3002 : Step(1311): len = 36796.6, overlap = 21.75
PHY-3002 : Step(1312): len = 36796.6, overlap = 21.75
PHY-3002 : Step(1313): len = 36830.4, overlap = 20.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.55742e-05
PHY-3002 : Step(1314): len = 37048.8, overlap = 18.0625
PHY-3002 : Step(1315): len = 37048.8, overlap = 18.0625
PHY-3002 : Step(1316): len = 36974.2, overlap = 18.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 40.53 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87032, over cnt = 39(0%), over = 54, worst = 2
PHY-1002 : len = 87608, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 87624, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 87600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054163s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (201.9%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 10.63, top10 = 5.00, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.121921s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (141.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2669, tnet num: 756, tinst num: 557, tnode num: 3046, tedge num: 4217.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.248069s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.407325s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (115.1%)

OPT-1001 : End physical optimization;  0.414860s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (113.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 221 LUT to BLE ...
SYN-4008 : Packed 221 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 23 remaining SEQ's ...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 146 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 227/476 primitive instances ...
PHY-3001 : End packing;  0.030484s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 373 instances
RUN-1001 : 148 mslices, 149 lslices, 50 pads, 18 brams, 1 dsps
RUN-1001 : There are total 702 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 371 instances, 297 slices, 30 macros(173 instances: 148 mslices 25 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 37212.2, Over = 17.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.04467e-05
PHY-3002 : Step(1317): len = 37020.3, overlap = 17.75
PHY-3002 : Step(1318): len = 37031, overlap = 17.25
PHY-3002 : Step(1319): len = 37035.3, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000100893
PHY-3002 : Step(1320): len = 37269.7, overlap = 16.5
PHY-3002 : Step(1321): len = 37370.3, overlap = 15
PHY-3002 : Step(1322): len = 37370.3, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000201787
PHY-3002 : Step(1323): len = 37560.9, overlap = 15.75
PHY-3002 : Step(1324): len = 37560.9, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.065741s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (261.4%)

PHY-3001 : Trial Legalized: Len = 41205.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00544987
PHY-3002 : Step(1325): len = 39578.1, overlap = 1.75
PHY-3002 : Step(1326): len = 39128.7, overlap = 4
PHY-3002 : Step(1327): len = 39128.7, overlap = 4
PHY-3002 : Step(1328): len = 39040, overlap = 3.75
PHY-3002 : Step(1329): len = 38818.4, overlap = 5
PHY-3002 : Step(1330): len = 38275.9, overlap = 4.75
PHY-3002 : Step(1331): len = 38275.9, overlap = 4.75
PHY-3002 : Step(1332): len = 38283.7, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006616s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 40117.2, Over = 0
PHY-3001 : End spreading;  0.003098s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 40117.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 96656, over cnt = 12(0%), over = 18, worst = 2
PHY-1002 : len = 96784, over cnt = 5(0%), over = 8, worst = 2
PHY-1002 : len = 96752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049705s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (282.9%)

PHY-1001 : Congestion index: top1 = 20.00, top5 = 10.00, top10 = 5.63, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.129295s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (193.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2461, tnet num: 700, tinst num: 371, tnode num: 2752, tedge num: 3971.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.263101s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (95.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.438388s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (128.3%)

OPT-1001 : End physical optimization;  0.445763s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (126.2%)

RUN-1003 : finish command "place" in  4.465453s wall, 6.453125s user + 2.140625s system = 8.593750s CPU (192.4%)

RUN-1004 : used memory is 562 MB, reserved memory is 575 MB, peak memory is 884 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      567   out of  19600    2.89%
#reg                       97   out of  19600    0.49%
#le                       573
  #lut only               476   out of    573   83.07%
  #reg only                 6   out of    573    1.05%
  #lut&reg                 91   out of    573   15.88%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |573   |394    |173    |97     |18     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 373 instances
RUN-1001 : 148 mslices, 149 lslices, 50 pads, 18 brams, 1 dsps
RUN-1001 : There are total 702 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 96656, over cnt = 12(0%), over = 18, worst = 2
PHY-1002 : len = 96784, over cnt = 5(0%), over = 8, worst = 2
PHY-1002 : len = 96752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049377s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.9%)

PHY-1001 : Congestion index: top1 = 20.00, top5 = 10.00, top10 = 5.63, top15 = 2.50.
PHY-1001 : End global routing;  0.146015s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.135814s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 125888, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 2.691479s wall, 3.140625s user + 0.000000s system = 3.140625s CPU (116.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 125888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.006915s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 125904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 125904
PHY-1001 : End DR Iter 2; 0.006802s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (229.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.017430s wall, 4.406250s user + 0.062500s system = 4.468750s CPU (111.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.270586s wall, 4.671875s user + 0.062500s system = 4.734375s CPU (110.9%)

RUN-1004 : used memory is 567 MB, reserved memory is 580 MB, peak memory is 894 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      567   out of  19600    2.89%
#reg                       97   out of  19600    0.49%
#le                       573
  #lut only               476   out of    573   83.07%
  #reg only                 6   out of    573    1.05%
  #lut&reg                 91   out of    573   15.88%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |573   |394    |173    |97     |18     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       484   
    #2         2        41   
    #3         3        14   
    #4         4        23   
    #5        5-10      58   
    #6       11-50      25   
    #7       51-100     1    
  Average     2.52           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101111010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 373
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 702, pip num: 6615
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1246 valid insts, and 20122 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101111010000000000000000" in  3.221439s wall, 18.562500s user + 0.093750s system = 18.656250s CPU (579.1%)

RUN-1004 : used memory is 570 MB, reserved memory is 584 MB, peak memory is 894 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-5007 WARNING: port 'ocea' is not connected on this instance in pic_disp_rom.v(100)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=30000,DATA_DEPTH_B=30000,MODE="SP",REGMODE_A="OUTREG",INIT_FILE="../../../mif_coe/pic.mif",IMPLEMENT="32K") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 15 for port 'addra' in pic_disp_rom.v(102)
HDL-5007 WARNING: input port 'ocea' remains unconnected for this instance in pic_disp_rom.v(100)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 16 for port 'O_data' in top.v(115)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1080/392 useful/useless nets, 580/192 useful/useless insts
SYN-1015 : Optimize round 1, 510 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[19]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[18]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[17]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[16]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[15]"
SYN-5013 WARNING: Undriven net: model "pic_disp_rom" / net "u_wave_ram/ocea" in al_ip/waveram.v(31)
SYN-5014 WARNING: the net's pin: pin "rsta" in al_ip/waveram.v(53)
SYN-5014 WARNING: the net's pin: pin "ocea" in al_ip/waveram.v(53)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 122/0 useful/useless nets, 62/1 useful/useless insts
SYN-1015 : Optimize round 1, 46 better
SYN-1014 : Optimize round 2
SYN-1032 : 101/5 useful/useless nets, 46/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              209
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    97
  #FADD                     0
  #DFF                     91
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   6
#MACRO_MULT                 1
#MACRO_MUX                111

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |118    |91     |50     |
|  u_ADDA         |ADDA         |2      |36     |6      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_lcd_display  |lcd_display  |104    |4      |23     |
|  u_pic_disp_rom |pic_disp_rom |2      |27     |5      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 814/6 useful/useless nets, 437/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: u_wave_ram/inst will be optimized to a new one with A-width 10 due to unused data out
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 29 instances.
SYN-2571 : Optimize after map_dsp, round 1, 29 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 80 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 282/81 useful/useless nets, 176/2 useful/useless insts
SYN-1032 : 1354/3 useful/useless nets, 975/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7803.62 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7803.67 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7803.73 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 59 (4.36), #lev = 2 (1.38)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 59 (3.85), #lev = 3 (1.86)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7803.80 sec
SYN-3001 : Mapper mapped 89 instances into 59 LUTs, name keeping = 66%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               614
  #lut4                   182
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             381

Utilization Statistics
#lut                      614   out of  19600    3.13%
#reg                       97   out of  19600    0.49%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |233    |381    |97     |18     |1      |
|  u_ADDA         |ADDA         |50     |38     |36     |3      |0      |
|  u_cam_vga_out  |Driver       |72     |174    |24     |0      |0      |
|  u_lcd_display  |lcd_display  |51     |134    |4      |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |59     |35     |33     |15     |1      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 33 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.280138s wall, 1.312500s user + 0.078125s system = 1.390625s CPU (108.6%)

RUN-1004 : used memory is 572 MB, reserved memory is 584 MB, peak memory is 894 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (76 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 559 instances
RUN-1001 : 221 luts, 89 seqs, 148 mslices, 25 lslices, 50 pads, 18 brams, 1 dsps
RUN-1001 : There are total 758 nets
RUN-1001 : 590 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 557 instances, 221 luts, 89 seqs, 173 slices, 30 macros(173 instances: 148 mslices 25 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 206189
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 557.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1333): len = 133397, overlap = 72
PHY-3002 : Step(1334): len = 99688.1, overlap = 74.25
PHY-3002 : Step(1335): len = 74229.3, overlap = 74.25
PHY-3002 : Step(1336): len = 58785.5, overlap = 76.5
PHY-3002 : Step(1337): len = 49726.6, overlap = 74.25
PHY-3002 : Step(1338): len = 43671.1, overlap = 72
PHY-3002 : Step(1339): len = 36000.1, overlap = 76.5
PHY-3002 : Step(1340): len = 32781.8, overlap = 76.5
PHY-3002 : Step(1341): len = 29923.7, overlap = 72
PHY-3002 : Step(1342): len = 26682.5, overlap = 76.5
PHY-3002 : Step(1343): len = 26354.7, overlap = 74.25
PHY-3002 : Step(1344): len = 24908.6, overlap = 74.25
PHY-3002 : Step(1345): len = 22963.5, overlap = 72
PHY-3002 : Step(1346): len = 23293.6, overlap = 72
PHY-3002 : Step(1347): len = 21042.2, overlap = 74.25
PHY-3002 : Step(1348): len = 20981.8, overlap = 74.25
PHY-3002 : Step(1349): len = 21098.1, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.15175e-07
PHY-3002 : Step(1350): len = 21621.2, overlap = 74.25
PHY-3002 : Step(1351): len = 22332.2, overlap = 72.25
PHY-3002 : Step(1352): len = 24843.4, overlap = 73.5
PHY-3002 : Step(1353): len = 25911.8, overlap = 74.5
PHY-3002 : Step(1354): len = 23716.4, overlap = 76.75
PHY-3002 : Step(1355): len = 23756.5, overlap = 77.5
PHY-3002 : Step(1356): len = 23927.8, overlap = 77.5
PHY-3002 : Step(1357): len = 24042.7, overlap = 80.1875
PHY-3002 : Step(1358): len = 24177, overlap = 81.5
PHY-3002 : Step(1359): len = 23293.6, overlap = 83.3125
PHY-3002 : Step(1360): len = 22947.3, overlap = 84.1875
PHY-3002 : Step(1361): len = 22986.6, overlap = 83.5
PHY-3002 : Step(1362): len = 22896.9, overlap = 87.75
PHY-3002 : Step(1363): len = 22629.4, overlap = 90.8125
PHY-3002 : Step(1364): len = 21971.8, overlap = 91.3125
PHY-3002 : Step(1365): len = 21587.2, overlap = 90.6875
PHY-3002 : Step(1366): len = 21222.4, overlap = 82.875
PHY-3002 : Step(1367): len = 21762, overlap = 82
PHY-3002 : Step(1368): len = 21224, overlap = 82.125
PHY-3002 : Step(1369): len = 19845.4, overlap = 84.1875
PHY-3002 : Step(1370): len = 19596.9, overlap = 85.75
PHY-3002 : Step(1371): len = 19366.7, overlap = 85.5625
PHY-3002 : Step(1372): len = 19157.3, overlap = 86.1875
PHY-3002 : Step(1373): len = 18403.8, overlap = 87.1875
PHY-3002 : Step(1374): len = 17963.4, overlap = 88.9375
PHY-3002 : Step(1375): len = 17771.2, overlap = 88.8438
PHY-3002 : Step(1376): len = 17741.9, overlap = 89.3438
PHY-3002 : Step(1377): len = 17644.9, overlap = 89.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.23035e-06
PHY-3002 : Step(1378): len = 18522.6, overlap = 89.7188
PHY-3002 : Step(1379): len = 18793.5, overlap = 90.1563
PHY-3002 : Step(1380): len = 19009.9, overlap = 90.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.4607e-06
PHY-3002 : Step(1381): len = 20944.9, overlap = 90.1563
PHY-3002 : Step(1382): len = 21307.7, overlap = 90.1563
PHY-3002 : Step(1383): len = 22030.9, overlap = 90.8125
PHY-3002 : Step(1384): len = 22375.9, overlap = 90.8125
PHY-3002 : Step(1385): len = 22398.6, overlap = 90.8125
PHY-3002 : Step(1386): len = 22331.8, overlap = 90.8125
PHY-3002 : Step(1387): len = 22127.4, overlap = 91.0625
PHY-3002 : Step(1388): len = 22120, overlap = 91.0625
PHY-3002 : Step(1389): len = 22093.7, overlap = 86.375
PHY-3002 : Step(1390): len = 22247.4, overlap = 86.0938
PHY-3002 : Step(1391): len = 22494.4, overlap = 86.0938
PHY-3002 : Step(1392): len = 22560.8, overlap = 86.0938
PHY-3002 : Step(1393): len = 22515.2, overlap = 90.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.9214e-06
PHY-3002 : Step(1394): len = 24012.4, overlap = 85.8438
PHY-3002 : Step(1395): len = 24300, overlap = 85.8438
PHY-3002 : Step(1396): len = 24908.1, overlap = 85.8438
PHY-3002 : Step(1397): len = 25134.5, overlap = 85.8438
PHY-3002 : Step(1398): len = 25308.8, overlap = 85.8438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.8428e-06
PHY-3002 : Step(1399): len = 26311.8, overlap = 90.3438
PHY-3002 : Step(1400): len = 26600.1, overlap = 90.3438
PHY-3002 : Step(1401): len = 27504.2, overlap = 90.2813
PHY-3002 : Step(1402): len = 27923.5, overlap = 90.2813
PHY-3002 : Step(1403): len = 28105.8, overlap = 90.0938
PHY-3002 : Step(1404): len = 28249.9, overlap = 89.8438
PHY-3002 : Step(1405): len = 28270.3, overlap = 85.3438
PHY-3002 : Step(1406): len = 28116.9, overlap = 85.5938
PHY-3002 : Step(1407): len = 28063.9, overlap = 81.0938
PHY-3002 : Step(1408): len = 27627.1, overlap = 81.0938
PHY-3002 : Step(1409): len = 27480.7, overlap = 80.9063
PHY-3002 : Step(1410): len = 27462.3, overlap = 73.9063
PHY-3002 : Step(1411): len = 27761, overlap = 78.7813
PHY-3002 : Step(1412): len = 27926.5, overlap = 78.7188
PHY-3002 : Step(1413): len = 28012, overlap = 78.7188
PHY-3002 : Step(1414): len = 28030.2, overlap = 78.7188
PHY-3002 : Step(1415): len = 28021.1, overlap = 78.7188
PHY-3002 : Step(1416): len = 27873, overlap = 78.8438
PHY-3002 : Step(1417): len = 27686.6, overlap = 78.9063
PHY-3002 : Step(1418): len = 27590.2, overlap = 78.9063
PHY-3002 : Step(1419): len = 27641.4, overlap = 78.9063
PHY-3002 : Step(1420): len = 27709.1, overlap = 78.9063
PHY-3002 : Step(1421): len = 27560.7, overlap = 78.9063
PHY-3002 : Step(1422): len = 27522.5, overlap = 78.8438
PHY-3002 : Step(1423): len = 27437.4, overlap = 78.7813
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.96856e-05
PHY-3002 : Step(1424): len = 28106.7, overlap = 74.2813
PHY-3002 : Step(1425): len = 28329.3, overlap = 74.2813
PHY-3002 : Step(1426): len = 28524.8, overlap = 74.2813
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.93712e-05
PHY-3002 : Step(1427): len = 28879.4, overlap = 74.2813
PHY-3002 : Step(1428): len = 30204.9, overlap = 74.2813
PHY-3002 : Step(1429): len = 31922.1, overlap = 72.7813
PHY-3002 : Step(1430): len = 32241.3, overlap = 72.7813
PHY-3002 : Step(1431): len = 31858.6, overlap = 75.0313
PHY-3002 : Step(1432): len = 31728.4, overlap = 70.5313
PHY-3002 : Step(1433): len = 31747, overlap = 75.0938
PHY-3002 : Step(1434): len = 31776.1, overlap = 75.0938
PHY-3002 : Step(1435): len = 31788.8, overlap = 75.0938
PHY-3002 : Step(1436): len = 31817.8, overlap = 75.0938
PHY-3002 : Step(1437): len = 31863.5, overlap = 75.0938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.87424e-05
PHY-3002 : Step(1438): len = 32064.5, overlap = 70.3438
PHY-3002 : Step(1439): len = 32259.4, overlap = 70.3438
PHY-3002 : Step(1440): len = 32389.1, overlap = 70.3438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000157485
PHY-3002 : Step(1441): len = 32395.5, overlap = 70.3438
PHY-3002 : Step(1442): len = 32411, overlap = 70.3438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024271s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.70834e-06
PHY-3002 : Step(1443): len = 44156.2, overlap = 30.6563
PHY-3002 : Step(1444): len = 44062.8, overlap = 29.9063
PHY-3002 : Step(1445): len = 42164.3, overlap = 22.8125
PHY-3002 : Step(1446): len = 41350.3, overlap = 18.1875
PHY-3002 : Step(1447): len = 40628.5, overlap = 11.125
PHY-3002 : Step(1448): len = 39934.7, overlap = 12.1875
PHY-3002 : Step(1449): len = 37032.7, overlap = 15.7188
PHY-3002 : Step(1450): len = 36124.3, overlap = 15.2813
PHY-3002 : Step(1451): len = 36195.2, overlap = 15.5313
PHY-3002 : Step(1452): len = 36240.4, overlap = 14.4063
PHY-3002 : Step(1453): len = 36211.4, overlap = 16.2813
PHY-3002 : Step(1454): len = 36038.5, overlap = 19.3438
PHY-3002 : Step(1455): len = 36005.8, overlap = 19.2188
PHY-3002 : Step(1456): len = 35880.4, overlap = 18.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14167e-05
PHY-3002 : Step(1457): len = 35687.9, overlap = 19.1563
PHY-3002 : Step(1458): len = 35687.9, overlap = 19.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.28334e-05
PHY-3002 : Step(1459): len = 35766.3, overlap = 16.0313
PHY-3002 : Step(1460): len = 35766.3, overlap = 16.0313
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13935e-05
PHY-3002 : Step(1461): len = 36020.5, overlap = 32.3438
PHY-3002 : Step(1462): len = 36091.1, overlap = 32.0313
PHY-3002 : Step(1463): len = 36655.1, overlap = 23.5
PHY-3002 : Step(1464): len = 36924.5, overlap = 22.5938
PHY-3002 : Step(1465): len = 36693, overlap = 25.8125
PHY-3002 : Step(1466): len = 36704, overlap = 25.7813
PHY-3002 : Step(1467): len = 36687.3, overlap = 22.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27871e-05
PHY-3002 : Step(1468): len = 36796.6, overlap = 21.75
PHY-3002 : Step(1469): len = 36796.6, overlap = 21.75
PHY-3002 : Step(1470): len = 36830.4, overlap = 20.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.55742e-05
PHY-3002 : Step(1471): len = 37048.8, overlap = 18.0625
PHY-3002 : Step(1472): len = 37048.8, overlap = 18.0625
PHY-3002 : Step(1473): len = 36974.2, overlap = 18.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 40.53 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87032, over cnt = 39(0%), over = 54, worst = 2
PHY-1002 : len = 87608, over cnt = 14(0%), over = 17, worst = 2
PHY-1002 : len = 87624, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 87600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.056715s wall, 0.046875s user + 0.093750s system = 0.140625s CPU (248.0%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 10.63, top10 = 5.00, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.124228s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (176.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2669, tnet num: 756, tinst num: 557, tnode num: 3046, tedge num: 4217.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.244371s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.405906s wall, 0.406250s user + 0.093750s system = 0.500000s CPU (123.2%)

OPT-1001 : End physical optimization;  0.414398s wall, 0.421875s user + 0.093750s system = 0.515625s CPU (124.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 221 LUT to BLE ...
SYN-4008 : Packed 221 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 23 remaining SEQ's ...
SYN-4005 : Packed 17 SEQ with LUT/SLICE
SYN-4006 : 146 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 227/476 primitive instances ...
PHY-3001 : End packing;  0.030960s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (151.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 373 instances
RUN-1001 : 148 mslices, 149 lslices, 50 pads, 18 brams, 1 dsps
RUN-1001 : There are total 702 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 371 instances, 297 slices, 30 macros(173 instances: 148 mslices 25 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 37212.2, Over = 17.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.04467e-05
PHY-3002 : Step(1474): len = 37020.3, overlap = 17.75
PHY-3002 : Step(1475): len = 37031, overlap = 17.25
PHY-3002 : Step(1476): len = 37035.3, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000100893
PHY-3002 : Step(1477): len = 37269.7, overlap = 16.5
PHY-3002 : Step(1478): len = 37370.3, overlap = 15
PHY-3002 : Step(1479): len = 37370.3, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000201787
PHY-3002 : Step(1480): len = 37560.9, overlap = 15.75
PHY-3002 : Step(1481): len = 37560.9, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.065282s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (167.5%)

PHY-3001 : Trial Legalized: Len = 41205.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00544987
PHY-3002 : Step(1482): len = 39578.1, overlap = 1.75
PHY-3002 : Step(1483): len = 39128.7, overlap = 4
PHY-3002 : Step(1484): len = 39128.7, overlap = 4
PHY-3002 : Step(1485): len = 39040, overlap = 3.75
PHY-3002 : Step(1486): len = 38818.4, overlap = 5
PHY-3002 : Step(1487): len = 38275.9, overlap = 4.75
PHY-3002 : Step(1488): len = 38275.9, overlap = 4.75
PHY-3002 : Step(1489): len = 38283.7, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006496s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (240.5%)

PHY-3001 : Legalized: Len = 40117.2, Over = 0
PHY-3001 : End spreading;  0.002886s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 40117.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 96656, over cnt = 12(0%), over = 18, worst = 2
PHY-1002 : len = 96784, over cnt = 5(0%), over = 8, worst = 2
PHY-1002 : len = 96752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051001s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (337.0%)

PHY-1001 : Congestion index: top1 = 20.00, top5 = 10.00, top10 = 5.63, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.129527s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (193.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2461, tnet num: 700, tinst num: 371, tnode num: 2752, tedge num: 3971.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.258107s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (96.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.435692s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (129.1%)

OPT-1001 : End physical optimization;  0.443501s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (126.8%)

RUN-1003 : finish command "place" in  4.485319s wall, 5.843750s user + 2.171875s system = 8.015625s CPU (178.7%)

RUN-1004 : used memory is 572 MB, reserved memory is 584 MB, peak memory is 894 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      567   out of  19600    2.89%
#reg                       97   out of  19600    0.49%
#le                       573
  #lut only               476   out of    573   83.07%
  #reg only                 6   out of    573    1.05%
  #lut&reg                 91   out of    573   15.88%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |573   |394    |173    |97     |18     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 373 instances
RUN-1001 : 148 mslices, 149 lslices, 50 pads, 18 brams, 1 dsps
RUN-1001 : There are total 702 nets
RUN-1001 : 534 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 55 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 96656, over cnt = 12(0%), over = 18, worst = 2
PHY-1002 : len = 96784, over cnt = 5(0%), over = 8, worst = 2
PHY-1002 : len = 96752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048836s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (160.0%)

PHY-1001 : Congestion index: top1 = 20.00, top5 = 10.00, top10 = 5.63, top15 = 2.50.
PHY-1001 : End global routing;  0.145963s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (117.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136293s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 125888, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 2.664196s wall, 3.000000s user + 0.031250s system = 3.031250s CPU (113.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 125888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.006986s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 125904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 125904
PHY-1001 : End DR Iter 2; 0.006823s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (229.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.965911s wall, 4.328125s user + 0.046875s system = 4.375000s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.217256s wall, 4.609375s user + 0.062500s system = 4.671875s CPU (110.8%)

RUN-1004 : used memory is 575 MB, reserved memory is 587 MB, peak memory is 898 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      567   out of  19600    2.89%
#reg                       97   out of  19600    0.49%
#le                       573
  #lut only               476   out of    573   83.07%
  #reg only                 6   out of    573    1.05%
  #lut&reg                 91   out of    573   15.88%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |573   |394    |173    |97     |18     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       484   
    #2         2        41   
    #3         3        14   
    #4         4        23   
    #5        5-10      58   
    #6       11-50      25   
    #7       51-100     1    
  Average     2.52           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101111010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 373
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 702, pip num: 6615
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1246 valid insts, and 20122 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101111010000000000000000" in  3.109295s wall, 18.703125s user + 0.078125s system = 18.781250s CPU (604.0%)

RUN-1004 : used memory is 576 MB, reserved memory is 587 MB, peak memory is 898 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=30000,DATA_DEPTH_B=30000,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif",IMPLEMENT="32K") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 15 for port 'addra' in pic_disp_rom.v(102)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 16 for port 'O_data' in top.v(115)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1078/392 useful/useless nets, 580/192 useful/useless insts
SYN-1015 : Optimize round 1, 510 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[19]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[18]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[17]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[16]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[15]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 46 better
SYN-1014 : Optimize round 2
SYN-1032 : 101/5 useful/useless nets, 46/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              209
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    97
  #FADD                     0
  #DFF                     91
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   6
#MACRO_MULT                 1
#MACRO_MUX                111

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |118    |91     |50     |
|  u_ADDA         |ADDA         |2      |36     |6      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_lcd_display  |lcd_display  |104    |4      |23     |
|  u_pic_disp_rom |pic_disp_rom |2      |27     |5      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 814/6 useful/useless nets, 437/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: u_wave_ram/inst will be optimized to a new one with A-width 10 due to unused data out
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 28 instances.
SYN-2571 : Optimize after map_dsp, round 1, 28 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 80 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 279/80 useful/useless nets, 173/1 useful/useless insts
SYN-1032 : 1351/3 useful/useless nets, 972/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8018.07 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8018.13 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8018.18 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 59 (4.36), #lev = 2 (1.38)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 59 (3.85), #lev = 3 (1.86)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8018.26 sec
SYN-3001 : Mapper mapped 89 instances into 59 LUTs, name keeping = 66%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               614
  #lut4                   182
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             381

Utilization Statistics
#lut                      614   out of  19600    3.13%
#reg                       94   out of  19600    0.48%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |233    |381    |94     |18     |1      |
|  u_ADDA         |ADDA         |50     |38     |36     |3      |0      |
|  u_cam_vga_out  |Driver       |72     |174    |24     |0      |0      |
|  u_lcd_display  |lcd_display  |51     |134    |4      |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |59     |35     |30     |15     |1      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 30 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.282768s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (109.6%)

RUN-1004 : used memory is 576 MB, reserved memory is 587 MB, peak memory is 898 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (73 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 556 instances
RUN-1001 : 221 luts, 86 seqs, 148 mslices, 25 lslices, 50 pads, 18 brams, 1 dsps
RUN-1001 : There are total 755 nets
RUN-1001 : 587 nets have 2 pins
RUN-1001 : 78 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 554 instances, 221 luts, 86 seqs, 173 slices, 30 macros(173 instances: 148 mslices 25 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 206483
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 554.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1490): len = 134499, overlap = 76.5
PHY-3002 : Step(1491): len = 113355, overlap = 67.5
PHY-3002 : Step(1492): len = 73491.4, overlap = 74.25
PHY-3002 : Step(1493): len = 58857.9, overlap = 76.5
PHY-3002 : Step(1494): len = 49664.5, overlap = 74.25
PHY-3002 : Step(1495): len = 43676.4, overlap = 76.5
PHY-3002 : Step(1496): len = 36607.9, overlap = 74.25
PHY-3002 : Step(1497): len = 31680, overlap = 74.25
PHY-3002 : Step(1498): len = 30905.6, overlap = 74.25
PHY-3002 : Step(1499): len = 26754, overlap = 74.25
PHY-3002 : Step(1500): len = 26194.7, overlap = 76.5
PHY-3002 : Step(1501): len = 25234, overlap = 74.25
PHY-3002 : Step(1502): len = 22888.6, overlap = 76.5
PHY-3002 : Step(1503): len = 22577.6, overlap = 76.5
PHY-3002 : Step(1504): len = 22255.7, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.59053e-07
PHY-3002 : Step(1505): len = 23509.2, overlap = 74.25
PHY-3002 : Step(1506): len = 24078.1, overlap = 74.25
PHY-3002 : Step(1507): len = 23508.2, overlap = 74.25
PHY-3002 : Step(1508): len = 23711.5, overlap = 76.5
PHY-3002 : Step(1509): len = 23654, overlap = 76.5
PHY-3002 : Step(1510): len = 23392.1, overlap = 75.25
PHY-3002 : Step(1511): len = 22422.6, overlap = 76.75
PHY-3002 : Step(1512): len = 22433, overlap = 77.5
PHY-3002 : Step(1513): len = 22888.3, overlap = 79
PHY-3002 : Step(1514): len = 23079.8, overlap = 79.5
PHY-3002 : Step(1515): len = 22670.4, overlap = 78.625
PHY-3002 : Step(1516): len = 22392, overlap = 79.5625
PHY-3002 : Step(1517): len = 21769.7, overlap = 84.3125
PHY-3002 : Step(1518): len = 21704.4, overlap = 87
PHY-3002 : Step(1519): len = 21657.3, overlap = 87.25
PHY-3002 : Step(1520): len = 21035.4, overlap = 82.4063
PHY-3002 : Step(1521): len = 20965.7, overlap = 82.9688
PHY-3002 : Step(1522): len = 21282.3, overlap = 84.8125
PHY-3002 : Step(1523): len = 19924.4, overlap = 86.9063
PHY-3002 : Step(1524): len = 19296.2, overlap = 86.9063
PHY-3002 : Step(1525): len = 19004.2, overlap = 89.8125
PHY-3002 : Step(1526): len = 18075.2, overlap = 88.3125
PHY-3002 : Step(1527): len = 18074.6, overlap = 89.25
PHY-3002 : Step(1528): len = 18003.6, overlap = 90.125
PHY-3002 : Step(1529): len = 17709.8, overlap = 90.1875
PHY-3002 : Step(1530): len = 17642.3, overlap = 89.5
PHY-3002 : Step(1531): len = 16944.8, overlap = 90.5313
PHY-3002 : Step(1532): len = 16912.3, overlap = 90.0938
PHY-3002 : Step(1533): len = 16922.4, overlap = 90.5938
PHY-3002 : Step(1534): len = 16990.6, overlap = 90.5938
PHY-3002 : Step(1535): len = 16773.9, overlap = 90.8125
PHY-3002 : Step(1536): len = 16773.9, overlap = 90.8125
PHY-3002 : Step(1537): len = 16440, overlap = 91.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.18106e-07
PHY-3002 : Step(1538): len = 17750.5, overlap = 91.3125
PHY-3002 : Step(1539): len = 17995.2, overlap = 91.3125
PHY-3002 : Step(1540): len = 18117.8, overlap = 91.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.83621e-06
PHY-3002 : Step(1541): len = 19395.6, overlap = 91.3125
PHY-3002 : Step(1542): len = 19568.3, overlap = 91.3125
PHY-3002 : Step(1543): len = 20508.2, overlap = 91.3125
PHY-3002 : Step(1544): len = 20722.2, overlap = 91.3125
PHY-3002 : Step(1545): len = 20410.1, overlap = 91.375
PHY-3002 : Step(1546): len = 20379.7, overlap = 91.5625
PHY-3002 : Step(1547): len = 20234.9, overlap = 91.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.67242e-06
PHY-3002 : Step(1548): len = 21884.7, overlap = 91.375
PHY-3002 : Step(1549): len = 22943.7, overlap = 91.375
PHY-3002 : Step(1550): len = 23839.3, overlap = 91.375
PHY-3002 : Step(1551): len = 24392.7, overlap = 91.375
PHY-3002 : Step(1552): len = 23534.8, overlap = 86.875
PHY-3002 : Step(1553): len = 23400, overlap = 86.875
PHY-3002 : Step(1554): len = 23461.1, overlap = 87.0625
PHY-3002 : Step(1555): len = 23707.7, overlap = 87
PHY-3002 : Step(1556): len = 23814.4, overlap = 82.6875
PHY-3002 : Step(1557): len = 24065.1, overlap = 82.2188
PHY-3002 : Step(1558): len = 24154.9, overlap = 82.3125
PHY-3002 : Step(1559): len = 24070.2, overlap = 86.9063
PHY-3002 : Step(1560): len = 24019.2, overlap = 86.9063
PHY-3002 : Step(1561): len = 23857.2, overlap = 86.4688
PHY-3002 : Step(1562): len = 23830.3, overlap = 81.9688
PHY-3002 : Step(1563): len = 23775.8, overlap = 79.7188
PHY-3002 : Step(1564): len = 23874.8, overlap = 79.3438
PHY-3002 : Step(1565): len = 23891.5, overlap = 83.6563
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.34485e-06
PHY-3002 : Step(1566): len = 25189.5, overlap = 79.0313
PHY-3002 : Step(1567): len = 25538.3, overlap = 74.5313
PHY-3002 : Step(1568): len = 25890.3, overlap = 74.7188
PHY-3002 : Step(1569): len = 25568.4, overlap = 74.7188
PHY-3002 : Step(1570): len = 25524.7, overlap = 79.4063
PHY-3002 : Step(1571): len = 25332.5, overlap = 74.625
PHY-3002 : Step(1572): len = 25313.7, overlap = 74.625
PHY-3002 : Step(1573): len = 25546.2, overlap = 78.9375
PHY-3002 : Step(1574): len = 25594.7, overlap = 74.4375
PHY-3002 : Step(1575): len = 25684, overlap = 69.9375
PHY-3002 : Step(1576): len = 25823.4, overlap = 69.75
PHY-3002 : Step(1577): len = 25821.2, overlap = 69.5625
PHY-3002 : Step(1578): len = 25767.4, overlap = 69.3125
PHY-3002 : Step(1579): len = 25625.6, overlap = 73.875
PHY-3002 : Step(1580): len = 25361.4, overlap = 73.9375
PHY-3002 : Step(1581): len = 25171.9, overlap = 73.9375
PHY-3002 : Step(1582): len = 25218.5, overlap = 73.75
PHY-3002 : Step(1583): len = 25677.9, overlap = 73.5625
PHY-3002 : Step(1584): len = 25873.3, overlap = 74
PHY-3002 : Step(1585): len = 25996, overlap = 73.8125
PHY-3002 : Step(1586): len = 25929.4, overlap = 69.125
PHY-3002 : Step(1587): len = 26024.7, overlap = 78.0625
PHY-3002 : Step(1588): len = 25944.8, overlap = 68.5625
PHY-3002 : Step(1589): len = 25846.1, overlap = 68.4375
PHY-3002 : Step(1590): len = 25738, overlap = 68.4063
PHY-3002 : Step(1591): len = 25930.1, overlap = 68.2188
PHY-3002 : Step(1592): len = 26326.9, overlap = 68.3438
PHY-3002 : Step(1593): len = 26522.9, overlap = 68.4063
PHY-3002 : Step(1594): len = 26006.2, overlap = 68.4063
PHY-3002 : Step(1595): len = 25798.6, overlap = 68.4063
PHY-3002 : Step(1596): len = 25690.3, overlap = 68.4063
PHY-3002 : Step(1597): len = 25849.2, overlap = 68.4063
PHY-3002 : Step(1598): len = 25983.1, overlap = 68.6563
PHY-3002 : Step(1599): len = 26013.5, overlap = 68.6563
PHY-3002 : Step(1600): len = 26014.5, overlap = 64.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.46897e-05
PHY-3002 : Step(1601): len = 26344.2, overlap = 64.125
PHY-3002 : Step(1602): len = 26461.1, overlap = 64.125
PHY-3002 : Step(1603): len = 26704.2, overlap = 59.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.93794e-05
PHY-3002 : Step(1604): len = 26826.8, overlap = 59.625
PHY-3002 : Step(1605): len = 26865.1, overlap = 59.625
PHY-3002 : Step(1606): len = 26959.9, overlap = 64.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025170s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (186.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.19442e-06
PHY-3002 : Step(1607): len = 47694, overlap = 34.9375
PHY-3002 : Step(1608): len = 47640.5, overlap = 29.9688
PHY-3002 : Step(1609): len = 46439.4, overlap = 20.0625
PHY-3002 : Step(1610): len = 46485.4, overlap = 14
PHY-3002 : Step(1611): len = 46058.7, overlap = 14.3438
PHY-3002 : Step(1612): len = 46122.9, overlap = 16.5313
PHY-3002 : Step(1613): len = 44544.9, overlap = 17.75
PHY-3002 : Step(1614): len = 44547.6, overlap = 15.875
PHY-3002 : Step(1615): len = 43993.2, overlap = 16.2188
PHY-3002 : Step(1616): len = 43149.7, overlap = 21.8438
PHY-3002 : Step(1617): len = 43160.4, overlap = 23.0313
PHY-3002 : Step(1618): len = 42913.7, overlap = 23.1875
PHY-3002 : Step(1619): len = 42770.3, overlap = 22.375
PHY-3002 : Step(1620): len = 41960.7, overlap = 16.9375
PHY-3002 : Step(1621): len = 41740.4, overlap = 11.6563
PHY-3002 : Step(1622): len = 41808.5, overlap = 11.6563
PHY-3002 : Step(1623): len = 41565.4, overlap = 10.375
PHY-3002 : Step(1624): len = 41584.4, overlap = 13.0625
PHY-3002 : Step(1625): len = 41462.2, overlap = 15.6875
PHY-3002 : Step(1626): len = 41427, overlap = 16.6563
PHY-3002 : Step(1627): len = 41429.2, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23888e-05
PHY-3002 : Step(1628): len = 41283.8, overlap = 13.7813
PHY-3002 : Step(1629): len = 41309.3, overlap = 13.7813
PHY-3002 : Step(1630): len = 41330.5, overlap = 17.5313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.47777e-05
PHY-3002 : Step(1631): len = 41317.5, overlap = 18.4063
PHY-3002 : Step(1632): len = 41365.4, overlap = 18.4063
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.493e-05
PHY-3002 : Step(1633): len = 41662.7, overlap = 39
PHY-3002 : Step(1634): len = 41711.4, overlap = 39
PHY-3002 : Step(1635): len = 42076.2, overlap = 34.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.986e-05
PHY-3002 : Step(1636): len = 42332.4, overlap = 32.1563
PHY-3002 : Step(1637): len = 42332.4, overlap = 32.1563
PHY-3002 : Step(1638): len = 42347, overlap = 27.125
PHY-3002 : Step(1639): len = 42347, overlap = 27.125
PHY-3002 : Step(1640): len = 42337.1, overlap = 27.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.97199e-05
PHY-3002 : Step(1641): len = 42682.9, overlap = 24.5938
PHY-3002 : Step(1642): len = 42733.3, overlap = 24.2813
PHY-3002 : Step(1643): len = 42792.9, overlap = 24.2813
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 48.78 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 94528, over cnt = 33(0%), over = 49, worst = 2
PHY-1002 : len = 94848, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 94896, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 94896, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 94896, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.061527s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (330.1%)

PHY-1001 : Congestion index: top1 = 20.63, top5 = 10.00, top10 = 5.63, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.129387s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (205.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2660, tnet num: 753, tinst num: 554, tnode num: 3031, tedge num: 4205.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.245274s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (108.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.411997s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (136.5%)

OPT-1001 : End physical optimization;  0.420290s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (133.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 221 LUT to BLE ...
SYN-4008 : Packed 221 LUT and 66 SEQ to BLE.
SYN-4003 : Packing 20 remaining SEQ's ...
SYN-4005 : Packed 14 SEQ with LUT/SLICE
SYN-4006 : 145 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 227/476 primitive instances ...
PHY-3001 : End packing;  0.030795s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (152.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 373 instances
RUN-1001 : 148 mslices, 149 lslices, 50 pads, 18 brams, 1 dsps
RUN-1001 : There are total 699 nets
RUN-1001 : 531 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 371 instances, 297 slices, 30 macros(173 instances: 148 mslices 25 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 43300.6, Over = 22.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.76725e-05
PHY-3002 : Step(1644): len = 42644.4, overlap = 24.25
PHY-3002 : Step(1645): len = 42636.1, overlap = 24.25
PHY-3002 : Step(1646): len = 42399.4, overlap = 22.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.5345e-05
PHY-3002 : Step(1647): len = 42732.2, overlap = 19.25
PHY-3002 : Step(1648): len = 42863.6, overlap = 18.75
PHY-3002 : Step(1649): len = 42931.4, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00011069
PHY-3002 : Step(1650): len = 43169.2, overlap = 17
PHY-3002 : Step(1651): len = 43399.6, overlap = 15.75
PHY-3002 : Step(1652): len = 43399.6, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.071372s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (131.4%)

PHY-3001 : Trial Legalized: Len = 48567.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1653): len = 44720.4, overlap = 4.5
PHY-3002 : Step(1654): len = 44261.3, overlap = 8
PHY-3002 : Step(1655): len = 44109.8, overlap = 9.25
PHY-3002 : Step(1656): len = 43788.3, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.52369e-05
PHY-3002 : Step(1657): len = 43711.1, overlap = 7.75
PHY-3002 : Step(1658): len = 43725.7, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.04737e-05
PHY-3002 : Step(1659): len = 43838.4, overlap = 7.25
PHY-3002 : Step(1660): len = 43838.4, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006268s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46059.6, Over = 0
PHY-3001 : End spreading;  0.002855s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 46059.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 103784, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 103768, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 103784, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 103784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.057908s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (161.9%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 10.00, top10 = 5.00, top15 = 3.75.
PHY-1001 : End incremental global routing;  0.138584s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (124.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2460, tnet num: 697, tinst num: 371, tnode num: 2753, tedge num: 3971.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.260296s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (108.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.444537s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (112.5%)

OPT-1001 : End physical optimization;  0.451930s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (110.6%)

RUN-1003 : finish command "place" in  4.649827s wall, 6.312500s user + 2.593750s system = 8.906250s CPU (191.5%)

RUN-1004 : used memory is 576 MB, reserved memory is 587 MB, peak memory is 898 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      567   out of  19600    2.89%
#reg                       94   out of  19600    0.48%
#le                       573
  #lut only               479   out of    573   83.60%
  #reg only                 6   out of    573    1.05%
  #lut&reg                 88   out of    573   15.36%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |573   |394    |173    |94     |18     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 373 instances
RUN-1001 : 148 mslices, 149 lslices, 50 pads, 18 brams, 1 dsps
RUN-1001 : There are total 699 nets
RUN-1001 : 531 nets have 2 pins
RUN-1001 : 79 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 103784, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 103768, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 103784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052196s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (239.5%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 10.00, top10 = 5.00, top15 = 3.75.
PHY-1001 : End global routing;  0.153362s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (152.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.136865s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 132408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 2.859143s wall, 3.093750s user + 0.031250s system = 3.125000s CPU (109.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 132408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 132408
PHY-1001 : End DR Iter 1; 0.006490s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.151084s wall, 4.375000s user + 0.093750s system = 4.468750s CPU (107.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.410244s wall, 4.671875s user + 0.156250s system = 4.828125s CPU (109.5%)

RUN-1004 : used memory is 577 MB, reserved memory is 589 MB, peak memory is 900 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      567   out of  19600    2.89%
#reg                       94   out of  19600    0.48%
#le                       573
  #lut only               479   out of    573   83.60%
  #reg only                 6   out of    573    1.05%
  #lut&reg                 88   out of    573   15.36%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |573   |394    |173    |94     |18     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       481   
    #2         2        41   
    #3         3        14   
    #4         4        23   
    #5        5-10      58   
    #6       11-50      25   
    #7       51-100     1    
  Average     2.53           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101111010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 373
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 699, pip num: 6791
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1331 valid insts, and 20461 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101111010000000000000000" in  3.536073s wall, 20.671875s user + 0.109375s system = 20.781250s CPU (587.7%)

RUN-1004 : used memory is 578 MB, reserved memory is 589 MB, peak memory is 900 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=30000,DATA_DEPTH_B=30000,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif",IMPLEMENT="32K") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: net 'wave_data[9]' does not have a driver in top.v(31)
HDL-8007 ERROR: net 'vga_rddat[15]' is constantly driven from multiple places in top.v(108)
HDL-8007 ERROR: found another driver here in top.v(129)
HDL-1007 : module 'top' remains a black box due to errors in its contents in top.v(2)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-5007 WARNING: /* in comment in top.v(150)
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-5007 WARNING: /* in comment in top.v(150)
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=30000,DATA_DEPTH_B=30000,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif",IMPLEMENT="32K") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 1 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 461/313 useful/useless nets, 215/186 useful/useless insts
SYN-1015 : Optimize round 1, 479 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[19]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[18]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[17]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[16]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[15]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 46 better
SYN-1014 : Optimize round 2
SYN-1032 : 147/5 useful/useless nets, 55/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 409/1 useful/useless nets, 186/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates               75
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      1
  #bufif1                  12
  #MX21                     5
  #FADD                     0
  #DFF                     51
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                   2
#MACRO_MULT                 1
#MACRO_MUX                 76

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |24     |51     |21     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |2      |27     |5      |
|    u_wave_ram   |wave_ram     |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 430/18 useful/useless nets, 225/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 16 mux instances.
SYN-1032 : 502/16 useful/useless nets, 260/0 useful/useless insts
SYN-1032 : 1116/3 useful/useless nets, 706/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8356.83 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8356.87 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8356.93 sec
SYN-3001 : Mapper mapped 17 instances into 17 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 159 (4.14), #lev = 4 (2.39)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 173 (4.04), #lev = 4 (2.39)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 8356.97 sec
SYN-3001 : Mapper mapped 239 instances into 173 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               472
  #lut4                   228
  #lut5                    35
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             209

Utilization Statistics
#lut                      472   out of  19600    2.41%
#reg                       55   out of  19600    0.28%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |263    |209    |55     |15     |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |72     |174    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |190    |35     |31     |15     |1      |
|    u_wave_ram   |wave_ram     |173    |0      |4      |15     |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 27 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "wave_ram" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.077697s wall, 1.140625s user + 0.062500s system = 1.203125s CPU (111.6%)

RUN-1004 : used memory is 579 MB, reserved memory is 589 MB, peak memory is 900 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 5 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (70 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 481 instances
RUN-1001 : 263 luts, 55 seqs, 75 mslices, 17 lslices, 50 pads, 15 brams, 1 dsps
RUN-1001 : There are total 765 nets
RUN-1001 : 685 nets have 2 pins
RUN-1001 : 21 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 479 instances, 263 luts, 55 seqs, 92 slices, 16 macros(92 instances: 75 mslices 17 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 248400
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 479.
PHY-3001 : End clustering;  0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1661): len = 140043, overlap = 69.75
PHY-3002 : Step(1662): len = 103437, overlap = 67.5
PHY-3002 : Step(1663): len = 83598.5, overlap = 69.75
PHY-3002 : Step(1664): len = 66654.2, overlap = 69.75
PHY-3002 : Step(1665): len = 53701, overlap = 67.5
PHY-3002 : Step(1666): len = 43901.1, overlap = 67.5
PHY-3002 : Step(1667): len = 37338.8, overlap = 69.75
PHY-3002 : Step(1668): len = 32407.6, overlap = 67.5
PHY-3002 : Step(1669): len = 28210.5, overlap = 67.5
PHY-3002 : Step(1670): len = 25377.3, overlap = 67.5
PHY-3002 : Step(1671): len = 23033.2, overlap = 67.5
PHY-3002 : Step(1672): len = 21661.6, overlap = 67.5
PHY-3002 : Step(1673): len = 21218.1, overlap = 67.5
PHY-3002 : Step(1674): len = 19349.9, overlap = 67.5
PHY-3002 : Step(1675): len = 18704.8, overlap = 68.375
PHY-3002 : Step(1676): len = 19376.2, overlap = 67.8125
PHY-3002 : Step(1677): len = 16564.1, overlap = 68.125
PHY-3002 : Step(1678): len = 16365.1, overlap = 68.8125
PHY-3002 : Step(1679): len = 16716.7, overlap = 71.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.91658e-07
PHY-3002 : Step(1680): len = 18233.8, overlap = 69.0625
PHY-3002 : Step(1681): len = 18991.8, overlap = 68.9375
PHY-3002 : Step(1682): len = 20316, overlap = 68.75
PHY-3002 : Step(1683): len = 20579.9, overlap = 68.375
PHY-3002 : Step(1684): len = 18389.7, overlap = 67.5
PHY-3002 : Step(1685): len = 18084.7, overlap = 67.5
PHY-3002 : Step(1686): len = 20274.2, overlap = 67.5
PHY-3002 : Step(1687): len = 20099.8, overlap = 68
PHY-3002 : Step(1688): len = 19208.3, overlap = 69
PHY-3002 : Step(1689): len = 17926.8, overlap = 68.75
PHY-3002 : Step(1690): len = 18753.6, overlap = 67.5
PHY-3002 : Step(1691): len = 18593.5, overlap = 67.5
PHY-3002 : Step(1692): len = 18000, overlap = 67.5
PHY-3002 : Step(1693): len = 16618.8, overlap = 67.5
PHY-3002 : Step(1694): len = 16250.5, overlap = 67.5
PHY-3002 : Step(1695): len = 16925, overlap = 67.5
PHY-3002 : Step(1696): len = 17271.8, overlap = 67.5
PHY-3002 : Step(1697): len = 17435.9, overlap = 67.5
PHY-3002 : Step(1698): len = 16390.8, overlap = 67.5
PHY-3002 : Step(1699): len = 15927.8, overlap = 67.5
PHY-3002 : Step(1700): len = 15870.7, overlap = 67.5
PHY-3002 : Step(1701): len = 16861.5, overlap = 67.5
PHY-3002 : Step(1702): len = 17483.6, overlap = 67.5
PHY-3002 : Step(1703): len = 16880.8, overlap = 67.5
PHY-3002 : Step(1704): len = 15763.7, overlap = 67.5
PHY-3002 : Step(1705): len = 15604.4, overlap = 67.5
PHY-3002 : Step(1706): len = 16240.3, overlap = 67.5
PHY-3002 : Step(1707): len = 16885.8, overlap = 67.5
PHY-3002 : Step(1708): len = 17117.5, overlap = 67.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.18332e-06
PHY-3002 : Step(1709): len = 18116.5, overlap = 67.5
PHY-3002 : Step(1710): len = 18432.4, overlap = 67.5625
PHY-3002 : Step(1711): len = 18583.3, overlap = 67.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.36663e-06
PHY-3002 : Step(1712): len = 20485.7, overlap = 67.5625
PHY-3002 : Step(1713): len = 20751.3, overlap = 67.625
PHY-3002 : Step(1714): len = 20785.3, overlap = 67.625
PHY-3002 : Step(1715): len = 20680.9, overlap = 67.625
PHY-3002 : Step(1716): len = 20585.1, overlap = 67.625
PHY-3002 : Step(1717): len = 20200.1, overlap = 67.625
PHY-3002 : Step(1718): len = 20010.4, overlap = 67.625
PHY-3002 : Step(1719): len = 19934.5, overlap = 67.625
PHY-3002 : Step(1720): len = 20037.8, overlap = 67.625
PHY-3002 : Step(1721): len = 20237.5, overlap = 67.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.73326e-06
PHY-3002 : Step(1722): len = 23135.3, overlap = 67.625
PHY-3002 : Step(1723): len = 24081.3, overlap = 67.625
PHY-3002 : Step(1724): len = 24824.1, overlap = 67.625
PHY-3002 : Step(1725): len = 25414.9, overlap = 67.75
PHY-3002 : Step(1726): len = 25624, overlap = 67.75
PHY-3002 : Step(1727): len = 25215.9, overlap = 67.75
PHY-3002 : Step(1728): len = 25091.7, overlap = 67.75
PHY-3002 : Step(1729): len = 25105.3, overlap = 67.75
PHY-3002 : Step(1730): len = 25109.1, overlap = 67.75
PHY-3002 : Step(1731): len = 25056.6, overlap = 68
PHY-3002 : Step(1732): len = 24960.2, overlap = 68.25
PHY-3002 : Step(1733): len = 24698.2, overlap = 68.25
PHY-3002 : Step(1734): len = 24797.7, overlap = 68.5
PHY-3002 : Step(1735): len = 24884.6, overlap = 68.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.46652e-06
PHY-3002 : Step(1736): len = 28638.3, overlap = 68.75
PHY-3002 : Step(1737): len = 30865, overlap = 68.75
PHY-3002 : Step(1738): len = 31279, overlap = 68.75
PHY-3002 : Step(1739): len = 31235.9, overlap = 68.75
PHY-3002 : Step(1740): len = 31337.7, overlap = 68.75
PHY-3002 : Step(1741): len = 31175.7, overlap = 68.875
PHY-3002 : Step(1742): len = 30871.2, overlap = 68.875
PHY-3002 : Step(1743): len = 30704, overlap = 68.875
PHY-3002 : Step(1744): len = 30498.5, overlap = 68.875
PHY-3002 : Step(1745): len = 30314.2, overlap = 68.875
PHY-3002 : Step(1746): len = 30520.3, overlap = 69.625
PHY-3002 : Step(1747): len = 30980.1, overlap = 70
PHY-3002 : Step(1748): len = 31381.9, overlap = 70.25
PHY-3002 : Step(1749): len = 31677.9, overlap = 70.25
PHY-3002 : Step(1750): len = 31135.1, overlap = 65.75
PHY-3002 : Step(1751): len = 31054, overlap = 65.75
PHY-3002 : Step(1752): len = 31362.2, overlap = 70.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.8933e-05
PHY-3002 : Step(1753): len = 33977.9, overlap = 65.75
PHY-3002 : Step(1754): len = 35484.7, overlap = 65.75
PHY-3002 : Step(1755): len = 36067.8, overlap = 65.75
PHY-3002 : Step(1756): len = 35152.1, overlap = 65.75
PHY-3002 : Step(1757): len = 34723.3, overlap = 61.25
PHY-3002 : Step(1758): len = 34508.4, overlap = 61.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.78661e-05
PHY-3002 : Step(1759): len = 36654.1, overlap = 61.25
PHY-3002 : Step(1760): len = 37564.2, overlap = 61.25
PHY-3002 : Step(1761): len = 38139.2, overlap = 61.25
PHY-3002 : Step(1762): len = 38316.8, overlap = 61.25
PHY-3002 : Step(1763): len = 38374.8, overlap = 61.25
PHY-3002 : Step(1764): len = 38471.1, overlap = 61.25
PHY-3002 : Step(1765): len = 38707.5, overlap = 61.25
PHY-3002 : Step(1766): len = 39393.8, overlap = 65.75
PHY-3002 : Step(1767): len = 39898.6, overlap = 65.75
PHY-3002 : Step(1768): len = 39988.5, overlap = 66.125
PHY-3002 : Step(1769): len = 39934.1, overlap = 61.625
PHY-3002 : Step(1770): len = 39971.3, overlap = 61.625
PHY-3002 : Step(1771): len = 40157.9, overlap = 61.625
PHY-3002 : Step(1772): len = 40492, overlap = 61.625
PHY-3002 : Step(1773): len = 40555.2, overlap = 61.625
PHY-3002 : Step(1774): len = 40439.9, overlap = 61.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.57322e-05
PHY-3002 : Step(1775): len = 41458.8, overlap = 61.625
PHY-3002 : Step(1776): len = 41846.4, overlap = 61.75
PHY-3002 : Step(1777): len = 42091.5, overlap = 57.25
PHY-3002 : Step(1778): len = 42351.6, overlap = 57.25
PHY-3002 : Step(1779): len = 44202.3, overlap = 61.75
PHY-3002 : Step(1780): len = 45891.6, overlap = 61.75
PHY-3002 : Step(1781): len = 46142.2, overlap = 52.75
PHY-3002 : Step(1782): len = 45638.1, overlap = 57.25
PHY-3002 : Step(1783): len = 45235.6, overlap = 61.75
PHY-3002 : Step(1784): len = 44792.9, overlap = 61.75
PHY-3002 : Step(1785): len = 44637.3, overlap = 61.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000151464
PHY-3002 : Step(1786): len = 45385.7, overlap = 61.75
PHY-3002 : Step(1787): len = 45443.2, overlap = 61.75
PHY-3002 : Step(1788): len = 45497, overlap = 57.625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000302929
PHY-3002 : Step(1789): len = 45795.6, overlap = 57.625
PHY-3002 : Step(1790): len = 46248.1, overlap = 48.625
PHY-3002 : Step(1791): len = 46410.5, overlap = 48.625
PHY-3002 : Step(1792): len = 46324.1, overlap = 48.625
PHY-3002 : Step(1793): len = 46365.9, overlap = 48.625
PHY-3002 : Step(1794): len = 46434.7, overlap = 48.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018236s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (257.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1795): len = 65943.1, overlap = 13.5
PHY-3002 : Step(1796): len = 62924.6, overlap = 12.8125
PHY-3002 : Step(1797): len = 58092.4, overlap = 10.375
PHY-3002 : Step(1798): len = 52158.6, overlap = 10.0938
PHY-3002 : Step(1799): len = 51723.7, overlap = 9.65625
PHY-3002 : Step(1800): len = 51475.6, overlap = 9.90625
PHY-3002 : Step(1801): len = 50277.1, overlap = 9.25
PHY-3002 : Step(1802): len = 50230.7, overlap = 9
PHY-3002 : Step(1803): len = 49381.2, overlap = 7.6875
PHY-3002 : Step(1804): len = 48846.4, overlap = 6.4375
PHY-3002 : Step(1805): len = 48668.8, overlap = 5.8125
PHY-3002 : Step(1806): len = 48293.2, overlap = 6.0625
PHY-3002 : Step(1807): len = 48270.1, overlap = 6.0625
PHY-3002 : Step(1808): len = 48328.8, overlap = 6.1875
PHY-3002 : Step(1809): len = 48466, overlap = 4.84375
PHY-3002 : Step(1810): len = 48533.6, overlap = 4.21875
PHY-3002 : Step(1811): len = 48404.9, overlap = 5.21875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00381726
PHY-3002 : Step(1812): len = 48430.1, overlap = 3.28125
PHY-3002 : Step(1813): len = 48294.7, overlap = 3.59375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00763453
PHY-3002 : Step(1814): len = 48290.9, overlap = 3.28125
PHY-3002 : Step(1815): len = 48254, overlap = 3.90625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14103e-05
PHY-3002 : Step(1816): len = 49121.2, overlap = 16.375
PHY-3002 : Step(1817): len = 49121.2, overlap = 16.375
PHY-3002 : Step(1818): len = 48882.2, overlap = 16.4063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28206e-05
PHY-3002 : Step(1819): len = 49080.2, overlap = 13.2188
PHY-3002 : Step(1820): len = 49080.2, overlap = 13.2188
PHY-3002 : Step(1821): len = 48927.8, overlap = 13.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56411e-05
PHY-3002 : Step(1822): len = 49289.1, overlap = 12.875
PHY-3002 : Step(1823): len = 49289.1, overlap = 12.875
PHY-3002 : Step(1824): len = 49048.5, overlap = 14.0625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 32.31 peak overflow 2.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 109864, over cnt = 51(0%), over = 96, worst = 4
PHY-1002 : len = 110448, over cnt = 31(0%), over = 55, worst = 4
PHY-1002 : len = 110936, over cnt = 12(0%), over = 27, worst = 3
PHY-1002 : len = 110936, over cnt = 11(0%), over = 26, worst = 3
PHY-1002 : len = 110952, over cnt = 9(0%), over = 23, worst = 3
PHY-1001 : End global iterations;  0.064901s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (120.4%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 10.00, top10 = 5.00, top15 = 3.75.
PHY-1001 : End incremental global routing;  0.133367s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (117.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2426, tnet num: 763, tinst num: 479, tnode num: 2658, tedge num: 3710.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.236351s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.406299s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (103.8%)

OPT-1001 : End physical optimization;  0.412912s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (106.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 263 LUT to BLE ...
SYN-4008 : Packed 263 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 20 remaining SEQ's ...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 220 single LUT's are left
SYN-4006 : 8 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 271/434 primitive instances ...
PHY-3001 : End packing;  0.033930s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 316 instances
RUN-1001 : 123 mslices, 122 lslices, 50 pads, 15 brams, 1 dsps
RUN-1001 : There are total 740 nets
RUN-1001 : 670 nets have 2 pins
RUN-1001 : 11 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 314 instances, 245 slices, 16 macros(92 instances: 75 mslices 17 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 49155.2, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.0767e-05
PHY-3002 : Step(1825): len = 48988.7, overlap = 14.75
PHY-3002 : Step(1826): len = 48975.6, overlap = 15
PHY-3002 : Step(1827): len = 48957.1, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.15339e-05
PHY-3002 : Step(1828): len = 49016.5, overlap = 16.5
PHY-3002 : Step(1829): len = 49016.5, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123068
PHY-3002 : Step(1830): len = 49171.9, overlap = 15.75
PHY-3002 : Step(1831): len = 49171.9, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.133825s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (140.1%)

PHY-3001 : Trial Legalized: Len = 53844.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1832): len = 50115.8, overlap = 3.75
PHY-3002 : Step(1833): len = 49805.8, overlap = 4.25
PHY-3002 : Step(1834): len = 49570.9, overlap = 5
PHY-3002 : Step(1835): len = 49595.9, overlap = 5
PHY-3002 : Step(1836): len = 49642.6, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.003432
PHY-3002 : Step(1837): len = 49611, overlap = 5
PHY-3002 : Step(1838): len = 49611, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007396s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (211.3%)

PHY-3001 : Legalized: Len = 51752.2, Over = 0
PHY-3001 : End spreading;  0.002791s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 51752.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 125120, over cnt = 18(0%), over = 27, worst = 2
PHY-1002 : len = 125344, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 125456, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 125472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054762s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (171.2%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 10.00, top10 = 6.88, top15 = 3.75.
PHY-1001 : End incremental global routing;  0.132668s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (129.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2309, tnet num: 738, tinst num: 314, tnode num: 2484, tedge num: 3569.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.250689s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.430189s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (109.0%)

OPT-1001 : End physical optimization;  0.436632s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (107.4%)

RUN-1003 : finish command "place" in  5.103395s wall, 6.937500s user + 2.906250s system = 9.843750s CPU (192.9%)

RUN-1004 : used memory is 580 MB, reserved memory is 589 MB, peak memory is 900 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      447   out of  19600    2.28%
#reg                       55   out of  19600    0.28%
#le                       455
  #lut only               400   out of    455   87.91%
  #reg only                 8   out of    455    1.76%
  #lut&reg                 47   out of    455   10.33%
#dsp                        1   out of     29    3.45%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |455   |355    |92     |55     |15     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 316 instances
RUN-1001 : 123 mslices, 122 lslices, 50 pads, 15 brams, 1 dsps
RUN-1001 : There are total 740 nets
RUN-1001 : 670 nets have 2 pins
RUN-1001 : 11 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 125120, over cnt = 18(0%), over = 27, worst = 2
PHY-1002 : len = 125344, over cnt = 8(0%), over = 11, worst = 2
PHY-1002 : len = 125472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049964s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (281.5%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 10.00, top10 = 6.88, top15 = 3.75.
PHY-1001 : End global routing;  0.165927s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (160.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047424s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 82% nets.
PHY-1002 : len = 145520, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 2.680553s wall, 3.031250s user + 0.062500s system = 3.093750s CPU (115.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 145536, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 145536
PHY-1001 : End DR Iter 1; 0.006917s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.908654s wall, 4.234375s user + 0.093750s system = 4.328125s CPU (110.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.180568s wall, 4.609375s user + 0.109375s system = 4.718750s CPU (112.9%)

RUN-1004 : used memory is 579 MB, reserved memory is 590 MB, peak memory is 900 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      447   out of  19600    2.28%
#reg                       55   out of  19600    0.28%
#le                       455
  #lut only               400   out of    455   87.91%
  #reg only                 8   out of    455    1.76%
  #lut&reg                 47   out of    455   10.33%
#dsp                        1   out of     29    3.45%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |455   |355    |92     |55     |15     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       619   
    #2          2        11   
    #3        5-10       27   
    #4        11-50      27   
    #5       51-100      1    
    #6       101-500     1    
  Average     2.14            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:110101000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 316
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 740, pip num: 6951
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1477 valid insts, and 19111 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:110101000000000000000000" in  3.510826s wall, 22.421875s user + 0.062500s system = 22.484375s CPU (640.4%)

RUN-1004 : used memory is 580 MB, reserved memory is 590 MB, peak memory is 900 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-5007 WARNING: /* in comment in top.v(150)
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=30000,DATA_DEPTH_B=30000,MODE="SP",INIT_FILE="../../../mif_coe/pic.mif",IMPLEMENT="32K") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 668/316 useful/useless nets, 303/186 useful/useless insts
SYN-1015 : Optimize round 1, 482 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 16 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 28 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[19]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[18]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[17]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[16]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[15]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 46 better
SYN-1014 : Optimize round 2
SYN-1032 : 147/5 useful/useless nets, 55/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1032 : 579/2 useful/useless nets, 265/2 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              101
  #and                      6
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      3
  #bufif1                   0
  #MX21                     5
  #FADD                     0
  #DFF                     87
  #LATCH                    0
#MACRO_ADD                 18
#MACRO_EQ                   3
#MACRO_MULT                 1
#MACRO_MUX                114

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |14     |87     |27     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_ADDA         |ADDA         |2      |36     |6      |
|    PLL_inst     |PLL          |0      |0      |1      |
|    U1           |Phase_Acc    |0      |28     |2      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_pic_disp_rom |pic_disp_rom |2      |27     |5      |
|    u_wave_ram   |wave_ram     |0      |0      |1      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 623/8 useful/useless nets, 316/2 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-1032 : 181/1 useful/useless nets, 100/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 6/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 28 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2541 : Reading BRAM "inst" init file "E:/mif_coe\pic.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 16 mux instances.
SYN-1032 : 502/16 useful/useless nets, 260/0 useful/useless insts
SYN-1032 : 1403/3 useful/useless nets, 890/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8473.53 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=3, #lut = 10 (3.00), #lev = 1 (0.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=3, #lut = 10 (3.00), #lev = 1 (0.67)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8473.57 sec
SYN-3001 : Mapper mapped 13 instances into 13 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8473.61 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 37 (4.68), #lev = 3 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 37 (4.68), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8473.64 sec
SYN-3001 : Mapper mapped 84 instances into 37 LUTs, name keeping = 75%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8473.70 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 17 (2.00), #lev = 1 (0.89)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8473.76 sec
SYN-3001 : Mapper mapped 17 instances into 17 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 159 (4.14), #lev = 4 (2.39)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 173 (4.04), #lev = 4 (2.39)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map = 8473.80 sec
SYN-3001 : Mapper mapped 239 instances into 173 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               560
  #lut4                   249
  #lut5                    64
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             247

Utilization Statistics
#lut                      560   out of  19600    2.86%
#reg                       91   out of  19600    0.46%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |313    |247    |91     |18     |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_ADDA         |ADDA         |50     |38     |36     |3      |0      |
|    PLL_inst     |PLL          |0      |0      |0      |0      |0      |
|    U1           |Phase_Acc    |37     |29     |28     |0      |0      |
|  u_cam_vga_out  |Driver       |72     |174    |24     |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |190    |35     |31     |15     |1      |
|    u_wave_ram   |wave_ram     |173    |0      |4      |15     |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 8 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "PLL" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Phase_Acc" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 28 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 27 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "wave_ram" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.409183s wall, 1.531250s user + 0.078125s system = 1.609375s CPU (114.2%)

RUN-1004 : used memory is 579 MB, reserved memory is 589 MB, peak memory is 900 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 7 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (70 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net DAC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 583 instances
RUN-1001 : 313 luts, 91 seqs, 75 mslices, 28 lslices, 50 pads, 18 brams, 1 dsps
RUN-1001 : There are total 932 nets
RUN-1001 : 815 nets have 2 pins
RUN-1001 : 50 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 581 instances, 313 luts, 91 seqs, 103 slices, 18 macros(103 instances: 75 mslices 28 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 303450
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 581.
PHY-3001 : End clustering;  0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1839): len = 173767, overlap = 74.25
PHY-3002 : Step(1840): len = 130373, overlap = 74.25
PHY-3002 : Step(1841): len = 107556, overlap = 74.25
PHY-3002 : Step(1842): len = 83368.3, overlap = 76.5
PHY-3002 : Step(1843): len = 63314.3, overlap = 72
PHY-3002 : Step(1844): len = 52745.4, overlap = 76.5
PHY-3002 : Step(1845): len = 44974.2, overlap = 76.5
PHY-3002 : Step(1846): len = 39993, overlap = 76.5
PHY-3002 : Step(1847): len = 36438.4, overlap = 76.5
PHY-3002 : Step(1848): len = 34581.3, overlap = 76.5
PHY-3002 : Step(1849): len = 31390.1, overlap = 78.6875
PHY-3002 : Step(1850): len = 29935.4, overlap = 80.625
PHY-3002 : Step(1851): len = 29809.9, overlap = 83.3125
PHY-3002 : Step(1852): len = 27636.8, overlap = 83.25
PHY-3002 : Step(1853): len = 27327.7, overlap = 79.25
PHY-3002 : Step(1854): len = 27619.3, overlap = 78.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.05132e-06
PHY-3002 : Step(1855): len = 31082.6, overlap = 79.0625
PHY-3002 : Step(1856): len = 33540.9, overlap = 79.125
PHY-3002 : Step(1857): len = 34304.5, overlap = 79.125
PHY-3002 : Step(1858): len = 34175.2, overlap = 79.625
PHY-3002 : Step(1859): len = 32087, overlap = 78.9375
PHY-3002 : Step(1860): len = 31081.1, overlap = 79.25
PHY-3002 : Step(1861): len = 32197.2, overlap = 79.625
PHY-3002 : Step(1862): len = 30498.6, overlap = 79
PHY-3002 : Step(1863): len = 29824.4, overlap = 79.75
PHY-3002 : Step(1864): len = 29245.7, overlap = 79.625
PHY-3002 : Step(1865): len = 29312, overlap = 79.6875
PHY-3002 : Step(1866): len = 29747.6, overlap = 78.875
PHY-3002 : Step(1867): len = 29313.1, overlap = 79.5625
PHY-3002 : Step(1868): len = 28882.1, overlap = 77.0625
PHY-3002 : Step(1869): len = 28895.5, overlap = 76.75
PHY-3002 : Step(1870): len = 28805.6, overlap = 76.75
PHY-3002 : Step(1871): len = 28563.3, overlap = 76.5
PHY-3002 : Step(1872): len = 27617.2, overlap = 76.5
PHY-3002 : Step(1873): len = 27728.2, overlap = 76.75
PHY-3002 : Step(1874): len = 28420.2, overlap = 76.75
PHY-3002 : Step(1875): len = 27753.8, overlap = 76.5
PHY-3002 : Step(1876): len = 26987.9, overlap = 76.5
PHY-3002 : Step(1877): len = 26150.6, overlap = 76.75
PHY-3002 : Step(1878): len = 26736.4, overlap = 77.5
PHY-3002 : Step(1879): len = 26997.8, overlap = 77.25
PHY-3002 : Step(1880): len = 25123, overlap = 77.5
PHY-3002 : Step(1881): len = 25143.4, overlap = 77.5
PHY-3002 : Step(1882): len = 25934.9, overlap = 78
PHY-3002 : Step(1883): len = 26101.7, overlap = 77.5
PHY-3002 : Step(1884): len = 24463.7, overlap = 78
PHY-3002 : Step(1885): len = 23785.6, overlap = 77.75
PHY-3002 : Step(1886): len = 23986.3, overlap = 77.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.10265e-06
PHY-3002 : Step(1887): len = 26494.6, overlap = 78
PHY-3002 : Step(1888): len = 27148, overlap = 78
PHY-3002 : Step(1889): len = 27279.7, overlap = 78
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.20529e-06
PHY-3002 : Step(1890): len = 30885.3, overlap = 78
PHY-3002 : Step(1891): len = 31700.9, overlap = 78
PHY-3002 : Step(1892): len = 30489.8, overlap = 78
PHY-3002 : Step(1893): len = 29753.7, overlap = 78
PHY-3002 : Step(1894): len = 29501.9, overlap = 78
PHY-3002 : Step(1895): len = 30567, overlap = 78
PHY-3002 : Step(1896): len = 31389.4, overlap = 78
PHY-3002 : Step(1897): len = 31403.2, overlap = 78
PHY-3002 : Step(1898): len = 30457.4, overlap = 78.25
PHY-3002 : Step(1899): len = 30248.2, overlap = 78.25
PHY-3002 : Step(1900): len = 30469.3, overlap = 78.25
PHY-3002 : Step(1901): len = 31025.9, overlap = 78.25
PHY-3002 : Step(1902): len = 31054.4, overlap = 78.25
PHY-3002 : Step(1903): len = 31074.1, overlap = 78.25
PHY-3002 : Step(1904): len = 31139.8, overlap = 78.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.41059e-06
PHY-3002 : Step(1905): len = 34428, overlap = 78.25
PHY-3002 : Step(1906): len = 35881.9, overlap = 78.25
PHY-3002 : Step(1907): len = 37213.9, overlap = 78.25
PHY-3002 : Step(1908): len = 37612.6, overlap = 78.25
PHY-3002 : Step(1909): len = 37470.8, overlap = 78.25
PHY-3002 : Step(1910): len = 37268.2, overlap = 78.25
PHY-3002 : Step(1911): len = 36329.5, overlap = 78.25
PHY-3002 : Step(1912): len = 35986.2, overlap = 78.25
PHY-3002 : Step(1913): len = 36067.5, overlap = 78.25
PHY-3002 : Step(1914): len = 36832.2, overlap = 78.25
PHY-3002 : Step(1915): len = 37120.7, overlap = 78.375
PHY-3002 : Step(1916): len = 37247, overlap = 78.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.68212e-05
PHY-3002 : Step(1917): len = 39982.2, overlap = 74.75
PHY-3002 : Step(1918): len = 41942.4, overlap = 75.4375
PHY-3002 : Step(1919): len = 42468.4, overlap = 70.9375
PHY-3002 : Step(1920): len = 42128.5, overlap = 75.4375
PHY-3002 : Step(1921): len = 42059.3, overlap = 75.9688
PHY-3002 : Step(1922): len = 42108.2, overlap = 75.9688
PHY-3002 : Step(1923): len = 42073.2, overlap = 71.4688
PHY-3002 : Step(1924): len = 41806.7, overlap = 75.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.36423e-05
PHY-3002 : Step(1925): len = 43996.2, overlap = 71.5625
PHY-3002 : Step(1926): len = 45576.1, overlap = 71.5625
PHY-3002 : Step(1927): len = 45296.5, overlap = 76.6563
PHY-3002 : Step(1928): len = 45222.5, overlap = 76.6563
PHY-3002 : Step(1929): len = 45456.3, overlap = 76.6563
PHY-3002 : Step(1930): len = 46017.8, overlap = 76.6563
PHY-3002 : Step(1931): len = 46408.4, overlap = 81.25
PHY-3002 : Step(1932): len = 46575.8, overlap = 81.25
PHY-3002 : Step(1933): len = 46566.5, overlap = 81.25
PHY-3002 : Step(1934): len = 46679.5, overlap = 76.75
PHY-3002 : Step(1935): len = 46847.3, overlap = 76.75
PHY-3002 : Step(1936): len = 47403.1, overlap = 76.75
PHY-3002 : Step(1937): len = 47853.3, overlap = 77.1875
PHY-3002 : Step(1938): len = 47817.1, overlap = 77.1875
PHY-3002 : Step(1939): len = 47671.4, overlap = 77.375
PHY-3002 : Step(1940): len = 47381, overlap = 77.375
PHY-3002 : Step(1941): len = 47321.6, overlap = 77.8125
PHY-3002 : Step(1942): len = 47283.3, overlap = 77.8125
PHY-3002 : Step(1943): len = 47192.8, overlap = 77.8125
PHY-3002 : Step(1944): len = 46803.7, overlap = 77.8125
PHY-3002 : Step(1945): len = 46556.6, overlap = 77.8125
PHY-3002 : Step(1946): len = 46305.9, overlap = 77.9063
PHY-3002 : Step(1947): len = 45823.6, overlap = 75.6563
PHY-3002 : Step(1948): len = 45163.1, overlap = 75.6563
PHY-3002 : Step(1949): len = 44904.7, overlap = 76.3438
PHY-3002 : Step(1950): len = 44897.4, overlap = 76.3438
PHY-3002 : Step(1951): len = 44718.1, overlap = 71.8438
PHY-3002 : Step(1952): len = 44223.3, overlap = 76.4375
PHY-3002 : Step(1953): len = 44105.3, overlap = 76.4375
PHY-3002 : Step(1954): len = 43926.9, overlap = 76.4375
PHY-3002 : Step(1955): len = 43937.2, overlap = 76.4375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.72847e-05
PHY-3002 : Step(1956): len = 44898, overlap = 76.4375
PHY-3002 : Step(1957): len = 45484, overlap = 76.4375
PHY-3002 : Step(1958): len = 45817.8, overlap = 71.9375
PHY-3002 : Step(1959): len = 45543.7, overlap = 69.6875
PHY-3002 : Step(1960): len = 45469, overlap = 69.6875
PHY-3002 : Step(1961): len = 45848.3, overlap = 67.375
PHY-3002 : Step(1962): len = 47342, overlap = 71.875
PHY-3002 : Step(1963): len = 47801.8, overlap = 71.875
PHY-3002 : Step(1964): len = 47484.4, overlap = 71.875
PHY-3002 : Step(1965): len = 47394.3, overlap = 72.125
PHY-3002 : Step(1966): len = 47494.3, overlap = 72.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000134569
PHY-3002 : Step(1967): len = 48136.7, overlap = 72.125
PHY-3002 : Step(1968): len = 48289.7, overlap = 72.125
PHY-3002 : Step(1969): len = 48317, overlap = 72.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000265233
PHY-3002 : Step(1970): len = 48573.1, overlap = 72.125
PHY-3002 : Step(1971): len = 48758.8, overlap = 72.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017495s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000401956
PHY-3002 : Step(1972): len = 86050.1, overlap = 1.8125
PHY-3002 : Step(1973): len = 84593.8, overlap = 0
PHY-3002 : Step(1974): len = 83644, overlap = 1.75
PHY-3002 : Step(1975): len = 80717.1, overlap = 0.75
PHY-3002 : Step(1976): len = 78396.2, overlap = 1.25
PHY-3002 : Step(1977): len = 77453.3, overlap = 3.5
PHY-3002 : Step(1978): len = 76428.8, overlap = 4.625
PHY-3002 : Step(1979): len = 75283.1, overlap = 6.125
PHY-3002 : Step(1980): len = 74222.7, overlap = 6.875
PHY-3002 : Step(1981): len = 74240.7, overlap = 6.875
PHY-3002 : Step(1982): len = 73671.8, overlap = 2.75
PHY-3002 : Step(1983): len = 73647, overlap = 2.75
PHY-3002 : Step(1984): len = 73615.3, overlap = 5.375
PHY-3002 : Step(1985): len = 73710, overlap = 4.9375
PHY-3002 : Step(1986): len = 73676.4, overlap = 4.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000188738
PHY-3002 : Step(1987): len = 74423.9, overlap = 10.9375
PHY-3002 : Step(1988): len = 74909.9, overlap = 8.375
PHY-3002 : Step(1989): len = 75003.7, overlap = 7.28125
PHY-3002 : Step(1990): len = 74169.8, overlap = 8.78125
PHY-3002 : Step(1991): len = 74169.8, overlap = 8.78125
PHY-3002 : Step(1992): len = 73928.8, overlap = 10.9063
PHY-3002 : Step(1993): len = 73933.4, overlap = 11.1563
PHY-3002 : Step(1994): len = 73895.4, overlap = 14.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000377476
PHY-3002 : Step(1995): len = 73782.1, overlap = 11.7188
PHY-3002 : Step(1996): len = 73787.5, overlap = 11.5938
PHY-3002 : Step(1997): len = 73732.5, overlap = 8.65625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000754953
PHY-3002 : Step(1998): len = 73687.2, overlap = 8.78125
PHY-3002 : Step(1999): len = 73687.2, overlap = 8.78125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 31.38 peak overflow 2.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 133816, over cnt = 50(0%), over = 88, worst = 5
PHY-1002 : len = 134200, over cnt = 35(0%), over = 58, worst = 5
PHY-1002 : len = 134480, over cnt = 23(0%), over = 40, worst = 4
PHY-1002 : len = 134504, over cnt = 16(0%), over = 26, worst = 4
PHY-1002 : len = 134520, over cnt = 10(0%), over = 14, worst = 4
PHY-1001 : End global iterations;  0.064116s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (146.2%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 11.25, top10 = 7.50, top15 = 5.00.
PHY-1001 : End incremental global routing;  0.132142s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (118.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 3008, tnet num: 930, tinst num: 581, tnode num: 3362, tedge num: 4692.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.239565s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.415822s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (105.2%)

OPT-1001 : End physical optimization;  0.424526s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (132.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 313 LUT to BLE ...
SYN-4008 : Packed 313 LUT and 63 SEQ to BLE.
SYN-4003 : Packing 28 remaining SEQ's ...
SYN-4005 : Packed 10 SEQ with LUT/SLICE
SYN-4006 : 246 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 331/510 primitive instances ...
PHY-3001 : End packing;  0.041550s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 359 instances
RUN-1001 : 141 mslices, 142 lslices, 50 pads, 18 brams, 1 dsps
RUN-1001 : There are total 879 nets
RUN-1001 : 772 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 357 instances, 283 slices, 18 macros(103 instances: 75 mslices 28 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 73933.6, Over = 11.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.8694e-05
PHY-3002 : Step(2000): len = 73823.5, overlap = 10.75
PHY-3002 : Step(2001): len = 73876.6, overlap = 10.75
PHY-3002 : Step(2002): len = 73897.6, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000157388
PHY-3002 : Step(2003): len = 73832.8, overlap = 12.75
PHY-3002 : Step(2004): len = 73832.8, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000314776
PHY-3002 : Step(2005): len = 73928.9, overlap = 12.5
PHY-3002 : Step(2006): len = 73950, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.143764s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (130.4%)

PHY-3001 : Trial Legalized: Len = 77887.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2007): len = 74629.4, overlap = 4.5
PHY-3002 : Step(2008): len = 74372.9, overlap = 4.75
PHY-3002 : Step(2009): len = 74179.4, overlap = 5
PHY-3002 : Step(2010): len = 73925.6, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000284575
PHY-3002 : Step(2011): len = 73973.4, overlap = 6
PHY-3002 : Step(2012): len = 73973.4, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000569151
PHY-3002 : Step(2013): len = 73941.1, overlap = 7
PHY-3002 : Step(2014): len = 73941.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007295s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (214.2%)

PHY-3001 : Legalized: Len = 76325.6, Over = 0
PHY-3001 : End spreading;  0.002695s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 76325.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 144928, over cnt = 17(0%), over = 26, worst = 2
PHY-1002 : len = 145120, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 145200, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 145248, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 145280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.062970s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (74.4%)

PHY-1001 : Congestion index: top1 = 20.63, top5 = 11.88, top10 = 7.50, top15 = 5.00.
PHY-1001 : End incremental global routing;  0.144532s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (108.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2800, tnet num: 877, tinst num: 357, tnode num: 3062, tedge num: 4442.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.313924s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (104.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.523436s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (104.5%)

OPT-1001 : End physical optimization;  0.531968s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (102.8%)

RUN-1003 : finish command "place" in  5.159967s wall, 7.687500s user + 2.343750s system = 10.031250s CPU (194.4%)

RUN-1004 : used memory is 579 MB, reserved memory is 589 MB, peak memory is 900 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      519   out of  19600    2.65%
#reg                       91   out of  19600    0.46%
#le                       537
  #lut only               446   out of    537   83.05%
  #reg only                18   out of    537    3.35%
  #lut&reg                 73   out of    537   13.59%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |537   |416    |103    |91     |18     |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 359 instances
RUN-1001 : 141 mslices, 142 lslices, 50 pads, 18 brams, 1 dsps
RUN-1001 : There are total 879 nets
RUN-1001 : 772 nets have 2 pins
RUN-1001 : 40 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 144928, over cnt = 17(0%), over = 26, worst = 2
PHY-1002 : len = 145120, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 145216, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 145280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.057795s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (324.4%)

PHY-1001 : Congestion index: top1 = 20.63, top5 = 11.88, top10 = 7.50, top15 = 5.00.
PHY-1001 : End global routing;  0.159723s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (185.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net DAC_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.126154s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 177336, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 2.850384s wall, 3.359375s user + 0.078125s system = 3.437500s CPU (120.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 177336, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.009091s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (343.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 177352, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 177352
PHY-1001 : End DR Iter 2; 0.007554s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (206.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net DAC_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.232354s wall, 4.640625s user + 0.187500s system = 4.828125s CPU (114.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.506514s wall, 5.046875s user + 0.203125s system = 5.250000s CPU (116.5%)

RUN-1004 : used memory is 581 MB, reserved memory is 591 MB, peak memory is 903 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      519   out of  19600    2.65%
#reg                       91   out of  19600    0.46%
#le                       537
  #lut only               446   out of    537   83.05%
  #reg only                18   out of    537    3.35%
  #lut&reg                 73   out of    537   13.59%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                   15   out of     16   93.75%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |537   |416    |103    |91     |18     |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       722   
    #2          2        29   
    #3          4        10   
    #4        5-10       29   
    #5        11-50      31   
    #6       51-100      1    
    #7       101-500     1    
  Average     2.18            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:011010110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 359
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 879, pip num: 8346
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1584 valid insts, and 22857 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:011010110000000000000000" in  3.854398s wall, 24.343750s user + 0.062500s system = 24.406250s CPU (633.2%)

RUN-1004 : used memory is 581 MB, reserved memory is 591 MB, peak memory is 903 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1352, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.348828s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (101.9%)

RUN-1004 : used memory is 639 MB, reserved memory is 647 MB, peak memory is 903 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  8.280262s wall, 0.921875s user + 0.390625s system = 1.312500s CPU (15.9%)

RUN-1004 : used memory is 669 MB, reserved memory is 680 MB, peak memory is 903 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.992947s wall, 2.406250s user + 0.421875s system = 2.828125s CPU (28.3%)

RUN-1004 : used memory is 618 MB, reserved memory is 629 MB, peak memory is 903 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1088/150 useful/useless nets, 610/14 useful/useless insts
SYN-1015 : Optimize round 1, 112 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              224
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |107    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1669/2 useful/useless nets, 1246/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 9240.28 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 9240.36 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 9240.42 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               769
  #lut4                   294
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      769   out of  19600    3.92%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |345    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.261682s wall, 1.328125s user + 0.046875s system = 1.375000s CPU (109.0%)

RUN-1004 : used memory is 618 MB, reserved memory is 628 MB, peak memory is 903 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 824 instances
RUN-1001 : 333 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1530 nets
RUN-1001 : 985 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 822 instances, 333 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 261129
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 822.
PHY-3001 : End clustering;  0.000036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2015): len = 150804, overlap = 6.75
PHY-3002 : Step(2016): len = 132184, overlap = 6.75
PHY-3002 : Step(2017): len = 86733.4, overlap = 6.75
PHY-3002 : Step(2018): len = 78533.2, overlap = 6.75
PHY-3002 : Step(2019): len = 60347, overlap = 2.25
PHY-3002 : Step(2020): len = 56718, overlap = 2.25
PHY-3002 : Step(2021): len = 44763.1, overlap = 7.6875
PHY-3002 : Step(2022): len = 41630.4, overlap = 11.4063
PHY-3002 : Step(2023): len = 37194.1, overlap = 18.5
PHY-3002 : Step(2024): len = 31174.2, overlap = 19.8438
PHY-3002 : Step(2025): len = 31239.7, overlap = 25.7813
PHY-3002 : Step(2026): len = 27581.8, overlap = 35.0938
PHY-3002 : Step(2027): len = 27292, overlap = 37.3125
PHY-3002 : Step(2028): len = 27499.9, overlap = 40.7188
PHY-3002 : Step(2029): len = 24102.9, overlap = 40.5938
PHY-3002 : Step(2030): len = 24272.2, overlap = 41.0313
PHY-3002 : Step(2031): len = 22346.1, overlap = 43.9375
PHY-3002 : Step(2032): len = 22056.7, overlap = 44.3125
PHY-3002 : Step(2033): len = 21924.6, overlap = 46.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.34921e-05
PHY-3002 : Step(2034): len = 21517.4, overlap = 46.5313
PHY-3002 : Step(2035): len = 21531.1, overlap = 44.2813
PHY-3002 : Step(2036): len = 21543.4, overlap = 44.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.69841e-05
PHY-3002 : Step(2037): len = 21371.1, overlap = 45.625
PHY-3002 : Step(2038): len = 21362.5, overlap = 43.2813
PHY-3002 : Step(2039): len = 21167.2, overlap = 43.625
PHY-3002 : Step(2040): len = 21110.7, overlap = 44.0313
PHY-3002 : Step(2041): len = 20997.7, overlap = 44.0313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000173968
PHY-3002 : Step(2042): len = 21080.4, overlap = 44.0313
PHY-3002 : Step(2043): len = 21078.1, overlap = 44.0313
PHY-3002 : Step(2044): len = 21072.2, overlap = 43.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000347937
PHY-3002 : Step(2045): len = 20982.9, overlap = 42.1563
PHY-3002 : Step(2046): len = 20982.9, overlap = 42.1563
PHY-3002 : Step(2047): len = 20954.6, overlap = 42.1563
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000695873
PHY-3002 : Step(2048): len = 20939.2, overlap = 42.0625
PHY-3002 : Step(2049): len = 20930.1, overlap = 42.0625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00139175
PHY-3002 : Step(2050): len = 20947.2, overlap = 41.5625
PHY-3002 : Step(2051): len = 20941.6, overlap = 41.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00278349
PHY-3002 : Step(2052): len = 20942.7, overlap = 41.1875
PHY-3002 : Step(2053): len = 20930.5, overlap = 40.4688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00556698
PHY-3002 : Step(2054): len = 20933.1, overlap = 40.4688
PHY-3002 : Step(2055): len = 20923.3, overlap = 40.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008992s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (173.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.25296e-06
PHY-3002 : Step(2056): len = 20902.3, overlap = 61.5625
PHY-3002 : Step(2057): len = 20926.6, overlap = 61.5313
PHY-3002 : Step(2058): len = 20809.7, overlap = 62.5625
PHY-3002 : Step(2059): len = 20993.1, overlap = 62.6563
PHY-3002 : Step(2060): len = 20681.8, overlap = 56.6875
PHY-3002 : Step(2061): len = 20797.1, overlap = 57.1563
PHY-3002 : Step(2062): len = 20469.1, overlap = 65.2188
PHY-3002 : Step(2063): len = 20559.2, overlap = 65.5938
PHY-3002 : Step(2064): len = 20442.5, overlap = 60.9063
PHY-3002 : Step(2065): len = 20636.1, overlap = 55.5313
PHY-3002 : Step(2066): len = 20302.8, overlap = 58.0938
PHY-3002 : Step(2067): len = 20240, overlap = 58.5313
PHY-3002 : Step(2068): len = 19786.6, overlap = 61.5938
PHY-3002 : Step(2069): len = 19823.6, overlap = 61.8438
PHY-3002 : Step(2070): len = 19352.4, overlap = 64.4375
PHY-3002 : Step(2071): len = 19283.1, overlap = 64.5
PHY-3002 : Step(2072): len = 19054, overlap = 63.5313
PHY-3002 : Step(2073): len = 19128.7, overlap = 64.0625
PHY-3002 : Step(2074): len = 18827.8, overlap = 64.7188
PHY-3002 : Step(2075): len = 18766.2, overlap = 64.7188
PHY-3002 : Step(2076): len = 18669.2, overlap = 65.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.45059e-05
PHY-3002 : Step(2077): len = 18913, overlap = 62.0313
PHY-3002 : Step(2078): len = 19020.8, overlap = 60.0938
PHY-3002 : Step(2079): len = 19172.1, overlap = 58.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.90118e-05
PHY-3002 : Step(2080): len = 19791.2, overlap = 55.5625
PHY-3002 : Step(2081): len = 19918.6, overlap = 55.3125
PHY-3002 : Step(2082): len = 20197.1, overlap = 45.4688
PHY-3002 : Step(2083): len = 20225.5, overlap = 35.875
PHY-3002 : Step(2084): len = 20238.2, overlap = 35.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.80237e-05
PHY-3002 : Step(2085): len = 20175.7, overlap = 29.0625
PHY-3002 : Step(2086): len = 20282.3, overlap = 29
PHY-3002 : Step(2087): len = 20361, overlap = 29
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.55973e-06
PHY-3002 : Step(2088): len = 20798.2, overlap = 78.1563
PHY-3002 : Step(2089): len = 20962.7, overlap = 78.4688
PHY-3002 : Step(2090): len = 21433, overlap = 66.8438
PHY-3002 : Step(2091): len = 21516.6, overlap = 65.75
PHY-3002 : Step(2092): len = 20679, overlap = 61.0938
PHY-3002 : Step(2093): len = 20776.2, overlap = 61.7188
PHY-3002 : Step(2094): len = 20864.8, overlap = 60.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91195e-05
PHY-3002 : Step(2095): len = 20754.2, overlap = 58.3438
PHY-3002 : Step(2096): len = 20955.3, overlap = 57.8438
PHY-3002 : Step(2097): len = 20955.3, overlap = 57.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.82389e-05
PHY-3002 : Step(2098): len = 21353.9, overlap = 54.0313
PHY-3002 : Step(2099): len = 21535.6, overlap = 49.375
PHY-3002 : Step(2100): len = 21757.2, overlap = 49.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.64778e-05
PHY-3002 : Step(2101): len = 21906.7, overlap = 48.8438
PHY-3002 : Step(2102): len = 21906.7, overlap = 48.8438
PHY-3002 : Step(2103): len = 21915.7, overlap = 47.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000151096
PHY-3002 : Step(2104): len = 22459, overlap = 46.75
PHY-3002 : Step(2105): len = 22554.2, overlap = 47.1875
PHY-3002 : Step(2106): len = 22881.9, overlap = 45.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000302192
PHY-3002 : Step(2107): len = 22917.6, overlap = 44.6563
PHY-3002 : Step(2108): len = 22923, overlap = 44.75
PHY-3002 : Step(2109): len = 23021.1, overlap = 39.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000526092
PHY-3002 : Step(2110): len = 23151, overlap = 40.375
PHY-3002 : Step(2111): len = 23183.5, overlap = 40.5625
PHY-3002 : Step(2112): len = 23240, overlap = 40.4688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000893385
PHY-3002 : Step(2113): len = 23278.1, overlap = 38.875
PHY-3002 : Step(2114): len = 23312.7, overlap = 37.9375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0014455
PHY-3002 : Step(2115): len = 23425.9, overlap = 38.2813
PHY-3002 : Step(2116): len = 23453.1, overlap = 38.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00233881
PHY-3002 : Step(2117): len = 23519.2, overlap = 37
PHY-3002 : Step(2118): len = 23570.4, overlap = 36.4063
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0037842
PHY-3002 : Step(2119): len = 23605.9, overlap = 36.3438
PHY-3002 : Step(2120): len = 23648.9, overlap = 36.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00612284
PHY-3002 : Step(2121): len = 23672.1, overlap = 36.3438
PHY-3002 : Step(2122): len = 23696.2, overlap = 36.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00990675
PHY-3002 : Step(2123): len = 23715, overlap = 36.25
PHY-3002 : Step(2124): len = 23715, overlap = 36.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 96.94 peak overflow 2.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 56496, over cnt = 72(0%), over = 126, worst = 5
PHY-1002 : len = 57792, over cnt = 34(0%), over = 55, worst = 4
PHY-1002 : len = 58408, over cnt = 11(0%), over = 16, worst = 2
PHY-1002 : len = 58488, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 58392, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.054016s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (231.4%)

PHY-1001 : Congestion index: top1 = 24.38, top5 = 10.63, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.127398s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (147.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4316, tnet num: 1000, tinst num: 822, tnode num: 4896, tedge num: 6862.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.267984s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (105.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.467875s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (113.5%)

OPT-1001 : End physical optimization;  0.478734s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (114.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 333 LUT to BLE ...
SYN-4008 : Packed 333 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 234 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 333/725 primitive instances ...
PHY-3001 : End packing;  0.044131s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 568 instances
RUN-1001 : 253 mslices, 254 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1432 nets
RUN-1001 : 887 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 566 instances, 507 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23488.4, Over = 37.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.22649e-05
PHY-3002 : Step(2125): len = 22449.5, overlap = 39
PHY-3002 : Step(2126): len = 22488.4, overlap = 39.75
PHY-3002 : Step(2127): len = 21886.6, overlap = 45
PHY-3002 : Step(2128): len = 21783.3, overlap = 44.75
PHY-3002 : Step(2129): len = 21375.6, overlap = 47.5
PHY-3002 : Step(2130): len = 21385.5, overlap = 47.75
PHY-3002 : Step(2131): len = 21408.4, overlap = 47.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.45298e-05
PHY-3002 : Step(2132): len = 22367, overlap = 42.75
PHY-3002 : Step(2133): len = 22567.3, overlap = 41.5
PHY-3002 : Step(2134): len = 22567.3, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012906
PHY-3002 : Step(2135): len = 23422.2, overlap = 39.5
PHY-3002 : Step(2136): len = 23593.9, overlap = 39.25
PHY-3002 : Step(2137): len = 23593.9, overlap = 39.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.070360s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (199.9%)

PHY-3001 : Trial Legalized: Len = 33047.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00403948
PHY-3002 : Step(2138): len = 30666.2, overlap = 1
PHY-3002 : Step(2139): len = 30209.6, overlap = 1.75
PHY-3002 : Step(2140): len = 29652.3, overlap = 2.5
PHY-3002 : Step(2141): len = 28836.6, overlap = 4.75
PHY-3002 : Step(2142): len = 28235.7, overlap = 5.75
PHY-3002 : Step(2143): len = 27945.5, overlap = 6
PHY-3002 : Step(2144): len = 27381.9, overlap = 7
PHY-3002 : Step(2145): len = 27232.8, overlap = 7.25
PHY-3002 : Step(2146): len = 26899.3, overlap = 7.75
PHY-3002 : Step(2147): len = 26733.9, overlap = 7
PHY-3002 : Step(2148): len = 26618.2, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006329s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (493.7%)

PHY-3001 : Legalized: Len = 28893, Over = 0
PHY-3001 : End spreading;  0.003642s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28893, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81528, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 81592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 81600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044266s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (247.1%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 13.13, top10 = 4.38, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.128586s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (145.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4029, tnet num: 902, tinst num: 566, tnode num: 4518, tedge num: 6527.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.285154s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.494879s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (110.5%)

OPT-1001 : End physical optimization;  0.504988s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (114.5%)

RUN-1003 : finish command "place" in  4.358483s wall, 6.843750s user + 1.593750s system = 8.437500s CPU (193.6%)

RUN-1004 : used memory is 618 MB, reserved memory is 628 MB, peak memory is 903 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       995
  #lut only               888   out of    995   89.25%
  #reg only                 0   out of    995    0.00%
  #lut&reg                107   out of    995   10.75%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |995   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 568 instances
RUN-1001 : 253 mslices, 254 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1432 nets
RUN-1001 : 887 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81528, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 81592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 81600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040323s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (310.0%)

PHY-1001 : Congestion index: top1 = 21.88, top5 = 13.13, top10 = 4.38, top15 = 1.25.
PHY-1001 : End global routing;  0.133385s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (164.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.248976s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 137456, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 0.782691s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (145.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 137168, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.027041s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 137096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 137096
PHY-1001 : End DR Iter 2; 0.008980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.336064s wall, 2.609375s user + 0.078125s system = 2.687500s CPU (115.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.591710s wall, 2.968750s user + 0.078125s system = 3.046875s CPU (117.6%)

RUN-1004 : used memory is 621 MB, reserved memory is 630 MB, peak memory is 955 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       995
  #lut only               888   out of    995   89.25%
  #reg only                 0   out of    995    0.00%
  #lut&reg                107   out of    995   10.75%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |995   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       837   
    #2          2       373   
    #3          3        63   
    #4          4        24   
    #5        5-10       43   
    #6        11-50      29   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.78            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 568
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1432, pip num: 8664
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1012 valid insts, and 27092 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.479801s wall, 14.843750s user + 0.046875s system = 14.890625s CPU (600.5%)

RUN-1004 : used memory is 623 MB, reserved memory is 631 MB, peak memory is 955 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.332426s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.7%)

RUN-1004 : used memory is 656 MB, reserved memory is 665 MB, peak memory is 955 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.476445s wall, 0.734375s user + 0.343750s system = 1.078125s CPU (14.4%)

RUN-1004 : used memory is 664 MB, reserved memory is 674 MB, peak memory is 955 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.189846s wall, 2.203125s user + 0.359375s system = 2.562500s CPU (27.9%)

RUN-1004 : used memory is 618 MB, reserved memory is 627 MB, peak memory is 955 MB
GUI-1001 : Download success!
