# Variables used in Makefile
# $@ - the target file
# $< - first input file
# $^ - all input files
# $? - all input files that have changed
# $* - matching part of the pattern
OBJECTS = main.o helper.o foo.o bar.o

# Rule to build the executable
main: $(OBJECTS)
    gcc -o $@ $^

# Rule to build each object file
%.o: %.c
    gcc -c $< -o $@

# Clean rule to remove the executable and object files
clean:
    rm main $(OBJECTS)