Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 96e6cb57ab35412ea160551b8e0cf13e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ncount_test_behav xil_defaultlib.ncount_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/abby_joseph1/Documents/GitHub/Lab10/systemverilogcode/ncount.sv:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(N=4)
Compiling module xil_defaultlib.ncount(N=4)
Compiling module xil_defaultlib.ncount_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot ncount_test_behav
