<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="reference"/>
<meta name="DC.Title" content="Create Source File"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="concept_bqj_lqr_b5"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<title>Create Source File</title>
</head>
<body id="concept_bqj_lqr_b5">


    <h1 class="title topictitle1">Create Source File</h1>

 <div class="body refbody">
     <div class="section">
  <p class="p">This dialog box lets you define a new design source file, such as a Verilog or VHDL file, to
                add to the current project. </p>

  <ul class="ul" id="concept_bqj_lqr_b5__ul_azt_c5r_b5">
   <li class="li"><span Class="uicontrol">File Type</span>: Specifies the file format, including VHDL (.vhd), Verilog
                    (.v), Verilog header (.vh), SystemVerilog (.sv), and memory file (.mem). </li>

   <li class="li"><span Class="uicontrol">File Name</span>: Specifies the name of the design source file. </li>

   <li class="li"><span Class="uicontrol">File Location</span>: Specifies the location for the new source file whether
                    in the local project directory or  in a location outside of the current
                    project.</li>

  </ul>

  <div class="p">When you click <span Class="uicontrol">OK</span>, a placeholder for the new file is added to the list
                of sources displayed in the Sources window. The source file is not created until you
                click <span Class="uicontrol">Finish</span> in the Add Sources wizard. <div Class="note_tip"><span class="tiptitle">Tip:</span> After you click <span Class="uicontrol">Finish</span>, the <a class="xref" href="define_module_dialog.html">Define Module</a> dialog
                    box opens to let you define the module for Verilog, SystemVerilog, and VHDL
                    files. You must manually create Verilog header and memory files. </div>
</div>

 </div>

  <div class="section"><h2 class="title sectiontitle">See Also</h2>
   
      <table cellpadding="4" cellspacing="0" summary="" id="concept_bqj_lqr_b5__simpletable_clj_v5r_b5" border="0" class="simpletable"><tr class="strow">
                    <td valign="top" class="stentry" width="4.761904761904762%"><img class="image" id="concept_bqj_lqr_b5__image_ifx_flv_c5" src="../../images/book_icon.png" alt="Icon"/></td>

                    <td valign="top" class="stentry" width="95.23809523809524%"><cite class="cite">Vivado<sup>®</sup> Design Suite User Guide: Embedded
                            Processor Hardware Design</cite> (UG898), <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug898-vivado-embedded-design.pdf;a=xMemoryMemFiles" target="_blank">Memory (MEM) Files</a></td>

                </tr>
</table>

  </div>

 </div>


</body>
</html>