/**************************************************************************//**
 * @file     eadc_reg.h
 * @brief    EADC register definition header file
 *
 * SPDX-License-Identifier: Apache-2.0
 * @copyright (C) 2020 Nuvoton Technology Corp. All rights reserved.
 *****************************************************************************/
#ifndef __EADC_REG_H__
#define __EADC_REG_H__

#if defined ( __CC_ARM   )
#pragma anon_unions
#endif

/** @addtogroup REGISTER Control Register
  @{
*/

/** @addtogroup EADC Enhanced Analog to Digital Converter(EADC)
    Memory Mapped Structure for EADC Controller
  @{
*/

typedef struct
{


/**
 * @var EADC_T::DAT0
 * Offset: 0x00  ADC Data Register 0 for Sample Module 0
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Result
 * |        |          |This field contains 12 bits conversion result.
 * |        |          |When DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT[11:0] and zero will be filled in RESULT[15:12].
 * |        |          |When DMOF (EADC_CTL[9]) set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT[11:0] and signed bits to will be filled in RESULT[15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |If converted data in RESULT[11:0] has not been read before new conversion result is loaded to this register, OV is set to 1.
 * |        |          |0 = Data in RESULT[11:0] is recent conversion result.
 * |        |          |1 = Data in RESULT[11:0] is overwrite.
 * |        |          |Note: It is cleared by hardware after EADC_DAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DAT register is read.
 * |        |          |0 = Data in RESULT[11:0] bits is not valid.
 * |        |          |1 = Data in RESULT[11:0] bits is valid.
 * @var EADC_T::DAT1
 * Offset: 0x04  ADC Data Register 1 for Sample Module 1
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Result
 * |        |          |This field contains 12 bits conversion result.
 * |        |          |When DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT[11:0] and zero will be filled in RESULT[15:12].
 * |        |          |When DMOF (EADC_CTL[9]) set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT[11:0] and signed bits to will be filled in RESULT[15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |If converted data in RESULT[11:0] has not been read before new conversion result is loaded to this register, OV is set to 1.
 * |        |          |0 = Data in RESULT[11:0] is recent conversion result.
 * |        |          |1 = Data in RESULT[11:0] is overwrite.
 * |        |          |Note: It is cleared by hardware after EADC_DAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DAT register is read.
 * |        |          |0 = Data in RESULT[11:0] bits is not valid.
 * |        |          |1 = Data in RESULT[11:0] bits is valid.
 * @var EADC_T::DAT2
 * Offset: 0x08  ADC Data Register 2 for Sample Module 2
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Result
 * |        |          |This field contains 12 bits conversion result.
 * |        |          |When DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT[11:0] and zero will be filled in RESULT[15:12].
 * |        |          |When DMOF (EADC_CTL[9]) set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT[11:0] and signed bits to will be filled in RESULT[15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |If converted data in RESULT[11:0] has not been read before new conversion result is loaded to this register, OV is set to 1.
 * |        |          |0 = Data in RESULT[11:0] is recent conversion result.
 * |        |          |1 = Data in RESULT[11:0] is overwrite.
 * |        |          |Note: It is cleared by hardware after EADC_DAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DAT register is read.
 * |        |          |0 = Data in RESULT[11:0] bits is not valid.
 * |        |          |1 = Data in RESULT[11:0] bits is valid.
 * @var EADC_T::DAT3
 * Offset: 0x0C  ADC Data Register 3 for Sample Module 3
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Result
 * |        |          |This field contains 12 bits conversion result.
 * |        |          |When DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT[11:0] and zero will be filled in RESULT[15:12].
 * |        |          |When DMOF (EADC_CTL[9]) set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT[11:0] and signed bits to will be filled in RESULT[15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |If converted data in RESULT[11:0] has not been read before new conversion result is loaded to this register, OV is set to 1.
 * |        |          |0 = Data in RESULT[11:0] is recent conversion result.
 * |        |          |1 = Data in RESULT[11:0] is overwrite.
 * |        |          |Note: It is cleared by hardware after EADC_DAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DAT register is read.
 * |        |          |0 = Data in RESULT[11:0] bits is not valid.
 * |        |          |1 = Data in RESULT[11:0] bits is valid.
 * @var EADC_T::DAT4
 * Offset: 0x10  ADC Data Register 4 for Sample Module 4
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Result
 * |        |          |This field contains 12 bits conversion result.
 * |        |          |When DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT[11:0] and zero will be filled in RESULT[15:12].
 * |        |          |When DMOF (EADC_CTL[9]) set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT[11:0] and signed bits to will be filled in RESULT[15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |If converted data in RESULT[11:0] has not been read before new conversion result is loaded to this register, OV is set to 1.
 * |        |          |0 = Data in RESULT[11:0] is recent conversion result.
 * |        |          |1 = Data in RESULT[11:0] is overwrite.
 * |        |          |Note: It is cleared by hardware after EADC_DAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DAT register is read.
 * |        |          |0 = Data in RESULT[11:0] bits is not valid.
 * |        |          |1 = Data in RESULT[11:0] bits is valid.
 * @var EADC_T::DAT5
 * Offset: 0x14  ADC Data Register 5 for Sample Module 5
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Result
 * |        |          |This field contains 12 bits conversion result.
 * |        |          |When DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT[11:0] and zero will be filled in RESULT[15:12].
 * |        |          |When DMOF (EADC_CTL[9]) set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT[11:0] and signed bits to will be filled in RESULT[15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |If converted data in RESULT[11:0] has not been read before new conversion result is loaded to this register, OV is set to 1.
 * |        |          |0 = Data in RESULT[11:0] is recent conversion result.
 * |        |          |1 = Data in RESULT[11:0] is overwrite.
 * |        |          |Note: It is cleared by hardware after EADC_DAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DAT register is read.
 * |        |          |0 = Data in RESULT[11:0] bits is not valid.
 * |        |          |1 = Data in RESULT[11:0] bits is valid.
 * @var EADC_T::DAT6
 * Offset: 0x18  ADC Data Register 6 for Sample Module 6
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Result
 * |        |          |This field contains 12 bits conversion result.
 * |        |          |When DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT[11:0] and zero will be filled in RESULT[15:12].
 * |        |          |When DMOF (EADC_CTL[9]) set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT[11:0] and signed bits to will be filled in RESULT[15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |If converted data in RESULT[11:0] has not been read before new conversion result is loaded to this register, OV is set to 1.
 * |        |          |0 = Data in RESULT[11:0] is recent conversion result.
 * |        |          |1 = Data in RESULT[11:0] is overwrite.
 * |        |          |Note: It is cleared by hardware after EADC_DAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DAT register is read.
 * |        |          |0 = Data in RESULT[11:0] bits is not valid.
 * |        |          |1 = Data in RESULT[11:0] bits is valid.
 * @var EADC_T::DAT7
 * Offset: 0x1C  ADC Data Register 7 for Sample Module 7
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Result
 * |        |          |This field contains 12 bits conversion result.
 * |        |          |When DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT[11:0] and zero will be filled in RESULT[15:12].
 * |        |          |When DMOF (EADC_CTL[9]) set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT[11:0] and signed bits to will be filled in RESULT[15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |If converted data in RESULT[11:0] has not been read before new conversion result is loaded to this register, OV is set to 1.
 * |        |          |0 = Data in RESULT[11:0] is recent conversion result.
 * |        |          |1 = Data in RESULT[11:0] is overwrite.
 * |        |          |Note: It is cleared by hardware after EADC_DAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DAT register is read.
 * |        |          |0 = Data in RESULT[11:0] bits is not valid.
 * |        |          |1 = Data in RESULT[11:0] bits is valid.
 * @var EADC_T::DAT8
 * Offset: 0x20  ADC Data Register 8 for Sample Module 8
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Result
 * |        |          |This field contains 12 bits conversion result.
 * |        |          |When DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT[11:0] and zero will be filled in RESULT[15:12].
 * |        |          |When DMOF (EADC_CTL[9]) set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT[11:0] and signed bits to will be filled in RESULT[15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |If converted data in RESULT[11:0] has not been read before new conversion result is loaded to this register, OV is set to 1.
 * |        |          |0 = Data in RESULT[11:0] is recent conversion result.
 * |        |          |1 = Data in RESULT[11:0] is overwrite.
 * |        |          |Note: It is cleared by hardware after EADC_DAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DAT register is read.
 * |        |          |0 = Data in RESULT[11:0] bits is not valid.
 * |        |          |1 = Data in RESULT[11:0] bits is valid.
 * @var EADC_T::CURDAT
 * Offset: 0x4C  ADC PDMA Current Transfer Data Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[17:0]  |CURDAT    |ADC PDMA Current Transfer Data (Read Only)
 * |        |          |This register is a shadow register of EADC_DATn (n=0~8) for PDMA support.
 * @var EADC_T::CTL
 * Offset: 0x50  ADC Control Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[0]     |ADCEN     |ADC Converter Enable Bit
 * |        |          |0 = EADC Disabled.
 * |        |          |1 = EADC Enabled.
 * |        |          |Note: Before starting ADC conversion function, this bit should be set to 1
 * |        |          |Clear it to 0 to disable ADC converter analog circuit power consumption.
 * |[1]     |ADCRST    |ADC Converter Control Circuits Reset
 * |        |          |0 = No effect.
 * |        |          |1 = Cause ADC control circuits reset to initial state, but not change the ADC registers value.
 * |        |          |Note: ADCRST bit remains 1 during ADC reset, when ADC reset end, the ADCRST bit is automatically cleared to 0.
 * |[2]     |ADCIEN0   |Specific Sample Module ADC ADINT0 Interrupt Enable Bit
 * |        |          |The ADC converter generates a conversion end ADIF0 (EADC_STATUS2[0]) upon the end of specific sample module ADC conversion
 * |        |          |If ADCIEN0 bit is set then conversion end interrupt request ADINT0 is generated.
 * |        |          |0 = Specific sample module ADC ADINT0 interrupt function Disabled.
 * |        |          |1 = Specific sample module ADC ADINT0 interrupt function Enabled.
 * |[3]     |ADCIEN1   |Specific Sample Module ADC ADINT1 Interrupt Enable Bit
 * |        |          |The ADC converter generates a conversion end ADIF1 (EADC_STATUS2[1]) upon the end of specific sample module ADC conversion
 * |        |          |If ADCIEN1 bit is set then conversion end interrupt request ADINT1 is generated.
 * |        |          |0 = Specific sample module ADC ADINT1 interrupt function Disabled.
 * |        |          |1 = Specific sample module ADC ADINT1 interrupt function Enabled.
 * |[4]     |ADCIEN2   |Specific Sample Module ADC ADINT2 Interrupt Enable Bit
 * |        |          |The ADC converter generates a conversion end ADIF2 (EADC_STATUS2[2]) upon the end of specific sample module ADC conversion
 * |        |          |If ADCIEN2 bit is set then conversion end interrupt request ADINT2 is generated.
 * |        |          |0 = Specific sample module ADC ADINT2 interrupt function Disabled.
 * |        |          |1 = Specific sample module ADC ADINT2 interrupt function Enabled.
 * |[5]     |ADCIEN3   |Specific Sample Module ADC ADINT3 Interrupt Enable Bit
 * |        |          |The ADC converter generates a conversion end ADIF3 (EADC_STATUS2[3]) upon the end of specific sample module ADC conversion
 * |        |          |If ADCIEN3 bit is set then conversion end interrupt request ADINT3 is generated.
 * |        |          |0 = Specific sample module ADC ADINT3 interrupt function Disabled.
 * |        |          |1 = Specific sample module ADC ADINT3 interrupt function Enabled.
 * |[7:6]   |RES       |Resolution (Read Only)
 * |        |          |11 = 12-bit ADC result will be put at RESULT (EADC_DATn[11:0]).
 * |[8]     |DIFFEN    |Differential Analog Input Mode Enable Bit
 * |        |          |0 = Single-end analog input mode.
 * |        |          |1 = Differential analog input mode.
 * |[9]     |DMOF      |ADC Differential Input Mode Output Format
 * |        |          |0 = ADC conversion result will be filled in RESULT (EADC_DATn[15:0], where n= 0 ~ 8) with unsigned format.
 * |        |          |1 = ADC conversion result will be filled in RESULT (EADC_DATn[15:0], where n= 0 ~ 8) with 2'complement format.
 * |[11:10] |VREFSEL   |Internal Voltage Reference Select Bit
 * |        |          |ADC have internal voltage reference, user can control this bit to select reference voltage for ADC
 * |        |          |00 = 1.6V.
 * |        |          |01 = 2.0V.
 * |        |          |10 = 2.5V (AVDD33 >= 2.8V).
 * |        |          |11 = 3.0V (AVDD33 >= 3.3V).
 * |[12]    |SPEED     |Speed Mode Select Bit
 * |        |          |Control signal for ADC conversion speed
 * |        |          |0 = Low speed mode.
 * |        |          |1 = High speed mode.
 * @var EADC_T::SWTRG
 * Offset: 0x54  ADC Sample Module Software Start Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[8:0]   |SWTRG     |ADC Sample Module 0~8 Software Force to Start ADC Conversion
 * |        |          |0 = No effect.
 * |        |          |1 = Cause an ADC conversion when the priority is given to sample module.
 * |        |          |Note: After writing this register to start ADC conversion, the EADC_PENDSTS register will show which sample module will conversion
 * |        |          |If user want to disable the conversion of the sample module, user can write EADC_PENDSTS register to clear it.
 * @var EADC_T::PENDSTS
 * Offset: 0x58  ADC Start of Conversion Pending Flag Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[8:0]   |STPF      |ADC Sample Module 0~8 Start of Conversion Pending Flag
 * |        |          |Read Operation:
 * |        |          |0 = There is no pending conversion for sample module.
 * |        |          |1 = Sample module ADC start of conversion is pending.
 * |        |          |Write Operation:
 * |        |          |1 = Clear pending flag & cancel the conversion for sample module.
 * |        |          |Note: This bit remains 1 during pending state
 * |        |          |When the respective ADC conversion is ended, the STPFn (n=0~8) bit is automatically cleared to 0
 * @var EADC_T::OVSTS
 * Offset: 0x5C  ADC Sample Module Start of Conversion Overrun Flag Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[8:0]   |SPOVF     |ADC SAMPLE0~8 Overrun Flag
 * |        |          |0 = No sample module event overrun.
 * |        |          |1 = Indicates a new sample module event is generated while an old one event is pending.
 * |        |          |Note: This bit is cleared by writing 1 to it.
 * @var EADC_T::SCTL0
 * Offset: 0x80  ADC Sample Module 0 Control Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[3:0]   |CHSEL     |ADC Sample Module Channel Selection
 * |        |          |00H = EADC_CH0.
 * |        |          |01H = EADC_CH1.
 * |        |          |02H = EADC_CH2.
 * |        |          |03H = EADC_CH3.
 * |        |          |04H = EADC_CH4.
 * |        |          |05H = EADC_CH5.
 * |        |          |06H = EADC_CH6.
 * |        |          |07H = EADC_CH7.
 * |        |          |08H = VBAT/4.
 * |[4]     |EXTREN    |ADC External Trigger Rising Edge Enable Bit
 * |        |          |0 = Rising edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Rising edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[5]     |EXTFEN    |ADC External Trigger Falling Edge Enable Bit
 * |        |          |0 = Falling edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Falling edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[7:6]   |TRGDLYDIV |ADC Sample Module Start of Conversion Trigger Delay Clock Divider Selection
 * |        |          |Trigger delay clock frequency:
 * |        |          |00 = ADC_CLK/1.
 * |        |          |01 = ADC_CLK/2.
 * |        |          |10 = ADC_CLK/4.
 * |        |          |11 = ADC_CLK/16.
 * |[15:8]  |TRGDLYCNT |ADC Sample Module Start of Conversion Trigger Delay Time
 * |        |          |Trigger delay time = TRGDLYCNT x ADC_CLK period x n (n=1,2,4,16 from TRGDLYDIV setting).
 * |        |          |Note: If TRGDLYCNT is set to 1, trigger delay time is actually the same as TRGDLYCNT is set to 2 for hardware operation.
 * |[21:16] |TRGSEL    |ADC Sample Module Start of Conversion Trigger Source Selection
 * |        |          |0H = Disable trigger.
 * |        |          |1H = External trigger from EADC0_ST pin input.
 * |        |          |2H = ADC ADINT0 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |3H = ADC ADINT1 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |4H = Timer0 overflow pulse trigger.
 * |        |          |5H = Timer1 overflow pulse trigger.
 * |        |          |6H = Timer2 overflow pulse trigger.
 * |        |          |7H = Timer3 overflow pulse trigger.
 * |        |          |8H = Timer4 overflow pulse trigger.
 * |        |          |9H = Timer5 overflow pulse trigger.
 * |        |          |AH = Timer6 overflow pulse trigger.
 * |        |          |BH = Timer7 overflow pulse trigger.
 * |        |          |CH = Timer8 overflow pulse trigger.
 * |        |          |DH = Timer9 overflow pulse trigger.
 * |        |          |EH = Timer10 overflow pulse trigger.
 * |        |          |FH = Timer11 overflow pulse trigger.
 * |        |          |10H = EPWM0TG0.
 * |        |          |11H = EPWM0TG1.
 * |        |          |12H = EPWM0TG2.
 * |        |          |13H = EPWM0TG3.
 * |        |          |14H = EPWM0TG4.
 * |        |          |15H = EPWM0TG5.
 * |        |          |16H = EPWM1TG0.
 * |        |          |17H = EPWM1TG1.
 * |        |          |18H = EPWM1TG2.
 * |        |          |19H = EPWM1TG3.
 * |        |          |1AH = EPWM1TG4.
 * |        |          |1BH = EPWM1TG5.
 * |        |          |1CH = EPWM2TG0.
 * |        |          |1DH = EPWM2TG1.
 * |        |          |1EH = EPWM2TG2.
 * |        |          |1FH = EPWM2TG3.
 * |        |          |20H = EPWM2TG4.
 * |        |          |21H = EPWM2TG5.
 * |        |          |other = Reserved.
 * |[22]    |INTPOS    |Interrupt Flag Position Select
 * |        |          |0 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC end of conversion.
 * |        |          |1 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC start of conversion.
 * |[23]    |DBMEN     |Double Buffer Mode Enable Bit
 * |        |          |0 = Sample has one sample result register (default).
 * |        |          |1 = Sample has two sample result registers.
 * @var EADC_T::SCTL1
 * Offset: 0x84  ADC Sample Module 1 Control Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[3:0]   |CHSEL     |ADC Sample Module Channel Selection
 * |        |          |00H = EADC_CH0.
 * |        |          |01H = EADC_CH1.
 * |        |          |02H = EADC_CH2.
 * |        |          |03H = EADC_CH3.
 * |        |          |04H = EADC_CH4.
 * |        |          |05H = EADC_CH5.
 * |        |          |06H = EADC_CH6.
 * |        |          |07H = EADC_CH7.
 * |        |          |08H = VBAT/4.
 * |[4]     |EXTREN    |ADC External Trigger Rising Edge Enable Bit
 * |        |          |0 = Rising edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Rising edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[5]     |EXTFEN    |ADC External Trigger Falling Edge Enable Bit
 * |        |          |0 = Falling edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Falling edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[7:6]   |TRGDLYDIV |ADC Sample Module Start of Conversion Trigger Delay Clock Divider Selection
 * |        |          |Trigger delay clock frequency:
 * |        |          |00 = ADC_CLK/1.
 * |        |          |01 = ADC_CLK/2.
 * |        |          |10 = ADC_CLK/4.
 * |        |          |11 = ADC_CLK/16.
 * |[15:8]  |TRGDLYCNT |ADC Sample Module Start of Conversion Trigger Delay Time
 * |        |          |Trigger delay time = TRGDLYCNT x ADC_CLK period x n (n=1,2,4,16 from TRGDLYDIV setting).
 * |        |          |Note: If TRGDLYCNT is set to 1, trigger delay time is actually the same as TRGDLYCNT is set to 2 for hardware operation.
 * |[21:16] |TRGSEL    |ADC Sample Module Start of Conversion Trigger Source Selection
 * |        |          |0H = Disable trigger.
 * |        |          |1H = External trigger from EADC0_ST pin input.
 * |        |          |2H = ADC ADINT0 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |3H = ADC ADINT1 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |4H = Timer0 overflow pulse trigger.
 * |        |          |5H = Timer1 overflow pulse trigger.
 * |        |          |6H = Timer2 overflow pulse trigger.
 * |        |          |7H = Timer3 overflow pulse trigger.
 * |        |          |8H = Timer4 overflow pulse trigger.
 * |        |          |9H = Timer5 overflow pulse trigger.
 * |        |          |AH = Timer6 overflow pulse trigger.
 * |        |          |BH = Timer7 overflow pulse trigger.
 * |        |          |CH = Timer8 overflow pulse trigger.
 * |        |          |DH = Timer9 overflow pulse trigger.
 * |        |          |EH = Timer10 overflow pulse trigger.
 * |        |          |FH = Timer11 overflow pulse trigger.
 * |        |          |10H = EPWM0TG0.
 * |        |          |11H = EPWM0TG1.
 * |        |          |12H = EPWM0TG2.
 * |        |          |13H = EPWM0TG3.
 * |        |          |14H = EPWM0TG4.
 * |        |          |15H = EPWM0TG5.
 * |        |          |16H = EPWM1TG0.
 * |        |          |17H = EPWM1TG1.
 * |        |          |18H = EPWM1TG2.
 * |        |          |19H = EPWM1TG3.
 * |        |          |1AH = EPWM1TG4.
 * |        |          |1BH = EPWM1TG5.
 * |        |          |1CH = EPWM2TG0.
 * |        |          |1DH = EPWM2TG1.
 * |        |          |1EH = EPWM2TG2.
 * |        |          |1FH = EPWM2TG3.
 * |        |          |20H = EPWM2TG4.
 * |        |          |21H = EPWM2TG5.
 * |        |          |other = Reserved.
 * |[22]    |INTPOS    |Interrupt Flag Position Select
 * |        |          |0 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC end of conversion.
 * |        |          |1 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC start of conversion.
 * |[23]    |DBMEN     |Double Buffer Mode Enable Bit
 * |        |          |0 = Sample has one sample result register (default).
 * |        |          |1 = Sample has two sample result registers.
 * @var EADC_T::SCTL2
 * Offset: 0x88  ADC Sample Module 2 Control Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[3:0]   |CHSEL     |ADC Sample Module Channel Selection
 * |        |          |00H = EADC_CH0.
 * |        |          |01H = EADC_CH1.
 * |        |          |02H = EADC_CH2.
 * |        |          |03H = EADC_CH3.
 * |        |          |04H = EADC_CH4.
 * |        |          |05H = EADC_CH5.
 * |        |          |06H = EADC_CH6.
 * |        |          |07H = EADC_CH7.
 * |        |          |08H = VBAT/4.
 * |[4]     |EXTREN    |ADC External Trigger Rising Edge Enable Bit
 * |        |          |0 = Rising edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Rising edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[5]     |EXTFEN    |ADC External Trigger Falling Edge Enable Bit
 * |        |          |0 = Falling edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Falling edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[7:6]   |TRGDLYDIV |ADC Sample Module Start of Conversion Trigger Delay Clock Divider Selection
 * |        |          |Trigger delay clock frequency:
 * |        |          |00 = ADC_CLK/1.
 * |        |          |01 = ADC_CLK/2.
 * |        |          |10 = ADC_CLK/4.
 * |        |          |11 = ADC_CLK/16.
 * |[15:8]  |TRGDLYCNT |ADC Sample Module Start of Conversion Trigger Delay Time
 * |        |          |Trigger delay time = TRGDLYCNT x ADC_CLK period x n (n=1,2,4,16 from TRGDLYDIV setting).
 * |        |          |Note: If TRGDLYCNT is set to 1, trigger delay time is actually the same as TRGDLYCNT is set to 2 for hardware operation.
 * |[21:16] |TRGSEL    |ADC Sample Module Start of Conversion Trigger Source Selection
 * |        |          |0H = Disable trigger.
 * |        |          |1H = External trigger from EADC0_ST pin input.
 * |        |          |2H = ADC ADINT0 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |3H = ADC ADINT1 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |4H = Timer0 overflow pulse trigger.
 * |        |          |5H = Timer1 overflow pulse trigger.
 * |        |          |6H = Timer2 overflow pulse trigger.
 * |        |          |7H = Timer3 overflow pulse trigger.
 * |        |          |8H = Timer4 overflow pulse trigger.
 * |        |          |9H = Timer5 overflow pulse trigger.
 * |        |          |AH = Timer6 overflow pulse trigger.
 * |        |          |BH = Timer7 overflow pulse trigger.
 * |        |          |CH = Timer8 overflow pulse trigger.
 * |        |          |DH = Timer9 overflow pulse trigger.
 * |        |          |EH = Timer10 overflow pulse trigger.
 * |        |          |FH = Timer11 overflow pulse trigger.
 * |        |          |10H = EPWM0TG0.
 * |        |          |11H = EPWM0TG1.
 * |        |          |12H = EPWM0TG2.
 * |        |          |13H = EPWM0TG3.
 * |        |          |14H = EPWM0TG4.
 * |        |          |15H = EPWM0TG5.
 * |        |          |16H = EPWM1TG0.
 * |        |          |17H = EPWM1TG1.
 * |        |          |18H = EPWM1TG2.
 * |        |          |19H = EPWM1TG3.
 * |        |          |1AH = EPWM1TG4.
 * |        |          |1BH = EPWM1TG5.
 * |        |          |1CH = EPWM2TG0.
 * |        |          |1DH = EPWM2TG1.
 * |        |          |1EH = EPWM2TG2.
 * |        |          |1FH = EPWM2TG3.
 * |        |          |20H = EPWM2TG4.
 * |        |          |21H = EPWM2TG5.
 * |        |          |other = Reserved.
 * |[22]    |INTPOS    |Interrupt Flag Position Select
 * |        |          |0 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC end of conversion.
 * |        |          |1 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC start of conversion.
 * |[23]    |DBMEN     |Double Buffer Mode Enable Bit
 * |        |          |0 = Sample has one sample result register (default).
 * |        |          |1 = Sample has two sample result registers.
 * @var EADC_T::SCTL3
 * Offset: 0x8C  ADC Sample Module 3 Control Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[3:0]   |CHSEL     |ADC Sample Module Channel Selection
 * |        |          |00H = EADC_CH0.
 * |        |          |01H = EADC_CH1.
 * |        |          |02H = EADC_CH2.
 * |        |          |03H = EADC_CH3.
 * |        |          |04H = EADC_CH4.
 * |        |          |05H = EADC_CH5.
 * |        |          |06H = EADC_CH6.
 * |        |          |07H = EADC_CH7.
 * |        |          |08H = VBAT/4.
 * |[4]     |EXTREN    |ADC External Trigger Rising Edge Enable Bit
 * |        |          |0 = Rising edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Rising edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[5]     |EXTFEN    |ADC External Trigger Falling Edge Enable Bit
 * |        |          |0 = Falling edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Falling edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[7:6]   |TRGDLYDIV |ADC Sample Module Start of Conversion Trigger Delay Clock Divider Selection
 * |        |          |Trigger delay clock frequency:
 * |        |          |00 = ADC_CLK/1.
 * |        |          |01 = ADC_CLK/2.
 * |        |          |10 = ADC_CLK/4.
 * |        |          |11 = ADC_CLK/16.
 * |[15:8]  |TRGDLYCNT |ADC Sample Module Start of Conversion Trigger Delay Time
 * |        |          |Trigger delay time = TRGDLYCNT x ADC_CLK period x n (n=1,2,4,16 from TRGDLYDIV setting).
 * |        |          |Note: If TRGDLYCNT is set to 1, trigger delay time is actually the same as TRGDLYCNT is set to 2 for hardware operation.
 * |[21:16] |TRGSEL    |ADC Sample Module Start of Conversion Trigger Source Selection
 * |        |          |0H = Disable trigger.
 * |        |          |1H = External trigger from EADC0_ST pin input.
 * |        |          |2H = ADC ADINT0 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |3H = ADC ADINT1 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |4H = Timer0 overflow pulse trigger.
 * |        |          |5H = Timer1 overflow pulse trigger.
 * |        |          |6H = Timer2 overflow pulse trigger.
 * |        |          |7H = Timer3 overflow pulse trigger.
 * |        |          |8H = Timer4 overflow pulse trigger.
 * |        |          |9H = Timer5 overflow pulse trigger.
 * |        |          |AH = Timer6 overflow pulse trigger.
 * |        |          |BH = Timer7 overflow pulse trigger.
 * |        |          |CH = Timer8 overflow pulse trigger.
 * |        |          |DH = Timer9 overflow pulse trigger.
 * |        |          |EH = Timer10 overflow pulse trigger.
 * |        |          |FH = Timer11 overflow pulse trigger.
 * |        |          |10H = EPWM0TG0.
 * |        |          |11H = EPWM0TG1.
 * |        |          |12H = EPWM0TG2.
 * |        |          |13H = EPWM0TG3.
 * |        |          |14H = EPWM0TG4.
 * |        |          |15H = EPWM0TG5.
 * |        |          |16H = EPWM1TG0.
 * |        |          |17H = EPWM1TG1.
 * |        |          |18H = EPWM1TG2.
 * |        |          |19H = EPWM1TG3.
 * |        |          |1AH = EPWM1TG4.
 * |        |          |1BH = EPWM1TG5.
 * |        |          |1CH = EPWM2TG0.
 * |        |          |1DH = EPWM2TG1.
 * |        |          |1EH = EPWM2TG2.
 * |        |          |1FH = EPWM2TG3.
 * |        |          |20H = EPWM2TG4.
 * |        |          |21H = EPWM2TG5.
 * |        |          |other = Reserved.
 * |[22]    |INTPOS    |Interrupt Flag Position Select
 * |        |          |0 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC end of conversion.
 * |        |          |1 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC start of conversion.
 * |[23]    |DBMEN     |Double Buffer Mode Enable Bit
 * |        |          |0 = Sample has one sample result register (default).
 * |        |          |1 = Sample has two sample result registers.
 * @var EADC_T::SCTL4
 * Offset: 0x90  ADC Sample Module 4 Control Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[3:0]   |CHSEL     |ADC Sample Module Channel Selection
 * |        |          |00H = EADC_CH0.
 * |        |          |01H = EADC_CH1.
 * |        |          |02H = EADC_CH2.
 * |        |          |03H = EADC_CH3.
 * |        |          |04H = EADC_CH4.
 * |        |          |05H = EADC_CH5.
 * |        |          |06H = EADC_CH6.
 * |        |          |07H = EADC_CH7.
 * |        |          |08H = VBAT/4. 
 * |[4]     |EXTREN    |ADC External Trigger Rising Edge Enable Bit
 * |        |          |0 = Rising edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Rising edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[5]     |EXTFEN    |ADC External Trigger Falling Edge Enable Bit
 * |        |          |0 = Falling edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Falling edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[7:6]   |TRGDLYDIV |ADC Sample Module Start of Conversion Trigger Delay Clock Divider Selection
 * |        |          |Trigger delay clock frequency:
 * |        |          |00 = ADC_CLK/1.
 * |        |          |01 = ADC_CLK/2.
 * |        |          |10 = ADC_CLK/4.
 * |        |          |11 = ADC_CLK/16.
 * |[15:8]  |TRGDLYCNT |ADC Sample Module Start of Conversion Trigger Delay Time
 * |        |          |Trigger delay time = TRGDLYCNT x ADC_CLK period x n (n=1,2,4,16 from TRGDLYDIV setting).
 * |        |          |Note: If TRGDLYCNT is set to 1, trigger delay time is actually the same as TRGDLYCNT is set to 2 for hardware operation.
 * |[21:16] |TRGSEL    |ADC Sample Module Start of Conversion Trigger Source Selection
 * |        |          |0H = Disable trigger.
 * |        |          |1H = External trigger from EADC0_ST pin input.
 * |        |          |2H = ADC ADINT0 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |3H = ADC ADINT1 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |4H = Timer0 overflow pulse trigger.
 * |        |          |5H = Timer1 overflow pulse trigger.
 * |        |          |6H = Timer2 overflow pulse trigger.
 * |        |          |7H = Timer3 overflow pulse trigger.
 * |        |          |8H = Timer4 overflow pulse trigger.
 * |        |          |9H = Timer5 overflow pulse trigger.
 * |        |          |AH = Timer6 overflow pulse trigger.
 * |        |          |BH = Timer7 overflow pulse trigger.
 * |        |          |CH = Timer8 overflow pulse trigger.
 * |        |          |DH = Timer9 overflow pulse trigger.
 * |        |          |EH = Timer10 overflow pulse trigger.
 * |        |          |FH = Timer11 overflow pulse trigger.
 * |        |          |10H = EPWM0TG0.
 * |        |          |11H = EPWM0TG1.
 * |        |          |12H = EPWM0TG2.
 * |        |          |13H = EPWM0TG3.
 * |        |          |14H = EPWM0TG4.
 * |        |          |15H = EPWM0TG5.
 * |        |          |16H = EPWM1TG0.
 * |        |          |17H = EPWM1TG1.
 * |        |          |18H = EPWM1TG2.
 * |        |          |19H = EPWM1TG3.
 * |        |          |1AH = EPWM1TG4.
 * |        |          |1BH = EPWM1TG5.
 * |        |          |1CH = EPWM2TG0.
 * |        |          |1DH = EPWM2TG1.
 * |        |          |1EH = EPWM2TG2.
 * |        |          |1FH = EPWM2TG3.
 * |        |          |20H = EPWM2TG4.
 * |        |          |21H = EPWM2TG5.
 * |        |          |other = Reserved.
 * |[22]    |INTPOS    |Interrupt Flag Position Select
 * |        |          |0 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC end of conversion.
 * |        |          |1 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC start of conversion.
 * @var EADC_T::SCTL5
 * Offset: 0x94  ADC Sample Module 5 Control Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[3:0]   |CHSEL     |ADC Sample Module Channel Selection
 * |        |          |00H = EADC_CH0.
 * |        |          |01H = EADC_CH1.
 * |        |          |02H = EADC_CH2.
 * |        |          |03H = EADC_CH3.
 * |        |          |04H = EADC_CH4.
 * |        |          |05H = EADC_CH5.
 * |        |          |06H = EADC_CH6.
 * |        |          |07H = EADC_CH7.
 * |        |          |08H = VBAT/4. 
 * |[4]     |EXTREN    |ADC External Trigger Rising Edge Enable Bit
 * |        |          |0 = Rising edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Rising edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[5]     |EXTFEN    |ADC External Trigger Falling Edge Enable Bit
 * |        |          |0 = Falling edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Falling edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[7:6]   |TRGDLYDIV |ADC Sample Module Start of Conversion Trigger Delay Clock Divider Selection
 * |        |          |Trigger delay clock frequency:
 * |        |          |00 = ADC_CLK/1.
 * |        |          |01 = ADC_CLK/2.
 * |        |          |10 = ADC_CLK/4.
 * |        |          |11 = ADC_CLK/16.
 * |[15:8]  |TRGDLYCNT |ADC Sample Module Start of Conversion Trigger Delay Time
 * |        |          |Trigger delay time = TRGDLYCNT x ADC_CLK period x n (n=1,2,4,16 from TRGDLYDIV setting).
 * |        |          |Note: If TRGDLYCNT is set to 1, trigger delay time is actually the same as TRGDLYCNT is set to 2 for hardware operation.
 * |[21:16] |TRGSEL    |ADC Sample Module Start of Conversion Trigger Source Selection
 * |        |          |0H = Disable trigger.
 * |        |          |1H = External trigger from EADC0_ST pin input.
 * |        |          |2H = ADC ADINT0 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |3H = ADC ADINT1 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |4H = Timer0 overflow pulse trigger.
 * |        |          |5H = Timer1 overflow pulse trigger.
 * |        |          |6H = Timer2 overflow pulse trigger.
 * |        |          |7H = Timer3 overflow pulse trigger.
 * |        |          |8H = Timer4 overflow pulse trigger.
 * |        |          |9H = Timer5 overflow pulse trigger.
 * |        |          |AH = Timer6 overflow pulse trigger.
 * |        |          |BH = Timer7 overflow pulse trigger.
 * |        |          |CH = Timer8 overflow pulse trigger.
 * |        |          |DH = Timer9 overflow pulse trigger.
 * |        |          |EH = Timer10 overflow pulse trigger.
 * |        |          |FH = Timer11 overflow pulse trigger.
 * |        |          |10H = EPWM0TG0.
 * |        |          |11H = EPWM0TG1.
 * |        |          |12H = EPWM0TG2.
 * |        |          |13H = EPWM0TG3.
 * |        |          |14H = EPWM0TG4.
 * |        |          |15H = EPWM0TG5.
 * |        |          |16H = EPWM1TG0.
 * |        |          |17H = EPWM1TG1.
 * |        |          |18H = EPWM1TG2.
 * |        |          |19H = EPWM1TG3.
 * |        |          |1AH = EPWM1TG4.
 * |        |          |1BH = EPWM1TG5.
 * |        |          |1CH = EPWM2TG0.
 * |        |          |1DH = EPWM2TG1.
 * |        |          |1EH = EPWM2TG2.
 * |        |          |1FH = EPWM2TG3.
 * |        |          |20H = EPWM2TG4.
 * |        |          |21H = EPWM2TG5.
 * |        |          |other = Reserved.
 * |[22]    |INTPOS    |Interrupt Flag Position Select
 * |        |          |0 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC end of conversion.
 * |        |          |1 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC start of conversion.
 * @var EADC_T::SCTL6
 * Offset: 0x98  ADC Sample Module 6 Control Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[3:0]   |CHSEL     |ADC Sample Module Channel Selection
 * |        |          |00H = EADC_CH0.
 * |        |          |01H = EADC_CH1.
 * |        |          |02H = EADC_CH2.
 * |        |          |03H = EADC_CH3.
 * |        |          |04H = EADC_CH4.
 * |        |          |05H = EADC_CH5.
 * |        |          |06H = EADC_CH6.
 * |        |          |07H = EADC_CH7.
 * |        |          |08H = VBAT/4. 
 * |[4]     |EXTREN    |ADC External Trigger Rising Edge Enable Bit
 * |        |          |0 = Rising edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Rising edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[5]     |EXTFEN    |ADC External Trigger Falling Edge Enable Bit
 * |        |          |0 = Falling edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Falling edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[7:6]   |TRGDLYDIV |ADC Sample Module Start of Conversion Trigger Delay Clock Divider Selection
 * |        |          |Trigger delay clock frequency:
 * |        |          |00 = ADC_CLK/1.
 * |        |          |01 = ADC_CLK/2.
 * |        |          |10 = ADC_CLK/4.
 * |        |          |11 = ADC_CLK/16.
 * |[15:8]  |TRGDLYCNT |ADC Sample Module Start of Conversion Trigger Delay Time
 * |        |          |Trigger delay time = TRGDLYCNT x ADC_CLK period x n (n=1,2,4,16 from TRGDLYDIV setting).
 * |        |          |Note: If TRGDLYCNT is set to 1, trigger delay time is actually the same as TRGDLYCNT is set to 2 for hardware operation.
 * |[21:16] |TRGSEL    |ADC Sample Module Start of Conversion Trigger Source Selection
 * |        |          |0H = Disable trigger.
 * |        |          |1H = External trigger from EADC0_ST pin input.
 * |        |          |2H = ADC ADINT0 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |3H = ADC ADINT1 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |4H = Timer0 overflow pulse trigger.
 * |        |          |5H = Timer1 overflow pulse trigger.
 * |        |          |6H = Timer2 overflow pulse trigger.
 * |        |          |7H = Timer3 overflow pulse trigger.
 * |        |          |8H = Timer4 overflow pulse trigger.
 * |        |          |9H = Timer5 overflow pulse trigger.
 * |        |          |AH = Timer6 overflow pulse trigger.
 * |        |          |BH = Timer7 overflow pulse trigger.
 * |        |          |CH = Timer8 overflow pulse trigger.
 * |        |          |DH = Timer9 overflow pulse trigger.
 * |        |          |EH = Timer10 overflow pulse trigger.
 * |        |          |FH = Timer11 overflow pulse trigger.
 * |        |          |10H = EPWM0TG0.
 * |        |          |11H = EPWM0TG1.
 * |        |          |12H = EPWM0TG2.
 * |        |          |13H = EPWM0TG3.
 * |        |          |14H = EPWM0TG4.
 * |        |          |15H = EPWM0TG5.
 * |        |          |16H = EPWM1TG0.
 * |        |          |17H = EPWM1TG1.
 * |        |          |18H = EPWM1TG2.
 * |        |          |19H = EPWM1TG3.
 * |        |          |1AH = EPWM1TG4.
 * |        |          |1BH = EPWM1TG5.
 * |        |          |1CH = EPWM2TG0.
 * |        |          |1DH = EPWM2TG1.
 * |        |          |1EH = EPWM2TG2.
 * |        |          |1FH = EPWM2TG3.
 * |        |          |20H = EPWM2TG4.
 * |        |          |21H = EPWM2TG5.
 * |        |          |other = Reserved.
 * |[22]    |INTPOS    |Interrupt Flag Position Select
 * |        |          |0 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC end of conversion.
 * |        |          |1 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC start of conversion.
 * @var EADC_T::SCTL7
 * Offset: 0x9C  ADC Sample Module 7 Control Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[3:0]   |CHSEL     |ADC Sample Module Channel Selection
 * |        |          |00H = EADC_CH0.
 * |        |          |01H = EADC_CH1.
 * |        |          |02H = EADC_CH2.
 * |        |          |03H = EADC_CH3.
 * |        |          |04H = EADC_CH4.
 * |        |          |05H = EADC_CH5.
 * |        |          |06H = EADC_CH6.
 * |        |          |07H = EADC_CH7.
 * |        |          |08H = VBAT/4. 
 * |[4]     |EXTREN    |ADC External Trigger Rising Edge Enable Bit
 * |        |          |0 = Rising edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Rising edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[5]     |EXTFEN    |ADC External Trigger Falling Edge Enable Bit
 * |        |          |0 = Falling edge Disabled when ADC selects EADC0_ST as trigger source.
 * |        |          |1 = Falling edge Enabled when ADC selects EADC0_ST as trigger source.
 * |[7:6]   |TRGDLYDIV |ADC Sample Module Start of Conversion Trigger Delay Clock Divider Selection
 * |        |          |Trigger delay clock frequency:
 * |        |          |00 = ADC_CLK/1.
 * |        |          |01 = ADC_CLK/2.
 * |        |          |10 = ADC_CLK/4.
 * |        |          |11 = ADC_CLK/16.
 * |[15:8]  |TRGDLYCNT |ADC Sample Module Start of Conversion Trigger Delay Time
 * |        |          |Trigger delay time = TRGDLYCNT x ADC_CLK period x n (n=1,2,4,16 from TRGDLYDIV setting).
 * |        |          |Note: If TRGDLYCNT is set to 1, trigger delay time is actually the same as TRGDLYCNT is set to 2 for hardware operation.
 * |[21:16] |TRGSEL    |ADC Sample Module Start of Conversion Trigger Source Selection
 * |        |          |0H = Disable trigger.
 * |        |          |1H = External trigger from EADC0_ST pin input.
 * |        |          |2H = ADC ADINT0 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |3H = ADC ADINT1 interrupt EOC (End of conversion) pulse trigger.
 * |        |          |4H = Timer0 overflow pulse trigger.
 * |        |          |5H = Timer1 overflow pulse trigger.
 * |        |          |6H = Timer2 overflow pulse trigger.
 * |        |          |7H = Timer3 overflow pulse trigger.
 * |        |          |8H = Timer4 overflow pulse trigger.
 * |        |          |9H = Timer5 overflow pulse trigger.
 * |        |          |AH = Timer6 overflow pulse trigger.
 * |        |          |BH = Timer7 overflow pulse trigger.
 * |        |          |CH = Timer8 overflow pulse trigger.
 * |        |          |DH = Timer9 overflow pulse trigger.
 * |        |          |EH = Timer10 overflow pulse trigger.
 * |        |          |FH = Timer11 overflow pulse trigger.
 * |        |          |10H = EPWM0TG0.
 * |        |          |11H = EPWM0TG1.
 * |        |          |12H = EPWM0TG2.
 * |        |          |13H = EPWM0TG3.
 * |        |          |14H = EPWM0TG4.
 * |        |          |15H = EPWM0TG5.
 * |        |          |16H = EPWM1TG0.
 * |        |          |17H = EPWM1TG1.
 * |        |          |18H = EPWM1TG2.
 * |        |          |19H = EPWM1TG3.
 * |        |          |1AH = EPWM1TG4.
 * |        |          |1BH = EPWM1TG5.
 * |        |          |1CH = EPWM2TG0.
 * |        |          |1DH = EPWM2TG1.
 * |        |          |1EH = EPWM2TG2.
 * |        |          |1FH = EPWM2TG3.
 * |        |          |20H = EPWM2TG4.
 * |        |          |21H = EPWM2TG5.
 * |        |          |other = Reserved.
 * |[22]    |INTPOS    |Interrupt Flag Position Select
 * |        |          |0 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC end of conversion.
 * |        |          |1 = Set ADIFn (EADC_STATUS2[n], n=0~3) at ADC start of conversion.
 * @var EADC_T::INTSRC0
 * Offset: 0xD0  ADC Interrupt 0 Source Enable Control Register.
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[0]     |SPLIE0    |Sample Module 0 Interrupt Enable Bit
 * |        |          |0 = Sample Module 0 interrupt Disabled.
 * |        |          |1 = Sample Module 0 interrupt Enabled.
 * |[1]     |SPLIE1    |Sample Module 1 Interrupt Enable Bit
 * |        |          |0 = Sample Module 1 interrupt Disabled.
 * |        |          |1 = Sample Module 1 interrupt Enabled.
 * |[2]     |SPLIE2    |Sample Module 2 Interrupt Enable Bit
 * |        |          |0 = Sample Module 2 interrupt Disabled.
 * |        |          |1 = Sample Module 2 interrupt Enabled.
 * |[3]     |SPLIE3    |Sample Module 3 Interrupt Enable Bit
 * |        |          |0 = Sample Module 3 interrupt Disabled.
 * |        |          |1 = Sample Module 3 interrupt Enabled.
 * |[4]     |SPLIE4    |Sample Module 4 Interrupt Enable Bit
 * |        |          |0 = Sample Module 4 interrupt Disabled.
 * |        |          |1 = Sample Module 4 interrupt Enabled.
 * |[5]     |SPLIE5    |Sample Module 5 Interrupt Enable Bit
 * |        |          |0 = Sample Module 5 interrupt Disabled.
 * |        |          |1 = Sample Module 5 interrupt Enabled.
 * |[6]     |SPLIE6    |Sample Module 6 Interrupt Enable Bit
 * |        |          |0 = Sample Module 6 interrupt Disabled.
 * |        |          |1 = Sample Module 6 interrupt Enabled.
 * |[7]     |SPLIE7    |Sample Module 7 Interrupt Enable Bit
 * |        |          |0 = Sample Module 7 interrupt Disabled.
 * |        |          |1 = Sample Module 7 interrupt Enabled.
 * |[8]     |SPLIE8    |Sample Module 8 Interrupt Enable Bit
 * |        |          |0 = Sample Module 8 interrupt Disabled.
 * |        |          |1 = Sample Module 8 interrupt Enabled.
 * @var EADC_T::INTSRC1
 * Offset: 0xD4  ADC Interrupt 1 Source Enable Control Register.
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[0]     |SPLIE0    |Sample Module 0 Interrupt Enable Bit
 * |        |          |0 = Sample Module 0 interrupt Disabled.
 * |        |          |1 = Sample Module 0 interrupt Enabled.
 * |[1]     |SPLIE1    |Sample Module 1 Interrupt Enable Bit
 * |        |          |0 = Sample Module 1 interrupt Disabled.
 * |        |          |1 = Sample Module 1 interrupt Enabled.
 * |[2]     |SPLIE2    |Sample Module 2 Interrupt Enable Bit
 * |        |          |0 = Sample Module 2 interrupt Disabled.
 * |        |          |1 = Sample Module 2 interrupt Enabled.
 * |[3]     |SPLIE3    |Sample Module 3 Interrupt Enable Bit
 * |        |          |0 = Sample Module 3 interrupt Disabled.
 * |        |          |1 = Sample Module 3 interrupt Enabled.
 * |[4]     |SPLIE4    |Sample Module 4 Interrupt Enable Bit
 * |        |          |0 = Sample Module 4 interrupt Disabled.
 * |        |          |1 = Sample Module 4 interrupt Enabled.
 * |[5]     |SPLIE5    |Sample Module 5 Interrupt Enable Bit
 * |        |          |0 = Sample Module 5 interrupt Disabled.
 * |        |          |1 = Sample Module 5 interrupt Enabled.
 * |[6]     |SPLIE6    |Sample Module 6 Interrupt Enable Bit
 * |        |          |0 = Sample Module 6 interrupt Disabled.
 * |        |          |1 = Sample Module 6 interrupt Enabled.
 * |[7]     |SPLIE7    |Sample Module 7 Interrupt Enable Bit
 * |        |          |0 = Sample Module 7 interrupt Disabled.
 * |        |          |1 = Sample Module 7 interrupt Enabled.
 * |[8]     |SPLIE8    |Sample Module 8 Interrupt Enable Bit
 * |        |          |0 = Sample Module 8 interrupt Disabled.
 * |        |          |1 = Sample Module 8 interrupt Enabled.
 * @var EADC_T::INTSRC2
 * Offset: 0xD8  ADC Interrupt 2 Source Enable Control Register.
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[0]     |SPLIE0    |Sample Module 0 Interrupt Enable Bit
 * |        |          |0 = Sample Module 0 interrupt Disabled.
 * |        |          |1 = Sample Module 0 interrupt Enabled.
 * |[1]     |SPLIE1    |Sample Module 1 Interrupt Enable Bit
 * |        |          |0 = Sample Module 1 interrupt Disabled.
 * |        |          |1 = Sample Module 1 interrupt Enabled.
 * |[2]     |SPLIE2    |Sample Module 2 Interrupt Enable Bit
 * |        |          |0 = Sample Module 2 interrupt Disabled.
 * |        |          |1 = Sample Module 2 interrupt Enabled.
 * |[3]     |SPLIE3    |Sample Module 3 Interrupt Enable Bit
 * |        |          |0 = Sample Module 3 interrupt Disabled.
 * |        |          |1 = Sample Module 3 interrupt Enabled.
 * |[4]     |SPLIE4    |Sample Module 4 Interrupt Enable Bit
 * |        |          |0 = Sample Module 4 interrupt Disabled.
 * |        |          |1 = Sample Module 4 interrupt Enabled.
 * |[5]     |SPLIE5    |Sample Module 5 Interrupt Enable Bit
 * |        |          |0 = Sample Module 5 interrupt Disabled.
 * |        |          |1 = Sample Module 5 interrupt Enabled.
 * |[6]     |SPLIE6    |Sample Module 6 Interrupt Enable Bit
 * |        |          |0 = Sample Module 6 interrupt Disabled.
 * |        |          |1 = Sample Module 6 interrupt Enabled.
 * |[7]     |SPLIE7    |Sample Module 7 Interrupt Enable Bit
 * |        |          |0 = Sample Module 7 interrupt Disabled.
 * |        |          |1 = Sample Module 7 interrupt Enabled.
 * |[8]     |SPLIE8    |Sample Module 8 Interrupt Enable Bit
 * |        |          |0 = Sample Module 8 interrupt Disabled.
 * |        |          |1 = Sample Module 8 interrupt Enabled.
 * @var EADC_T::INTSRC3
 * Offset: 0xDC  ADC Interrupt 3 Source Enable Control Register.
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[0]     |SPLIE0    |Sample Module 0 Interrupt Enable Bit
 * |        |          |0 = Sample Module 0 interrupt Disabled.
 * |        |          |1 = Sample Module 0 interrupt Enabled.
 * |[1]     |SPLIE1    |Sample Module 1 Interrupt Enable Bit
 * |        |          |0 = Sample Module 1 interrupt Disabled.
 * |        |          |1 = Sample Module 1 interrupt Enabled.
 * |[2]     |SPLIE2    |Sample Module 2 Interrupt Enable Bit
 * |        |          |0 = Sample Module 2 interrupt Disabled.
 * |        |          |1 = Sample Module 2 interrupt Enabled.
 * |[3]     |SPLIE3    |Sample Module 3 Interrupt Enable Bit
 * |        |          |0 = Sample Module 3 interrupt Disabled.
 * |        |          |1 = Sample Module 3 interrupt Enabled.
 * |[4]     |SPLIE4    |Sample Module 4 Interrupt Enable Bit
 * |        |          |0 = Sample Module 4 interrupt Disabled.
 * |        |          |1 = Sample Module 4 interrupt Enabled.
 * |[5]     |SPLIE5    |Sample Module 5 Interrupt Enable Bit
 * |        |          |0 = Sample Module 5 interrupt Disabled.
 * |        |          |1 = Sample Module 5 interrupt Enabled.
 * |[6]     |SPLIE6    |Sample Module 6 Interrupt Enable Bit
 * |        |          |0 = Sample Module 6 interrupt Disabled.
 * |        |          |1 = Sample Module 6 interrupt Enabled.
 * |[7]     |SPLIE7    |Sample Module 7 Interrupt Enable Bit
 * |        |          |0 = Sample Module 7 interrupt Disabled.
 * |        |          |1 = Sample Module 7 interrupt Enabled.
 * |[8]     |SPLIE8    |Sample Module 8 Interrupt Enable Bit
 * |        |          |0 = Sample Module 8 interrupt Disabled.
 * |        |          |1 = Sample Module 8 interrupt Enabled.
 * @var EADC_T::CMP0
 * Offset: 0xE0  ADC Result Compare Register 0
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[0]     |ADCMPEN   |ADC Result Compare Enable Bit
 * |        |          |0 = Compare Disabled.
 * |        |          |1 = Compare Enabled.
 * |        |          |Set this bit to 1 to enable compare CMPDAT (EADC_CMPn[27:16], n=0~3) with specified sample module conversion result when converted data is loaded into EADC_DAT register.
 * |[1]     |ADCMPIE   |ADC Result Compare Interrupt Enable Bit
 * |        |          |0 = Compare function interrupt Disabled.
 * |        |          |1 = Compare function interrupt Enabled.
 * |        |          |If the compare function is enabled and the compare condition matches the setting of CMPCOND (EADC_CMPn[2], n=0~3) and CMPMCNT (EADC_CMPn[11:8], n=0~3), ADCMPFn (EADC_STATUS2[7:4], n=0~3) will be asserted, in the meanwhile, if ADCMPIE is set to 1, a compare interrupt request is generated.
 * |[2]     |CMPCOND   |Compare Condition
 * |        |          |0= Set the compare condition as that when a 12-bit ADC conversion result is less than the 12-bit CMPDAT (EADC_CMPn [27:16]), the internal match counter will increase one.
 * |        |          |1= Set the compare condition as that when a 12-bit ADC conversion result is greater or equal to the 12-bit CMPDAT (EADC_CMPn [27:16]), the internal match counter will increase one.
 * |        |          |Note: When the internal counter reaches the value to (CMPMCNT (EADC_CMPn[11:8], n=0~3) +1), the CMPF bit will be set.
 * |[6:3]   |CMPSPL    |Compare Sample Module Selection
 * |        |          |00000 = Sample Module 0 conversion result EADC_DAT0 is selected to be compared.
 * |        |          |00001 = Sample Module 1 conversion result EADC_DAT1 is selected to be compared.
 * |        |          |00010 = Sample Module 2 conversion result EADC_DAT2 is selected to be compared.
 * |        |          |00011 = Sample Module 3 conversion result EADC_DAT3 is selected to be compared.
 * |        |          |00100 = Sample Module 4 conversion result EADC_DAT4 is selected to be compared.
 * |        |          |00101 = Sample Module 5 conversion result EADC_DAT5 is selected to be compared.
 * |        |          |00110 = Sample Module 6 conversion result EADC_DAT6 is selected to be compared.
 * |        |          |00111 = Sample Module 7 conversion result EADC_DAT7 is selected to be compared.
 * |        |          |01000 = Sample Module 8 conversion result EADC_DAT8 is selected to be compared.
 * |[11:8]  |CMPMCNT   |Compare Match Count
 * |        |          |When the specified ADC sample module analog conversion result matches the compare condition defined by CMPCOND (EADC_CMPn[2], n=0~3), the internal match counter will increase 1
 * |        |          |If the compare result does not meet the compare condition, the internal compare match counter will reset to 0
 * |        |          |When the internal counter reaches the value to (CMPMCNT +1), the ADCMPFn (EADC_STATUS2[7:4], n=0~3) will be set.
 * |[15]    |CMPWEN    |Compare Window Mode Enable Bit
 * |        |          |0 = ADCMPF0 (EADC_STATUS2[4]) will be set when EADC_CMP0 compared condition matched
 * |        |          |ADCMPF2 (EADC_STATUS2[6]) will be set when EADC_CMP2 compared condition matched
 * |        |          |1 = ADCMPF0 (EADC_STATUS2[4]) will be set when both EADC_CMP0 and EADC_CMP1 compared condition matched
 * |        |          |ADCMPF2 (EADC_STATUS2[6]) will be set when both EADC_CMP2 and EADC_CMP3 compared condition matched.
 * |        |          |Note: This bit is only present in EADC_CMP0 and EADC_CMP2 register.
 * |[27:16] |CMPDAT    |Comparison Data
 * |        |          |The 12 bits data is used to compare with conversion result of specified sample module
 * |        |          |User can use it to monitor the external analog input pin voltage transition without imposing a load on software.
 * @var EADC_T::CMP1
 * Offset: 0xE4  ADC Result Compare Register 1
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[0]     |ADCMPEN   |ADC Result Compare Enable Bit
 * |        |          |0 = Compare Disabled.
 * |        |          |1 = Compare Enabled.
 * |        |          |Set this bit to 1 to enable compare CMPDAT (EADC_CMPn[27:16], n=0~3) with specified sample module conversion result when converted data is loaded into EADC_DAT register.
 * |[1]     |ADCMPIE   |ADC Result Compare Interrupt Enable Bit
 * |        |          |0 = Compare function interrupt Disabled.
 * |        |          |1 = Compare function interrupt Enabled.
 * |        |          |If the compare function is enabled and the compare condition matches the setting of CMPCOND (EADC_CMPn[2], n=0~3) and CMPMCNT (EADC_CMPn[11:8], n=0~3), ADCMPFn (EADC_STATUS2[7:4], n=0~3) will be asserted, in the meanwhile, if ADCMPIE is set to 1, a compare interrupt request is generated.
 * |[2]     |CMPCOND   |Compare Condition
 * |        |          |0= Set the compare condition as that when a 12-bit ADC conversion result is less than the 12-bit CMPDAT (EADC_CMPn [27:16]), the internal match counter will increase one.
 * |        |          |1= Set the compare condition as that when a 12-bit ADC conversion result is greater or equal to the 12-bit CMPDAT (EADC_CMPn [27:16]), the internal match counter will increase one.
 * |        |          |Note: When the internal counter reaches the value to (CMPMCNT (EADC_CMPn[11:8], n=0~3) +1), the CMPF bit will be set.
 * |[6:3]   |CMPSPL    |Compare Sample Module Selection
 * |        |          |00000 = Sample Module 0 conversion result EADC_DAT0 is selected to be compared.
 * |        |          |00001 = Sample Module 1 conversion result EADC_DAT1 is selected to be compared.
 * |        |          |00010 = Sample Module 2 conversion result EADC_DAT2 is selected to be compared.
 * |        |          |00011 = Sample Module 3 conversion result EADC_DAT3 is selected to be compared.
 * |        |          |00100 = Sample Module 4 conversion result EADC_DAT4 is selected to be compared.
 * |        |          |00101 = Sample Module 5 conversion result EADC_DAT5 is selected to be compared.
 * |        |          |00110 = Sample Module 6 conversion result EADC_DAT6 is selected to be compared.
 * |        |          |00111 = Sample Module 7 conversion result EADC_DAT7 is selected to be compared.
 * |        |          |01000 = Sample Module 8 conversion result EADC_DAT8 is selected to be compared.
 * |[11:8]  |CMPMCNT   |Compare Match Count
 * |        |          |When the specified ADC sample module analog conversion result matches the compare condition defined by CMPCOND (EADC_CMPn[2], n=0~3), the internal match counter will increase 1
 * |        |          |If the compare result does not meet the compare condition, the internal compare match counter will reset to 0
 * |        |          |When the internal counter reaches the value to (CMPMCNT +1), the ADCMPFn (EADC_STATUS2[7:4], n=0~3) will be set.
 * |[15]    |CMPWEN    |Compare Window Mode Enable Bit
 * |        |          |0 = ADCMPF0 (EADC_STATUS2[4]) will be set when EADC_CMP0 compared condition matched
 * |        |          |ADCMPF2 (EADC_STATUS2[6]) will be set when EADC_CMP2 compared condition matched
 * |        |          |1 = ADCMPF0 (EADC_STATUS2[4]) will be set when both EADC_CMP0 and EADC_CMP1 compared condition matched
 * |        |          |ADCMPF2 (EADC_STATUS2[6]) will be set when both EADC_CMP2 and EADC_CMP3 compared condition matched.
 * |        |          |Note: This bit is only present in EADC_CMP0 and EADC_CMP2 register.
 * |[27:16] |CMPDAT    |Comparison Data
 * |        |          |The 12 bits data is used to compare with conversion result of specified sample module
 * |        |          |User can use it to monitor the external analog input pin voltage transition without imposing a load on software.
 * @var EADC_T::CMP2
 * Offset: 0xE8  ADC Result Compare Register 2
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[0]     |ADCMPEN   |ADC Result Compare Enable Bit
 * |        |          |0 = Compare Disabled.
 * |        |          |1 = Compare Enabled.
 * |        |          |Set this bit to 1 to enable compare CMPDAT (EADC_CMPn[27:16], n=0~3) with specified sample module conversion result when converted data is loaded into EADC_DAT register.
 * |[1]     |ADCMPIE   |ADC Result Compare Interrupt Enable Bit
 * |        |          |0 = Compare function interrupt Disabled.
 * |        |          |1 = Compare function interrupt Enabled.
 * |        |          |If the compare function is enabled and the compare condition matches the setting of CMPCOND (EADC_CMPn[2], n=0~3) and CMPMCNT (EADC_CMPn[11:8], n=0~3), ADCMPFn (EADC_STATUS2[7:4], n=0~3) will be asserted, in the meanwhile, if ADCMPIE is set to 1, a compare interrupt request is generated.
 * |[2]     |CMPCOND   |Compare Condition
 * |        |          |0= Set the compare condition as that when a 12-bit ADC conversion result is less than the 12-bit CMPDAT (EADC_CMPn [27:16]), the internal match counter will increase one.
 * |        |          |1= Set the compare condition as that when a 12-bit ADC conversion result is greater or equal to the 12-bit CMPDAT (EADC_CMPn [27:16]), the internal match counter will increase one.
 * |        |          |Note: When the internal counter reaches the value to (CMPMCNT (EADC_CMPn[11:8], n=0~3) +1), the CMPF bit will be set.
 * |[6:3]   |CMPSPL    |Compare Sample Module Selection
 * |        |          |00000 = Sample Module 0 conversion result EADC_DAT0 is selected to be compared.
 * |        |          |00001 = Sample Module 1 conversion result EADC_DAT1 is selected to be compared.
 * |        |          |00010 = Sample Module 2 conversion result EADC_DAT2 is selected to be compared.
 * |        |          |00011 = Sample Module 3 conversion result EADC_DAT3 is selected to be compared.
 * |        |          |00100 = Sample Module 4 conversion result EADC_DAT4 is selected to be compared.
 * |        |          |00101 = Sample Module 5 conversion result EADC_DAT5 is selected to be compared.
 * |        |          |00110 = Sample Module 6 conversion result EADC_DAT6 is selected to be compared.
 * |        |          |00111 = Sample Module 7 conversion result EADC_DAT7 is selected to be compared.
 * |        |          |01000 = Sample Module 8 conversion result EADC_DAT8 is selected to be compared.
 * |[11:8]  |CMPMCNT   |Compare Match Count
 * |        |          |When the specified ADC sample module analog conversion result matches the compare condition defined by CMPCOND (EADC_CMPn[2], n=0~3), the internal match counter will increase 1
 * |        |          |If the compare result does not meet the compare condition, the internal compare match counter will reset to 0
 * |        |          |When the internal counter reaches the value to (CMPMCNT +1), the ADCMPFn (EADC_STATUS2[7:4], n=0~3) will be set.
 * |[15]    |CMPWEN    |Compare Window Mode Enable Bit
 * |        |          |0 = ADCMPF0 (EADC_STATUS2[4]) will be set when EADC_CMP0 compared condition matched
 * |        |          |ADCMPF2 (EADC_STATUS2[6]) will be set when EADC_CMP2 compared condition matched
 * |        |          |1 = ADCMPF0 (EADC_STATUS2[4]) will be set when both EADC_CMP0 and EADC_CMP1 compared condition matched
 * |        |          |ADCMPF2 (EADC_STATUS2[6]) will be set when both EADC_CMP2 and EADC_CMP3 compared condition matched.
 * |        |          |Note: This bit is only present in EADC_CMP0 and EADC_CMP2 register.
 * |[27:16] |CMPDAT    |Comparison Data
 * |        |          |The 12 bits data is used to compare with conversion result of specified sample module
 * |        |          |User can use it to monitor the external analog input pin voltage transition without imposing a load on software.
 * @var EADC_T::CMP3
 * Offset: 0xEC  ADC Result Compare Register 3
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[0]     |ADCMPEN   |ADC Result Compare Enable Bit
 * |        |          |0 = Compare Disabled.
 * |        |          |1 = Compare Enabled.
 * |        |          |Set this bit to 1 to enable compare CMPDAT (EADC_CMPn[27:16], n=0~3) with specified sample module conversion result when converted data is loaded into EADC_DAT register.
 * |[1]     |ADCMPIE   |ADC Result Compare Interrupt Enable Bit
 * |        |          |0 = Compare function interrupt Disabled.
 * |        |          |1 = Compare function interrupt Enabled.
 * |        |          |If the compare function is enabled and the compare condition matches the setting of CMPCOND (EADC_CMPn[2], n=0~3) and CMPMCNT (EADC_CMPn[11:8], n=0~3), ADCMPFn (EADC_STATUS2[7:4], n=0~3) will be asserted, in the meanwhile, if ADCMPIE is set to 1, a compare interrupt request is generated.
 * |[2]     |CMPCOND   |Compare Condition
 * |        |          |0= Set the compare condition as that when a 12-bit ADC conversion result is less than the 12-bit CMPDAT (EADC_CMPn [27:16]), the internal match counter will increase one.
 * |        |          |1= Set the compare condition as that when a 12-bit ADC conversion result is greater or equal to the 12-bit CMPDAT (EADC_CMPn [27:16]), the internal match counter will increase one.
 * |        |          |Note: When the internal counter reaches the value to (CMPMCNT (EADC_CMPn[11:8], n=0~3) +1), the CMPF bit will be set.
 * |[6:3]   |CMPSPL    |Compare Sample Module Selection
 * |        |          |00000 = Sample Module 0 conversion result EADC_DAT0 is selected to be compared.
 * |        |          |00001 = Sample Module 1 conversion result EADC_DAT1 is selected to be compared.
 * |        |          |00010 = Sample Module 2 conversion result EADC_DAT2 is selected to be compared.
 * |        |          |00011 = Sample Module 3 conversion result EADC_DAT3 is selected to be compared.
 * |        |          |00100 = Sample Module 4 conversion result EADC_DAT4 is selected to be compared.
 * |        |          |00101 = Sample Module 5 conversion result EADC_DAT5 is selected to be compared.
 * |        |          |00110 = Sample Module 6 conversion result EADC_DAT6 is selected to be compared.
 * |        |          |00111 = Sample Module 7 conversion result EADC_DAT7 is selected to be compared.
 * |        |          |01000 = Sample Module 8 conversion result EADC_DAT8 is selected to be compared.
 * |[11:8]  |CMPMCNT   |Compare Match Count
 * |        |          |When the specified ADC sample module analog conversion result matches the compare condition defined by CMPCOND (EADC_CMPn[2], n=0~3), the internal match counter will increase 1
 * |        |          |If the compare result does not meet the compare condition, the internal compare match counter will reset to 0
 * |        |          |When the internal counter reaches the value to (CMPMCNT +1), the ADCMPFn (EADC_STATUS2[7:4], n=0~3) will be set.
 * |[15]    |CMPWEN    |Compare Window Mode Enable Bit
 * |        |          |0 = ADCMPF0 (EADC_STATUS2[4]) will be set when EADC_CMP0 compared condition matched
 * |        |          |ADCMPF2 (EADC_STATUS2[6]) will be set when EADC_CMP2 compared condition matched
 * |        |          |1 = ADCMPF0 (EADC_STATUS2[4]) will be set when both EADC_CMP0 and EADC_CMP1 compared condition matched
 * |        |          |ADCMPF2 (EADC_STATUS2[6]) will be set when both EADC_CMP2 and EADC_CMP3 compared condition matched.
 * |        |          |Note: This bit is only present in EADC_CMP0 and EADC_CMP2 register.
 * |[27:16] |CMPDAT    |Comparison Data
 * |        |          |The 12 bits data is used to compare with conversion result of specified sample module
 * |        |          |User can use it to monitor the external analog input pin voltage transition without imposing a load on software.
 * @var EADC_T::STATUS0
 * Offset: 0xF0  ADC Status Register 0
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[8:0]   |VALID     |EADC_DAT0~8 Data Valid Flag
 * |        |          |It is a mirror of VALID bit in sample module ADC result data register EADC_DATn. (n=0~8).
 * |[24:16] |OV        |EADC_DAT0~8 Overrun Flag
 * |        |          |It is a mirror to OV bit in sample module ADC result data register EADC_DATn. (n=0~8).
 * @var EADC_T::STATUS2
 * Offset: 0xF8  ADC Status Register 2
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[0]     |ADIF0     |ADC ADINT0 Interrupt Flag
 * |        |          |0 = No ADINT0 interrupt pulse received.
 * |        |          |1 = ADINT0 interrupt pulse has been received.
 * |        |          |Note 1: This bit is cleared by writing 1 to it.
 * |        |          |Note 2:This bit indicates whether an ADC conversion of specific sample module has been completed
 * |[1]     |ADIF1     |ADC ADINT1 Interrupt Flag
 * |        |          |0 = No ADINT1 interrupt pulse received.
 * |        |          |1 = ADINT1 interrupt pulse has been received.
 * |        |          |Note 1: This bit is cleared by writing 1 to it.
 * |        |          |Note 2:This bit indicates whether an ADC conversion of specific sample module has been completed
 * |[2]     |ADIF2     |ADC ADINT2 Interrupt Flag
 * |        |          |0 = No ADINT2 interrupt pulse received.
 * |        |          |1 = ADINT2 interrupt pulse has been received.
 * |        |          |Note 1: This bit is cleared by writing 1 to it.
 * |        |          |Note 2:This bit indicates whether an ADC conversion of specific sample module has been completed
 * |[3]     |ADIF3     |ADC ADINT3 Interrupt Flag
 * |        |          |0 = No ADINT3 interrupt pulse received.
 * |        |          |1 = ADINT3 interrupt pulse has been received.
 * |        |          |Note 1: This bit is cleared by writing 1 to it.
 * |        |          |Note 2:This bit indicates whether an ADC conversion of specific sample module has been completed
 * |[4]     |ADCMPF0   |ADC Compare 0 Flag
 * |        |          |When the specific sample module ADC conversion result meets setting condition in EADC_CMP0 then this bit is set to 1.
 * |        |          |0 = Conversion result in EADC_DAT does not meet EADC_CMP0 register setting.
 * |        |          |1 = Conversion result in EADC_DAT meets EADC_CMP0 register setting.
 * |        |          |Note: This bit is cleared by writing 1 to it.
 * |[5]     |ADCMPF1   |ADC Compare 1 Flag
 * |        |          |When the specific sample module ADC conversion result meets setting condition in EADC_CMP1 then this bit is set to 1.
 * |        |          |0 = Conversion result in EADC_DAT does not meet EADC_CMP1 register setting.
 * |        |          |1 = Conversion result in EADC_DAT meets EADC_CMP1 register setting.
 * |        |          |Note: This bit is cleared by writing 1 to it.
 * |[6]     |ADCMPF2   |ADC Compare 2 Flag
 * |        |          |When the specific sample module ADC conversion result meets setting condition in EADC_CMP2 then this bit is set to 1.
 * |        |          |0 = Conversion result in EADC_DAT does not meet EADC_CMP2 register setting.
 * |        |          |1 = Conversion result in EADC_DAT meets EADC_CMP2 register setting.
 * |        |          |Note: This bit is cleared by writing 1 to it.
 * |[7]     |ADCMPF3   |ADC Compare 3 Flag
 * |        |          |When the specific sample module ADC conversion result meets setting condition in EADC_CMP3 then this bit is set to 1.
 * |        |          |0 = Conversion result in EADC_DAT does not meet EADC_CMP3 register setting.
 * |        |          |1 = Conversion result in EADC_DAT meets EADC_CMP3 register setting.
 * |        |          |Note: This bit is cleared by writing 1 to it.
 * |[8]     |ADOVIF0   |ADC ADINT0 Interrupt Flag Overrun
 * |        |          |0 = ADINT0 interrupt flag is not overwritten to 1.
 * |        |          |1 = ADINT0 interrupt flag is overwritten to 1.
 * |        |          |Note: This bit is cleared by writing 1 to it.
 * |[9]     |ADOVIF1   |ADC ADINT1 Interrupt Flag Overrun
 * |        |          |0 = ADINT1 interrupt flag is not overwritten to 1.
 * |        |          |1 = ADINT1 interrupt flag is overwritten to 1.
 * |        |          |Note: This bit is cleared by writing 1 to it.
 * |[10]    |ADOVIF2   |ADC ADINT2 Interrupt Flag Overrun
 * |        |          |0 = ADINT2 interrupt flag is not overwritten to 1.
 * |        |          |1 = ADINT2 interrupt flag is overwritten to 1.
 * |        |          |Note: This bit is cleared by writing 1 to it.
 * |[11]    |ADOVIF3   |ADC ADINT3 Interrupt Flag Overrun
 * |        |          |0 = ADINT3 interrupt flag is not overwritten to 1.
 * |        |          |1 = ADINT3 interrupt flag is overwritten to 1.
 * |        |          |Note: This bit is cleared by writing 1 to it.
 * |[12]    |ADCMPO0   |ADC Compare 0 Output Status (Read Only)
 * |        |          |The 12 bits compare0 data CMPDAT0 (EADC_CMP0[27:16]) is used to compare with conversion result of specified sample module
 * |        |          |User can use it to monitor the external analog input pin voltage status.
 * |        |          |0 = Conversion result in EADC_DAT is less than CMPDAT0 setting.
 * |        |          |1 = Conversion result in EADC_DAT is greater than or equal to CMPDAT0 setting.
 * |[13]    |ADCMPO1   |ADC Compare 1 Output Status (Read Only)
 * |        |          |The 12 bits compare1 data CMPDAT1 (EADC_CMP1[27:16]) is used to compare with conversion result of specified sample module
 * |        |          |User can use it to monitor the external analog input pin voltage status.
 * |        |          |0 = Conversion result in EADC_DAT is less than CMPDAT1 setting.
 * |        |          |1 = Conversion result in EADC_DAT is greater than or equal to CMPDAT1 setting.
 * |[14]    |ADCMPO2   |ADC Compare 2 Output Status (Read Only)
 * |        |          |The 12 bits compare2 data CMPDAT2 (EADC_CMP2[27:16]) is used to compare with conversion result of specified sample module
 * |        |          |User can use it to monitor the external analog input pin voltage status.
 * |        |          |0 = Conversion result in EADC_DAT is less than CMPDAT2 setting.
 * |        |          |1 = Conversion result in EADC_DAT is greater than or equal to CMPDAT2 setting.
 * |[15]    |ADCMPO3   |ADC Compare 3 Output Status (Read Only)
 * |        |          |The 12 bits compare3 data CMPDAT3 (EADC_CMP3[27:16]) is used to compare with conversion result of specified sample module
 * |        |          |User can use it to monitor the external analog input pin voltage status.
 * |        |          |0 = Conversion result in EADC_DAT is less than CMPDAT3 setting.
 * |        |          |1 = Conversion result in EADC_DAT is greater than or equal to CMPDAT3 setting.
 * |[20:16] |CHANNEL   |Current Conversion Channel (Read Only)
 * |        |          |This filed reflects ADC current conversion channel when BUSY=1.
 * |        |          |00H = EADC_CH0.
 * |        |          |01H = EADC_CH1.
 * |        |          |02H = EADC_CH2.
 * |        |          |03H = EADC_CH3.
 * |        |          |04H = EADC_CH4.
 * |        |          |05H = EADC_CH5.
 * |        |          |06H = EADC_CH6.
 * |        |          |07H = EADC_CH7.
 * |        |          |08H = VBAT/4. 
 * |[23]    |BUSY      |Busy/Idle (Read Only)
 * |        |          |0 = EADC is in idle state.
 * |        |          |1 = EADC is busy at conversion.
 * |[24]    |ADOVIF    |All ADC Interrupt Flag Overrun Bits Check (Read Only)
 * |        |          |n=0~3.
 * |        |          |0 = None of ADINT interrupt flag ADOVIFn (EADC_STATUS2[11:8]) is overwritten to 1.
 * |        |          |1 = Any one of ADINT interrupt flag ADOVIFn (EADC_STATUS2[11:8]) is overwritten to 1.
 * |        |          |Note: This bit will keep 1 when any ADOVIFn Flag is equal to 1.
 * |[25]    |STOVF     |All ADC Sample Module Start of Conversion Overrun Flags Check (Read Only)
 * |        |          |n=0~8.
 * |        |          |0 = None of sample module event overrun flag SPOVF (EADC_OVSTS[n]) is set to 1.
 * |        |          |1 = Any one of sample module event overrun flag SPOVF (EADC_OVSTS[n]) is set to 1.
 * |        |          |Note: This bit will keep 1 when any SPOVF Flag is equal to 1. 
 * |[26]    |AVALID    |All Sample Module ADC Result Data Register EADC_DAT Data Valid Flag Check (Read Only)
 * |        |          |n=0~8.
 * |        |          |0 = None of sample module data register valid flag VALID (EADC_DATn[17]) is set to 1.
 * |        |          |1 = Any one of sample module data register valid flag VALID (EADC_DATn[17]) is set to 1.
 * |        |          |Note: This bit will keep 1 when any VALID Flag is equal to 1.
 * |[27]    |AOV       |All Sample Module ADC Result Data Register Overrun Flags Check (Read Only)
 * |        |          |n=0~8.
 * |        |          |0 = None of sample module data register overrun flag OV (EADC_DATn[16]) is set to 1.
 * |        |          |1 = Any one of sample module data register overrun flag OV (EADC_DATn[16]) is set to 1.
 * |        |          |Note: This bit will keep 1 when any OV Flag is equal to 1.
 * @var EADC_T::STATUS3
 * Offset: 0xFC  ADC Status Register 3
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[4:0]   |CURSPL    |ADC Current Sample Module (Read Only)
 * |        |          |This register shows the current ADC is controlled by which sample module control logic modules.
 * |        |          |If the ADC is Idle, the bit filed will be set to 0x1F.
 * @var EADC_T::DDAT0
 * Offset: 0x100  ADC Double Data Register 0 for Sample Module 0
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Results
 * |        |          |This field contains 12 bits conversion results.
 * |        |          |When the DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT [11:0] and zero will be filled in RESULT [15:12].
 * |        |          |When DMOF (EADC_CTL[9]) is set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT [11:0] and signed bits to will be filled in RESULT [15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |0 = Data in RESULT (EADC_DATn[15:0], n=0~3) is recent conversion result.
 * |        |          |1 = Data in RESULT (EADC_DATn[15:0], n=0~3) is overwrite.
 * |        |          |Note: If converted data in RESULT[15:0] has not been read before new conversion result is loaded to this register, OV is set to 1
 * |        |          |It is cleared by hardware after EADC_DDAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |0 = Double data in RESULT (EADC_DDATn[15:0]) is not valid.
 * |        |          |1 = Double data in RESULT (EADC_DDATn[15:0]) is valid.
 * |        |          |Note: This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DDATn register is read (n=0~3).
 * @var EADC_T::DDAT1
 * Offset: 0x104  ADC Double Data Register 1 for Sample Module 1
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Results
 * |        |          |This field contains 12 bits conversion results.
 * |        |          |When the DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT [11:0] and zero will be filled in RESULT [15:12].
 * |        |          |When DMOF (EADC_CTL[9]) is set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT [11:0] and signed bits to will be filled in RESULT [15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |0 = Data in RESULT (EADC_DATn[15:0], n=0~3) is recent conversion result.
 * |        |          |1 = Data in RESULT (EADC_DATn[15:0], n=0~3) is overwrite.
 * |        |          |Note: If converted data in RESULT[15:0] has not been read before new conversion result is loaded to this register, OV is set to 1
 * |        |          |It is cleared by hardware after EADC_DDAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |0 = Double data in RESULT (EADC_DDATn[15:0]) is not valid.
 * |        |          |1 = Double data in RESULT (EADC_DDATn[15:0]) is valid.
 * |        |          |Note: This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DDATn register is read (n=0~3).
 * @var EADC_T::DDAT2
 * Offset: 0x108  ADC Double Data Register 2 for Sample Module 2
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Results
 * |        |          |This field contains 12 bits conversion results.
 * |        |          |When the DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT [11:0] and zero will be filled in RESULT [15:12].
 * |        |          |When DMOF (EADC_CTL[9]) is set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT [11:0] and signed bits to will be filled in RESULT [15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |0 = Data in RESULT (EADC_DATn[15:0], n=0~3) is recent conversion result.
 * |        |          |1 = Data in RESULT (EADC_DATn[15:0], n=0~3) is overwrite.
 * |        |          |Note: If converted data in RESULT[15:0] has not been read before new conversion result is loaded to this register, OV is set to 1
 * |        |          |It is cleared by hardware after EADC_DDAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |0 = Double data in RESULT (EADC_DDATn[15:0]) is not valid.
 * |        |          |1 = Double data in RESULT (EADC_DDATn[15:0]) is valid.
 * |        |          |Note: This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DDATn register is read (n=0~3).
 * @var EADC_T::DDAT3
 * Offset: 0x10C  ADC Double Data Register 3 for Sample Module 3
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[15:0]  |RESULT    |ADC Conversion Results
 * |        |          |This field contains 12 bits conversion results.
 * |        |          |When the DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT [11:0] and zero will be filled in RESULT [15:12].
 * |        |          |When DMOF (EADC_CTL[9]) is set to 1, 12-bit ADC conversion result with 2's complement format will be filled in RESULT [11:0] and signed bits to will be filled in RESULT [15:12].
 * |[16]    |OV        |Overrun Flag
 * |        |          |0 = Data in RESULT (EADC_DATn[15:0], n=0~3) is recent conversion result.
 * |        |          |1 = Data in RESULT (EADC_DATn[15:0], n=0~3) is overwrite.
 * |        |          |Note: If converted data in RESULT[15:0] has not been read before new conversion result is loaded to this register, OV is set to 1
 * |        |          |It is cleared by hardware after EADC_DDAT register is read.
 * |[17]    |VALID     |Valid Flag
 * |        |          |0 = Double data in RESULT (EADC_DDATn[15:0]) is not valid.
 * |        |          |1 = Double data in RESULT (EADC_DDATn[15:0]) is valid.
 * |        |          |Note: This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DDATn register is read (n=0~3).
 * @var EADC_T::PWRM
 * Offset: 0x110  ADC Power Management Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[0]     |PWUPRDY   |ADC Power-up Sequence Completed and Ready for Conversion (Read Only)
 * |        |          |0 = ADC is not ready for conversion may be in power down state or in the progress of start-up.
 * |        |          |1 = ADC is ready for conversion.
 * |[1]     |PWUCALEN  |Power Up Calibration Function Enable Bit
 * |        |          |0 = Calibration function Disabled at power up.
 * |        |          |1 = Calibration function Enabled at power up.
 * |        |          |Note: This bit works together with CALSEL (EADC_CALCTL [3]), see the following
 * |        |          |{PWUCALEN, CALSEL } Description:
 * |        |          |PWUCALEN is 0 and CALSEL is 0: No need to calibrate.
 * |        |          |PWUCALEN is 0 and CALSEL is 1: No need to calibrate.
 * |        |          |PWUCALEN is 1 and CALSEL is 1: Calibrate when power up.
 * |[3:2]   |PWDMOD    |ADC Power-down Mode
 * |        |          |Set this bit field to select ADC Power-down mode when system power-down.
 * |        |          |00 = ADC Deep Power-down mode.
 * |        |          |01 = ADC Power down.
 * |        |          |10 = ADC Standby mode.
 * |        |          |11 = ADC Deep Power-down mode.
 * |        |          |Note: Different PWDMOD has different power down/up sequence; in order to avoid ADC powering up with wrong sequence, user must keep PWMOD consistent each time in power down and start-up
 * |[27:8]  |IREFSUT   |ADC Internal REF Start-up Time
 * |        |          |Set this bit field to control internal reference start-up time
 * |        |          |The typical required internal reference start-up time is 1ms when ADC fully power down
 * |        |          |Internal reference start-up time = (1/ADC_CLK) x IREFSUT.
 * |        |          |Note 1: ADC fully Power-down mode means both ADC macro and internal reference enter Power-down mode.
 * |        |          |Note 2: ADC macro enters Power-down mode when ADCEN(EADC_CTL[0] = 0.
 * |        |          |Note 3: ADC internal reference enters Power-down mode when PDREF(EADC_REFADJCT[0] = 1.
 * @var EADC_T::CALCTL
 * Offset: 0x114  ADC Calibration Control Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[1]     |CALSTART  |Calibration Functional Block Start
 * |        |          |0 = Stop calibration functional block.
 * |        |          |1 = Start calibration functional block.
 * |        |          |Note: This bit is set by software and cleared by hardware after re-calibration is finished.
 * |[2]     |CALDONE   |Calibration Functional Block Complete (Read Only)
 * |        |          |0 = During a calibration.
 * |        |          |1 = Calibration is completed.
 * |[3]     |CALSEL    |Select Calibration Functional Block Enable Bit
 * |        |          |0 = Calibration functional block Disabled.
 * |        |          |1 = Calibration functional block Enabled.
 * @var EADC_T::PDMACTL
 * Offset: 0x130  ADC PDMA Control Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[8:0]   |PDMATEN   |PDMA Transfer Enable Bit
 * |        |          |When EADC conversion is completed, the converted data is loaded into EADC_DATn (n: 0 ~ 8) register, user can enable this bit to generate a PDMA data transfer request.
 * |        |          |0 = PDMA data transfer Disabled.
 * |        |          |1 = PDMA data transfer Enabled.
 * |        |          |Note:When this bit field is set to 1, user must set EADCIENn (EADC_CTL[5:2], n=0~3) = 0 to disable interrupt.
 * |[31]    |PDMABUSY  |PDMA Busy Bit
 * |        |          |When EADC conversion is completed, the converted data is loaded into EADC_DATn (n: 0 ~ 8) register
 * |        |          |User can trigger PDMA to read converted data
 * |        |          |When PDMA is too busy to read converted data, this bit field to 1.
 * |        |          |Note: This bit is cleared by writing 1 to it.
 * @var EADC_T::SELSMP0
 * Offset: 0x140  ADC Select Sampling Time Register 0
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[1:0]   |SELSMP0   |Channel n Select Sampling Time Option
 * |        |          |ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.
 * |        |          |00 = 3+0 ADC_CLK.
 * |        |          |01 = 3+2 ADC_CLK.
 * |        |          |10 = 3+4 ADC_CLK.
 * |        |          |11 = 3+6 ADC_CLK.
 * |        |          |Note: Please set the same value in all of SELSMPn (n = 0,1..8). 
 * |[5:4]   |SELSMP1   |Channel n Select Sampling Time Option
 * |        |          |ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.
 * |        |          |00 = 3+0 ADC_CLK.
 * |        |          |01 = 3+2 ADC_CLK.
 * |        |          |10 = 3+4 ADC_CLK.
 * |        |          |11 = 3+6 ADC_CLK.
 * |        |          |Note: Please set the same value in all of SELSMPn (n = 0,1..8). 
 * |[9:8]   |SELSMP2   |Channel n Select Sampling Time Option
 * |        |          |ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.
 * |        |          |00 = 3+0 ADC_CLK.
 * |        |          |01 = 3+2 ADC_CLK.
 * |        |          |10 = 3+4 ADC_CLK.
 * |        |          |11 = 3+6 ADC_CLK.
 * |        |          |Note: Please set the same value in all of SELSMPn (n = 0,1..8). 
 * |[13:12] |SELSMP3   |Channel n Select Sampling Time Option
 * |        |          |ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.
 * |        |          |00 = 3+0 ADC_CLK.
 * |        |          |01 = 3+2 ADC_CLK.
 * |        |          |10 = 3+4 ADC_CLK.
 * |        |          |11 = 3+6 ADC_CLK.
 * |        |          |Note: Please set the same value in all of SELSMPn (n = 0,1..8). 
 * |[17:16] |SELSMP4   |Channel n Select Sampling Time Option
 * |        |          |ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.
 * |        |          |00 = 3+0 ADC_CLK.
 * |        |          |01 = 3+2 ADC_CLK.
 * |        |          |10 = 3+4 ADC_CLK.
 * |        |          |11 = 3+6 ADC_CLK.
 * |        |          |Note: Please set the same value in all of SELSMPn (n = 0,1..8). 
 * |[21:20] |SELSMP5   |Channel n Select Sampling Time Option
 * |        |          |ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.
 * |        |          |00 = 3+0 ADC_CLK.
 * |        |          |01 = 3+2 ADC_CLK.
 * |        |          |10 = 3+4 ADC_CLK.
 * |        |          |11 = 3+6 ADC_CLK.
 * |        |          |Note: Please set the same value in all of SELSMPn (n = 0,1..8). 
 * |[25:24] |SELSMP6   |Channel n Select Sampling Time Option
 * |        |          |ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.
 * |        |          |00 = 3+0 ADC_CLK.
 * |        |          |01 = 3+2 ADC_CLK.
 * |        |          |10 = 3+4 ADC_CLK.
 * |        |          |11 = 3+6 ADC_CLK.
 * |        |          |Note: Please set the same value in all of SELSMPn (n = 0,1..8). 
 * |[29:28] |SELSMP7   |Channel n Select Sampling Time Option
 * |        |          |ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.
 * |        |          |00 = 3+0 ADC_CLK.
 * |        |          |01 = 3+2 ADC_CLK.
 * |        |          |10 = 3+4 ADC_CLK.
 * |        |          |11 = 3+6 ADC_CLK.
 * |        |          |Note: Please set the same value in all of SELSMPn (n = 0,1..8). 
 * @var EADC_T::SELSMP1
 * Offset: 0x144  ADC Select Sampling Time Register 1
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[1:0]   |SELSMP8   |Channel 8 Select Sampling Time Option
 * |        |          |ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.
 * |        |          |00 = 3+0 ADC_CLK.
 * |        |          |01 = 3+2 ADC_CLK.
 * |        |          |10 = 3+4 ADC_CLK.
 * |        |          |11 = 3+6 ADC_CLK.
 * |        |          |Note: Please set the same value in all of SELSMPn (n = 0,1..8).
 * @var EADC_T::REFADJCTL
 * Offset: 0x150  ADC Reference Voltage Adjust Control Register
 * ---------------------------------------------------------------------------------------------------
 * |Bits    |Field     |Descriptions
 * | :----: | :----:   | :---- |
 * |[0]     |PDREF     |ADC Power Down Internal Reference Control Bit
 * |        |          |0 = Normal operating mode.
 * |        |          |1 = Power-down mode.
 * |        |          |Note: If power down internal reference, ADC's reference voltage must come from external VREF.
 * |[4:1]   |REFADJ    |ADC Internal Band-gap Voltage Option
 * |        |          |By setting REFADJ according to the following formula and configuration table, one can adjust reference voltage VREF in a small range:
 * |        |          |VREF = GAIN x VBG.
 * |        |          |GAIN = 1.6, 2.0, 2.5, 3.0(by setting VREFSEL(EADC_CTL[11:10]) = 00, 01, 10, 11 respectively).
 * |        |          |VBG is internal band-gap voltage, typical 1.0V, VBG can be configured by the following:
 * |        |          |0000 = VBG_type.
 * |        |          |0001 = VBG_type + 20 mV.
 * |        |          |0010 = VBG_type + 40 mV.
 * |        |          |0011 = VBG_type + 60 mV.
 * |        |          |0100 = VBG_type + 80 mV.
 * |        |          |0101 = VBG_type + 100 mV.
 * |        |          |0110 = VBG_type + 120 mV.
 * |        |          |0111 = VBG_type + 160 mV.
 * |        |          |1000 = VBG_type - 20 mV.
 * |        |          |1001 = VBG_type - 40 mV.
 * |        |          |1010 = VBG_type - 60 mV.
 * |        |          |1011 = VBG_type - 80 mV.
 * |        |          |1100 = VBG_type - 100 mV.
 * |        |          |1101 = VBG_type - 120 mV.
 * |        |          |1110 = VBG_type - 140 mV.
 * |        |          |1111 = VBG_type - 160 mV.
 * |        |          |Note: VBG_type = 1.0 V.
 */
    __I  uint32_t DAT[19];               /*!< [0x0000] ADC Data Register 0~18 for Sample Module 0~18                    */
    __I  uint32_t CURDAT;                /*!< [0x004c] ADC PDMA Current Transfer Data Register                          */
    __IO uint32_t CTL;                   /*!< [0x0050] ADC Control Register                                             */
    __O  uint32_t SWTRG;                 /*!< [0x0054] ADC Sample Module Software Start Register                        */
    __IO uint32_t PENDSTS;               /*!< [0x0058] ADC Start of Conversion Pending Flag Register                    */
    __IO uint32_t OVSTS;                 /*!< [0x005c] ADC Sample Module Start of Conversion Overrun Flag Register      */
    /// @cond HIDDEN_SYMBOLS
    __I  uint32_t RESERVE0[8];
    /// @endcond //HIDDEN_SYMBOLS
    __IO uint32_t SCTL[19];              /*!< [0x0080] ADC Sample Module 0~18 Control Register                          */
    /// @cond HIDDEN_SYMBOLS
    __I  uint32_t RESERVE1[1];
    /// @endcond //HIDDEN_SYMBOLS
    __IO uint32_t INTSRC[4];             /*!< [0x00d0] ADC interrupt 0~3 Source Enable Control Register.                */
    __IO uint32_t CMP[4];                /*!< [0x00e0] ADC Result Compare Register 0~3                                  */
    __I  uint32_t STATUS0;               /*!< [0x00f0] ADC Status Register 0                                            */
    __I  uint32_t STATUS1;               /*!< [0x00f4] ADC Status Register 1                                            */
    __IO uint32_t STATUS2;               /*!< [0x00f8] ADC Status Register 2                                            */
    __I  uint32_t STATUS3;               /*!< [0x00fc] ADC Status Register 3                                            */
    __I  uint32_t DDAT[4];               /*!< [0x0100] ADC Double Data Register 0~3 for Sample Module 0~3               */
    __IO uint32_t PWRM;                  /*!< [0x0110] ADC Power Management Register                                    */
    __IO uint32_t CALCTL;                /*!< [0x0114] ADC Calibration Control Register                                 */
    __IO uint32_t CALDWRD;               /*!< [0x0118] ADC Calibration Load Word Register                               */
    /// @cond HIDDEN_SYMBOLS
    __I  uint32_t RESERVE2[5];
    /// @endcond //HIDDEN_SYMBOLS
    __IO uint32_t PDMACTL;               /*!< [0x0130] ADC PDMA Control Register                                        */
    /// @cond HIDDEN_SYMBOLS
    __I  uint32_t RESERVE5[3];
    /// @endcond //HIDDEN_SYMBOLS
    __IO uint32_t SELSMP0;               /*!< [0x0140] ADC Select Sampling Time Register 0                              */
    __IO uint32_t SELSMP1;               /*!< [0x0144] ADC Select Sampling Time Register 1                              */
    /// @cond HIDDEN_SYMBOLS
    __I  uint32_t RESERVE6[2];
    /// @endcond //HIDDEN_SYMBOLS
    __IO uint32_t REFADJCTL;             /*!< [0x0150] ADC Reference Voltage Adjust Control Register                    */

} EADC_T;

/** @addtogroup EADC_CONST EADC Bit Field Definition
    Constant Definitions for EADC Controller
  @{
*/

#define EADC_DAT_RESULT_Pos              (0)                                                /*!< EADC_T::DAT: RESULT Position          */
#define EADC_DAT_RESULT_Msk              (0xfffful << EADC_DAT_RESULT_Pos)                  /*!< EADC_T::DAT: RESULT Mask              */

#define EADC_DAT_OV_Pos                  (16)                                               /*!< EADC_T::DAT: OV Position              */
#define EADC_DAT_OV_Msk                  (0x1ul << EADC_DAT_OV_Pos)                         /*!< EADC_T::DAT: OV Mask                  */

#define EADC_DAT_VALID_Pos               (17)                                               /*!< EADC_T::DAT: VALID Position           */
#define EADC_DAT_VALID_Msk               (0x1ul << EADC_DAT_VALID_Pos)                      /*!< EADC_T::DAT: VALID Mask               */

#define EADC_DAT0_RESULT_Pos             (0)                                               /*!< EADC_T::DAT0: RESULT Position          */
#define EADC_DAT0_RESULT_Msk             (0xfffful << EADC_DAT0_RESULT_Pos)                /*!< EADC_T::DAT0: RESULT Mask              */

#define EADC_DAT0_OV_Pos                 (16)                                              /*!< EADC_T::DAT0: OV Position              */
#define EADC_DAT0_OV_Msk                 (0x1ul << EADC_DAT0_OV_Pos)                       /*!< EADC_T::DAT0: OV Mask                  */

#define EADC_DAT0_VALID_Pos              (17)                                              /*!< EADC_T::DAT0: VALID Position           */
#define EADC_DAT0_VALID_Msk              (0x1ul << EADC_DAT0_VALID_Pos)                    /*!< EADC_T::DAT0: VALID Mask               */

#define EADC_DAT1_RESULT_Pos             (0)                                               /*!< EADC_T::DAT1: RESULT Position          */
#define EADC_DAT1_RESULT_Msk             (0xfffful << EADC_DAT1_RESULT_Pos)                /*!< EADC_T::DAT1: RESULT Mask              */

#define EADC_DAT1_OV_Pos                 (16)                                              /*!< EADC_T::DAT1: OV Position              */
#define EADC_DAT1_OV_Msk                 (0x1ul << EADC_DAT1_OV_Pos)                       /*!< EADC_T::DAT1: OV Mask                  */

#define EADC_DAT1_VALID_Pos              (17)                                              /*!< EADC_T::DAT1: VALID Position           */
#define EADC_DAT1_VALID_Msk              (0x1ul << EADC_DAT1_VALID_Pos)                    /*!< EADC_T::DAT1: VALID Mask               */

#define EADC_DAT2_RESULT_Pos             (0)                                               /*!< EADC_T::DAT2: RESULT Position          */
#define EADC_DAT2_RESULT_Msk             (0xfffful << EADC_DAT2_RESULT_Pos)                /*!< EADC_T::DAT2: RESULT Mask              */

#define EADC_DAT2_OV_Pos                 (16)                                              /*!< EADC_T::DAT2: OV Position              */
#define EADC_DAT2_OV_Msk                 (0x1ul << EADC_DAT2_OV_Pos)                       /*!< EADC_T::DAT2: OV Mask                  */

#define EADC_DAT2_VALID_Pos              (17)                                              /*!< EADC_T::DAT2: VALID Position           */
#define EADC_DAT2_VALID_Msk              (0x1ul << EADC_DAT2_VALID_Pos)                    /*!< EADC_T::DAT2: VALID Mask               */

#define EADC_DAT3_RESULT_Pos             (0)                                               /*!< EADC_T::DAT3: RESULT Position          */
#define EADC_DAT3_RESULT_Msk             (0xfffful << EADC_DAT3_RESULT_Pos)                /*!< EADC_T::DAT3: RESULT Mask              */

#define EADC_DAT3_OV_Pos                 (16)                                              /*!< EADC_T::DAT3: OV Position              */
#define EADC_DAT3_OV_Msk                 (0x1ul << EADC_DAT3_OV_Pos)                       /*!< EADC_T::DAT3: OV Mask                  */

#define EADC_DAT3_VALID_Pos              (17)                                              /*!< EADC_T::DAT3: VALID Position           */
#define EADC_DAT3_VALID_Msk              (0x1ul << EADC_DAT3_VALID_Pos)                    /*!< EADC_T::DAT3: VALID Mask               */

#define EADC_DAT4_RESULT_Pos             (0)                                               /*!< EADC_T::DAT4: RESULT Position          */
#define EADC_DAT4_RESULT_Msk             (0xfffful << EADC_DAT4_RESULT_Pos)                /*!< EADC_T::DAT4: RESULT Mask              */

#define EADC_DAT4_OV_Pos                 (16)                                              /*!< EADC_T::DAT4: OV Position              */
#define EADC_DAT4_OV_Msk                 (0x1ul << EADC_DAT4_OV_Pos)                       /*!< EADC_T::DAT4: OV Mask                  */

#define EADC_DAT4_VALID_Pos              (17)                                              /*!< EADC_T::DAT4: VALID Position           */
#define EADC_DAT4_VALID_Msk              (0x1ul << EADC_DAT4_VALID_Pos)                    /*!< EADC_T::DAT4: VALID Mask               */

#define EADC_DAT5_RESULT_Pos             (0)                                               /*!< EADC_T::DAT5: RESULT Position          */
#define EADC_DAT5_RESULT_Msk             (0xfffful << EADC_DAT5_RESULT_Pos)                /*!< EADC_T::DAT5: RESULT Mask              */

#define EADC_DAT5_OV_Pos                 (16)                                              /*!< EADC_T::DAT5: OV Position              */
#define EADC_DAT5_OV_Msk                 (0x1ul << EADC_DAT5_OV_Pos)                       /*!< EADC_T::DAT5: OV Mask                  */

#define EADC_DAT5_VALID_Pos              (17)                                              /*!< EADC_T::DAT5: VALID Position           */
#define EADC_DAT5_VALID_Msk              (0x1ul << EADC_DAT5_VALID_Pos)                    /*!< EADC_T::DAT5: VALID Mask               */

#define EADC_DAT6_RESULT_Pos             (0)                                               /*!< EADC_T::DAT6: RESULT Position          */
#define EADC_DAT6_RESULT_Msk             (0xfffful << EADC_DAT6_RESULT_Pos)                /*!< EADC_T::DAT6: RESULT Mask              */

#define EADC_DAT6_OV_Pos                 (16)                                              /*!< EADC_T::DAT6: OV Position              */
#define EADC_DAT6_OV_Msk                 (0x1ul << EADC_DAT6_OV_Pos)                       /*!< EADC_T::DAT6: OV Mask                  */

#define EADC_DAT6_VALID_Pos              (17)                                              /*!< EADC_T::DAT6: VALID Position           */
#define EADC_DAT6_VALID_Msk              (0x1ul << EADC_DAT6_VALID_Pos)                    /*!< EADC_T::DAT6: VALID Mask               */

#define EADC_DAT7_RESULT_Pos             (0)                                               /*!< EADC_T::DAT7: RESULT Position          */
#define EADC_DAT7_RESULT_Msk             (0xfffful << EADC_DAT7_RESULT_Pos)                /*!< EADC_T::DAT7: RESULT Mask              */

#define EADC_DAT7_OV_Pos                 (16)                                              /*!< EADC_T::DAT7: OV Position              */
#define EADC_DAT7_OV_Msk                 (0x1ul << EADC_DAT7_OV_Pos)                       /*!< EADC_T::DAT7: OV Mask                  */

#define EADC_DAT7_VALID_Pos              (17)                                              /*!< EADC_T::DAT7: VALID Position           */
#define EADC_DAT7_VALID_Msk              (0x1ul << EADC_DAT7_VALID_Pos)                    /*!< EADC_T::DAT7: VALID Mask               */

#define EADC_DAT8_RESULT_Pos             (0)                                               /*!< EADC_T::DAT8: RESULT Position          */
#define EADC_DAT8_RESULT_Msk             (0xfffful << EADC_DAT8_RESULT_Pos)                /*!< EADC_T::DAT8: RESULT Mask              */

#define EADC_DAT8_OV_Pos                 (16)                                              /*!< EADC_T::DAT8: OV Position              */
#define EADC_DAT8_OV_Msk                 (0x1ul << EADC_DAT8_OV_Pos)                       /*!< EADC_T::DAT8: OV Mask                  */

#define EADC_DAT8_VALID_Pos              (17)                                              /*!< EADC_T::DAT8: VALID Position           */
#define EADC_DAT8_VALID_Msk              (0x1ul << EADC_DAT8_VALID_Pos)                    /*!< EADC_T::DAT8: VALID Mask               */

#define EADC_CURDAT_CURDAT_Pos           (0)                                               /*!< EADC_T::CURDAT: CURDAT Position        */
#define EADC_CURDAT_CURDAT_Msk           (0x3fffful << EADC_CURDAT_CURDAT_Pos)             /*!< EADC_T::CURDAT: CURDAT Mask            */

#define EADC_CTL_ADCEN_Pos               (0)                                               /*!< EADC_T::CTL: ADCEN Position            */
#define EADC_CTL_ADCEN_Msk               (0x1ul << EADC_CTL_ADCEN_Pos)                     /*!< EADC_T::CTL: ADCEN Mask                */

#define EADC_CTL_ADCRST_Pos              (1)                                               /*!< EADC_T::CTL: ADCRST Position           */
#define EADC_CTL_ADCRST_Msk              (0x1ul << EADC_CTL_ADCRST_Pos)                    /*!< EADC_T::CTL: ADCRST Mask               */

#define EADC_CTL_ADCIEN0_Pos             (2)                                               /*!< EADC_T::CTL: ADCIEN0 Position          */
#define EADC_CTL_ADCIEN0_Msk             (0x1ul << EADC_CTL_ADCIEN0_Pos)                   /*!< EADC_T::CTL: ADCIEN0 Mask              */

#define EADC_CTL_ADCIEN1_Pos             (3)                                               /*!< EADC_T::CTL: ADCIEN1 Position          */
#define EADC_CTL_ADCIEN1_Msk             (0x1ul << EADC_CTL_ADCIEN1_Pos)                   /*!< EADC_T::CTL: ADCIEN1 Mask              */

#define EADC_CTL_ADCIEN2_Pos             (4)                                               /*!< EADC_T::CTL: ADCIEN2 Position          */
#define EADC_CTL_ADCIEN2_Msk             (0x1ul << EADC_CTL_ADCIEN2_Pos)                   /*!< EADC_T::CTL: ADCIEN2 Mask              */

#define EADC_CTL_ADCIEN3_Pos             (5)                                               /*!< EADC_T::CTL: ADCIEN3 Position          */
#define EADC_CTL_ADCIEN3_Msk             (0x1ul << EADC_CTL_ADCIEN3_Pos)                   /*!< EADC_T::CTL: ADCIEN3 Mask              */

#define EADC_CTL_RES_Pos                 (6)                                               /*!< EADC_T::CTL: RES Position              */
#define EADC_CTL_RES_Msk                 (0x3ul << EADC_CTL_RES_Pos)                       /*!< EADC_T::CTL: RES Mask                  */

#define EADC_CTL_DIFFEN_Pos              (8)                                               /*!< EADC_T::CTL: DIFFEN Position           */
#define EADC_CTL_DIFFEN_Msk              (0x1ul << EADC_CTL_DIFFEN_Pos)                    /*!< EADC_T::CTL: DIFFEN Mask               */

#define EADC_CTL_DMOF_Pos                (9)                                               /*!< EADC_T::CTL: DMOF Position             */
#define EADC_CTL_DMOF_Msk                (0x1ul << EADC_CTL_DMOF_Pos)                      /*!< EADC_T::CTL: DMOF Mask                 */

#define EADC_CTL_VREFSEL_Pos             (10)                                              /*!< EADC_T::CTL: VREFSEL Position          */
#define EADC_CTL_VREFSEL_Msk             (0x3ul << EADC_CTL_VREFSEL_Pos)                   /*!< EADC_T::CTL: VREFSEL Mask              */

#define EADC_CTL_SPEED_Pos               (12)                                              /*!< EADC_T::CTL: SPEED Position            */
#define EADC_CTL_SPEED_Msk               (0x1ul << EADC_CTL_SPEED_Pos)                     /*!< EADC_T::CTL: SPEED Mask                */

#define EADC_SWTRG_SWTRG_Pos             (0)                                               /*!< EADC_T::SWTRG: SWTRG Position          */
#define EADC_SWTRG_SWTRG_Msk             (0x1fful << EADC_SWTRG_SWTRG_Pos)                 /*!< EADC_T::SWTRG: SWTRG Mask              */

#define EADC_PENDSTS_STPF_Pos            (0)                                               /*!< EADC_T::PENDSTS: STPF Position         */
#define EADC_PENDSTS_STPF_Msk            (0x1fful << EADC_PENDSTS_STPF_Pos)                /*!< EADC_T::PENDSTS: STPF Mask             */

#define EADC_OVSTS_SPOVF_Pos             (0)                                               /*!< EADC_T::OVSTS: SPOVF Position          */
#define EADC_OVSTS_SPOVF_Msk             (0x1fful << EADC_OVSTS_SPOVF_Pos)                 /*!< EADC_T::OVSTS: SPOVF Mask              */

#define EADC_SCTL_CHSEL_Pos              (0)                                               /*!< EADC_T::SCTL: CHSEL Position           */
#define EADC_SCTL_CHSEL_Msk              (0xful << EADC_SCTL_CHSEL_Pos)                    /*!< EADC_T::SCTL: CHSEL Mask               */

#define EADC_SCTL_EXTREN_Pos             (4)                                               /*!< EADC_T::SCTL: EXTREN Position          */
#define EADC_SCTL_EXTREN_Msk             (0x1ul << EADC_SCTL_EXTREN_Pos)                   /*!< EADC_T::SCTL: EXTREN Mask              */

#define EADC_SCTL_EXTFEN_Pos             (5)                                               /*!< EADC_T::SCTL: EXTFEN Position          */
#define EADC_SCTL_EXTFEN_Msk             (0x1ul << EADC_SCTL_EXTFEN_Pos)                   /*!< EADC_T::SCTL: EXTFEN Mask              */

#define EADC_SCTL_TRGDLYDIV_Pos          (6)                                               /*!< EADC_T::SCTL: TRGDLYDIV Position       */
#define EADC_SCTL_TRGDLYDIV_Msk          (0x3ul << EADC_SCTL_TRGDLYDIV_Pos)                /*!< EADC_T::SCTL: TRGDLYDIV Mask           */

#define EADC_SCTL_TRGDLYCNT_Pos          (8)                                               /*!< EADC_T::SCTL: TRGDLYCNT Position       */
#define EADC_SCTL_TRGDLYCNT_Msk          (0xfful << EADC_SCTL_TRGDLYCNT_Pos)               /*!< EADC_T::SCTL: TRGDLYCNT Mask           */

#define EADC_SCTL_TRGSEL_Pos             (16)                                              /*!< EADC_T::SCTL: TRGSEL Position          */
#define EADC_SCTL_TRGSEL_Msk             (0x1ful << EADC_SCTL_TRGSEL_Pos)                  /*!< EADC_T::SCTL: TRGSEL Mask              */

#define EADC_SCTL_INTPOS_Pos             (22)                                              /*!< EADC_T::SCTL: INTPOS Position          */
#define EADC_SCTL_INTPOS_Msk             (0x1ul << EADC_SCTL_INTPOS_Pos)                   /*!< EADC_T::SCTL: INTPOS Mask              */

#define EADC_SCTL_DBMEN_Pos              (23)                                              /*!< EADC_T::SCTL: DBMEN Position           */
#define EADC_SCTL_DBMEN_Msk              (0x1ul << EADC_SCTL_DBMEN_Pos)                    /*!< EADC_T::SCTL: DBMEN Mask               */

#define EADC_SCTL_EXTSMPT_Pos            (24)                                              /*!< EADC_T::SCTL: EXTSMPT Position         */
#define EADC_SCTL_EXTSMPT_Msk            (0xfful << EADC_SCTL_EXTSMPT_Pos)                 /*!< EADC_T::SCTL: EXTSMPT Mask             */

#define EADC_SCTL0_CHSEL_Pos             (0)                                               /*!< EADC_T::SCTL0: CHSEL Position          */
#define EADC_SCTL0_CHSEL_Msk             (0xful << EADC_SCTL0_CHSEL_Pos)                   /*!< EADC_T::SCTL0: CHSEL Mask              */

#define EADC_SCTL0_EXTREN_Pos            (4)                                               /*!< EADC_T::SCTL0: EXTREN Position         */
#define EADC_SCTL0_EXTREN_Msk            (0x1ul << EADC_SCTL0_EXTREN_Pos)                  /*!< EADC_T::SCTL0: EXTREN Mask             */

#define EADC_SCTL0_EXTFEN_Pos            (5)                                               /*!< EADC_T::SCTL0: EXTFEN Position         */
#define EADC_SCTL0_EXTFEN_Msk            (0x1ul << EADC_SCTL0_EXTFEN_Pos)                  /*!< EADC_T::SCTL0: EXTFEN Mask             */

#define EADC_SCTL0_TRGDLYDIV_Pos         (6)                                               /*!< EADC_T::SCTL0: TRGDLYDIV Position      */
#define EADC_SCTL0_TRGDLYDIV_Msk         (0x3ul << EADC_SCTL0_TRGDLYDIV_Pos)               /*!< EADC_T::SCTL0: TRGDLYDIV Mask          */

#define EADC_SCTL0_TRGDLYCNT_Pos         (8)                                               /*!< EADC_T::SCTL0: TRGDLYCNT Position      */
#define EADC_SCTL0_TRGDLYCNT_Msk         (0xfful << EADC_SCTL0_TRGDLYCNT_Pos)              /*!< EADC_T::SCTL0: TRGDLYCNT Mask          */

#define EADC_SCTL0_TRGSEL_Pos            (16)                                              /*!< EADC_T::SCTL0: TRGSEL Position         */
#define EADC_SCTL0_TRGSEL_Msk            (0x3ful << EADC_SCTL0_TRGSEL_Pos)                 /*!< EADC_T::SCTL0: TRGSEL Mask             */

#define EADC_SCTL0_INTPOS_Pos            (22)                                              /*!< EADC_T::SCTL0: INTPOS Position         */
#define EADC_SCTL0_INTPOS_Msk            (0x1ul << EADC_SCTL0_INTPOS_Pos)                  /*!< EADC_T::SCTL0: INTPOS Mask             */

#define EADC_SCTL0_DBMEN_Pos             (23)                                              /*!< EADC_T::SCTL0: DBMEN Position          */
#define EADC_SCTL0_DBMEN_Msk             (0x1ul << EADC_SCTL0_DBMEN_Pos)                   /*!< EADC_T::SCTL0: DBMEN Mask              */

#define EADC_SCTL1_CHSEL_Pos             (0)                                               /*!< EADC_T::SCTL1: CHSEL Position          */
#define EADC_SCTL1_CHSEL_Msk             (0xful << EADC_SCTL1_CHSEL_Pos)                   /*!< EADC_T::SCTL1: CHSEL Mask              */

#define EADC_SCTL1_EXTREN_Pos            (4)                                               /*!< EADC_T::SCTL1: EXTREN Position         */
#define EADC_SCTL1_EXTREN_Msk            (0x1ul << EADC_SCTL1_EXTREN_Pos)                  /*!< EADC_T::SCTL1: EXTREN Mask             */

#define EADC_SCTL1_EXTFEN_Pos            (5)                                               /*!< EADC_T::SCTL1: EXTFEN Position         */
#define EADC_SCTL1_EXTFEN_Msk            (0x1ul << EADC_SCTL1_EXTFEN_Pos)                  /*!< EADC_T::SCTL1: EXTFEN Mask             */

#define EADC_SCTL1_TRGDLYDIV_Pos         (6)                                               /*!< EADC_T::SCTL1: TRGDLYDIV Position      */
#define EADC_SCTL1_TRGDLYDIV_Msk         (0x3ul << EADC_SCTL1_TRGDLYDIV_Pos)               /*!< EADC_T::SCTL1: TRGDLYDIV Mask          */

#define EADC_SCTL1_TRGDLYCNT_Pos         (8)                                               /*!< EADC_T::SCTL1: TRGDLYCNT Position      */
#define EADC_SCTL1_TRGDLYCNT_Msk         (0xfful << EADC_SCTL1_TRGDLYCNT_Pos)              /*!< EADC_T::SCTL1: TRGDLYCNT Mask          */

#define EADC_SCTL1_TRGSEL_Pos            (16)                                              /*!< EADC_T::SCTL1: TRGSEL Position         */
#define EADC_SCTL1_TRGSEL_Msk            (0x3ful << EADC_SCTL1_TRGSEL_Pos)                 /*!< EADC_T::SCTL1: TRGSEL Mask             */

#define EADC_SCTL1_INTPOS_Pos            (22)                                              /*!< EADC_T::SCTL1: INTPOS Position         */
#define EADC_SCTL1_INTPOS_Msk            (0x1ul << EADC_SCTL1_INTPOS_Pos)                  /*!< EADC_T::SCTL1: INTPOS Mask             */

#define EADC_SCTL1_DBMEN_Pos             (23)                                              /*!< EADC_T::SCTL1: DBMEN Position          */
#define EADC_SCTL1_DBMEN_Msk             (0x1ul << EADC_SCTL1_DBMEN_Pos)                   /*!< EADC_T::SCTL1: DBMEN Mask              */

#define EADC_SCTL2_CHSEL_Pos             (0)                                               /*!< EADC_T::SCTL2: CHSEL Position          */
#define EADC_SCTL2_CHSEL_Msk             (0xful << EADC_SCTL2_CHSEL_Pos)                   /*!< EADC_T::SCTL2: CHSEL Mask              */

#define EADC_SCTL2_EXTREN_Pos            (4)                                               /*!< EADC_T::SCTL2: EXTREN Position         */
#define EADC_SCTL2_EXTREN_Msk            (0x1ul << EADC_SCTL2_EXTREN_Pos)                  /*!< EADC_T::SCTL2: EXTREN Mask             */

#define EADC_SCTL2_EXTFEN_Pos            (5)                                               /*!< EADC_T::SCTL2: EXTFEN Position         */
#define EADC_SCTL2_EXTFEN_Msk            (0x1ul << EADC_SCTL2_EXTFEN_Pos)                  /*!< EADC_T::SCTL2: EXTFEN Mask             */

#define EADC_SCTL2_TRGDLYDIV_Pos         (6)                                               /*!< EADC_T::SCTL2: TRGDLYDIV Position      */
#define EADC_SCTL2_TRGDLYDIV_Msk         (0x3ul << EADC_SCTL2_TRGDLYDIV_Pos)               /*!< EADC_T::SCTL2: TRGDLYDIV Mask          */

#define EADC_SCTL2_TRGDLYCNT_Pos         (8)                                               /*!< EADC_T::SCTL2: TRGDLYCNT Position      */
#define EADC_SCTL2_TRGDLYCNT_Msk         (0xfful << EADC_SCTL2_TRGDLYCNT_Pos)              /*!< EADC_T::SCTL2: TRGDLYCNT Mask          */

#define EADC_SCTL2_TRGSEL_Pos            (16)                                              /*!< EADC_T::SCTL2: TRGSEL Position         */
#define EADC_SCTL2_TRGSEL_Msk            (0x3ful << EADC_SCTL2_TRGSEL_Pos)                 /*!< EADC_T::SCTL2: TRGSEL Mask             */

#define EADC_SCTL2_INTPOS_Pos            (22)                                              /*!< EADC_T::SCTL2: INTPOS Position         */
#define EADC_SCTL2_INTPOS_Msk            (0x1ul << EADC_SCTL2_INTPOS_Pos)                  /*!< EADC_T::SCTL2: INTPOS Mask             */

#define EADC_SCTL2_DBMEN_Pos             (23)                                              /*!< EADC_T::SCTL2: DBMEN Position          */
#define EADC_SCTL2_DBMEN_Msk             (0x1ul << EADC_SCTL2_DBMEN_Pos)                   /*!< EADC_T::SCTL2: DBMEN Mask              */

#define EADC_SCTL3_CHSEL_Pos             (0)                                               /*!< EADC_T::SCTL3: CHSEL Position          */
#define EADC_SCTL3_CHSEL_Msk             (0xful << EADC_SCTL3_CHSEL_Pos)                   /*!< EADC_T::SCTL3: CHSEL Mask              */

#define EADC_SCTL3_EXTREN_Pos            (4)                                               /*!< EADC_T::SCTL3: EXTREN Position         */
#define EADC_SCTL3_EXTREN_Msk            (0x1ul << EADC_SCTL3_EXTREN_Pos)                  /*!< EADC_T::SCTL3: EXTREN Mask             */

#define EADC_SCTL3_EXTFEN_Pos            (5)                                               /*!< EADC_T::SCTL3: EXTFEN Position         */
#define EADC_SCTL3_EXTFEN_Msk            (0x1ul << EADC_SCTL3_EXTFEN_Pos)                  /*!< EADC_T::SCTL3: EXTFEN Mask             */

#define EADC_SCTL3_TRGDLYDIV_Pos         (6)                                               /*!< EADC_T::SCTL3: TRGDLYDIV Position      */
#define EADC_SCTL3_TRGDLYDIV_Msk         (0x3ul << EADC_SCTL3_TRGDLYDIV_Pos)               /*!< EADC_T::SCTL3: TRGDLYDIV Mask          */

#define EADC_SCTL3_TRGDLYCNT_Pos         (8)                                               /*!< EADC_T::SCTL3: TRGDLYCNT Position      */
#define EADC_SCTL3_TRGDLYCNT_Msk         (0xfful << EADC_SCTL3_TRGDLYCNT_Pos)              /*!< EADC_T::SCTL3: TRGDLYCNT Mask          */

#define EADC_SCTL3_TRGSEL_Pos            (16)                                              /*!< EADC_T::SCTL3: TRGSEL Position         */
#define EADC_SCTL3_TRGSEL_Msk            (0x3ful << EADC_SCTL3_TRGSEL_Pos)                 /*!< EADC_T::SCTL3: TRGSEL Mask             */

#define EADC_SCTL3_INTPOS_Pos            (22)                                              /*!< EADC_T::SCTL3: INTPOS Position         */
#define EADC_SCTL3_INTPOS_Msk            (0x1ul << EADC_SCTL3_INTPOS_Pos)                  /*!< EADC_T::SCTL3: INTPOS Mask             */

#define EADC_SCTL3_DBMEN_Pos             (23)                                              /*!< EADC_T::SCTL3: DBMEN Position          */
#define EADC_SCTL3_DBMEN_Msk             (0x1ul << EADC_SCTL3_DBMEN_Pos)                   /*!< EADC_T::SCTL3: DBMEN Mask              */

#define EADC_SCTL4_CHSEL_Pos             (0)                                               /*!< EADC_T::SCTL4: CHSEL Position          */
#define EADC_SCTL4_CHSEL_Msk             (0xful << EADC_SCTL4_CHSEL_Pos)                   /*!< EADC_T::SCTL4: CHSEL Mask              */

#define EADC_SCTL4_EXTREN_Pos            (4)                                               /*!< EADC_T::SCTL4: EXTREN Position         */
#define EADC_SCTL4_EXTREN_Msk            (0x1ul << EADC_SCTL4_EXTREN_Pos)                  /*!< EADC_T::SCTL4: EXTREN Mask             */

#define EADC_SCTL4_EXTFEN_Pos            (5)                                               /*!< EADC_T::SCTL4: EXTFEN Position         */
#define EADC_SCTL4_EXTFEN_Msk            (0x1ul << EADC_SCTL4_EXTFEN_Pos)                  /*!< EADC_T::SCTL4: EXTFEN Mask             */

#define EADC_SCTL4_TRGDLYDIV_Pos         (6)                                               /*!< EADC_T::SCTL4: TRGDLYDIV Position      */
#define EADC_SCTL4_TRGDLYDIV_Msk         (0x3ul << EADC_SCTL4_TRGDLYDIV_Pos)               /*!< EADC_T::SCTL4: TRGDLYDIV Mask          */

#define EADC_SCTL4_TRGDLYCNT_Pos         (8)                                               /*!< EADC_T::SCTL4: TRGDLYCNT Position      */
#define EADC_SCTL4_TRGDLYCNT_Msk         (0xfful << EADC_SCTL4_TRGDLYCNT_Pos)              /*!< EADC_T::SCTL4: TRGDLYCNT Mask          */

#define EADC_SCTL4_TRGSEL_Pos            (16)                                              /*!< EADC_T::SCTL4: TRGSEL Position         */
#define EADC_SCTL4_TRGSEL_Msk            (0x3ful << EADC_SCTL4_TRGSEL_Pos)                 /*!< EADC_T::SCTL4: TRGSEL Mask             */

#define EADC_SCTL4_INTPOS_Pos            (22)                                              /*!< EADC_T::SCTL4: INTPOS Position         */
#define EADC_SCTL4_INTPOS_Msk            (0x1ul << EADC_SCTL4_INTPOS_Pos)                  /*!< EADC_T::SCTL4: INTPOS Mask             */

#define EADC_SCTL5_CHSEL_Pos             (0)                                               /*!< EADC_T::SCTL5: CHSEL Position          */
#define EADC_SCTL5_CHSEL_Msk             (0xful << EADC_SCTL5_CHSEL_Pos)                   /*!< EADC_T::SCTL5: CHSEL Mask              */

#define EADC_SCTL5_EXTREN_Pos            (4)                                               /*!< EADC_T::SCTL5: EXTREN Position         */
#define EADC_SCTL5_EXTREN_Msk            (0x1ul << EADC_SCTL5_EXTREN_Pos)                  /*!< EADC_T::SCTL5: EXTREN Mask             */

#define EADC_SCTL5_EXTFEN_Pos            (5)                                               /*!< EADC_T::SCTL5: EXTFEN Position         */
#define EADC_SCTL5_EXTFEN_Msk            (0x1ul << EADC_SCTL5_EXTFEN_Pos)                  /*!< EADC_T::SCTL5: EXTFEN Mask             */

#define EADC_SCTL5_TRGDLYDIV_Pos         (6)                                               /*!< EADC_T::SCTL5: TRGDLYDIV Position      */
#define EADC_SCTL5_TRGDLYDIV_Msk         (0x3ul << EADC_SCTL5_TRGDLYDIV_Pos)               /*!< EADC_T::SCTL5: TRGDLYDIV Mask          */

#define EADC_SCTL5_TRGDLYCNT_Pos         (8)                                               /*!< EADC_T::SCTL5: TRGDLYCNT Position      */
#define EADC_SCTL5_TRGDLYCNT_Msk         (0xfful << EADC_SCTL5_TRGDLYCNT_Pos)              /*!< EADC_T::SCTL5: TRGDLYCNT Mask          */

#define EADC_SCTL5_TRGSEL_Pos            (16)                                              /*!< EADC_T::SCTL5: TRGSEL Position         */
#define EADC_SCTL5_TRGSEL_Msk            (0x3ful << EADC_SCTL5_TRGSEL_Pos)                 /*!< EADC_T::SCTL5: TRGSEL Mask             */

#define EADC_SCTL5_INTPOS_Pos            (22)                                              /*!< EADC_T::SCTL5: INTPOS Position         */
#define EADC_SCTL5_INTPOS_Msk            (0x1ul << EADC_SCTL5_INTPOS_Pos)                  /*!< EADC_T::SCTL5: INTPOS Mask             */

#define EADC_SCTL6_CHSEL_Pos             (0)                                               /*!< EADC_T::SCTL6: CHSEL Position          */
#define EADC_SCTL6_CHSEL_Msk             (0xful << EADC_SCTL6_CHSEL_Pos)                   /*!< EADC_T::SCTL6: CHSEL Mask              */

#define EADC_SCTL6_EXTREN_Pos            (4)                                               /*!< EADC_T::SCTL6: EXTREN Position         */
#define EADC_SCTL6_EXTREN_Msk            (0x1ul << EADC_SCTL6_EXTREN_Pos)                  /*!< EADC_T::SCTL6: EXTREN Mask             */

#define EADC_SCTL6_EXTFEN_Pos            (5)                                               /*!< EADC_T::SCTL6: EXTFEN Position         */
#define EADC_SCTL6_EXTFEN_Msk            (0x1ul << EADC_SCTL6_EXTFEN_Pos)                  /*!< EADC_T::SCTL6: EXTFEN Mask             */

#define EADC_SCTL6_TRGDLYDIV_Pos         (6)                                               /*!< EADC_T::SCTL6: TRGDLYDIV Position      */
#define EADC_SCTL6_TRGDLYDIV_Msk         (0x3ul << EADC_SCTL6_TRGDLYDIV_Pos)               /*!< EADC_T::SCTL6: TRGDLYDIV Mask          */

#define EADC_SCTL6_TRGDLYCNT_Pos         (8)                                               /*!< EADC_T::SCTL6: TRGDLYCNT Position      */
#define EADC_SCTL6_TRGDLYCNT_Msk         (0xfful << EADC_SCTL6_TRGDLYCNT_Pos)              /*!< EADC_T::SCTL6: TRGDLYCNT Mask          */

#define EADC_SCTL6_TRGSEL_Pos            (16)                                              /*!< EADC_T::SCTL6: TRGSEL Position         */
#define EADC_SCTL6_TRGSEL_Msk            (0x3ful << EADC_SCTL6_TRGSEL_Pos)                 /*!< EADC_T::SCTL6: TRGSEL Mask             */

#define EADC_SCTL6_INTPOS_Pos            (22)                                              /*!< EADC_T::SCTL6: INTPOS Position         */
#define EADC_SCTL6_INTPOS_Msk            (0x1ul << EADC_SCTL6_INTPOS_Pos)                  /*!< EADC_T::SCTL6: INTPOS Mask             */

#define EADC_SCTL7_CHSEL_Pos             (0)                                               /*!< EADC_T::SCTL7: CHSEL Position          */
#define EADC_SCTL7_CHSEL_Msk             (0xful << EADC_SCTL7_CHSEL_Pos)                   /*!< EADC_T::SCTL7: CHSEL Mask              */

#define EADC_SCTL7_EXTREN_Pos            (4)                                               /*!< EADC_T::SCTL7: EXTREN Position         */
#define EADC_SCTL7_EXTREN_Msk            (0x1ul << EADC_SCTL7_EXTREN_Pos)                  /*!< EADC_T::SCTL7: EXTREN Mask             */

#define EADC_SCTL7_EXTFEN_Pos            (5)                                               /*!< EADC_T::SCTL7: EXTFEN Position         */
#define EADC_SCTL7_EXTFEN_Msk            (0x1ul << EADC_SCTL7_EXTFEN_Pos)                  /*!< EADC_T::SCTL7: EXTFEN Mask             */

#define EADC_SCTL7_TRGDLYDIV_Pos         (6)                                               /*!< EADC_T::SCTL7: TRGDLYDIV Position      */
#define EADC_SCTL7_TRGDLYDIV_Msk         (0x3ul << EADC_SCTL7_TRGDLYDIV_Pos)               /*!< EADC_T::SCTL7: TRGDLYDIV Mask          */

#define EADC_SCTL7_TRGDLYCNT_Pos         (8)                                               /*!< EADC_T::SCTL7: TRGDLYCNT Position      */
#define EADC_SCTL7_TRGDLYCNT_Msk         (0xfful << EADC_SCTL7_TRGDLYCNT_Pos)              /*!< EADC_T::SCTL7: TRGDLYCNT Mask          */

#define EADC_SCTL7_TRGSEL_Pos            (16)                                              /*!< EADC_T::SCTL7: TRGSEL Position         */
#define EADC_SCTL7_TRGSEL_Msk            (0x3ful << EADC_SCTL7_TRGSEL_Pos)                 /*!< EADC_T::SCTL7: TRGSEL Mask             */

#define EADC_SCTL7_INTPOS_Pos            (22)                                              /*!< EADC_T::SCTL7: INTPOS Position         */
#define EADC_SCTL7_INTPOS_Msk            (0x1ul << EADC_SCTL7_INTPOS_Pos)                  /*!< EADC_T::SCTL7: INTPOS Mask             */

#define EADC_INTSRC0_SPLIE0_Pos          (0)                                               /*!< EADC_T::INTSRC0: SPLIE0 Position       */
#define EADC_INTSRC0_SPLIE0_Msk          (0x1ul << EADC_INTSRC0_SPLIE0_Pos)                /*!< EADC_T::INTSRC0: SPLIE0 Mask           */

#define EADC_INTSRC0_SPLIE1_Pos          (1)                                               /*!< EADC_T::INTSRC0: SPLIE1 Position       */
#define EADC_INTSRC0_SPLIE1_Msk          (0x1ul << EADC_INTSRC0_SPLIE1_Pos)                /*!< EADC_T::INTSRC0: SPLIE1 Mask           */

#define EADC_INTSRC0_SPLIE2_Pos          (2)                                               /*!< EADC_T::INTSRC0: SPLIE2 Position       */
#define EADC_INTSRC0_SPLIE2_Msk          (0x1ul << EADC_INTSRC0_SPLIE2_Pos)                /*!< EADC_T::INTSRC0: SPLIE2 Mask           */

#define EADC_INTSRC0_SPLIE3_Pos          (3)                                               /*!< EADC_T::INTSRC0: SPLIE3 Position       */
#define EADC_INTSRC0_SPLIE3_Msk          (0x1ul << EADC_INTSRC0_SPLIE3_Pos)                /*!< EADC_T::INTSRC0: SPLIE3 Mask           */

#define EADC_INTSRC0_SPLIE4_Pos          (4)                                               /*!< EADC_T::INTSRC0: SPLIE4 Position       */
#define EADC_INTSRC0_SPLIE4_Msk          (0x1ul << EADC_INTSRC0_SPLIE4_Pos)                /*!< EADC_T::INTSRC0: SPLIE4 Mask           */

#define EADC_INTSRC0_SPLIE5_Pos          (5)                                               /*!< EADC_T::INTSRC0: SPLIE5 Position       */
#define EADC_INTSRC0_SPLIE5_Msk          (0x1ul << EADC_INTSRC0_SPLIE5_Pos)                /*!< EADC_T::INTSRC0: SPLIE5 Mask           */

#define EADC_INTSRC0_SPLIE6_Pos          (6)                                               /*!< EADC_T::INTSRC0: SPLIE6 Position       */
#define EADC_INTSRC0_SPLIE6_Msk          (0x1ul << EADC_INTSRC0_SPLIE6_Pos)                /*!< EADC_T::INTSRC0: SPLIE6 Mask           */

#define EADC_INTSRC0_SPLIE7_Pos          (7)                                               /*!< EADC_T::INTSRC0: SPLIE7 Position       */
#define EADC_INTSRC0_SPLIE7_Msk          (0x1ul << EADC_INTSRC0_SPLIE7_Pos)                /*!< EADC_T::INTSRC0: SPLIE7 Mask           */

#define EADC_INTSRC0_SPLIE8_Pos          (8)                                               /*!< EADC_T::INTSRC0: SPLIE8 Position       */
#define EADC_INTSRC0_SPLIE8_Msk          (0x1ul << EADC_INTSRC0_SPLIE8_Pos)                /*!< EADC_T::INTSRC0: SPLIE8 Mask           */

#define EADC_INTSRC1_SPLIE0_Pos          (0)                                               /*!< EADC_T::INTSRC1: SPLIE0 Position       */
#define EADC_INTSRC1_SPLIE0_Msk          (0x1ul << EADC_INTSRC1_SPLIE0_Pos)                /*!< EADC_T::INTSRC1: SPLIE0 Mask           */

#define EADC_INTSRC1_SPLIE1_Pos          (1)                                               /*!< EADC_T::INTSRC1: SPLIE1 Position       */
#define EADC_INTSRC1_SPLIE1_Msk          (0x1ul << EADC_INTSRC1_SPLIE1_Pos)                /*!< EADC_T::INTSRC1: SPLIE1 Mask           */

#define EADC_INTSRC1_SPLIE2_Pos          (2)                                               /*!< EADC_T::INTSRC1: SPLIE2 Position       */
#define EADC_INTSRC1_SPLIE2_Msk          (0x1ul << EADC_INTSRC1_SPLIE2_Pos)                /*!< EADC_T::INTSRC1: SPLIE2 Mask           */

#define EADC_INTSRC1_SPLIE3_Pos          (3)                                               /*!< EADC_T::INTSRC1: SPLIE3 Position       */
#define EADC_INTSRC1_SPLIE3_Msk          (0x1ul << EADC_INTSRC1_SPLIE3_Pos)                /*!< EADC_T::INTSRC1: SPLIE3 Mask           */

#define EADC_INTSRC1_SPLIE4_Pos          (4)                                               /*!< EADC_T::INTSRC1: SPLIE4 Position       */
#define EADC_INTSRC1_SPLIE4_Msk          (0x1ul << EADC_INTSRC1_SPLIE4_Pos)                /*!< EADC_T::INTSRC1: SPLIE4 Mask           */

#define EADC_INTSRC1_SPLIE5_Pos          (5)                                               /*!< EADC_T::INTSRC1: SPLIE5 Position       */
#define EADC_INTSRC1_SPLIE5_Msk          (0x1ul << EADC_INTSRC1_SPLIE5_Pos)                /*!< EADC_T::INTSRC1: SPLIE5 Mask           */

#define EADC_INTSRC1_SPLIE6_Pos          (6)                                               /*!< EADC_T::INTSRC1: SPLIE6 Position       */
#define EADC_INTSRC1_SPLIE6_Msk          (0x1ul << EADC_INTSRC1_SPLIE6_Pos)                /*!< EADC_T::INTSRC1: SPLIE6 Mask           */

#define EADC_INTSRC1_SPLIE7_Pos          (7)                                               /*!< EADC_T::INTSRC1: SPLIE7 Position       */
#define EADC_INTSRC1_SPLIE7_Msk          (0x1ul << EADC_INTSRC1_SPLIE7_Pos)                /*!< EADC_T::INTSRC1: SPLIE7 Mask           */

#define EADC_INTSRC1_SPLIE8_Pos          (8)                                               /*!< EADC_T::INTSRC1: SPLIE8 Position       */
#define EADC_INTSRC1_SPLIE8_Msk          (0x1ul << EADC_INTSRC1_SPLIE8_Pos)                /*!< EADC_T::INTSRC1: SPLIE8 Mask           */

#define EADC_INTSRC2_SPLIE0_Pos          (0)                                               /*!< EADC_T::INTSRC2: SPLIE0 Position       */
#define EADC_INTSRC2_SPLIE0_Msk          (0x1ul << EADC_INTSRC2_SPLIE0_Pos)                /*!< EADC_T::INTSRC2: SPLIE0 Mask           */

#define EADC_INTSRC2_SPLIE1_Pos          (1)                                               /*!< EADC_T::INTSRC2: SPLIE1 Position       */
#define EADC_INTSRC2_SPLIE1_Msk          (0x1ul << EADC_INTSRC2_SPLIE1_Pos)                /*!< EADC_T::INTSRC2: SPLIE1 Mask           */

#define EADC_INTSRC2_SPLIE2_Pos          (2)                                               /*!< EADC_T::INTSRC2: SPLIE2 Position       */
#define EADC_INTSRC2_SPLIE2_Msk          (0x1ul << EADC_INTSRC2_SPLIE2_Pos)                /*!< EADC_T::INTSRC2: SPLIE2 Mask           */

#define EADC_INTSRC2_SPLIE3_Pos          (3)                                               /*!< EADC_T::INTSRC2: SPLIE3 Position       */
#define EADC_INTSRC2_SPLIE3_Msk          (0x1ul << EADC_INTSRC2_SPLIE3_Pos)                /*!< EADC_T::INTSRC2: SPLIE3 Mask           */

#define EADC_INTSRC2_SPLIE4_Pos          (4)                                               /*!< EADC_T::INTSRC2: SPLIE4 Position       */
#define EADC_INTSRC2_SPLIE4_Msk          (0x1ul << EADC_INTSRC2_SPLIE4_Pos)                /*!< EADC_T::INTSRC2: SPLIE4 Mask           */

#define EADC_INTSRC2_SPLIE5_Pos          (5)                                               /*!< EADC_T::INTSRC2: SPLIE5 Position       */
#define EADC_INTSRC2_SPLIE5_Msk          (0x1ul << EADC_INTSRC2_SPLIE5_Pos)                /*!< EADC_T::INTSRC2: SPLIE5 Mask           */

#define EADC_INTSRC2_SPLIE6_Pos          (6)                                               /*!< EADC_T::INTSRC2: SPLIE6 Position       */
#define EADC_INTSRC2_SPLIE6_Msk          (0x1ul << EADC_INTSRC2_SPLIE6_Pos)                /*!< EADC_T::INTSRC2: SPLIE6 Mask           */

#define EADC_INTSRC2_SPLIE7_Pos          (7)                                               /*!< EADC_T::INTSRC2: SPLIE7 Position       */
#define EADC_INTSRC2_SPLIE7_Msk          (0x1ul << EADC_INTSRC2_SPLIE7_Pos)                /*!< EADC_T::INTSRC2: SPLIE7 Mask           */

#define EADC_INTSRC2_SPLIE8_Pos          (8)                                               /*!< EADC_T::INTSRC2: SPLIE8 Position       */
#define EADC_INTSRC2_SPLIE8_Msk          (0x1ul << EADC_INTSRC2_SPLIE8_Pos)                /*!< EADC_T::INTSRC2: SPLIE8 Mask           */

#define EADC_INTSRC3_SPLIE0_Pos          (0)                                               /*!< EADC_T::INTSRC3: SPLIE0 Position       */
#define EADC_INTSRC3_SPLIE0_Msk          (0x1ul << EADC_INTSRC3_SPLIE0_Pos)                /*!< EADC_T::INTSRC3: SPLIE0 Mask           */

#define EADC_INTSRC3_SPLIE1_Pos          (1)                                               /*!< EADC_T::INTSRC3: SPLIE1 Position       */
#define EADC_INTSRC3_SPLIE1_Msk          (0x1ul << EADC_INTSRC3_SPLIE1_Pos)                /*!< EADC_T::INTSRC3: SPLIE1 Mask           */

#define EADC_INTSRC3_SPLIE2_Pos          (2)                                               /*!< EADC_T::INTSRC3: SPLIE2 Position       */
#define EADC_INTSRC3_SPLIE2_Msk          (0x1ul << EADC_INTSRC3_SPLIE2_Pos)                /*!< EADC_T::INTSRC3: SPLIE2 Mask           */

#define EADC_INTSRC3_SPLIE3_Pos          (3)                                               /*!< EADC_T::INTSRC3: SPLIE3 Position       */
#define EADC_INTSRC3_SPLIE3_Msk          (0x1ul << EADC_INTSRC3_SPLIE3_Pos)                /*!< EADC_T::INTSRC3: SPLIE3 Mask           */

#define EADC_INTSRC3_SPLIE4_Pos          (4)                                               /*!< EADC_T::INTSRC3: SPLIE4 Position       */
#define EADC_INTSRC3_SPLIE4_Msk          (0x1ul << EADC_INTSRC3_SPLIE4_Pos)                /*!< EADC_T::INTSRC3: SPLIE4 Mask           */

#define EADC_INTSRC3_SPLIE5_Pos          (5)                                               /*!< EADC_T::INTSRC3: SPLIE5 Position       */
#define EADC_INTSRC3_SPLIE5_Msk          (0x1ul << EADC_INTSRC3_SPLIE5_Pos)                /*!< EADC_T::INTSRC3: SPLIE5 Mask           */

#define EADC_INTSRC3_SPLIE6_Pos          (6)                                               /*!< EADC_T::INTSRC3: SPLIE6 Position       */
#define EADC_INTSRC3_SPLIE6_Msk          (0x1ul << EADC_INTSRC3_SPLIE6_Pos)                /*!< EADC_T::INTSRC3: SPLIE6 Mask           */

#define EADC_INTSRC3_SPLIE7_Pos          (7)                                               /*!< EADC_T::INTSRC3: SPLIE7 Position       */
#define EADC_INTSRC3_SPLIE7_Msk          (0x1ul << EADC_INTSRC3_SPLIE7_Pos)                /*!< EADC_T::INTSRC3: SPLIE7 Mask           */

#define EADC_INTSRC3_SPLIE8_Pos          (8)                                               /*!< EADC_T::INTSRC3: SPLIE8 Position       */
#define EADC_INTSRC3_SPLIE8_Msk          (0x1ul << EADC_INTSRC3_SPLIE8_Pos)                /*!< EADC_T::INTSRC3: SPLIE8 Mask           */

#define EADC_CMP_ADCMPEN_Pos             (0)                                               /*!< EADC_T::CMP: ADCMPEN Position          */
#define EADC_CMP_ADCMPEN_Msk             (0x1ul << EADC_CMP_ADCMPEN_Pos)                   /*!< EADC_T::CMP: ADCMPEN Mask              */

#define EADC_CMP_ADCMPIE_Pos             (1)                                               /*!< EADC_T::CMP: ADCMPIE Position          */
#define EADC_CMP_ADCMPIE_Msk             (0x1ul << EADC_CMP_ADCMPIE_Pos)                   /*!< EADC_T::CMP: ADCMPIE Mask              */

#define EADC_CMP_CMPCOND_Pos             (2)                                               /*!< EADC_T::CMP: CMPCOND Position          */
#define EADC_CMP_CMPCOND_Msk             (0x1ul << EADC_CMP_CMPCOND_Pos)                   /*!< EADC_T::CMP: CMPCOND Mask              */

#define EADC_CMP_CMPSPL_Pos              (3)                                               /*!< EADC_T::CMP: CMPSPL Position           */
#define EADC_CMP_CMPSPL_Msk              (0x1ful << EADC_CMP_CMPSPL_Pos)                   /*!< EADC_T::CMP: CMPSPL Mask               */

#define EADC_CMP_CMPMCNT_Pos             (8)                                               /*!< EADC_T::CMP: CMPMCNT Position          */
#define EADC_CMP_CMPMCNT_Msk             (0xful << EADC_CMP_CMPMCNT_Pos)                   /*!< EADC_T::CMP: CMPMCNT Mask              */

#define EADC_CMP_CMPWEN_Pos              (15)                                              /*!< EADC_T::CMP: CMPWEN Position           */
#define EADC_CMP_CMPWEN_Msk              (0x1ul << EADC_CMP_CMPWEN_Pos)                    /*!< EADC_T::CMP: CMPWEN Mask               */

#define EADC_CMP_CMPDAT_Pos              (16)                                              /*!< EADC_T::CMP: CMPDAT Position           */
#define EADC_CMP_CMPDAT_Msk              (0xffful << EADC_CMP_CMPDAT_Pos)                  /*!< EADC_T::CMP: CMPDAT Mask               */

#define EADC_CMP0_ADCMPEN_Pos            (0)                                               /*!< EADC_T::CMP0: ADCMPEN Position         */
#define EADC_CMP0_ADCMPEN_Msk            (0x1ul << EADC_CMP0_ADCMPEN_Pos)                  /*!< EADC_T::CMP0: ADCMPEN Mask             */

#define EADC_CMP0_ADCMPIE_Pos            (1)                                               /*!< EADC_T::CMP0: ADCMPIE Position         */
#define EADC_CMP0_ADCMPIE_Msk            (0x1ul << EADC_CMP0_ADCMPIE_Pos)                  /*!< EADC_T::CMP0: ADCMPIE Mask             */

#define EADC_CMP0_CMPCOND_Pos            (2)                                               /*!< EADC_T::CMP0: CMPCOND Position         */
#define EADC_CMP0_CMPCOND_Msk            (0x1ul << EADC_CMP0_CMPCOND_Pos)                  /*!< EADC_T::CMP0: CMPCOND Mask             */

#define EADC_CMP0_CMPSPL_Pos             (3)                                               /*!< EADC_T::CMP0: CMPSPL Position          */
#define EADC_CMP0_CMPSPL_Msk             (0xful << EADC_CMP0_CMPSPL_Pos)                   /*!< EADC_T::CMP0: CMPSPL Mask              */

#define EADC_CMP0_CMPMCNT_Pos            (8)                                               /*!< EADC_T::CMP0: CMPMCNT Position         */
#define EADC_CMP0_CMPMCNT_Msk            (0xful << EADC_CMP0_CMPMCNT_Pos)                  /*!< EADC_T::CMP0: CMPMCNT Mask             */

#define EADC_CMP0_CMPWEN_Pos             (15)                                              /*!< EADC_T::CMP0: CMPWEN Position          */
#define EADC_CMP0_CMPWEN_Msk             (0x1ul << EADC_CMP0_CMPWEN_Pos)                   /*!< EADC_T::CMP0: CMPWEN Mask              */

#define EADC_CMP0_CMPDAT_Pos             (16)                                              /*!< EADC_T::CMP0: CMPDAT Position          */
#define EADC_CMP0_CMPDAT_Msk             (0xffful << EADC_CMP0_CMPDAT_Pos)                 /*!< EADC_T::CMP0: CMPDAT Mask              */

#define EADC_CMP1_ADCMPEN_Pos            (0)                                               /*!< EADC_T::CMP1: ADCMPEN Position         */
#define EADC_CMP1_ADCMPEN_Msk            (0x1ul << EADC_CMP1_ADCMPEN_Pos)                  /*!< EADC_T::CMP1: ADCMPEN Mask             */

#define EADC_CMP1_ADCMPIE_Pos            (1)                                               /*!< EADC_T::CMP1: ADCMPIE Position         */
#define EADC_CMP1_ADCMPIE_Msk            (0x1ul << EADC_CMP1_ADCMPIE_Pos)                  /*!< EADC_T::CMP1: ADCMPIE Mask             */

#define EADC_CMP1_CMPCOND_Pos            (2)                                               /*!< EADC_T::CMP1: CMPCOND Position         */
#define EADC_CMP1_CMPCOND_Msk            (0x1ul << EADC_CMP1_CMPCOND_Pos)                  /*!< EADC_T::CMP1: CMPCOND Mask             */

#define EADC_CMP1_CMPSPL_Pos             (3)                                               /*!< EADC_T::CMP1: CMPSPL Position          */
#define EADC_CMP1_CMPSPL_Msk             (0xful << EADC_CMP1_CMPSPL_Pos)                   /*!< EADC_T::CMP1: CMPSPL Mask              */

#define EADC_CMP1_CMPMCNT_Pos            (8)                                               /*!< EADC_T::CMP1: CMPMCNT Position         */
#define EADC_CMP1_CMPMCNT_Msk            (0xful << EADC_CMP1_CMPMCNT_Pos)                  /*!< EADC_T::CMP1: CMPMCNT Mask             */

#define EADC_CMP1_CMPWEN_Pos             (15)                                              /*!< EADC_T::CMP1: CMPWEN Position          */
#define EADC_CMP1_CMPWEN_Msk             (0x1ul << EADC_CMP1_CMPWEN_Pos)                   /*!< EADC_T::CMP1: CMPWEN Mask              */

#define EADC_CMP1_CMPDAT_Pos             (16)                                              /*!< EADC_T::CMP1: CMPDAT Position          */
#define EADC_CMP1_CMPDAT_Msk             (0xffful << EADC_CMP1_CMPDAT_Pos)                 /*!< EADC_T::CMP1: CMPDAT Mask              */

#define EADC_CMP2_ADCMPEN_Pos            (0)                                               /*!< EADC_T::CMP2: ADCMPEN Position         */
#define EADC_CMP2_ADCMPEN_Msk            (0x1ul << EADC_CMP2_ADCMPEN_Pos)                  /*!< EADC_T::CMP2: ADCMPEN Mask             */

#define EADC_CMP2_ADCMPIE_Pos            (1)                                               /*!< EADC_T::CMP2: ADCMPIE Position         */
#define EADC_CMP2_ADCMPIE_Msk            (0x1ul << EADC_CMP2_ADCMPIE_Pos)                  /*!< EADC_T::CMP2: ADCMPIE Mask             */

#define EADC_CMP2_CMPCOND_Pos            (2)                                               /*!< EADC_T::CMP2: CMPCOND Position         */
#define EADC_CMP2_CMPCOND_Msk            (0x1ul << EADC_CMP2_CMPCOND_Pos)                  /*!< EADC_T::CMP2: CMPCOND Mask             */

#define EADC_CMP2_CMPSPL_Pos             (3)                                               /*!< EADC_T::CMP2: CMPSPL Position          */
#define EADC_CMP2_CMPSPL_Msk             (0xful << EADC_CMP2_CMPSPL_Pos)                   /*!< EADC_T::CMP2: CMPSPL Mask              */

#define EADC_CMP2_CMPMCNT_Pos            (8)                                               /*!< EADC_T::CMP2: CMPMCNT Position         */
#define EADC_CMP2_CMPMCNT_Msk            (0xful << EADC_CMP2_CMPMCNT_Pos)                  /*!< EADC_T::CMP2: CMPMCNT Mask             */

#define EADC_CMP2_CMPWEN_Pos             (15)                                              /*!< EADC_T::CMP2: CMPWEN Position          */
#define EADC_CMP2_CMPWEN_Msk             (0x1ul << EADC_CMP2_CMPWEN_Pos)                   /*!< EADC_T::CMP2: CMPWEN Mask              */

#define EADC_CMP2_CMPDAT_Pos             (16)                                              /*!< EADC_T::CMP2: CMPDAT Position          */
#define EADC_CMP2_CMPDAT_Msk             (0xffful << EADC_CMP2_CMPDAT_Pos)                 /*!< EADC_T::CMP2: CMPDAT Mask              */

#define EADC_CMP3_ADCMPEN_Pos            (0)                                               /*!< EADC_T::CMP3: ADCMPEN Position         */
#define EADC_CMP3_ADCMPEN_Msk            (0x1ul << EADC_CMP3_ADCMPEN_Pos)                  /*!< EADC_T::CMP3: ADCMPEN Mask             */

#define EADC_CMP3_ADCMPIE_Pos            (1)                                               /*!< EADC_T::CMP3: ADCMPIE Position         */
#define EADC_CMP3_ADCMPIE_Msk            (0x1ul << EADC_CMP3_ADCMPIE_Pos)                  /*!< EADC_T::CMP3: ADCMPIE Mask             */

#define EADC_CMP3_CMPCOND_Pos            (2)                                               /*!< EADC_T::CMP3: CMPCOND Position         */
#define EADC_CMP3_CMPCOND_Msk            (0x1ul << EADC_CMP3_CMPCOND_Pos)                  /*!< EADC_T::CMP3: CMPCOND Mask             */

#define EADC_CMP3_CMPSPL_Pos             (3)                                               /*!< EADC_T::CMP3: CMPSPL Position          */
#define EADC_CMP3_CMPSPL_Msk             (0xful << EADC_CMP3_CMPSPL_Pos)                   /*!< EADC_T::CMP3: CMPSPL Mask              */

#define EADC_CMP3_CMPMCNT_Pos            (8)                                               /*!< EADC_T::CMP3: CMPMCNT Position         */
#define EADC_CMP3_CMPMCNT_Msk            (0xful << EADC_CMP3_CMPMCNT_Pos)                  /*!< EADC_T::CMP3: CMPMCNT Mask             */

#define EADC_CMP3_CMPWEN_Pos             (15)                                              /*!< EADC_T::CMP3: CMPWEN Position          */
#define EADC_CMP3_CMPWEN_Msk             (0x1ul << EADC_CMP3_CMPWEN_Pos)                   /*!< EADC_T::CMP3: CMPWEN Mask              */

#define EADC_CMP3_CMPDAT_Pos             (16)                                              /*!< EADC_T::CMP3: CMPDAT Position          */
#define EADC_CMP3_CMPDAT_Msk             (0xffful << EADC_CMP3_CMPDAT_Pos)                 /*!< EADC_T::CMP3: CMPDAT Mask              */

#define EADC_STATUS0_VALID_Pos           (0)                                               /*!< EADC_T::STATUS0: VALID Position        */
#define EADC_STATUS0_VALID_Msk           (0x1fful << EADC_STATUS0_VALID_Pos)               /*!< EADC_T::STATUS0: VALID Mask            */

#define EADC_STATUS0_OV_Pos              (16)                                              /*!< EADC_T::STATUS0: OV Position           */
#define EADC_STATUS0_OV_Msk              (0x1fful << EADC_STATUS0_OV_Pos)                  /*!< EADC_T::STATUS0: OV Mask               */

#define EADC_STATUS2_ADIF0_Pos           (0)                                               /*!< EADC_T::STATUS2: ADIF0 Position        */
#define EADC_STATUS2_ADIF0_Msk           (0x1ul << EADC_STATUS2_ADIF0_Pos)                 /*!< EADC_T::STATUS2: ADIF0 Mask            */

#define EADC_STATUS2_ADIF1_Pos           (1)                                               /*!< EADC_T::STATUS2: ADIF1 Position        */
#define EADC_STATUS2_ADIF1_Msk           (0x1ul << EADC_STATUS2_ADIF1_Pos)                 /*!< EADC_T::STATUS2: ADIF1 Mask            */

#define EADC_STATUS2_ADIF2_Pos           (2)                                               /*!< EADC_T::STATUS2: ADIF2 Position        */
#define EADC_STATUS2_ADIF2_Msk           (0x1ul << EADC_STATUS2_ADIF2_Pos)                 /*!< EADC_T::STATUS2: ADIF2 Mask            */

#define EADC_STATUS2_ADIF3_Pos           (3)                                               /*!< EADC_T::STATUS2: ADIF3 Position        */
#define EADC_STATUS2_ADIF3_Msk           (0x1ul << EADC_STATUS2_ADIF3_Pos)                 /*!< EADC_T::STATUS2: ADIF3 Mask            */

#define EADC_STATUS2_ADCMPF0_Pos         (4)                                               /*!< EADC_T::STATUS2: ADCMPF0 Position      */
#define EADC_STATUS2_ADCMPF0_Msk         (0x1ul << EADC_STATUS2_ADCMPF0_Pos)               /*!< EADC_T::STATUS2: ADCMPF0 Mask          */

#define EADC_STATUS2_ADCMPF1_Pos         (5)                                               /*!< EADC_T::STATUS2: ADCMPF1 Position      */
#define EADC_STATUS2_ADCMPF1_Msk         (0x1ul << EADC_STATUS2_ADCMPF1_Pos)               /*!< EADC_T::STATUS2: ADCMPF1 Mask          */

#define EADC_STATUS2_ADCMPF2_Pos         (6)                                               /*!< EADC_T::STATUS2: ADCMPF2 Position      */
#define EADC_STATUS2_ADCMPF2_Msk         (0x1ul << EADC_STATUS2_ADCMPF2_Pos)               /*!< EADC_T::STATUS2: ADCMPF2 Mask          */

#define EADC_STATUS2_ADCMPF3_Pos         (7)                                               /*!< EADC_T::STATUS2: ADCMPF3 Position      */
#define EADC_STATUS2_ADCMPF3_Msk         (0x1ul << EADC_STATUS2_ADCMPF3_Pos)               /*!< EADC_T::STATUS2: ADCMPF3 Mask          */

#define EADC_STATUS2_ADOVIF0_Pos         (8)                                               /*!< EADC_T::STATUS2: ADOVIF0 Position      */
#define EADC_STATUS2_ADOVIF0_Msk         (0x1ul << EADC_STATUS2_ADOVIF0_Pos)               /*!< EADC_T::STATUS2: ADOVIF0 Mask          */

#define EADC_STATUS2_ADOVIF1_Pos         (9)                                               /*!< EADC_T::STATUS2: ADOVIF1 Position      */
#define EADC_STATUS2_ADOVIF1_Msk         (0x1ul << EADC_STATUS2_ADOVIF1_Pos)               /*!< EADC_T::STATUS2: ADOVIF1 Mask          */

#define EADC_STATUS2_ADOVIF2_Pos         (10)                                              /*!< EADC_T::STATUS2: ADOVIF2 Position      */
#define EADC_STATUS2_ADOVIF2_Msk         (0x1ul << EADC_STATUS2_ADOVIF2_Pos)               /*!< EADC_T::STATUS2: ADOVIF2 Mask          */

#define EADC_STATUS2_ADOVIF3_Pos         (11)                                              /*!< EADC_T::STATUS2: ADOVIF3 Position      */
#define EADC_STATUS2_ADOVIF3_Msk         (0x1ul << EADC_STATUS2_ADOVIF3_Pos)               /*!< EADC_T::STATUS2: ADOVIF3 Mask          */

#define EADC_STATUS2_ADCMPO0_Pos         (12)                                              /*!< EADC_T::STATUS2: ADCMPO0 Position      */
#define EADC_STATUS2_ADCMPO0_Msk         (0x1ul << EADC_STATUS2_ADCMPO0_Pos)               /*!< EADC_T::STATUS2: ADCMPO0 Mask          */

#define EADC_STATUS2_ADCMPO1_Pos         (13)                                              /*!< EADC_T::STATUS2: ADCMPO1 Position      */
#define EADC_STATUS2_ADCMPO1_Msk         (0x1ul << EADC_STATUS2_ADCMPO1_Pos)               /*!< EADC_T::STATUS2: ADCMPO1 Mask          */

#define EADC_STATUS2_ADCMPO2_Pos         (14)                                              /*!< EADC_T::STATUS2: ADCMPO2 Position      */
#define EADC_STATUS2_ADCMPO2_Msk         (0x1ul << EADC_STATUS2_ADCMPO2_Pos)               /*!< EADC_T::STATUS2: ADCMPO2 Mask          */

#define EADC_STATUS2_ADCMPO3_Pos         (15)                                              /*!< EADC_T::STATUS2: ADCMPO3 Position      */
#define EADC_STATUS2_ADCMPO3_Msk         (0x1ul << EADC_STATUS2_ADCMPO3_Pos)               /*!< EADC_T::STATUS2: ADCMPO3 Mask          */

#define EADC_STATUS2_CHANNEL_Pos         (16)                                              /*!< EADC_T::STATUS2: CHANNEL Position      */
#define EADC_STATUS2_CHANNEL_Msk         (0x1ful << EADC_STATUS2_CHANNEL_Pos)              /*!< EADC_T::STATUS2: CHANNEL Mask          */

#define EADC_STATUS2_BUSY_Pos            (23)                                              /*!< EADC_T::STATUS2: BUSY Position         */
#define EADC_STATUS2_BUSY_Msk            (0x1ul << EADC_STATUS2_BUSY_Pos)                  /*!< EADC_T::STATUS2: BUSY Mask             */

#define EADC_STATUS2_ADOVIF_Pos          (24)                                              /*!< EADC_T::STATUS2: ADOVIF Position       */
#define EADC_STATUS2_ADOVIF_Msk          (0x1ul << EADC_STATUS2_ADOVIF_Pos)                /*!< EADC_T::STATUS2: ADOVIF Mask           */

#define EADC_STATUS2_STOVF_Pos           (25)                                              /*!< EADC_T::STATUS2: STOVF Position        */
#define EADC_STATUS2_STOVF_Msk           (0x1ul << EADC_STATUS2_STOVF_Pos)                 /*!< EADC_T::STATUS2: STOVF Mask            */

#define EADC_STATUS2_AVALID_Pos          (26)                                              /*!< EADC_T::STATUS2: AVALID Position       */
#define EADC_STATUS2_AVALID_Msk          (0x1ul << EADC_STATUS2_AVALID_Pos)                /*!< EADC_T::STATUS2: AVALID Mask           */

#define EADC_STATUS2_AOV_Pos             (27)                                              /*!< EADC_T::STATUS2: AOV Position          */
#define EADC_STATUS2_AOV_Msk             (0x1ul << EADC_STATUS2_AOV_Pos)                   /*!< EADC_T::STATUS2: AOV Mask              */

#define EADC_STATUS3_CURSPL_Pos          (0)                                               /*!< EADC_T::STATUS3: CURSPL Position       */
#define EADC_STATUS3_CURSPL_Msk          (0x1ful << EADC_STATUS3_CURSPL_Pos)               /*!< EADC_T::STATUS3: CURSPL Mask           */

#define EADC_DDAT0_RESULT_Pos            (0)                                               /*!< EADC_T::DDAT0: RESULT Position         */
#define EADC_DDAT0_RESULT_Msk            (0xfffful << EADC_DDAT0_RESULT_Pos)               /*!< EADC_T::DDAT0: RESULT Mask             */

#define EADC_DDAT0_OV_Pos                (16)                                              /*!< EADC_T::DDAT0: OV Position             */
#define EADC_DDAT0_OV_Msk                (0x1ul << EADC_DDAT0_OV_Pos)                      /*!< EADC_T::DDAT0: OV Mask                 */

#define EADC_DDAT0_VALID_Pos             (17)                                              /*!< EADC_T::DDAT0: VALID Position          */
#define EADC_DDAT0_VALID_Msk             (0x1ul << EADC_DDAT0_VALID_Pos)                   /*!< EADC_T::DDAT0: VALID Mask              */

#define EADC_DDAT1_RESULT_Pos            (0)                                               /*!< EADC_T::DDAT1: RESULT Position         */
#define EADC_DDAT1_RESULT_Msk            (0xfffful << EADC_DDAT1_RESULT_Pos)               /*!< EADC_T::DDAT1: RESULT Mask             */

#define EADC_DDAT1_OV_Pos                (16)                                              /*!< EADC_T::DDAT1: OV Position             */
#define EADC_DDAT1_OV_Msk                (0x1ul << EADC_DDAT1_OV_Pos)                      /*!< EADC_T::DDAT1: OV Mask                 */

#define EADC_DDAT1_VALID_Pos             (17)                                              /*!< EADC_T::DDAT1: VALID Position          */
#define EADC_DDAT1_VALID_Msk             (0x1ul << EADC_DDAT1_VALID_Pos)                   /*!< EADC_T::DDAT1: VALID Mask              */

#define EADC_DDAT2_RESULT_Pos            (0)                                               /*!< EADC_T::DDAT2: RESULT Position         */
#define EADC_DDAT2_RESULT_Msk            (0xfffful << EADC_DDAT2_RESULT_Pos)               /*!< EADC_T::DDAT2: RESULT Mask             */

#define EADC_DDAT2_OV_Pos                (16)                                              /*!< EADC_T::DDAT2: OV Position             */
#define EADC_DDAT2_OV_Msk                (0x1ul << EADC_DDAT2_OV_Pos)                      /*!< EADC_T::DDAT2: OV Mask                 */

#define EADC_DDAT2_VALID_Pos             (17)                                              /*!< EADC_T::DDAT2: VALID Position          */
#define EADC_DDAT2_VALID_Msk             (0x1ul << EADC_DDAT2_VALID_Pos)                   /*!< EADC_T::DDAT2: VALID Mask              */

#define EADC_DDAT3_RESULT_Pos            (0)                                               /*!< EADC_T::DDAT3: RESULT Position         */
#define EADC_DDAT3_RESULT_Msk            (0xfffful << EADC_DDAT3_RESULT_Pos)               /*!< EADC_T::DDAT3: RESULT Mask             */

#define EADC_DDAT3_OV_Pos                (16)                                              /*!< EADC_T::DDAT3: OV Position             */
#define EADC_DDAT3_OV_Msk                (0x1ul << EADC_DDAT3_OV_Pos)                      /*!< EADC_T::DDAT3: OV Mask                 */

#define EADC_DDAT3_VALID_Pos             (17)                                              /*!< EADC_T::DDAT3: VALID Position          */
#define EADC_DDAT3_VALID_Msk             (0x1ul << EADC_DDAT3_VALID_Pos)                   /*!< EADC_T::DDAT3: VALID Mask              */

#define EADC_PWRM_PWUPRDY_Pos            (0)                                               /*!< EADC_T::PWRM: PWUPRDY Position         */
#define EADC_PWRM_PWUPRDY_Msk            (0x1ul << EADC_PWRM_PWUPRDY_Pos)                  /*!< EADC_T::PWRM: PWUPRDY Mask             */

#define EADC_PWRM_PWUCALEN_Pos           (1)                                               /*!< EADC_T::PWRM: PWUCALEN Position        */
#define EADC_PWRM_PWUCALEN_Msk           (0x1ul << EADC_PWRM_PWUCALEN_Pos)                 /*!< EADC_T::PWRM: PWUCALEN Mask            */

#define EADC_PWRM_PWDMOD_Pos             (2)                                               /*!< EADC_T::PWRM: PWDMOD Position          */
#define EADC_PWRM_PWDMOD_Msk             (0x3ul << EADC_PWRM_PWDMOD_Pos)                   /*!< EADC_T::PWRM: PWDMOD Mask              */

#define EADC_PWRM_IREFSUT_Pos            (8)                                               /*!< EADC_T::PWRM: IREFSUT Position         */
#define EADC_PWRM_IREFSUT_Msk            (0xffffful << EADC_PWRM_IREFSUT_Pos)              /*!< EADC_T::PWRM: IREFSUT Mask             */

#define EADC_CALCTL_CALSTART_Pos         (1)                                               /*!< EADC_T::CALCTL: CALSTART Position      */
#define EADC_CALCTL_CALSTART_Msk         (0x1ul << EADC_CALCTL_CALSTART_Pos)               /*!< EADC_T::CALCTL: CALSTART Mask          */

#define EADC_CALCTL_CALDONE_Pos          (2)                                               /*!< EADC_T::CALCTL: CALDONE Position       */
#define EADC_CALCTL_CALDONE_Msk          (0x1ul << EADC_CALCTL_CALDONE_Pos)                /*!< EADC_T::CALCTL: CALDONE Mask           */

#define EADC_CALCTL_CALSEL_Pos           (3)                                               /*!< EADC_T::CALCTL: CALSEL Position        */
#define EADC_CALCTL_CALSEL_Msk           (0x1ul << EADC_CALCTL_CALSEL_Pos)                 /*!< EADC_T::CALCTL: CALSEL Mask            */

#define EADC_PDMACTL_PDMATEN_Pos         (0)                                               /*!< EADC_T::PDMACTL: PDMATEN Position      */
#define EADC_PDMACTL_PDMATEN_Msk         (0x1fful << EADC_PDMACTL_PDMATEN_Pos)             /*!< EADC_T::PDMACTL: PDMATEN Mask          */

#define EADC_PDMACTL_PDMABUSY_Pos        (31)                                              /*!< EADC_T::PDMACTL: PDMABUSY Position     */
#define EADC_PDMACTL_PDMABUSY_Msk        (0x1ul << EADC_PDMACTL_PDMABUSY_Pos)              /*!< EADC_T::PDMACTL: PDMABUSY Mask         */

#define EADC_SELSMP0_SELSMP0_Pos         (0)                                               /*!< EADC_T::SELSMP0: SELSMP0 Position      */
#define EADC_SELSMP0_SELSMP0_Msk         (0x3ul << EADC_SELSMP0_SELSMP0_Pos)               /*!< EADC_T::SELSMP0: SELSMP0 Mask          */

#define EADC_SELSMP0_SELSMP1_Pos         (4)                                               /*!< EADC_T::SELSMP0: SELSMP1 Position      */
#define EADC_SELSMP0_SELSMP1_Msk         (0x3ul << EADC_SELSMP0_SELSMP1_Pos)               /*!< EADC_T::SELSMP0: SELSMP1 Mask          */

#define EADC_SELSMP0_SELSMP2_Pos         (8)                                               /*!< EADC_T::SELSMP0: SELSMP2 Position      */
#define EADC_SELSMP0_SELSMP2_Msk         (0x3ul << EADC_SELSMP0_SELSMP2_Pos)               /*!< EADC_T::SELSMP0: SELSMP2 Mask          */

#define EADC_SELSMP0_SELSMP3_Pos         (12)                                              /*!< EADC_T::SELSMP0: SELSMP3 Position      */
#define EADC_SELSMP0_SELSMP3_Msk         (0x3ul << EADC_SELSMP0_SELSMP3_Pos)               /*!< EADC_T::SELSMP0: SELSMP3 Mask          */

#define EADC_SELSMP0_SELSMP4_Pos         (16)                                              /*!< EADC_T::SELSMP0: SELSMP4 Position      */
#define EADC_SELSMP0_SELSMP4_Msk         (0x3ul << EADC_SELSMP0_SELSMP4_Pos)               /*!< EADC_T::SELSMP0: SELSMP4 Mask          */

#define EADC_SELSMP0_SELSMP5_Pos         (20)                                              /*!< EADC_T::SELSMP0: SELSMP5 Position      */
#define EADC_SELSMP0_SELSMP5_Msk         (0x3ul << EADC_SELSMP0_SELSMP5_Pos)               /*!< EADC_T::SELSMP0: SELSMP5 Mask          */

#define EADC_SELSMP0_SELSMP6_Pos         (24)                                              /*!< EADC_T::SELSMP0: SELSMP6 Position      */
#define EADC_SELSMP0_SELSMP6_Msk         (0x3ul << EADC_SELSMP0_SELSMP6_Pos)               /*!< EADC_T::SELSMP0: SELSMP6 Mask          */

#define EADC_SELSMP0_SELSMP7_Pos         (28)                                              /*!< EADC_T::SELSMP0: SELSMP7 Position      */
#define EADC_SELSMP0_SELSMP7_Msk         (0x3ul << EADC_SELSMP0_SELSMP7_Pos)               /*!< EADC_T::SELSMP0: SELSMP7 Mask          */

#define EADC_SELSMP1_SELSMP8_Pos         (0)                                               /*!< EADC_T::SELSMP1: SELSMP8 Position      */
#define EADC_SELSMP1_SELSMP8_Msk         (0x3ul << EADC_SELSMP1_SELSMP8_Pos)               /*!< EADC_T::SELSMP1: SELSMP8 Mask          */

#define EADC_REFADJCTL_PDREF_Pos         (0)                                               /*!< EADC_T::REFADJCTL: PDREF Position      */
#define EADC_REFADJCTL_PDREF_Msk         (0x1ul << EADC_REFADJCTL_PDREF_Pos)               /*!< EADC_T::REFADJCTL: PDREF Mask          */

#define EADC_REFADJCTL_REFADJ_Pos        (1)                                               /*!< EADC_T::REFADJCTL: REFADJ Position     */
#define EADC_REFADJCTL_REFADJ_Msk        (0xful << EADC_REFADJCTL_REFADJ_Pos)              /*!< EADC_T::REFADJCTL: REFADJ Mask         */

/**@}*/ /* EADC_CONST */
/**@}*/ /* end of EADC register group */
/**@}*/ /* end of REGISTER group */

#if defined ( __CC_ARM   )
#pragma no_anon_unions
#endif

#endif /* __EADC_REG_H__ */
