Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Oct 30 17:56:56 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file memory_timing_summary_routed.rpt -pb memory_timing_summary_routed.pb -rpx memory_timing_summary_routed.rpx -warn_on_violation
| Design       : memory
| Device       : 7a50t-ftg256
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                46          
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.177        0.000                      0                   16        0.779        0.000                      0                   16        4.500        0.000                       0                 16402  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.177        0.000                      0                   16        0.779        0.000                      0                   16        4.500        0.000                       0                 16402  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 memory_reg[1011][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 1.654ns (24.890%)  route 4.991ns (75.110%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 13.724 - 10.000 ) 
    Source Clock Delay      (SCD):    4.129ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.422     4.129    clk_IBUF_BUFG
    SLICE_X61Y89         FDCE                                         r  memory_reg[1011][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.348     4.477 r  memory_reg[1011][3]/Q
                         net (fo=1, routed)           0.927     5.405    memory_reg[1011]__0[3]
    SLICE_X64Y88         LUT6 (Prop_lut6_I0_O)        0.239     5.644 r  data_out[3]_i_270/O
                         net (fo=1, routed)           0.000     5.644    data_out[3]_i_270_n_0
    SLICE_X64Y88         MUXF7 (Prop_muxf7_I0_O)      0.201     5.845 r  data_out_reg[3]_i_118/O
                         net (fo=1, routed)           0.000     5.845    data_out_reg[3]_i_118_n_0
    SLICE_X64Y88         MUXF8 (Prop_muxf8_I0_O)      0.082     5.927 r  data_out_reg[3]_i_42/O
                         net (fo=1, routed)           1.871     7.798    data_out_reg[3]_i_42_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.259     8.057 r  data_out[3]_i_17/O
                         net (fo=1, routed)           0.000     8.057    data_out[3]_i_17_n_0
    SLICE_X28Y102        MUXF7 (Prop_muxf7_I1_O)      0.182     8.239 r  data_out_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     8.239    data_out_reg[3]_i_7_n_0
    SLICE_X28Y102        MUXF8 (Prop_muxf8_I1_O)      0.079     8.318 r  data_out_reg[3]_i_2/O
                         net (fo=1, routed)           2.193    10.511    data_out_reg[3]_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.264    10.775 r  data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    10.775    memory[3]
    SLICE_X35Y50         FDCE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.241    13.724    clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  data_out_reg[3]/C
                         clock pessimism              0.231    13.955    
                         clock uncertainty           -0.035    13.920    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.032    13.952    data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 memory_reg[1023][10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 1.534ns (23.488%)  route 4.997ns (76.512%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 13.724 - 10.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.423     4.130    clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  memory_reg[1023][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.379     4.509 r  memory_reg[1023][10]/Q
                         net (fo=1, routed)           0.889     5.398    memory_reg[1023][10]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.105     5.503 r  data_out[10]_i_273/O
                         net (fo=1, routed)           0.000     5.503    data_out[10]_i_273_n_0
    SLICE_X59Y90         MUXF7 (Prop_muxf7_I1_O)      0.182     5.685 r  data_out_reg[10]_i_119/O
                         net (fo=1, routed)           0.000     5.685    data_out_reg[10]_i_119_n_0
    SLICE_X59Y90         MUXF8 (Prop_muxf8_I1_O)      0.079     5.764 r  data_out_reg[10]_i_42/O
                         net (fo=1, routed)           1.876     7.640    data_out_reg[10]_i_42_n_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I0_O)        0.264     7.904 r  data_out[10]_i_17/O
                         net (fo=1, routed)           0.000     7.904    data_out[10]_i_17_n_0
    SLICE_X31Y103        MUXF7 (Prop_muxf7_I1_O)      0.182     8.086 r  data_out_reg[10]_i_7/O
                         net (fo=1, routed)           0.000     8.086    data_out_reg[10]_i_7_n_0
    SLICE_X31Y103        MUXF8 (Prop_muxf8_I1_O)      0.079     8.165 r  data_out_reg[10]_i_2/O
                         net (fo=1, routed)           2.232    10.397    data_out_reg[10]_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.264    10.661 r  data_out[10]_i_1/O
                         net (fo=1, routed)           0.000    10.661    memory[10]
    SLICE_X35Y50         FDCE                                         r  data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.241    13.724    clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  data_out_reg[10]/C
                         clock pessimism              0.231    13.955    
                         clock uncertainty           -0.035    13.920    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.030    13.950    data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 memory_reg[855][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.640ns (25.427%)  route 4.810ns (74.573%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 13.727 - 10.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.504     4.211    clk_IBUF_BUFG
    SLICE_X12Y123        FDCE                                         r  memory_reg[855][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDCE (Prop_fdce_C_Q)         0.433     4.644 r  memory_reg[855][11]/Q
                         net (fo=1, routed)           0.884     5.528    memory_reg[855][11]
    SLICE_X12Y123        LUT6 (Prop_lut6_I0_O)        0.105     5.633 r  data_out[11]_i_247/O
                         net (fo=1, routed)           0.000     5.633    data_out[11]_i_247_n_0
    SLICE_X12Y123        MUXF7 (Prop_muxf7_I1_O)      0.206     5.839 r  data_out_reg[11]_i_106/O
                         net (fo=1, routed)           0.000     5.839    data_out_reg[11]_i_106_n_0
    SLICE_X12Y123        MUXF8 (Prop_muxf8_I0_O)      0.082     5.921 r  data_out_reg[11]_i_36/O
                         net (fo=1, routed)           1.448     7.369    data_out_reg[11]_i_36_n_0
    SLICE_X36Y105        LUT6 (Prop_lut6_I3_O)        0.259     7.628 r  data_out[11]_i_15/O
                         net (fo=1, routed)           0.000     7.628    data_out[11]_i_15_n_0
    SLICE_X36Y105        MUXF7 (Prop_muxf7_I1_O)      0.206     7.834 r  data_out_reg[11]_i_6/O
                         net (fo=1, routed)           0.000     7.834    data_out_reg[11]_i_6_n_0
    SLICE_X36Y105        MUXF8 (Prop_muxf8_I0_O)      0.085     7.919 r  data_out_reg[11]_i_2/O
                         net (fo=1, routed)           2.478    10.397    data_out_reg[11]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.264    10.661 r  data_out[11]_i_1/O
                         net (fo=1, routed)           0.000    10.661    memory[11]
    SLICE_X36Y50         FDCE                                         r  data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.244    13.727    clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  data_out_reg[11]/C
                         clock pessimism              0.231    13.958    
                         clock uncertainty           -0.035    13.923    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.030    13.953    data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 memory_reg[1018][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 1.633ns (25.012%)  route 4.896ns (74.988%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 13.741 - 10.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.423     4.130    clk_IBUF_BUFG
    SLICE_X61Y90         FDCE                                         r  memory_reg[1018][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDCE (Prop_fdce_C_Q)         0.348     4.478 r  memory_reg[1018][1]/Q
                         net (fo=1, routed)           0.796     5.275    memory_reg[1018][1]
    SLICE_X62Y88         LUT6 (Prop_lut6_I1_O)        0.239     5.514 r  data_out[1]_i_272/O
                         net (fo=1, routed)           0.000     5.514    data_out[1]_i_272_n_0
    SLICE_X62Y88         MUXF7 (Prop_muxf7_I0_O)      0.178     5.692 r  data_out_reg[1]_i_119/O
                         net (fo=1, routed)           0.000     5.692    data_out_reg[1]_i_119_n_0
    SLICE_X62Y88         MUXF8 (Prop_muxf8_I1_O)      0.079     5.771 r  data_out_reg[1]_i_42/O
                         net (fo=1, routed)           1.754     7.525    data_out_reg[1]_i_42_n_0
    SLICE_X33Y103        LUT6 (Prop_lut6_I0_O)        0.264     7.789 r  data_out[1]_i_17/O
                         net (fo=1, routed)           0.000     7.789    data_out[1]_i_17_n_0
    SLICE_X33Y103        MUXF7 (Prop_muxf7_I1_O)      0.182     7.971 r  data_out_reg[1]_i_7/O
                         net (fo=1, routed)           0.000     7.971    data_out_reg[1]_i_7_n_0
    SLICE_X33Y103        MUXF8 (Prop_muxf8_I1_O)      0.079     8.050 r  data_out_reg[1]_i_2/O
                         net (fo=1, routed)           2.345    10.395    data_out_reg[1]_i_2_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.264    10.659 r  data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    10.659    memory[1]
    SLICE_X33Y48         FDCE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.258    13.741    clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  data_out_reg[1]/C
                         clock pessimism              0.224    13.965    
                         clock uncertainty           -0.035    13.930    
    SLICE_X33Y48         FDCE (Setup_fdce_C_D)        0.032    13.962    data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 memory_reg[859][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 1.694ns (26.452%)  route 4.710ns (73.548%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns = ( 13.727 - 10.000 ) 
    Source Clock Delay      (SCD):    4.217ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.510     4.217    clk_IBUF_BUFG
    SLICE_X8Y119         FDCE                                         r  memory_reg[859][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDCE (Prop_fdce_C_Q)         0.398     4.615 r  memory_reg[859][6]/Q
                         net (fo=1, routed)           0.861     5.476    memory_reg[859][6]
    SLICE_X6Y118         LUT6 (Prop_lut6_I0_O)        0.235     5.711 r  data_out[6]_i_248/O
                         net (fo=1, routed)           0.000     5.711    data_out[6]_i_248_n_0
    SLICE_X6Y118         MUXF7 (Prop_muxf7_I0_O)      0.173     5.884 r  data_out_reg[6]_i_107/O
                         net (fo=1, routed)           0.000     5.884    data_out_reg[6]_i_107_n_0
    SLICE_X6Y118         MUXF8 (Prop_muxf8_I1_O)      0.074     5.958 r  data_out_reg[6]_i_36/O
                         net (fo=1, routed)           1.572     7.531    data_out_reg[6]_i_36_n_0
    SLICE_X36Y103        LUT6 (Prop_lut6_I3_O)        0.259     7.790 r  data_out[6]_i_15/O
                         net (fo=1, routed)           0.000     7.790    data_out[6]_i_15_n_0
    SLICE_X36Y103        MUXF7 (Prop_muxf7_I1_O)      0.206     7.996 r  data_out_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     7.996    data_out_reg[6]_i_6_n_0
    SLICE_X36Y103        MUXF8 (Prop_muxf8_I0_O)      0.085     8.081 r  data_out_reg[6]_i_2/O
                         net (fo=1, routed)           2.277    10.357    data_out_reg[6]_i_2_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.264    10.621 r  data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    10.621    memory[6]
    SLICE_X36Y50         FDCE                                         r  data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.244    13.727    clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  data_out_reg[6]/C
                         clock pessimism              0.231    13.958    
                         clock uncertainty           -0.035    13.923    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.032    13.955    data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 memory_reg[1010][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.551ns (24.044%)  route 4.900ns (75.956%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 13.741 - 10.000 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.421     4.128    clk_IBUF_BUFG
    SLICE_X59Y88         FDCE                                         r  memory_reg[1010][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.379     4.507 r  memory_reg[1010][12]/Q
                         net (fo=1, routed)           0.775     5.283    memory_reg[1010]__0[12]
    SLICE_X60Y89         LUT6 (Prop_lut6_I1_O)        0.105     5.388 r  data_out[12]_i_270/O
                         net (fo=1, routed)           0.000     5.388    data_out[12]_i_270_n_0
    SLICE_X60Y89         MUXF7 (Prop_muxf7_I0_O)      0.201     5.589 r  data_out_reg[12]_i_118/O
                         net (fo=1, routed)           0.000     5.589    data_out_reg[12]_i_118_n_0
    SLICE_X60Y89         MUXF8 (Prop_muxf8_I0_O)      0.082     5.671 r  data_out_reg[12]_i_42/O
                         net (fo=1, routed)           1.754     7.425    data_out_reg[12]_i_42_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I0_O)        0.259     7.684 r  data_out[12]_i_17/O
                         net (fo=1, routed)           0.000     7.684    data_out[12]_i_17_n_0
    SLICE_X32Y105        MUXF7 (Prop_muxf7_I1_O)      0.182     7.866 r  data_out_reg[12]_i_7/O
                         net (fo=1, routed)           0.000     7.866    data_out_reg[12]_i_7_n_0
    SLICE_X32Y105        MUXF8 (Prop_muxf8_I1_O)      0.079     7.945 r  data_out_reg[12]_i_2/O
                         net (fo=1, routed)           2.371    10.315    data_out_reg[12]_i_2_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.264    10.579 r  data_out[12]_i_1/O
                         net (fo=1, routed)           0.000    10.579    memory[12]
    SLICE_X33Y48         FDCE                                         r  data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.258    13.741    clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  data_out_reg[12]/C
                         clock pessimism              0.224    13.965    
                         clock uncertainty           -0.035    13.930    
    SLICE_X33Y48         FDCE (Setup_fdce_C_D)        0.030    13.960    data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 memory_reg[1015][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 1.618ns (25.105%)  route 4.827ns (74.895%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 13.741 - 10.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.426     4.133    clk_IBUF_BUFG
    SLICE_X64Y93         FDCE                                         r  memory_reg[1015][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDCE (Prop_fdce_C_Q)         0.433     4.566 r  memory_reg[1015][4]/Q
                         net (fo=1, routed)           0.886     5.452    memory_reg[1015][4]
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.105     5.557 r  data_out[4]_i_271/O
                         net (fo=1, routed)           0.000     5.557    data_out[4]_i_271_n_0
    SLICE_X63Y95         MUXF7 (Prop_muxf7_I1_O)      0.206     5.763 r  data_out_reg[4]_i_118/O
                         net (fo=1, routed)           0.000     5.763    data_out_reg[4]_i_118_n_0
    SLICE_X63Y95         MUXF8 (Prop_muxf8_I0_O)      0.085     5.848 r  data_out_reg[4]_i_42/O
                         net (fo=1, routed)           1.690     7.538    data_out_reg[4]_i_42_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I0_O)        0.264     7.802 r  data_out[4]_i_17/O
                         net (fo=1, routed)           0.000     7.802    data_out[4]_i_17_n_0
    SLICE_X33Y106        MUXF7 (Prop_muxf7_I1_O)      0.182     7.984 r  data_out_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     7.984    data_out_reg[4]_i_7_n_0
    SLICE_X33Y106        MUXF8 (Prop_muxf8_I1_O)      0.079     8.063 r  data_out_reg[4]_i_2/O
                         net (fo=1, routed)           2.251    10.314    data_out_reg[4]_i_2_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.264    10.578 r  data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    10.578    memory[4]
    SLICE_X33Y48         FDCE                                         r  data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.258    13.741    clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  data_out_reg[4]/C
                         clock pessimism              0.224    13.965    
                         clock uncertainty           -0.035    13.930    
    SLICE_X33Y48         FDCE (Setup_fdce_C_D)        0.033    13.963    data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         13.963    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 memory_reg[853][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 1.648ns (25.994%)  route 4.692ns (74.006%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 13.741 - 10.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.504     4.211    clk_IBUF_BUFG
    SLICE_X8Y123         FDCE                                         r  memory_reg[853][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDCE (Prop_fdce_C_Q)         0.433     4.644 r  memory_reg[853][15]/Q
                         net (fo=1, routed)           0.777     5.421    memory_reg[853][15]
    SLICE_X5Y120         LUT6 (Prop_lut6_I3_O)        0.105     5.526 r  data_out[15]_i_248/O
                         net (fo=1, routed)           0.000     5.526    data_out[15]_i_248_n_0
    SLICE_X5Y120         MUXF7 (Prop_muxf7_I1_O)      0.206     5.732 r  data_out_reg[15]_i_107/O
                         net (fo=1, routed)           0.000     5.732    data_out_reg[15]_i_107_n_0
    SLICE_X5Y120         MUXF8 (Prop_muxf8_I0_O)      0.085     5.817 r  data_out_reg[15]_i_37/O
                         net (fo=1, routed)           1.476     7.293    data_out_reg[15]_i_37_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.264     7.557 r  data_out[15]_i_16/O
                         net (fo=1, routed)           0.000     7.557    data_out[15]_i_16_n_0
    SLICE_X31Y104        MUXF7 (Prop_muxf7_I1_O)      0.206     7.763 r  data_out_reg[15]_i_7/O
                         net (fo=1, routed)           0.000     7.763    data_out_reg[15]_i_7_n_0
    SLICE_X31Y104        MUXF8 (Prop_muxf8_I0_O)      0.085     7.848 r  data_out_reg[15]_i_3/O
                         net (fo=1, routed)           2.439    10.287    data_out_reg[15]_i_3_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.264    10.551 r  data_out[15]_i_2/O
                         net (fo=1, routed)           0.000    10.551    memory[15]
    SLICE_X38Y49         FDCE                                         r  data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.258    13.741    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[15]/C
                         clock pessimism              0.224    13.965    
                         clock uncertainty           -0.035    13.930    
    SLICE_X38Y49         FDCE (Setup_fdce_C_D)        0.072    14.002    data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.002    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 memory_reg[978][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.611ns (26.116%)  route 4.558ns (73.884%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns = ( 13.724 - 10.000 ) 
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.521     4.228    clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  memory_reg[978][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_fdce_C_Q)         0.433     4.661 r  memory_reg[978][5]/Q
                         net (fo=1, routed)           0.967     5.628    memory_reg[978][5]
    SLICE_X5Y107         LUT6 (Prop_lut6_I1_O)        0.105     5.733 r  data_out[5]_i_278/O
                         net (fo=1, routed)           0.000     5.733    data_out[5]_i_278_n_0
    SLICE_X5Y107         MUXF7 (Prop_muxf7_I0_O)      0.199     5.932 r  data_out_reg[5]_i_122/O
                         net (fo=1, routed)           0.000     5.932    data_out_reg[5]_i_122_n_0
    SLICE_X5Y107         MUXF8 (Prop_muxf8_I0_O)      0.085     6.017 r  data_out_reg[5]_i_44/O
                         net (fo=1, routed)           1.486     7.503    data_out_reg[5]_i_44_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.264     7.767 r  data_out[5]_i_17/O
                         net (fo=1, routed)           0.000     7.767    data_out[5]_i_17_n_0
    SLICE_X35Y102        MUXF7 (Prop_muxf7_I1_O)      0.182     7.949 r  data_out_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     7.949    data_out_reg[5]_i_7_n_0
    SLICE_X35Y102        MUXF8 (Prop_muxf8_I1_O)      0.079     8.028 r  data_out_reg[5]_i_2/O
                         net (fo=1, routed)           2.105    10.133    data_out_reg[5]_i_2_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I0_O)        0.264    10.397 r  data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    10.397    memory[5]
    SLICE_X35Y50         FDCE                                         r  data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.241    13.724    clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  data_out_reg[5]/C
                         clock pessimism              0.231    13.955    
                         clock uncertainty           -0.035    13.920    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.033    13.953    data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 memory_reg[862][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.556ns (25.017%)  route 4.664ns (74.983%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns = ( 13.741 - 10.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.505     4.212    clk_IBUF_BUFG
    SLICE_X11Y123        FDCE                                         r  memory_reg[862][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDCE (Prop_fdce_C_Q)         0.379     4.591 r  memory_reg[862][2]/Q
                         net (fo=1, routed)           0.900     5.491    memory_reg[862][2]
    SLICE_X9Y121         LUT6 (Prop_lut6_I1_O)        0.105     5.596 r  data_out[2]_i_249/O
                         net (fo=1, routed)           0.000     5.596    data_out[2]_i_249_n_0
    SLICE_X9Y121         MUXF7 (Prop_muxf7_I1_O)      0.182     5.778 r  data_out_reg[2]_i_107/O
                         net (fo=1, routed)           0.000     5.778    data_out_reg[2]_i_107_n_0
    SLICE_X9Y121         MUXF8 (Prop_muxf8_I1_O)      0.079     5.857 r  data_out_reg[2]_i_36/O
                         net (fo=1, routed)           1.408     7.265    data_out_reg[2]_i_36_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I3_O)        0.264     7.529 r  data_out[2]_i_15/O
                         net (fo=1, routed)           0.000     7.529    data_out[2]_i_15_n_0
    SLICE_X38Y104        MUXF7 (Prop_muxf7_I1_O)      0.206     7.735 r  data_out_reg[2]_i_6/O
                         net (fo=1, routed)           0.000     7.735    data_out_reg[2]_i_6_n_0
    SLICE_X38Y104        MUXF8 (Prop_muxf8_I0_O)      0.082     7.817 r  data_out_reg[2]_i_2/O
                         net (fo=1, routed)           2.356    10.173    data_out_reg[2]_i_2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.259    10.432 r  data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    10.432    memory[2]
    SLICE_X38Y49         FDCE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.258    13.741    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[2]/C
                         clock pessimism              0.224    13.965    
                         clock uncertainty           -0.035    13.930    
    SLICE_X38Y49         FDCE (Setup_fdce_C_D)        0.076    14.006    data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  3.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 memory_reg[392][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.573ns (49.200%)  route 0.592ns (50.800%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.563     1.453    clk_IBUF_BUFG
    SLICE_X31Y44         FDCE                                         r  memory_reg[392][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  memory_reg[392][2]/Q
                         net (fo=1, routed)           0.138     1.732    memory_reg[392][2]
    SLICE_X30Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.777 r  data_out[2]_i_396/O
                         net (fo=1, routed)           0.000     1.777    data_out[2]_i_396_n_0
    SLICE_X30Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     1.839 r  data_out_reg[2]_i_181/O
                         net (fo=1, routed)           0.000     1.839    data_out_reg[2]_i_181_n_0
    SLICE_X30Y44         MUXF8 (Prop_muxf8_I1_O)      0.019     1.858 r  data_out_reg[2]_i_73/O
                         net (fo=1, routed)           0.257     2.115    data_out_reg[2]_i_73_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.113     2.228 r  data_out[2]_i_24/O
                         net (fo=1, routed)           0.000     2.228    data_out[2]_i_24_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I0_O)      0.062     2.290 r  data_out_reg[2]_i_11/O
                         net (fo=1, routed)           0.000     2.290    data_out_reg[2]_i_11_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.019     2.309 r  data_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.196     2.505    data_out_reg[2]_i_4_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.112     2.617 r  data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.617    memory[2]
    SLICE_X38Y49         FDCE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.833     1.969    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[2]/C
                         clock pessimism             -0.252     1.718    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.121     1.839    data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 memory_reg[320][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.624ns (52.119%)  route 0.573ns (47.881%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.562     1.452    clk_IBUF_BUFG
    SLICE_X42Y51         FDCE                                         r  memory_reg[320][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDCE (Prop_fdce_C_Q)         0.164     1.616 r  memory_reg[320][15]/Q
                         net (fo=1, routed)           0.122     1.737    memory_reg[320][15]
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.782 r  data_out[15]_i_379/O
                         net (fo=1, routed)           0.000     1.782    data_out[15]_i_379_n_0
    SLICE_X44Y52         MUXF7 (Prop_muxf7_I0_O)      0.071     1.853 r  data_out_reg[15]_i_173/O
                         net (fo=1, routed)           0.000     1.853    data_out_reg[15]_i_173_n_0
    SLICE_X44Y52         MUXF8 (Prop_muxf8_I0_O)      0.023     1.876 r  data_out_reg[15]_i_70/O
                         net (fo=1, routed)           0.197     2.074    data_out_reg[15]_i_70_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.112     2.186 r  data_out[15]_i_24/O
                         net (fo=1, routed)           0.000     2.186    data_out[15]_i_24_n_0
    SLICE_X45Y46         MUXF7 (Prop_muxf7_I1_O)      0.074     2.260 r  data_out_reg[15]_i_11/O
                         net (fo=1, routed)           0.000     2.260    data_out_reg[15]_i_11_n_0
    SLICE_X45Y46         MUXF8 (Prop_muxf8_I0_O)      0.023     2.283 r  data_out_reg[15]_i_5/O
                         net (fo=1, routed)           0.254     2.537    data_out_reg[15]_i_5_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.112     2.649 r  data_out[15]_i_2/O
                         net (fo=1, routed)           0.000     2.649    memory[15]
    SLICE_X38Y49         FDCE                                         r  data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.833     1.969    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[15]/C
                         clock pessimism             -0.247     1.723    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.120     1.843    data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 memory_reg[273][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.602ns (51.252%)  route 0.573ns (48.748%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.563     1.453    clk_IBUF_BUFG
    SLICE_X44Y41         FDCE                                         r  memory_reg[273][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  memory_reg[273][11]/Q
                         net (fo=1, routed)           0.100     1.694    memory_reg[273][11]
    SLICE_X46Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.739 r  data_out[11]_i_358/O
                         net (fo=1, routed)           0.000     1.739    data_out[11]_i_358_n_0
    SLICE_X46Y41         MUXF7 (Prop_muxf7_I0_O)      0.073     1.812 r  data_out_reg[11]_i_162/O
                         net (fo=1, routed)           0.000     1.812    data_out_reg[11]_i_162_n_0
    SLICE_X46Y41         MUXF8 (Prop_muxf8_I0_O)      0.022     1.834 r  data_out_reg[11]_i_64/O
                         net (fo=1, routed)           0.247     2.081    data_out_reg[11]_i_64_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.113     2.194 r  data_out[11]_i_22/O
                         net (fo=1, routed)           0.000     2.194    data_out[11]_i_22_n_0
    SLICE_X38Y43         MUXF7 (Prop_muxf7_I0_O)      0.073     2.267 r  data_out_reg[11]_i_10/O
                         net (fo=1, routed)           0.000     2.267    data_out_reg[11]_i_10_n_0
    SLICE_X38Y43         MUXF8 (Prop_muxf8_I0_O)      0.022     2.289 r  data_out_reg[11]_i_4/O
                         net (fo=1, routed)           0.225     2.514    data_out_reg[11]_i_4_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I3_O)        0.113     2.627 r  data_out[11]_i_1/O
                         net (fo=1, routed)           0.000     2.627    memory[11]
    SLICE_X36Y50         FDCE                                         r  data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.830     1.967    clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  data_out_reg[11]/C
                         clock pessimism             -0.247     1.720    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.091     1.811    data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 memory_reg[328][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.588ns (46.861%)  route 0.667ns (53.139%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.562     1.452    clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  memory_reg[328][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  memory_reg[328][8]/Q
                         net (fo=1, routed)           0.138     1.731    memory_reg[328][8]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  data_out[8]_i_380/O
                         net (fo=1, routed)           0.000     1.776    data_out[8]_i_380_n_0
    SLICE_X41Y51         MUXF7 (Prop_muxf7_I0_O)      0.062     1.838 r  data_out_reg[8]_i_173/O
                         net (fo=1, routed)           0.000     1.838    data_out_reg[8]_i_173_n_0
    SLICE_X41Y51         MUXF8 (Prop_muxf8_I1_O)      0.019     1.857 r  data_out_reg[8]_i_69/O
                         net (fo=1, routed)           0.226     2.083    data_out_reg[8]_i_69_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.112     2.195 r  data_out[8]_i_23/O
                         net (fo=1, routed)           0.000     2.195    data_out[8]_i_23_n_0
    SLICE_X37Y45         MUXF7 (Prop_muxf7_I1_O)      0.074     2.269 r  data_out_reg[8]_i_10/O
                         net (fo=1, routed)           0.000     2.269    data_out_reg[8]_i_10_n_0
    SLICE_X37Y45         MUXF8 (Prop_muxf8_I0_O)      0.023     2.292 r  data_out_reg[8]_i_4/O
                         net (fo=1, routed)           0.302     2.594    data_out_reg[8]_i_4_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.112     2.706 r  data_out[8]_i_1/O
                         net (fo=1, routed)           0.000     2.706    memory[8]
    SLICE_X38Y49         FDCE                                         r  data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.833     1.969    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[8]/C
                         clock pessimism             -0.247     1.723    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.121     1.844    data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 memory_reg[403][14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.585ns (47.085%)  route 0.657ns (52.915%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.564     1.454    clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  memory_reg[403][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  memory_reg[403][14]/Q
                         net (fo=1, routed)           0.084     1.679    memory_reg[403][14]
    SLICE_X41Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.724 r  data_out[14]_i_390/O
                         net (fo=1, routed)           0.000     1.724    data_out[14]_i_390_n_0
    SLICE_X41Y47         MUXF7 (Prop_muxf7_I0_O)      0.071     1.795 r  data_out_reg[14]_i_178/O
                         net (fo=1, routed)           0.000     1.795    data_out_reg[14]_i_178_n_0
    SLICE_X41Y47         MUXF8 (Prop_muxf8_I0_O)      0.023     1.818 r  data_out_reg[14]_i_72/O
                         net (fo=1, routed)           0.281     2.099    data_out_reg[14]_i_72_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I3_O)        0.112     2.211 r  data_out[14]_i_24/O
                         net (fo=1, routed)           0.000     2.211    data_out[14]_i_24_n_0
    SLICE_X40Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     2.273 r  data_out_reg[14]_i_11/O
                         net (fo=1, routed)           0.000     2.273    data_out_reg[14]_i_11_n_0
    SLICE_X40Y49         MUXF8 (Prop_muxf8_I1_O)      0.019     2.292 r  data_out_reg[14]_i_4/O
                         net (fo=1, routed)           0.292     2.584    data_out_reg[14]_i_4_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.112     2.696 r  data_out[14]_i_1/O
                         net (fo=1, routed)           0.000     2.696    memory[14]
    SLICE_X35Y50         FDCE                                         r  data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.829     1.966    clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  data_out_reg[14]/C
                         clock pessimism             -0.247     1.719    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.092     1.811    data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 memory_reg[327][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.604ns (48.187%)  route 0.649ns (51.813%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.562     1.452    clk_IBUF_BUFG
    SLICE_X45Y53         FDCE                                         r  memory_reg[327][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  memory_reg[327][1]/Q
                         net (fo=1, routed)           0.056     1.649    memory_reg[327][1]
    SLICE_X44Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.694 r  data_out[1]_i_379/O
                         net (fo=1, routed)           0.000     1.694    data_out[1]_i_379_n_0
    SLICE_X44Y53         MUXF7 (Prop_muxf7_I1_O)      0.074     1.768 r  data_out_reg[1]_i_172/O
                         net (fo=1, routed)           0.000     1.768    data_out_reg[1]_i_172_n_0
    SLICE_X44Y53         MUXF8 (Prop_muxf8_I0_O)      0.023     1.791 r  data_out_reg[1]_i_69/O
                         net (fo=1, routed)           0.312     2.103    data_out_reg[1]_i_69_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.112     2.215 r  data_out[1]_i_23/O
                         net (fo=1, routed)           0.000     2.215    data_out[1]_i_23_n_0
    SLICE_X37Y43         MUXF7 (Prop_muxf7_I1_O)      0.074     2.289 r  data_out_reg[1]_i_10/O
                         net (fo=1, routed)           0.000     2.289    data_out_reg[1]_i_10_n_0
    SLICE_X37Y43         MUXF8 (Prop_muxf8_I0_O)      0.023     2.312 r  data_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.282     2.593    data_out_reg[1]_i_4_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I3_O)        0.112     2.705 r  data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.705    memory[1]
    SLICE_X33Y48         FDCE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.833     1.969    clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  data_out_reg[1]/C
                         clock pessimism             -0.247     1.723    
    SLICE_X33Y48         FDCE (Hold_fdce_C_D)         0.092     1.815    data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 memory_reg[287][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.588ns (46.805%)  route 0.668ns (53.195%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.565     1.455    clk_IBUF_BUFG
    SLICE_X51Y41         FDCE                                         r  memory_reg[287][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDCE (Prop_fdce_C_Q)         0.141     1.596 r  memory_reg[287][3]/Q
                         net (fo=1, routed)           0.055     1.651    memory_reg[287][3]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.696 r  data_out[3]_i_361/O
                         net (fo=1, routed)           0.000     1.696    data_out[3]_i_361_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I1_O)      0.064     1.760 r  data_out_reg[3]_i_163/O
                         net (fo=1, routed)           0.000     1.760    data_out_reg[3]_i_163_n_0
    SLICE_X50Y41         MUXF8 (Prop_muxf8_I1_O)      0.019     1.779 r  data_out_reg[3]_i_64/O
                         net (fo=1, routed)           0.318     2.097    data_out_reg[3]_i_64_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.113     2.210 r  data_out[3]_i_22/O
                         net (fo=1, routed)           0.000     2.210    data_out[3]_i_22_n_0
    SLICE_X44Y46         MUXF7 (Prop_muxf7_I0_O)      0.071     2.281 r  data_out_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     2.281    data_out_reg[3]_i_10_n_0
    SLICE_X44Y46         MUXF8 (Prop_muxf8_I0_O)      0.023     2.304 r  data_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.295     2.599    data_out_reg[3]_i_4_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.112     2.711 r  data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.711    memory[3]
    SLICE_X35Y50         FDCE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.829     1.966    clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  data_out_reg[3]/C
                         clock pessimism             -0.247     1.719    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.092     1.811    data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 memory_reg[589][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.592ns (44.665%)  route 0.733ns (55.335%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.551     1.441    clk_IBUF_BUFG
    SLICE_X40Y72         FDCE                                         r  memory_reg[589][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  memory_reg[589][9]/Q
                         net (fo=1, routed)           0.097     1.679    memory_reg[589]__0[9]
    SLICE_X43Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.724 r  data_out[9]_i_317/O
                         net (fo=1, routed)           0.000     1.724    data_out[9]_i_317_n_0
    SLICE_X43Y72         MUXF7 (Prop_muxf7_I1_O)      0.065     1.789 r  data_out_reg[9]_i_141/O
                         net (fo=1, routed)           0.000     1.789    data_out_reg[9]_i_141_n_0
    SLICE_X43Y72         MUXF8 (Prop_muxf8_I1_O)      0.019     1.808 r  data_out_reg[9]_i_53/O
                         net (fo=1, routed)           0.154     1.962    data_out_reg[9]_i_53_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.112     2.074 r  data_out[9]_i_19/O
                         net (fo=1, routed)           0.000     2.074    data_out[9]_i_19_n_0
    SLICE_X38Y72         MUXF7 (Prop_muxf7_I1_O)      0.075     2.149 r  data_out_reg[9]_i_8/O
                         net (fo=1, routed)           0.000     2.149    data_out_reg[9]_i_8_n_0
    SLICE_X38Y72         MUXF8 (Prop_muxf8_I0_O)      0.022     2.171 r  data_out_reg[9]_i_3/O
                         net (fo=1, routed)           0.482     2.653    data_out_reg[9]_i_3_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.113     2.766 r  data_out[9]_i_1/O
                         net (fo=1, routed)           0.000     2.766    memory[9]
    SLICE_X38Y49         FDCE                                         r  data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.833     1.969    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[9]/C
                         clock pessimism             -0.247     1.723    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.121     1.844    data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 memory_reg[290][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.623ns (48.107%)  route 0.672ns (51.893%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.559     1.449    clk_IBUF_BUFG
    SLICE_X38Y34         FDCE                                         r  memory_reg[290][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  memory_reg[290][13]/Q
                         net (fo=1, routed)           0.051     1.664    memory_reg[290][13]
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.709 r  data_out[13]_i_354/O
                         net (fo=1, routed)           0.000     1.709    data_out[13]_i_354_n_0
    SLICE_X39Y34         MUXF7 (Prop_muxf7_I0_O)      0.071     1.780 r  data_out_reg[13]_i_160/O
                         net (fo=1, routed)           0.000     1.780    data_out_reg[13]_i_160_n_0
    SLICE_X39Y34         MUXF8 (Prop_muxf8_I0_O)      0.023     1.803 r  data_out_reg[13]_i_63/O
                         net (fo=1, routed)           0.341     2.144    data_out_reg[13]_i_63_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.112     2.256 r  data_out[13]_i_22/O
                         net (fo=1, routed)           0.000     2.256    data_out[13]_i_22_n_0
    SLICE_X38Y44         MUXF7 (Prop_muxf7_I0_O)      0.073     2.329 r  data_out_reg[13]_i_10/O
                         net (fo=1, routed)           0.000     2.329    data_out_reg[13]_i_10_n_0
    SLICE_X38Y44         MUXF8 (Prop_muxf8_I0_O)      0.022     2.351 r  data_out_reg[13]_i_4/O
                         net (fo=1, routed)           0.279     2.631    data_out_reg[13]_i_4_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I3_O)        0.113     2.744 r  data_out[13]_i_1/O
                         net (fo=1, routed)           0.000     2.744    memory[13]
    SLICE_X33Y48         FDCE                                         r  data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.833     1.969    clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  data_out_reg[13]/C
                         clock pessimism             -0.252     1.718    
    SLICE_X33Y48         FDCE (Hold_fdce_C_D)         0.092     1.810    data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 memory_reg[532][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.604ns (45.616%)  route 0.720ns (54.384%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.549     1.439    clk_IBUF_BUFG
    SLICE_X31Y73         FDCE                                         r  memory_reg[532][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  memory_reg[532][12]/Q
                         net (fo=1, routed)           0.109     1.688    memory_reg[532][12]
    SLICE_X30Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.733 r  data_out[12]_i_295/O
                         net (fo=1, routed)           0.000     1.733    data_out[12]_i_295_n_0
    SLICE_X30Y74         MUXF7 (Prop_muxf7_I1_O)      0.075     1.808 r  data_out_reg[12]_i_130/O
                         net (fo=1, routed)           0.000     1.808    data_out_reg[12]_i_130_n_0
    SLICE_X30Y74         MUXF8 (Prop_muxf8_I0_O)      0.022     1.830 r  data_out_reg[12]_i_48/O
                         net (fo=1, routed)           0.199     2.030    data_out_reg[12]_i_48_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I3_O)        0.113     2.143 r  data_out[12]_i_18/O
                         net (fo=1, routed)           0.000     2.143    data_out[12]_i_18_n_0
    SLICE_X34Y72         MUXF7 (Prop_muxf7_I0_O)      0.073     2.216 r  data_out_reg[12]_i_8/O
                         net (fo=1, routed)           0.000     2.216    data_out_reg[12]_i_8_n_0
    SLICE_X34Y72         MUXF8 (Prop_muxf8_I0_O)      0.022     2.238 r  data_out_reg[12]_i_3/O
                         net (fo=1, routed)           0.412     2.650    data_out_reg[12]_i_3_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.113     2.763 r  data_out[12]_i_1/O
                         net (fo=1, routed)           0.000     2.763    memory[12]
    SLICE_X33Y48         FDCE                                         r  data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.833     1.969    clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  data_out_reg[12]/C
                         clock pessimism             -0.247     1.723    
    SLICE_X33Y48         FDCE (Hold_fdce_C_D)         0.091     1.814    data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.949    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y51   data_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   data_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y50   data_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y48   data_out_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y48   data_out_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   data_out_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   data_out_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y48   data_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   data_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   data_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   data_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y50   data_out_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y50   data_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   data_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   data_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   data_out_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   data_out_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   data_out_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   data_out_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   data_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   data_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y50   data_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y50   data_out_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   data_out_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   data_out_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   data_out_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   data_out_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   data_out_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   data_out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.465ns  (logic 2.773ns (50.743%)  route 2.692ns (49.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.354     4.061    clk_IBUF_BUFG
    SLICE_X37Y51         FDCE                                         r  data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.379     4.440 r  data_out_reg[0]/Q
                         net (fo=1, routed)           2.692     7.133    data_out_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.394     9.527 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.527    data_out[0]
    T14                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.383ns  (logic 2.797ns (51.966%)  route 2.586ns (48.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.368     4.075    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.433     4.508 r  data_out_reg[8]/Q
                         net (fo=1, routed)           2.586     7.094    data_out_OBUF[8]
    L12                  OBUF (Prop_obuf_I_O)         2.364     9.458 r  data_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.458    data_out[8]
    L12                                                               r  data_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.318ns  (logic 2.815ns (52.929%)  route 2.503ns (47.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.368     4.075    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.433     4.508 r  data_out_reg[2]/Q
                         net (fo=1, routed)           2.503     7.011    data_out_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         2.382     9.393 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.393    data_out[2]
    R15                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.266ns  (logic 2.763ns (52.469%)  route 2.503ns (47.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.368     4.075    clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.379     4.454 r  data_out_reg[1]/Q
                         net (fo=1, routed)           2.503     6.957    data_out_OBUF[1]
    R16                  OBUF (Prop_obuf_I_O)         2.384     9.341 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.341    data_out[1]
    R16                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.278ns  (logic 2.780ns (52.677%)  route 2.498ns (47.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.354     4.061    clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.379     4.440 r  data_out_reg[6]/Q
                         net (fo=1, routed)           2.498     6.938    data_out_OBUF[6]
    M16                  OBUF (Prop_obuf_I_O)         2.401     9.339 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.339    data_out[6]
    M16                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.247ns  (logic 2.788ns (53.139%)  route 2.459ns (46.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.368     4.075    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.433     4.508 r  data_out_reg[9]/Q
                         net (fo=1, routed)           2.459     6.967    data_out_OBUF[9]
    L13                  OBUF (Prop_obuf_I_O)         2.355     9.321 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.321    data_out[9]
    L13                                                               r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.231ns  (logic 2.744ns (52.455%)  route 2.487ns (47.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.354     4.061    clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.379     4.440 r  data_out_reg[7]/Q
                         net (fo=1, routed)           2.487     6.928    data_out_OBUF[7]
    M12                  OBUF (Prop_obuf_I_O)         2.365     9.292 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.292    data_out[7]
    M12                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.194ns  (logic 2.809ns (54.078%)  route 2.385ns (45.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.368     4.075    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.433     4.508 r  data_out_reg[15]/Q
                         net (fo=1, routed)           2.385     6.893    data_out_OBUF[15]
    K16                  OBUF (Prop_obuf_I_O)         2.376     9.269 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.269    data_out[15]
    K16                                                               r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.163ns  (logic 2.771ns (53.670%)  route 2.392ns (46.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.352     4.059    clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.379     4.438 r  data_out_reg[5]/Q
                         net (fo=1, routed)           2.392     6.830    data_out_OBUF[5]
    N16                  OBUF (Prop_obuf_I_O)         2.392     9.222 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.222    data_out[5]
    N16                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.085ns  (logic 2.756ns (54.204%)  route 2.329ns (45.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.626    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.354     4.061    clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.379     4.440 r  data_out_reg[11]/Q
                         net (fo=1, routed)           2.329     6.769    data_out_OBUF[11]
    M14                  OBUF (Prop_obuf_I_O)         2.377     9.146 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.146    data_out[11]
    M14                                                               r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.295ns (79.249%)  route 0.339ns (20.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.595     1.485    clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141     1.626 r  ready_reg/Q
                         net (fo=1, routed)           0.339     1.965    ready_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.154     3.118 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     3.118    ready
    K15                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.301ns (62.526%)  route 0.780ns (37.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.564     1.454    clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  data_out_reg[4]/Q
                         net (fo=1, routed)           0.780     2.374    data_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.160     3.534 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.534    data_out[4]
    P15                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.297ns (61.886%)  route 0.799ns (38.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.561     1.451    clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  data_out_reg[3]/Q
                         net (fo=1, routed)           0.799     2.390    data_out_OBUF[3]
    P16                  OBUF (Prop_obuf_I_O)         1.156     3.546 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.546    data_out[3]
    P16                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.300ns (60.959%)  route 0.833ns (39.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.564     1.454    clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  data_out_reg[13]/Q
                         net (fo=1, routed)           0.833     2.427    data_out_OBUF[13]
    M15                  OBUF (Prop_obuf_I_O)         1.159     3.586 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.586    data_out[13]
    M15                                                               r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.264ns (58.581%)  route 0.894ns (41.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.561     1.451    clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  data_out_reg[10]/Q
                         net (fo=1, routed)           0.894     2.485    data_out_OBUF[10]
    K13                  OBUF (Prop_obuf_I_O)         1.123     3.608 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.608    data_out[10]
    K13                                                               r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.289ns (59.600%)  route 0.873ns (40.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.564     1.454    clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.595 r  data_out_reg[12]/Q
                         net (fo=1, routed)           0.873     2.468    data_out_OBUF[12]
    L14                  OBUF (Prop_obuf_I_O)         1.148     3.616 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.616    data_out[12]
    L14                                                               r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.300ns (59.954%)  route 0.868ns (40.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.561     1.451    clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  data_out_reg[14]/Q
                         net (fo=1, routed)           0.868     2.460    data_out_OBUF[14]
    L15                  OBUF (Prop_obuf_I_O)         1.159     3.619 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.619    data_out[14]
    L15                                                               r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.288ns (59.371%)  route 0.882ns (40.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.562     1.452    clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  data_out_reg[11]/Q
                         net (fo=1, routed)           0.882     2.474    data_out_OBUF[11]
    M14                  OBUF (Prop_obuf_I_O)         1.147     3.622 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.622    data_out[11]
    M14                                                               r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.310ns (59.192%)  route 0.903ns (40.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.564     1.454    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.618 r  data_out_reg[15]/Q
                         net (fo=1, routed)           0.903     2.521    data_out_OBUF[15]
    K16                  OBUF (Prop_obuf_I_O)         1.146     3.667 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.667    data_out[15]
    K16                                                               r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.303ns (58.404%)  route 0.928ns (41.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.561     1.451    clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  data_out_reg[5]/Q
                         net (fo=1, routed)           0.928     2.520    data_out_OBUF[5]
    N16                  OBUF (Prop_obuf_I_O)         1.162     3.682 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.682    data_out[5]
    N16                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         49202 Endpoints
Min Delay         49202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.581ns  (logic 2.102ns (4.715%)  route 42.479ns (95.285%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.917     0.917 r  addr_IBUF[1]_inst/O
                         net (fo=4419, routed)       40.163    41.080    addr_IBUF[1]
    SLICE_X61Y52         LUT6 (Prop_lut6_I2_O)        0.105    41.185 r  data_out[10]_i_403/O
                         net (fo=1, routed)           0.000    41.185    data_out[10]_i_403_n_0
    SLICE_X61Y52         MUXF7 (Prop_muxf7_I1_O)      0.206    41.391 r  data_out_reg[10]_i_184/O
                         net (fo=1, routed)           0.000    41.391    data_out_reg[10]_i_184_n_0
    SLICE_X61Y52         MUXF8 (Prop_muxf8_I0_O)      0.085    41.476 r  data_out_reg[10]_i_75/O
                         net (fo=1, routed)           1.434    42.910    data_out_reg[10]_i_75_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.264    43.174 r  data_out[10]_i_25/O
                         net (fo=1, routed)           0.000    43.174    data_out[10]_i_25_n_0
    SLICE_X44Y45         MUXF7 (Prop_muxf7_I1_O)      0.182    43.356 r  data_out_reg[10]_i_11/O
                         net (fo=1, routed)           0.000    43.356    data_out_reg[10]_i_11_n_0
    SLICE_X44Y45         MUXF8 (Prop_muxf8_I1_O)      0.079    43.435 r  data_out_reg[10]_i_4/O
                         net (fo=1, routed)           0.882    44.317    data_out_reg[10]_i_4_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.264    44.581 r  data_out[10]_i_1/O
                         net (fo=1, routed)           0.000    44.581    memory[10]
    SLICE_X35Y50         FDCE                                         r  data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.241     3.724    clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  data_out_reg[10]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            memory_reg[1017][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.417ns  (logic 1.127ns (2.538%)  route 43.290ns (97.462%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        3.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.917     0.917 f  addr_IBUF[1]_inst/O
                         net (fo=4419, routed)       38.805    39.722    addr_IBUF[1]
    SLICE_X51Y41         LUT4 (Prop_lut4_I0_O)        0.105    39.827 r  memory[257][15]_i_2/O
                         net (fo=30, routed)          1.332    41.159    memory[257][15]_i_2_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.105    41.264 r  memory[1017][15]_i_1/O
                         net (fo=16, routed)          3.153    44.417    memory[1017][15]_i_1_n_0
    SLICE_X65Y87         FDCE                                         r  memory_reg[1017][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.314     3.797    clk_IBUF_BUFG
    SLICE_X65Y87         FDCE                                         r  memory_reg[1017][3]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.358ns  (logic 2.058ns (4.640%)  route 42.300ns (95.360%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.917     0.917 r  addr_IBUF[1]_inst/O
                         net (fo=4419, routed)       40.234    41.152    addr_IBUF[1]
    SLICE_X50Y34         LUT6 (Prop_lut6_I2_O)        0.105    41.257 r  data_out[8]_i_409/O
                         net (fo=1, routed)           0.000    41.257    data_out[8]_i_409_n_0
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I1_O)      0.178    41.435 r  data_out_reg[8]_i_187/O
                         net (fo=1, routed)           0.000    41.435    data_out_reg[8]_i_187_n_0
    SLICE_X50Y34         MUXF8 (Prop_muxf8_I1_O)      0.074    41.509 r  data_out_reg[8]_i_76/O
                         net (fo=1, routed)           1.352    42.861    data_out_reg[8]_i_76_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I3_O)        0.259    43.120 r  data_out[8]_i_25/O
                         net (fo=1, routed)           0.000    43.120    data_out[8]_i_25_n_0
    SLICE_X37Y45         MUXF7 (Prop_muxf7_I1_O)      0.182    43.302 r  data_out_reg[8]_i_11/O
                         net (fo=1, routed)           0.000    43.302    data_out_reg[8]_i_11_n_0
    SLICE_X37Y45         MUXF8 (Prop_muxf8_I1_O)      0.079    43.381 r  data_out_reg[8]_i_4/O
                         net (fo=1, routed)           0.713    44.094    data_out_reg[8]_i_4_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.264    44.358 r  data_out[8]_i_1/O
                         net (fo=1, routed)           0.000    44.358    memory[8]
    SLICE_X38Y49         FDCE                                         r  data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.258     3.741    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[8]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.326ns  (logic 2.058ns (4.643%)  route 42.268ns (95.357%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.917     0.917 r  addr_IBUF[1]_inst/O
                         net (fo=4419, routed)       40.092    41.009    addr_IBUF[1]
    SLICE_X50Y35         LUT6 (Prop_lut6_I2_O)        0.105    41.114 r  data_out[6]_i_409/O
                         net (fo=1, routed)           0.000    41.114    data_out[6]_i_409_n_0
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I1_O)      0.178    41.292 r  data_out_reg[6]_i_187/O
                         net (fo=1, routed)           0.000    41.292    data_out_reg[6]_i_187_n_0
    SLICE_X50Y35         MUXF8 (Prop_muxf8_I1_O)      0.074    41.366 r  data_out_reg[6]_i_76/O
                         net (fo=1, routed)           1.336    42.702    data_out_reg[6]_i_76_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.259    42.961 r  data_out[6]_i_25/O
                         net (fo=1, routed)           0.000    42.961    data_out[6]_i_25_n_0
    SLICE_X36Y45         MUXF7 (Prop_muxf7_I1_O)      0.182    43.143 r  data_out_reg[6]_i_11/O
                         net (fo=1, routed)           0.000    43.143    data_out_reg[6]_i_11_n_0
    SLICE_X36Y45         MUXF8 (Prop_muxf8_I1_O)      0.079    43.222 r  data_out_reg[6]_i_4/O
                         net (fo=1, routed)           0.840    44.062    data_out_reg[6]_i_4_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I3_O)        0.264    44.326 r  data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    44.326    memory[6]
    SLICE_X36Y50         FDCE                                         r  data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.244     3.727    clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  data_out_reg[6]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            memory_reg[1017][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.297ns  (logic 1.127ns (2.545%)  route 43.170ns (97.455%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        3.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.917     0.917 f  addr_IBUF[1]_inst/O
                         net (fo=4419, routed)       38.805    39.722    addr_IBUF[1]
    SLICE_X51Y41         LUT4 (Prop_lut4_I0_O)        0.105    39.827 r  memory[257][15]_i_2/O
                         net (fo=30, routed)          1.332    41.159    memory[257][15]_i_2_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.105    41.264 r  memory[1017][15]_i_1/O
                         net (fo=16, routed)          3.033    44.297    memory[1017][15]_i_1_n_0
    SLICE_X65Y89         FDCE                                         r  memory_reg[1017][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.315     3.798    clk_IBUF_BUFG
    SLICE_X65Y89         FDCE                                         r  memory_reg[1017][12]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.223ns  (logic 2.058ns (4.654%)  route 42.165ns (95.346%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        3.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.917     0.917 r  addr_IBUF[1]_inst/O
                         net (fo=4419, routed)       40.345    41.263    addr_IBUF[1]
    SLICE_X51Y33         LUT6 (Prop_lut6_I2_O)        0.105    41.368 r  data_out[11]_i_409/O
                         net (fo=1, routed)           0.000    41.368    data_out[11]_i_409_n_0
    SLICE_X51Y33         MUXF7 (Prop_muxf7_I1_O)      0.182    41.550 r  data_out_reg[11]_i_187/O
                         net (fo=1, routed)           0.000    41.550    data_out_reg[11]_i_187_n_0
    SLICE_X51Y33         MUXF8 (Prop_muxf8_I1_O)      0.079    41.629 r  data_out_reg[11]_i_76/O
                         net (fo=1, routed)           1.320    42.949    data_out_reg[11]_i_76_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.264    43.213 r  data_out[11]_i_25/O
                         net (fo=1, routed)           0.000    43.213    data_out[11]_i_25_n_0
    SLICE_X38Y43         MUXF7 (Prop_muxf7_I1_O)      0.178    43.391 r  data_out_reg[11]_i_11/O
                         net (fo=1, routed)           0.000    43.391    data_out_reg[11]_i_11_n_0
    SLICE_X38Y43         MUXF8 (Prop_muxf8_I1_O)      0.074    43.465 r  data_out_reg[11]_i_4/O
                         net (fo=1, routed)           0.499    43.964    data_out_reg[11]_i_4_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I3_O)        0.259    44.223 r  data_out[11]_i_1/O
                         net (fo=1, routed)           0.000    44.223    memory[11]
    SLICE_X36Y50         FDCE                                         r  data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.244     3.727    clk_IBUF_BUFG
    SLICE_X36Y50         FDCE                                         r  data_out_reg[11]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.100ns  (logic 2.058ns (4.667%)  route 42.042ns (95.333%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        3.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.917     0.917 r  addr_IBUF[1]_inst/O
                         net (fo=4419, routed)       40.372    41.289    addr_IBUF[1]
    SLICE_X52Y33         LUT6 (Prop_lut6_I2_O)        0.105    41.394 r  data_out[2]_i_409/O
                         net (fo=1, routed)           0.000    41.394    data_out[2]_i_409_n_0
    SLICE_X52Y33         MUXF7 (Prop_muxf7_I1_O)      0.178    41.572 r  data_out_reg[2]_i_187/O
                         net (fo=1, routed)           0.000    41.572    data_out_reg[2]_i_187_n_0
    SLICE_X52Y33         MUXF8 (Prop_muxf8_I1_O)      0.074    41.646 r  data_out_reg[2]_i_76/O
                         net (fo=1, routed)           1.190    42.836    data_out_reg[2]_i_76_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.259    43.095 r  data_out[2]_i_25/O
                         net (fo=1, routed)           0.000    43.095    data_out[2]_i_25_n_0
    SLICE_X39Y46         MUXF7 (Prop_muxf7_I1_O)      0.182    43.277 r  data_out_reg[2]_i_11/O
                         net (fo=1, routed)           0.000    43.277    data_out_reg[2]_i_11_n_0
    SLICE_X39Y46         MUXF8 (Prop_muxf8_I1_O)      0.079    43.356 r  data_out_reg[2]_i_4/O
                         net (fo=1, routed)           0.480    43.836    data_out_reg[2]_i_4_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.264    44.100 r  data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    44.100    memory[2]
    SLICE_X38Y49         FDCE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.258     3.741    clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  data_out_reg[2]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.071ns  (logic 2.102ns (4.770%)  route 41.968ns (95.230%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.917     0.917 r  addr_IBUF[1]_inst/O
                         net (fo=4419, routed)       40.131    41.048    addr_IBUF[1]
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.105    41.153 r  data_out[3]_i_403/O
                         net (fo=1, routed)           0.000    41.153    data_out[3]_i_403_n_0
    SLICE_X59Y51         MUXF7 (Prop_muxf7_I1_O)      0.206    41.359 r  data_out_reg[3]_i_184/O
                         net (fo=1, routed)           0.000    41.359    data_out_reg[3]_i_184_n_0
    SLICE_X59Y51         MUXF8 (Prop_muxf8_I0_O)      0.085    41.444 r  data_out_reg[3]_i_75/O
                         net (fo=1, routed)           1.214    42.658    data_out_reg[3]_i_75_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.264    42.922 r  data_out[3]_i_25/O
                         net (fo=1, routed)           0.000    42.922    data_out[3]_i_25_n_0
    SLICE_X44Y46         MUXF7 (Prop_muxf7_I1_O)      0.182    43.104 r  data_out_reg[3]_i_11/O
                         net (fo=1, routed)           0.000    43.104    data_out_reg[3]_i_11_n_0
    SLICE_X44Y46         MUXF8 (Prop_muxf8_I1_O)      0.079    43.183 r  data_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.624    43.807    data_out_reg[3]_i_4_n_0
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.264    44.071 r  data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    44.071    memory[3]
    SLICE_X35Y50         FDCE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.241     3.724    clk_IBUF_BUFG
    SLICE_X35Y50         FDCE                                         r  data_out_reg[3]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            memory_reg[1017][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.056ns  (logic 1.127ns (2.559%)  route 42.929ns (97.441%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.917     0.917 f  addr_IBUF[1]_inst/O
                         net (fo=4419, routed)       38.805    39.722    addr_IBUF[1]
    SLICE_X51Y41         LUT4 (Prop_lut4_I0_O)        0.105    39.827 r  memory[257][15]_i_2/O
                         net (fo=30, routed)          1.332    41.159    memory[257][15]_i_2_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.105    41.264 r  memory[1017][15]_i_1/O
                         net (fo=16, routed)          2.792    44.056    memory[1017][15]_i_1_n_0
    SLICE_X63Y91         FDCE                                         r  memory_reg[1017][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.316     3.799    clk_IBUF_BUFG
    SLICE_X63Y91         FDCE                                         r  memory_reg[1017][0]/C

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            memory_reg[1017][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        44.056ns  (logic 1.127ns (2.559%)  route 42.929ns (97.441%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.917     0.917 f  addr_IBUF[1]_inst/O
                         net (fo=4419, routed)       38.805    39.722    addr_IBUF[1]
    SLICE_X51Y41         LUT4 (Prop_lut4_I0_O)        0.105    39.827 r  memory[257][15]_i_2/O
                         net (fo=30, routed)          1.332    41.159    memory[257][15]_i_2_n_0
    SLICE_X56Y52         LUT5 (Prop_lut5_I0_O)        0.105    41.264 r  memory[1017][15]_i_1/O
                         net (fo=16, routed)          2.792    44.056    memory[1017][15]_i_1_n_0
    SLICE_X63Y91         FDCE                                         r  memory_reg[1017][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.406    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       1.316     3.799    clk_IBUF_BUFG
    SLICE_X63Y91         FDCE                                         r  memory_reg[1017][14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            memory_reg[125][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.237ns (42.182%)  route 0.325ns (57.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    R7                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  data_in_IBUF[1]_inst/O
                         net (fo=1024, routed)        0.325     0.562    data_in_IBUF[1]
    SLICE_X1Y1           FDCE                                         r  memory_reg[125][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.867     2.003    clk_IBUF_BUFG
    SLICE_X1Y1           FDCE                                         r  memory_reg[125][1]/C

Slack:                    inf
  Source:                 data_in[4]
                            (input port)
  Destination:            memory_reg[112][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.223ns (38.706%)  route 0.353ns (61.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R5                                                0.000     0.000 r  data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    data_in[4]
    R5                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  data_in_IBUF[4]_inst/O
                         net (fo=1024, routed)        0.353     0.576    data_in_IBUF[4]
    SLICE_X1Y3           FDCE                                         r  memory_reg[112][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.866     2.002    clk_IBUF_BUFG
    SLICE_X1Y3           FDCE                                         r  memory_reg[112][4]/C

Slack:                    inf
  Source:                 data_in[6]
                            (input port)
  Destination:            memory_reg[121][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.227ns (38.360%)  route 0.364ns (61.640%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  data_in[6] (IN)
                         net (fo=0)                   0.000     0.000    data_in[6]
    T9                   IBUF (Prop_ibuf_I_O)         0.227     0.227 r  data_in_IBUF[6]_inst/O
                         net (fo=1024, routed)        0.364     0.591    data_in_IBUF[6]
    SLICE_X1Y5           FDCE                                         r  memory_reg[121][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.866     2.002    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  memory_reg[121][6]/C

Slack:                    inf
  Source:                 data_in[11]
                            (input port)
  Destination:            memory_reg[132][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.248ns (41.891%)  route 0.343ns (58.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  data_in[11] (IN)
                         net (fo=0)                   0.000     0.000    data_in[11]
    N6                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  data_in_IBUF[11]_inst/O
                         net (fo=1024, routed)        0.343     0.591    data_in_IBUF[11]
    SLICE_X1Y11          FDCE                                         r  memory_reg[132][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.864     2.000    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  memory_reg[132][11]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            memory_reg[137][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.249ns (41.825%)  route 0.347ns (58.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
    M6                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  data_in_IBUF[12]_inst/O
                         net (fo=1024, routed)        0.347     0.596    data_in_IBUF[12]
    SLICE_X1Y12          FDCE                                         r  memory_reg[137][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.862     1.998    clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  memory_reg[137][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_reg[35][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.234ns (38.997%)  route 0.366ns (61.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P13                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  reset_IBUF_inst/O
                         net (fo=16401, routed)       0.366     0.601    reset_IBUF
    SLICE_X1Y27          FDCE                                         f  memory_reg[35][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.853     1.989    clk_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  memory_reg[35][10]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            memory_reg[134][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.249ns (41.470%)  route 0.352ns (58.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
    M6                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  data_in_IBUF[12]_inst/O
                         net (fo=1024, routed)        0.352     0.601    data_in_IBUF[12]
    SLICE_X0Y12          FDCE                                         r  memory_reg[134][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.862     1.998    clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  memory_reg[134][12]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            memory_reg[132][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.249ns (41.314%)  route 0.354ns (58.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
    M6                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  data_in_IBUF[12]_inst/O
                         net (fo=1024, routed)        0.354     0.603    data_in_IBUF[12]
    SLICE_X1Y11          FDCE                                         r  memory_reg[132][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.864     2.000    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  memory_reg[132][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_reg[47][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.234ns (38.756%)  route 0.370ns (61.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P13                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  reset_IBUF_inst/O
                         net (fo=16401, routed)       0.370     0.605    reset_IBUF
    SLICE_X0Y27          FDCE                                         f  memory_reg[47][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.853     1.989    clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  memory_reg[47][10]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            memory_reg[117][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.237ns (38.077%)  route 0.386ns (61.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    R7                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  data_in_IBUF[1]_inst/O
                         net (fo=1024, routed)        0.386     0.623    data_in_IBUF[1]
    SLICE_X2Y1           FDCE                                         r  memory_reg[117][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.137 r  clk_IBUF_BUFG_inst/O
                         net (fo=16401, routed)       0.867     2.003    clk_IBUF_BUFG
    SLICE_X2Y1           FDCE                                         r  memory_reg[117][1]/C





