ABC. 2007. Berkeley logic synthesis and verification group, ABC: A system for sequential synthesis and verification, release 80308.
Todd Austin , Valeria Bertacco , David Blaauw , Trevor Mudge, Opportunities and challenges for better than worst-case design, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120878]
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Avery. 2008. Avery design systems. http://www.avery-design.com/.
Valeria Bertacco, Scalable Hardware Verification with Symbolic Simulation, Springer-Verlag New York, Inc., Secaucus, NJ, 2005
Bertacco, V., Austin, T., and Wagner, I. 2007. Bug underground project. http://bug.eecs.umich.edu/.
R. Brayton , M. Gao , J-H. Jiang , Y. Jiang , Y. Li , A. Mishchenko , S. Sinha , T. Villa, Optimization of Multi-Valued Multi-Level Networks, Proceedings of the 32nd International Symposium on Multiple-Valued Logic, p.168, May 15-18, 2002
Kai-hui Chang , Valeria Bertacco , Igor L. Markov, Customizing IP cores for system-on-chip designs using extensive external don't-cares, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Mihir R. Choudhury , Kartik Mohanram, Masking timing errors on speed-paths in logic circuits, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Constantinides, K., Plaza, S., Blome, J. A., Zhang, B., Bertacco, V., Mahlke, S. A., Austin, T. M., and Orshansky, M. 2006. BulletProof: A defect-tolerant CMP switch architecture. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'06). 5--16.
Craig, W. 1957. Linear reasoning: A new form of the Herbrand-Gentzen theorem. J. Symb. Logic 22, 3, 250--287.
Eén, N. and Sörensson, N. 2003. An extensible SAT-solver. In Proceedings of the International Conference on Theory and Applications of Satisfiability (SAT'03). 502--518.
E E Times. 2008. EDA sales jump in Q4. http://www.eetimes.com/showarticle.jhtml?articleid=207001548.
Malay Ganai , Aarti Gupta, SAT-Based Scalable Formal Verification Solutions (Series on Integrated Circuits and Systems), Springer-Verlag New York, Inc., Secaucus, NJ, 2007
Bita Gorjiara , Daniel Gajski, Automatic architecture refinement techniques for customizing processing elements, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391571]
Chao-Yue Lai , Chung-Yang (Ric) Huang , Kei-Yong Khoo, Improving constant-coefficient multiplier verification by partial product identification, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403575]
Lakshminarayana, G., Raghunathan, A., Khouri, K. S., and Jha, N. K. 2001. Method for synthesis of common-case optimized circuits to improve performance and power dissipation. United States Patent 6,308,313 B1.
Matsunaga, Y. and Fujita, M. 1989. Multi-Level logic optimization using binary decision diagrams. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'89). 556--559.
McMillan, K. L. 2003. Interpolation and SAT-based model checking. In Proceedings of the International Conference on Computer-Aided Verification (CAV'03). 1--13.
Mishchenko, A., Brayton, R., Jiang, J.-H. R., and Jang, S. 2007. SAT-Based logic optimization and resynthesis. In Proceedings of the International Workshop on Logic and Synthesis (IWLS'07). 358--364.
S. Muroga , Y. Kambayashi , H. C. Lai , J. N. Culliney, The Transduction Method-Design of Logic Networks Based on Permissible Functions, IEEE Transactions on Computers, v.38 n.10, p.1404-1424, October 1989[doi>10.1109/12.35836]
MVSIS. 2005. http://www-cad.eecs.berkeley.edu/respep/research/mvsis.
Stephen M. Plaza , Kai-hui Chang , Igor L. Markov , Valeria Bertacco, Node Mergers in the Presence of Don't Cares, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.414-419, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358021]
Rajski, J. and Vasudevamurthy, J. 1992. The testability-preserving concurrent decomposition and factorization of Boolean expressions. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 11, 6, 778--793.
Rudell, R. L. and Sangiovanni-Vincentelli, A. L. 1987. Multiple-Valued minimization for PLA optimization. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 6, 5, 727--750.
O. Sarbishei , M. Tabandeh , B. Alizadeh , M. Fujita, High-level optimization of integer multipliers over a finite bit-width with verification capabilities, Proceedings of the 7th IEEE/ACM international conference on Formal Methods and Models for Codesign, p.56-65, July 13-15, 2009, Cambridge, Massachusetts
Hamid Savoj , Robert K. Brayton, The use of observability and external don't cares for the simplification of multi-level networks, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.297-301, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123280]
Eric Schnarr , James R. Larus, Fast out-of-order processor simulation using memoization, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.283-294, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291063]
Shannon, C. E. 1948. A mathematical theory of communication. The Bell Syst. Tech. J. 27, 379--423.
SPECINT. 2000. SpecINT2000 benchmarks, http://www.spec.org/.
Ajay K. Verma , Philip Brisk , Paolo Ienne, Variable latency speculative addition: a new paradigm for arithmetic circuit design, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403679]
Ilya Wagner , Valeria Bertacco , Todd Austin, StressTest: an automatic approach to test generation via activity monitors, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065788]
Ilya Wagner , Valeria Bertacco , Todd Austin, Shielding against design flaws with field repairable control logic, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146998]
Walko, J. 2007. Europe suppliers score in Apple's iPhone, http://eetimes.eu showarticle. jhtml&quest;articleid=200001829. (EETimes Europe).
Shigeru Yamashita , Hiroshi Sawada , Akira Nagoya, A new method to express functional permissibilities for LUT based FPGAs and its applications, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.254-261, November 10-14, 1996, San Jose, California, USA
S. Yamashita , H. Sawada , A. Nagoya, SPFD: A new method to express functional flexibility, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.8, p.840-849, November 2006[doi>10.1109/43.856972]
Yu-Shen Yang , S. Sinha , A. Veneris , R. K. Brayton, Automating Logic Rectification by Approximate SPFDs, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.402-407, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358019]
