// Configuration file
// Assumes a 3.2GHz processor with a single channel of 800 MHz DDR3 (1600 Mbps)
// All timing parameters must be in terms of DRAM clk cycles. Processor and DRAM clk should be in MHz

PROCESSOR_CLK_MULTIPLIER 4
ROBSIZE		128
MAX_RETIRE	2
MAX_FETCH	4
PIPELINEDEPTH	10

NUM_CHANNELS	1
NUM_RANKS	2
NUM_BANKS	8
NUM_ROWS	32768
NUM_COLUMNS	128
CACHE_LINE_SIZE	64
ADDRESS_BITS	32  // This must match the addresses in the traces.  It must also be the sum of logs of the previous six numbers (NUM_CHANNELS, NUM_RANKS, NUM_BANKS, NUM_ROWS, NUM_COLUMNS, CACHE_LINE_SIZE).

//DRAM_CLK_FREQUENCY  800
//T_RCD	11 
//T_RP	11 
//T_CAS	11
//T_RC	39
//T_RAS	28
//T_RRD	5
//T_FAW	32
//T_WR	12
//T_WTR	6
//T_RTP	6
//T_CCD	4
//T_RFC	128
//T_REFI	6240 
//T_CWD	5
//T_RTRS	2
//T_PD_MIN	4
//T_XP	5
//T_XP_DLL	20
//T_DATA_TRANS	4

WQ_CAPACITY	64
ADDRESS_MAPPING	1
WQ_LOOKUP_LATENCY 10 // in processor cycles

