{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715175316790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715175316794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 16:35:16 2024 " "Processing started: Wed May 08 16:35:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715175316794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175316794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_1 -c project_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_1 -c project_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175316794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715175316982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_8_7_6_4_3_2_1_f.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_8_7_6_4_3_2_1_f.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_8_7_6_4_3_2_1_F " "Found entity 1: LFSR_8_7_6_4_3_2_1_F" {  } { { "LFSR_8_7_6_4_3_2_1_F.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/LFSR_8_7_6_4_3_2_1_F.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175322848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175322848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_unit/synthesis/sp_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file sp_unit/synthesis/sp_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SP_unit " "Found entity 1: SP_unit" {  } { { "SP_unit/synthesis/SP_unit.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/synthesis/SP_unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175322849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175322849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_unit/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sp_unit/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "SP_unit/synthesis/submodules/altsource_probe_top.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175322850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175322850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raf_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file raf_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_RaF " "Found entity 1: tb_RaF" {  } { { "RaF_tb.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/RaF_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175322851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175322851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_gen " "Found entity 1: tb_gen" {  } { { "gen_tb.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/gen_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175322852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175322852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cr_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cr_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_CR_1 " "Found entity 1: tb_CR_1" {  } { { "CR_1_tb.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/CR_1_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175322853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175322853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "gen.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175322854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175322854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raf.sv 1 1 " "Found 1 design units, including 1 entities, in source file raf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RaF " "Found entity 1: RaF" {  } { { "RaF.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/RaF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175322854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175322854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CR_1 " "Found entity 1: CR_1" {  } { { "CR_1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/CR_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175322855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175322855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175322856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175322856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db_cr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db_cr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 db_CR_1 " "Found entity 1: db_CR_1" {  } { { "db_CR_1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db_CR_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175322857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175322857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impl_cr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file impl_cr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impl_CR_1 " "Found entity 1: impl_CR_1" {  } { { "impl_CR_1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/impl_CR_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175322858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175322858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "impl_CR_1 " "Elaborating entity \"impl_CR_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715175322886 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin SW 1 3 " "Ignored chip_pin synthesis attribute for port \"SW\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 3 bit(s)" {  } { { "impl_CR_1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/impl_CR_1.sv" 5 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1715175322887 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin LED 1 4 " "Ignored chip_pin synthesis attribute for port \"LED\" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 4 bit(s)" {  } { { "impl_CR_1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/impl_CR_1.sv" 12 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1715175322887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CR_1 CR_1:u_CR_1 " "Elaborating entity \"CR_1\" for hierarchy \"CR_1:u_CR_1\"" {  } { { "impl_CR_1.sv" "u_CR_1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/impl_CR_1.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175322887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen CR_1:u_CR_1\|gen:u_gen " "Elaborating entity \"gen\" for hierarchy \"CR_1:u_CR_1\|gen:u_gen\"" {  } { { "CR_1.sv" "u_gen" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/CR_1.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175322888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_8_7_6_4_3_2_1_F CR_1:u_CR_1\|gen:u_gen\|LFSR_8_7_6_4_3_2_1_F:u_LFSR_8_7_6_4_3_2_1_F " "Elaborating entity \"LFSR_8_7_6_4_3_2_1_F\" for hierarchy \"CR_1:u_CR_1\|gen:u_gen\|LFSR_8_7_6_4_3_2_1_F:u_LFSR_8_7_6_4_3_2_1_F\"" {  } { { "gen.sv" "u_LFSR_8_7_6_4_3_2_1_F" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/gen.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175322889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO CR_1:u_CR_1\|FIFO:u_fifo " "Elaborating entity \"FIFO\" for hierarchy \"CR_1:u_CR_1\|FIFO:u_fifo\"" {  } { { "CR_1.sv" "u_fifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/CR_1.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175322893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "scfifo_component" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175322989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/FIFO.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175322989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175322990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175322990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175322990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175322990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175322990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175322990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175322990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175322990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175322990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175322990 ""}  } { { "FIFO.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/FIFO.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715175322990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jk31 " "Found entity 1: scfifo_jk31" {  } { { "db/scfifo_jk31.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db/scfifo_jk31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175323014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jk31 CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\|scfifo_jk31:auto_generated " "Elaborating entity \"scfifo_jk31\" for hierarchy \"CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_qq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_qq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_qq31 " "Found entity 1: a_dpfifo_qq31" {  } { { "db/a_dpfifo_qq31.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db/a_dpfifo_qq31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175323020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_qq31 CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo " "Elaborating entity \"a_dpfifo_qq31\" for hierarchy \"CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\"" {  } { { "db/scfifo_jk31.tdf" "dpfifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db/scfifo_jk31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175323026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_qq31.tdf" "fifo_state" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db/a_dpfifo_qq31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175323051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8hm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8hm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8hm1 " "Found entity 1: altsyncram_8hm1" {  } { { "db/altsyncram_8hm1.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db/altsyncram_8hm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175323078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8hm1 CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|altsyncram_8hm1:FIFOram " "Elaborating entity \"altsyncram_8hm1\" for hierarchy \"CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|altsyncram_8hm1:FIFOram\"" {  } { { "db/a_dpfifo_qq31.tdf" "FIFOram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db/a_dpfifo_qq31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175323104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"CR_1:u_CR_1\|FIFO:u_fifo\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_qq31.tdf" "rd_ptr_count" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db/a_dpfifo_qq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RaF CR_1:u_CR_1\|RaF:u_RaF " "Elaborating entity \"RaF\" for hierarchy \"CR_1:u_CR_1\|RaF:u_RaF\"" {  } { { "CR_1.sv" "u_RaF" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/CR_1.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323107 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab_3s/lab_3s.sv 1 1 " "Using design file lab_3s/lab_3s.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab_3s " "Found entity 1: lab_3s" {  } { { "lab_3s.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_3s.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715175323112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_3s CR_1:u_CR_1\|lab_3s:u_lab_3s " "Elaborating entity \"lab_3s\" for hierarchy \"CR_1:u_CR_1\|lab_3s:u_lab_3s\"" {  } { { "CR_1.sv" "u_lab_3s" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/CR_1.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323113 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab_3s/lab_2s/ss_cntr.sv 1 1 " "Using design file lab_3s/lab_2s/ss_cntr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ss_cntr " "Found entity 1: ss_cntr" {  } { { "ss_cntr.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/ss_cntr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323119 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715175323119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_cntr CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0 " "Elaborating entity \"ss_cntr\" for hierarchy \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\"" {  } { { "lab_3s.sv" "UUT0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_3s.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323119 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab_3s/lab_2s/rst_rg.sv 1 1 " "Using design file lab_3s/lab_2s/rst_rg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rst_rg " "Found entity 1: rst_rg" {  } { { "rst_rg.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/rst_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715175323125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_rg CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|rst_rg:rst_rg " "Elaborating entity \"rst_rg\" for hierarchy \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|rst_rg:rst_rg\"" {  } { { "ss_cntr.sv" "rst_rg" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/ss_cntr.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323125 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab_3s/lab_2s/cnt_div.sv 1 1 " "Using design file lab_3s/lab_2s/cnt_div.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div " "Found entity 1: cnt_div" {  } { { "cnt_div.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/cnt_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323131 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715175323131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|cnt_div:cnt_div " "Elaborating entity \"cnt_div\" for hierarchy \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|cnt_div:cnt_div\"" {  } { { "ss_cntr.sv" "cnt_div" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/ss_cntr.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323131 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab_3s/lab_2s/d_rg.sv 1 1 " "Using design file lab_3s/lab_2s/d_rg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_rg " "Found entity 1: d_rg" {  } { { "d_rg.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/d_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323137 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715175323137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_rg CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|d_rg:d_rg " "Elaborating entity \"d_rg\" for hierarchy \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|d_rg:d_rg\"" {  } { { "ss_cntr.sv" "d_rg" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/ss_cntr.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323138 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab_3s/lab_2s/fsm.sv 1 1 " "Using design file lab_3s/lab_2s/fsm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715175323143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|FSM:FSM " "Elaborating entity \"FSM\" for hierarchy \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|FSM:FSM\"" {  } { { "ss_cntr.sv" "FSM" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/ss_cntr.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323144 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.sv " "Entity \"MUX\" obtained from \"mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1715175323149 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab_3s/lab_2s/mux.sv 1 1 " "Using design file lab_3s/lab_2s/mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323149 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715175323149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|MUX:MUX2 " "Elaborating entity \"MUX\" for hierarchy \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|MUX:MUX2\"" {  } { { "ss_cntr.sv" "MUX2" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/ss_cntr.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323150 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab_3s/lab_2s/b2ss.sv 1 1 " "Using design file lab_3s/lab_2s/b2ss.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b2ss " "Found entity 1: b2ss" {  } { { "b2ss.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/b2ss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323155 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715175323155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2ss CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|b2ss:b2ss " "Elaborating entity \"b2ss\" for hierarchy \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|b2ss:b2ss\"" {  } { { "ss_cntr.sv" "b2ss" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/ss_cntr.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323155 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ss_arr.data_a 0 b2ss.sv(7) " "Net \"ss_arr.data_a\" at b2ss.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/b2ss.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715175323156 "|impl_CR_1|CR_1:u_CR_1|lab_3s:u_lab_3s|ss_cntr:UUT0|b2ss:b2ss"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ss_arr.waddr_a 0 b2ss.sv(7) " "Net \"ss_arr.waddr_a\" at b2ss.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/b2ss.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715175323156 "|impl_CR_1|CR_1:u_CR_1|lab_3s:u_lab_3s|ss_cntr:UUT0|b2ss:b2ss"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ss_arr.we_a 0 b2ss.sv(7) " "Net \"ss_arr.we_a\" at b2ss.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/b2ss.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715175323156 "|impl_CR_1|CR_1:u_CR_1|lab_3s:u_lab_3s|ss_cntr:UUT0|b2ss:b2ss"}
{ "Warning" "WSGN_SEARCH_FILE" "lab_3s/lab_2s/ss_rg.sv 1 1 " "Using design file lab_3s/lab_2s/ss_rg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ss_rg " "Found entity 1: ss_rg" {  } { { "ss_rg.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/ss_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715175323162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_rg CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|ss_rg:ss_rg " "Elaborating entity \"ss_rg\" for hierarchy \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|ss_rg:ss_rg\"" {  } { { "ss_cntr.sv" "ss_rg" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/ss_cntr.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323162 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab_3s/lab_2s/dig_rg.sv 1 1 " "Using design file lab_3s/lab_2s/dig_rg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dig_rg " "Found entity 1: dig_rg" {  } { { "dig_rg.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/dig_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323167 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715175323167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_rg CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|dig_rg:dig_rg " "Elaborating entity \"dig_rg\" for hierarchy \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|dig_rg:dig_rg\"" {  } { { "ss_cntr.sv" "dig_rg" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/ss_cntr.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323168 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab_3s/b2bd_rom.sv 1 1 " "Using design file lab_3s/b2bd_rom.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b2bd_ROM " "Found entity 1: b2bd_ROM" {  } { { "b2bd_rom.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/b2bd_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715175323174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2bd_ROM CR_1:u_CR_1\|lab_3s:u_lab_3s\|b2bd_ROM:UUT_ROM " "Elaborating entity \"b2bd_ROM\" for hierarchy \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|b2bd_ROM:UUT_ROM\"" {  } { { "lab_3s.sv" "UUT_ROM" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_3s.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323175 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bd_ROM.data_a 0 b2bd_rom.sv(6) " "Net \"bd_ROM.data_a\" at b2bd_rom.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "b2bd_rom.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/b2bd_rom.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715175323175 "|impl_CR_1|CR_1:u_CR_1|lab_3s:u_lab_3s|b2bd_ROM:UUT_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bd_ROM.waddr_a 0 b2bd_rom.sv(6) " "Net \"bd_ROM.waddr_a\" at b2bd_rom.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "b2bd_rom.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/b2bd_rom.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715175323175 "|impl_CR_1|CR_1:u_CR_1|lab_3s:u_lab_3s|b2bd_ROM:UUT_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bd_ROM.we_a 0 b2bd_rom.sv(6) " "Net \"bd_ROM.we_a\" at b2bd_rom.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "b2bd_rom.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/b2bd_rom.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715175323175 "|impl_CR_1|CR_1:u_CR_1|lab_3s:u_lab_3s|b2bd_ROM:UUT_ROM"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1715175323278 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1715175323278 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|b2ss:b2ss\|ss_arr " "RAM logic \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|ss_cntr:UUT0\|b2ss:b2ss\|ss_arr\" is uninferred due to inappropriate RAM size" {  } { { "b2ss.sv" "ss_arr" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/lab_3s/lab_2s/b2ss.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1715175323300 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715175323300 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CR_1:u_CR_1\|lab_3s:u_lab_3s\|b2bd_ROM:UUT_ROM\|bd_ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|b2bd_ROM:UUT_ROM\|bd_ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715175323328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715175323328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715175323328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715175323328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715175323328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715175323328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715175323328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715175323328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715175323328 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/project_1.ram0_b2bd_ROM_e400703.hdl.mif " "Parameter INIT_FILE set to db/project_1.ram0_b2bd_ROM_e400703.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1715175323328 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1715175323328 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715175323328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CR_1:u_CR_1\|lab_3s:u_lab_3s\|b2bd_ROM:UUT_ROM\|altsyncram:bd_ROM_rtl_0 " "Elaborated megafunction instantiation \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|b2bd_ROM:UUT_ROM\|altsyncram:bd_ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CR_1:u_CR_1\|lab_3s:u_lab_3s\|b2bd_ROM:UUT_ROM\|altsyncram:bd_ROM_rtl_0 " "Instantiated megafunction \"CR_1:u_CR_1\|lab_3s:u_lab_3s\|b2bd_ROM:UUT_ROM\|altsyncram:bd_ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175323355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175323355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175323355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175323355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175323355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175323355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175323355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175323355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175323355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/project_1.ram0_b2bd_ROM_e400703.hdl.mif " "Parameter \"INIT_FILE\" = \"db/project_1.ram0_b2bd_ROM_e400703.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715175323355 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715175323355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i071 " "Found entity 1: altsyncram_i071" {  } { { "db/altsyncram_i071.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/db/altsyncram_i071.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715175323385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175323385 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715175323543 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715175323742 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SP_unit 19 " "Ignored 19 assignments for entity \"SP_unit\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715175323751 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 20 " "Ignored 20 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715175323751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715175323838 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715175323838 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715175323869 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715175323869 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715175323869 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715175323869 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715175323869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715175323879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 16:35:23 2024 " "Processing ended: Wed May 08 16:35:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715175323879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715175323879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715175323879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715175323879 ""}
