
*** Running vivado
    with args -log Parallel_FIR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Parallel_FIR.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Parallel_FIR.tcl -notrace
Command: synth_design -top Parallel_FIR -part xc7vx690tffg1157-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3036 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 328.844 ; gain = 119.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Parallel_FIR' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/new/Parallel_FIR.vhd:47]
	Parameter n bound to: 2 - type: integer 
	Parameter m bound to: 2 - type: integer 
	Parameter k bound to: 2 - type: integer 
	Parameter n bound to: 2 - type: integer 
	Parameter m bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIR' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/imports/new/FIR.vhd:36' bound to instance 'DIN0_H0' of component 'FIR' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/new/Parallel_FIR.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FIR' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/imports/new/FIR.vhd:45]
	Parameter n bound to: 2 - type: integer 
	Parameter m bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIR' (1#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/imports/new/FIR.vhd:45]
	Parameter n bound to: 2 - type: integer 
	Parameter m bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIR' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/imports/new/FIR.vhd:36' bound to instance 'DIN0_H1' of component 'FIR' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/new/Parallel_FIR.vhd:73]
	Parameter n bound to: 2 - type: integer 
	Parameter m bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIR' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/imports/new/FIR.vhd:36' bound to instance 'DIN1_H0' of component 'FIR' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/new/Parallel_FIR.vhd:74]
	Parameter n bound to: 2 - type: integer 
	Parameter m bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIR' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/imports/new/FIR.vhd:36' bound to instance 'DIN1_H1' of component 'FIR' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/new/Parallel_FIR.vhd:75]
	Parameter m bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/new/DFF.vhd:35' bound to instance 'INSTANT_DFF' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/new/Parallel_FIR.vhd:76]
INFO: [Synth 8-638] synthesizing module 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/new/DFF.vhd:43]
	Parameter m bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF' (2#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/new/DFF.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Parallel_FIR' (3#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/new/Parallel_FIR.vhd:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 365.000 ; gain = 155.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 365.000 ; gain = 155.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 365.000 ; gain = 155.645
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 371.539 ; gain = 162.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Parallel_FIR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
Module FIR 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'DIN0_H1/reg_reg[0][1:0]' into 'DIN0_H0/reg_reg[0][1:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/imports/new/FIR.vhd:59]
INFO: [Synth 8-4471] merging register 'DIN1_H1/reg_reg[0][1:0]' into 'DIN1_H0/reg_reg[0][1:0]' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.srcs/sources_1/imports/new/FIR.vhd:59]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 675.320 ; gain = 465.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 675.320 ; gain = 465.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'DIN1_H1/acc_reg[0]' (FDE) to 'DIN1_H0/acc_reg[0]'
INFO: [Synth 8-3886] merging instance 'DIN1_H1/acc_reg[3]' (FDE) to 'DIN1_H1/acc_reg[2]'
INFO: [Synth 8-3886] merging instance 'DIN0_H1/acc_reg[0]' (FDE) to 'DIN0_H0/acc_reg[0]'
INFO: [Synth 8-3886] merging instance 'DIN0_H1/acc_reg[3]' (FDE) to 'DIN0_H1/acc_reg[2]'
INFO: [Synth 8-3886] merging instance 'DIN1_H0/acc_reg[3]' (FDE) to 'DIN1_H0/acc_reg[2]'
INFO: [Synth 8-3886] merging instance 'DIN0_H0/acc_reg[3]' (FDE) to 'DIN0_H0/acc_reg[2]'
INFO: [Synth 8-3886] merging instance 'INSTANT_DFF/q_reg[3]' (FDC) to 'INSTANT_DFF/q_reg[2]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 676.516 ; gain = 467.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 676.516 ; gain = 467.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 676.516 ; gain = 467.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 676.516 ; gain = 467.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 676.516 ; gain = 467.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 676.516 ; gain = 467.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 676.516 ; gain = 467.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     4|
|4     |LUT4 |    10|
|5     |LUT6 |     4|
|6     |FDCE |     7|
|7     |FDRE |    10|
|8     |IBUF |     7|
|9     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+--------------+-------+------+
|      |Instance      |Module |Cells |
+------+--------------+-------+------+
|1     |top           |       |    52|
|2     |  DIN0_H0     |FIR    |    12|
|3     |  DIN0_H1     |FIR_0  |     4|
|4     |  DIN1_H0     |FIR_1  |    11|
|5     |  DIN1_H1     |FIR_2  |     4|
|6     |  INSTANT_DFF |DFF    |     5|
+------+--------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 676.516 ; gain = 467.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 676.516 ; gain = 385.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 676.516 ; gain = 467.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 759.742 ; gain = 520.469
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Example/Parallel_FIR/Parallel_FIR.runs/synth_1/Parallel_FIR.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 759.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 06 19:22:12 2017...
