

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:54:16 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_48 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       95|       95|  0.950 us|  0.950 us|   96|   96|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_1_fu_425                |fiat_25519_carry_square_Pipeline_1                |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1988|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   124|    2302|    4801|    0|
|Memory           |        0|     -|     182|      15|    0|
|Multiplexer      |        -|     -|       -|     962|    -|
|Register         |        -|     -|    3292|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   124|    5776|    7766|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     4|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|   296|    0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_425                |fiat_25519_carry_square_Pipeline_1                |        0|   0|    6|    51|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|  397|    75|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   37|    73|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        0|   4|   75|   311|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7  |        0|  16|  327|  1271|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9  |        0|   0|  454|  1463|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|   694|    0|
    |mul_32ns_32ns_63_1_1_U103                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U104                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U105                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U106                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U107                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U108                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U109                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U110                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U111                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U112                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U113                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U114                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U115                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U116                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U117                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U118                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U119                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U120                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U121                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U122                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U123                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U124                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U125                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U126                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U128                                      |mul_32s_6ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U127                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U129                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_39ns_6ns_44_1_1_U130                                     |mul_39ns_6ns_44_1_1                               |        0|   2|    0|    27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                        |                                                  |        4| 124| 2302|  4801|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |arr_U     |arr_RAM_AUTO_1R1W     |        0|  128|  10|    0|    10|   64|     1|          640|
    |out1_w_U  |out1_w_RAM_AUTO_1R1W  |        0|   54|   5|    0|    10|   27|     1|          270|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total     |                      |        0|  182|  15|    0|    20|   91|     2|          910|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln113_1_fu_1302_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln113_2_fu_1336_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln113_3_fu_1370_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln113_4_fu_1400_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln113_5_fu_1433_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln113_6_fu_1504_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln113_7_fu_1537_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln113_8_fu_1567_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln113_9_fu_1615_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln113_fu_1268_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln114_1_fu_1652_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln114_2_fu_1459_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln114_fu_1628_p2    |         +|   0|  0|  51|          44|          44|
    |add_ln115_1_fu_1685_p2  |         +|   0|  0|  34|          27|          27|
    |add_ln115_2_fu_1465_p2  |         +|   0|  0|  33|          26|          26|
    |add_ln115_fu_1665_p2    |         +|   0|  0|  33|          26|          26|
    |add_ln116_fu_1471_p2    |         +|   0|  0|  32|          25|          25|
    |add_ln117_fu_1477_p2    |         +|   0|  0|  33|          26|          26|
    |add_ln118_fu_1483_p2    |         +|   0|  0|  32|          25|          25|
    |add_ln119_fu_1488_p2    |         +|   0|  0|  33|          26|          26|
    |add_ln120_fu_1582_p2    |         +|   0|  0|  32|          25|          25|
    |add_ln121_fu_1586_p2    |         +|   0|  0|  33|          26|          26|
    |add_ln122_1_fu_1592_p2  |         +|   0|  0|  32|          25|          25|
    |add_ln122_fu_1597_p2    |         +|   0|  0|  25|          25|          25|
    |add_ln30_1_fu_796_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln30_2_fu_822_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln30_3_fu_842_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln30_4_fu_868_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln30_5_fu_888_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln30_7_fu_926_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln50_1_fu_1043_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln50_2_fu_1049_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln50_3_fu_1193_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln50_4_fu_1201_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln50_5_fu_1494_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln50_fu_1037_p2     |         +|   0|  0|  71|          64|          64|
    |grp_fu_709_p2           |         +|   0|  0|  71|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1988|        1771|        1771|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  177|         40|    1|         40|
    |arr_address0     |   81|         17|    4|         68|
    |arr_address1     |   65|         14|    4|         56|
    |arr_ce0          |   20|          4|    1|          4|
    |arr_ce1          |   14|          3|    1|          3|
    |arr_d0           |   59|         11|   64|        704|
    |arr_d1           |   54|         10|   64|        640|
    |arr_we0          |   20|          4|    1|          4|
    |grp_fu_542_p0    |   20|          4|   32|        128|
    |grp_fu_542_p1    |   31|          6|   32|        192|
    |grp_fu_558_p0    |   37|          7|   32|        224|
    |grp_fu_558_p1    |   26|          5|   32|        160|
    |grp_fu_562_p0    |   14|          3|   32|         96|
    |grp_fu_562_p1    |   14|          3|   32|         96|
    |grp_fu_653_p0    |   20|          4|   32|        128|
    |grp_fu_653_p1    |   14|          3|    7|         21|
    |mem_ARADDR       |   14|          3|   64|        192|
    |mem_ARLEN        |   14|          3|   32|         96|
    |mem_ARVALID      |   14|          3|    1|          3|
    |mem_AWADDR       |   14|          3|   64|        192|
    |mem_AWLEN        |   14|          3|   32|         96|
    |mem_AWVALID      |   14|          3|    1|          3|
    |mem_BREADY       |   14|          3|    1|          3|
    |mem_RREADY       |    9|          2|    1|          2|
    |mem_WVALID       |    9|          2|    1|          2|
    |mem_blk_n_AR     |    9|          2|    1|          2|
    |mem_blk_n_AW     |    9|          2|    1|          2|
    |mem_blk_n_B      |    9|          2|    1|          2|
    |out1_w_address0  |   37|          7|    4|         28|
    |out1_w_address1  |   31|          6|    4|         24|
    |out1_w_ce0       |   14|          3|    1|          3|
    |out1_w_d0        |   31|          6|   27|        162|
    |out1_w_d1        |   31|          6|   27|        162|
    |reg_674          |    9|          2|   64|        128|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  962|        199|  698|       3666|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln114_2_reg_2274                                                      |  25|   0|   25|          0|
    |add_ln115_2_reg_2280                                                      |  26|   0|   26|          0|
    |add_ln116_reg_2285                                                        |  25|   0|   25|          0|
    |add_ln117_reg_2290                                                        |  26|   0|   26|          0|
    |add_ln118_reg_2295                                                        |  25|   0|   25|          0|
    |add_ln119_reg_2300                                                        |  26|   0|   26|          0|
    |add_ln120_reg_2310                                                        |  25|   0|   25|          0|
    |add_ln121_reg_2315                                                        |  26|   0|   26|          0|
    |add_ln122_reg_2320                                                        |  25|   0|   25|          0|
    |add_ln50_2_reg_2107                                                       |  64|   0|   64|          0|
    |add_ln50_4_reg_2233                                                       |  64|   0|   64|          0|
    |add_ln50_reg_2102                                                         |  64|   0|   64|          0|
    |ap_CS_fsm                                                                 |  39|   0|   39|          0|
    |arg1_r_2_2_0270_loc_fu_196                                                |  31|   0|   31|          0|
    |arg1_r_3_2_0273_loc_fu_208                                                |  31|   0|   31|          0|
    |arr_load_5_reg_1928                                                       |  64|   0|   64|          0|
    |conv17_reg_1960                                                           |  32|   0|   64|         32|
    |empty_32_reg_2010                                                         |  31|   0|   31|          0|
    |empty_33_reg_2039                                                         |  31|   0|   31|          0|
    |empty_34_reg_2044                                                         |  31|   0|   31|          0|
    |empty_35_reg_2064                                                         |  31|   0|   31|          0|
    |empty_36_reg_1950                                                         |  31|   0|   31|          0|
    |empty_37_reg_1982                                                         |  31|   0|   31|          0|
    |empty_38_reg_1923                                                         |  31|   0|   31|          0|
    |empty_39_reg_1987                                                         |  31|   0|   31|          0|
    |empty_40_reg_1955                                                         |  31|   0|   31|          0|
    |empty_41_reg_2015                                                         |  31|   0|   31|          0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_425_ap_start_reg                |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_431_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_534_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_450_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_464_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_495_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln113_6_reg_2264                                                     |  38|   0|   38|          0|
    |mul157_reg_2069                                                           |  64|   0|   64|          0|
    |mul202_reg_2128                                                           |  64|   0|   64|          0|
    |mul211_reg_2056                                                           |  64|   0|   64|          0|
    |mul221_reg_2133                                                           |  64|   0|   64|          0|
    |mul229_reg_2138                                                           |  64|   0|   64|          0|
    |mul237_reg_2143                                                           |  64|   0|   64|          0|
    |mul244_reg_2086                                                           |  32|   0|   32|          0|
    |mul246_reg_2148                                                           |  64|   0|   64|          0|
    |mul254_reg_2153                                                           |  64|   0|   64|          0|
    |mul262_reg_2158                                                           |  64|   0|   64|          0|
    |mul290_reg_2173                                                           |  64|   0|   64|          0|
    |mul299_reg_2178                                                           |  64|   0|   64|          0|
    |mul316_reg_2092                                                           |  32|   0|   32|          0|
    |mul318_reg_2188                                                           |  64|   0|   64|          0|
    |mul325_reg_2193                                                           |  64|   0|   64|          0|
    |mul344_reg_2203                                                           |  64|   0|   64|          0|
    |mul353_reg_2208                                                           |  64|   0|   64|          0|
    |mul360_reg_2213                                                           |  64|   0|   64|          0|
    |mul369_reg_2218                                                           |  64|   0|   64|          0|
    |mul3_reg_2163                                                             |  63|   0|   64|          1|
    |mul4_reg_2168                                                             |  63|   0|   64|          1|
    |mul5_reg_2183                                                             |  63|   0|   64|          1|
    |mul6_reg_2198                                                             |  63|   0|   64|          1|
    |reg_674                                                                   |  64|   0|   64|          0|
    |reg_681                                                                   |  64|   0|   64|          0|
    |reg_687                                                                   |  64|   0|   64|          0|
    |reg_693                                                                   |  64|   0|   64|          0|
    |reg_699                                                                   |  32|   0|   32|          0|
    |reg_704                                                                   |  64|   0|   64|          0|
    |tmp_reg_2325                                                              |   1|   0|    1|          0|
    |trunc_ln113_12_reg_2223                                                   |  25|   0|   25|          0|
    |trunc_ln113_13_reg_2269                                                   |  25|   0|   25|          0|
    |trunc_ln113_17_reg_2305                                                   |  39|   0|   39|          0|
    |trunc_ln113_8_reg_2241                                                    |  25|   0|   25|          0|
    |trunc_ln113_reg_2258                                                      |  26|   0|   26|          0|
    |trunc_ln1_reg_1874                                                        |  62|   0|   62|          0|
    |trunc_ln50_1_reg_2117                                                     |  25|   0|   25|          0|
    |trunc_ln50_2_reg_2228                                                     |  25|   0|   25|          0|
    |trunc_ln50_reg_2112                                                       |  25|   0|   25|          0|
    |trunc_ln_reg_1868                                                         |  62|   0|   62|          0|
    |zext_ln30_10_reg_1998                                                     |  32|   0|   63|         31|
    |zext_ln30_11_reg_2028                                                     |  32|   0|   63|         31|
    |zext_ln30_2_reg_1992                                                      |  32|   0|   64|         32|
    |zext_ln30_4_reg_2020                                                      |  32|   0|   64|         32|
    |zext_ln30_6_reg_2049                                                      |  32|   0|   64|         32|
    |zext_ln30_8_reg_1971                                                      |  32|   0|   63|         31|
    |zext_ln30_reg_1966                                                        |  32|   0|   64|         32|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |3292|   0| 3549|        257|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

