`timescale 1ns / 1ns
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10/18/2021 03:56:51 PM
// Design Name: 
// Module Name: mux_4_1_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module mux_4_1_tb();
    reg A, B, C, D, S0, S1;
    
    mux_4_1 instance1(A, B, C, D, S0, S1, Y);
    
    initial begin
        #0 A = 0; B = 0; C = 0; D = 0; S0 = 0; S1 = 0;
        #15 A = 0; B = 0; C = 0; D = 1; S0 = 0; S1 = 0;
        #15 A = 0; B = 0; C = 1; D = 0; S0 = 0; S1 = 0;
        #15 A = 0; B = 0; C = 1; D = 1; S0 = 0; S1 = 0;
        #15 A = 0; B = 1; C = 0; D = 0; S0 = 0; S1 = 0;
        #15 A = 0; B = 1; C = 0; D = 1; S0 = 0; S1 = 0;
        #15 A = 0; B = 1; C = 1; D = 0; S0 = 0; S1 = 0;
        #15 A = 0; B = 1; C = 1; D = 1; S0 = 0; S1 = 0;
        #15 A = 1; B = 0; C = 0; D = 0; S0 = 0; S1 = 0;
        #15 A = 1; B = 0; C = 0; D = 1; S0 = 0; S1 = 0;
        #15 A = 1; B = 0; C = 1; D = 0; S0 = 0; S1 = 0;
        #15 A = 1; B = 0; C = 1; D = 1; S0 = 0; S1 = 0;
        #15 A = 1; B = 1; C = 0; D = 0; S0 = 0; S1 = 0;
        #15 A = 1; B = 1; C = 0; D = 1; S0 = 0; S1 = 0;
        #15 A = 1; B = 1; C = 1; D = 0; S0 = 0; S1 = 0;
        #15 A = 1; B = 1; C = 1; D = 1; S0 = 0; S1 = 0;
        
        #15 A = 0; B = 0; C = 0; D = 0; S0 = 0; S1 = 1;
        #15 A = 0; B = 0; C = 0; D = 1; S0 = 0; S1 = 1;
        #15 A = 0; B = 0; C = 1; D = 0; S0 = 0; S1 = 1;
        #15 A = 0; B = 0; C = 1; D = 1; S0 = 0; S1 = 1;
        #15 A = 0; B = 1; C = 0; D = 0; S0 = 0; S1 = 1;
        #15 A = 0; B = 1; C = 0; D = 1; S0 = 0; S1 = 1;
        #15 A = 0; B = 1; C = 1; D = 0; S0 = 0; S1 = 1;
        #15 A = 0; B = 1; C = 1; D = 1; S0 = 0; S1 = 1;
        #15 A = 1; B = 0; C = 0; D = 0; S0 = 0; S1 = 1;
        #15 A = 1; B = 0; C = 0; D = 1; S0 = 0; S1 = 1;
        #15 A = 1; B = 0; C = 1; D = 0; S0 = 0; S1 = 1;
        #15 A = 1; B = 0; C = 1; D = 1; S0 = 0; S1 = 1;
        #15 A = 1; B = 1; C = 0; D = 0; S0 = 0; S1 = 1;
        #15 A = 1; B = 1; C = 0; D = 1; S0 = 0; S1 = 1;
        #15 A = 1; B = 1; C = 1; D = 0; S0 = 0; S1 = 1;
        #15 A = 1; B = 1; C = 1; D = 1; S0 = 0; S1 = 1;
        
        #15 A = 0; B = 0; C = 0; D = 0; S0 = 1; S1 = 0;
        #15 A = 0; B = 0; C = 0; D = 1; S0 = 1; S1 = 0;
        #15 A = 0; B = 0; C = 1; D = 0; S0 = 1; S1 = 0;
        #15 A = 0; B = 0; C = 1; D = 1; S0 = 1; S1 = 0;
        #15 A = 0; B = 1; C = 0; D = 0; S0 = 1; S1 = 0;
        #15 A = 0; B = 1; C = 0; D = 1; S0 = 1; S1 = 0;
        #15 A = 0; B = 1; C = 1; D = 0; S0 = 1; S1 = 0;
        #15 A = 0; B = 1; C = 1; D = 1; S0 = 1; S1 = 0;
        #15 A = 1; B = 0; C = 0; D = 0; S0 = 1; S1 = 0;
        #15 A = 1; B = 0; C = 0; D = 1; S0 = 1; S1 = 0;
        #15 A = 1; B = 0; C = 1; D = 0; S0 = 1; S1 = 0;
        #15 A = 1; B = 0; C = 1; D = 1; S0 = 1; S1 = 0;
        #15 A = 1; B = 1; C = 0; D = 0; S0 = 1; S1 = 0;
        #15 A = 1; B = 1; C = 0; D = 1; S0 = 1; S1 = 0;
        #15 A = 1; B = 1; C = 1; D = 0; S0 = 1; S1 = 0;
        #15 A = 1; B = 1; C = 1; D = 1; S0 = 1; S1 = 0;
        
        #15 A = 0; B = 0; C = 0; D = 0; S0 = 1; S1 = 1;
        #15 A = 0; B = 0; C = 0; D = 1; S0 = 1; S1 = 1;
        #15 A = 0; B = 0; C = 1; D = 0; S0 = 1; S1 = 1;
        #15 A = 0; B = 0; C = 1; D = 1; S0 = 1; S1 = 1;
        #15 A = 0; B = 1; C = 0; D = 0; S0 = 1; S1 = 1;
        #15 A = 0; B = 1; C = 0; D = 1; S0 = 1; S1 = 1;
        #15 A = 0; B = 1; C = 1; D = 0; S0 = 1; S1 = 1;
        #15 A = 0; B = 1; C = 1; D = 1; S0 = 1; S1 = 1;
        #15 A = 1; B = 0; C = 0; D = 0; S0 = 1; S1 = 1;
        #15 A = 1; B = 0; C = 0; D = 1; S0 = 1; S1 = 1;
        #15 A = 1; B = 0; C = 1; D = 0; S0 = 1; S1 = 1;
        #15 A = 1; B = 0; C = 1; D = 1; S0 = 1; S1 = 1;
        #15 A = 1; B = 1; C = 0; D = 0; S0 = 1; S1 = 1;
        #15 A = 1; B = 1; C = 0; D = 1; S0 = 1; S1 = 1;
        #15 A = 1; B = 1; C = 1; D = 0; S0 = 1; S1 = 1;
        #15 A = 1; B = 1; C = 1; D = 1; S0 = 1; S1 = 1;
        
        #15 $finish;
    end
endmodule
