Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IIC_top_tb_behav xil_defaultlib.IIC_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'byte_data' [D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_top.v:94]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IIC_read
Compiling module xil_defaultlib.IIC_top
Compiling module xil_defaultlib.IIC_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IIC_top_tb_behav
