

================================================================
== Vitis HLS Report for 'mac_Pipeline_VITIS_LOOP_242_2'
================================================================
* Date:           Tue Apr 15 09:07:42 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.839 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_242_2  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       37|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       73|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|      110|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln242_fu_94_p2                |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_67                   |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |tmp_nbreadreq_fu_44_p3            |       and|   0|  0|   2|           1|           0|
    |icmp_ln242_fu_88_p2               |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  37|          19|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ii      |   9|          2|    4|          8|
    |ii_2_fu_40               |   9|          2|    4|          8|
    |z_u_local_address0       |  14|          3|    3|          9|
    |z_u_local_d0             |  14|          3|   32|         96|
    |z_u_stream_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|   46|        127|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ii_2_fu_40               |  4|   0|    4|          0|
    |ii_reg_122               |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_ext_blocking_n   |  out|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_str_blocking_n   |  out|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|ap_int_blocking_n   |  out|    1|  ap_ctrl_hs|  mac_Pipeline_VITIS_LOOP_242_2|  return value|
|z_u_stream_dout     |   in|   32|     ap_fifo|                     z_u_stream|       pointer|
|z_u_stream_empty_n  |   in|    1|     ap_fifo|                     z_u_stream|       pointer|
|z_u_stream_read     |  out|    1|     ap_fifo|                     z_u_stream|       pointer|
|z_u_local_address0  |  out|    3|   ap_memory|                      z_u_local|         array|
|z_u_local_ce0       |  out|    1|   ap_memory|                      z_u_local|         array|
|z_u_local_we0       |  out|    1|   ap_memory|                      z_u_local|         array|
|z_u_local_d0        |  out|   32|   ap_memory|                      z_u_local|         array|
+--------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ii_2 = alloca i32 1"   --->   Operation 5 'alloca' 'ii_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z_u_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %ii_2"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ii = load i4 %ii_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:242]   --->   Operation 9 'load' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "%icmp_ln242 = icmp_eq  i4 %ii, i4 8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:242]   --->   Operation 10 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add_ln242 = add i4 %ii, i4 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:242]   --->   Operation 12 'add' 'add_ln242' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %for.body12.split, void %VITIS_LOOP_259_4.preheader.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:242]   --->   Operation 13 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln242 = store i4 %add_ln242, i4 %ii_2" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:242]   --->   Operation 14 'store' 'store_ln242' <Predicate = (!icmp_ln242)> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.body12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:242]   --->   Operation 15 'br' 'br_ln242' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln242)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:242]   --->   Operation 16 'zext' 'zext_ln242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln243 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:243]   --->   Operation 17 'specpipeline' 'specpipeline_ln243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln242 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:242]   --->   Operation 18 'specloopname' 'specloopname_ln242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %z_u_stream, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:244]   --->   Operation 19 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %tmp, void %if.else, void %if.then" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:244]   --->   Operation 20 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%z_u_local_addr_1 = getelementptr i32 %z_u_local, i64 0, i64 %zext_ln242" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:249]   --->   Operation 21 'getelementptr' 'z_u_local_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.69ns)   --->   "%store_ln249 = store i32 0, i3 %z_u_local_addr_1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:249]   --->   Operation 22 'store' 'store_ln249' <Predicate = (!tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.14ns)   --->   "%z_u_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:245]   --->   Operation 24 'read' 'z_u_stream_read' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln245 = bitcast i32 %z_u_stream_read" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:245]   --->   Operation 25 'bitcast' 'bitcast_ln245' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%z_u_local_addr = getelementptr i32 %z_u_local, i64 0, i64 %zext_ln242" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:245]   --->   Operation 26 'getelementptr' 'z_u_local_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.69ns)   --->   "%store_ln245 = store i32 %bitcast_ln245, i3 %z_u_local_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:245]   --->   Operation 27 'store' 'store_ln245' <Predicate = (tmp)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.inc31" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:248]   --->   Operation 28 'br' 'br_ln248' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z_u_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ z_u_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii_2               (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
ii                 (load             ) [ 011]
icmp_ln242         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln242          (add              ) [ 000]
br_ln242           (br               ) [ 000]
store_ln242        (store            ) [ 000]
br_ln242           (br               ) [ 000]
zext_ln242         (zext             ) [ 000]
specpipeline_ln243 (specpipeline     ) [ 000]
specloopname_ln242 (specloopname     ) [ 000]
tmp                (nbreadreq        ) [ 011]
br_ln244           (br               ) [ 000]
z_u_local_addr_1   (getelementptr    ) [ 000]
store_ln249        (store            ) [ 000]
br_ln0             (br               ) [ 000]
z_u_stream_read    (read             ) [ 000]
bitcast_ln245      (bitcast          ) [ 000]
z_u_local_addr     (getelementptr    ) [ 000]
store_ln245        (store            ) [ 000]
br_ln248           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z_u_local">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_u_local"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z_u_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_u_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="ii_2_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_2/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_nbreadreq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="z_u_stream_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_u_stream_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="z_u_local_addr_1_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_u_local_addr_1/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/2 store_ln245/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="z_u_local_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_u_local_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="ii_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="4" slack="0"/>
<pin id="87" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln242_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln242_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln242_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln242_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="1"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bitcast_ln245_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln245/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="ii_2_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ii_2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="ii_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="1"/>
<pin id="124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="32" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="56"><net_src comp="38" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="36" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="71"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="72" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="105" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="113"><net_src comp="52" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="118"><net_src comp="40" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="121"><net_src comp="115" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="125"><net_src comp="85" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z_u_local | {2 }
	Port: z_u_stream | {}
 - Input state : 
	Port: mac_Pipeline_VITIS_LOOP_242_2 : z_u_stream | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		ii : 1
		icmp_ln242 : 2
		add_ln242 : 2
		br_ln242 : 3
		store_ln242 : 3
	State 2
		z_u_local_addr_1 : 1
		store_ln249 : 2
		z_u_local_addr : 1
		store_ln245 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln242_fu_94      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln242_fu_88      |    0    |    9    |
|----------|----------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_44    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   read   | z_u_stream_read_read_fu_52 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln242_fu_105     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    21   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|ii_2_reg_115|    4   |
| ii_reg_122 |    4   |
+------------+--------+
|    Total   |    8   |
+------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_65 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   70   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |    8   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    8   |   39   |
+-----------+--------+--------+--------+
