
---------- Begin Simulation Statistics ----------
simSeconds                                   0.072911                       # Number of seconds simulated (Second)
simTicks                                  72910510250                       # Number of ticks simulated (Tick)
finalTick                                 72910510250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4175.00                       # Real time elapsed on the host (Second)
hostTickRate                                 17463577                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2877488                       # Number of bytes of host memory used (Byte)
simInsts                                    255267611                       # Number of instructions simulated (Count)
simOps                                      460562019                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    61142                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     110314                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       291642042                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       92801641                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1692                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      93016287                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  3609                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              631646                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           742895                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                582                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          291244652                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.319375                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.152230                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                262947478     90.28%     90.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  6607746      2.27%     92.55% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  6223102      2.14%     94.69% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2197417      0.75%     95.44% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  7049344      2.42%     97.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1365110      0.47%     98.33% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2410586      0.83%     99.16% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1667308      0.57%     99.73% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   776561      0.27%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            291244652                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  17183      1.26%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   124      0.01%      1.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      1.27% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   146      0.01%      1.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   51      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  20      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      1.29% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd          1291262     94.86%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     96.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  2140      0.16%     96.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1340      0.10%     96.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             4256      0.31%     96.71% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           44730      3.29%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        26489      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     51392174     55.25%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          302      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2975      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      6881209      7.40%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          504      0.00%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1605      0.00%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        31213      0.03%     62.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           70      0.00%     62.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         4633      0.00%     62.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4006      0.00%     62.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     62.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1284      0.00%     62.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     62.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     62.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     12883975     13.85%     76.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           25      0.00%     76.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      6013514      6.47%     83.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           11      0.00%     83.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       754527      0.81%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       185669      0.20%     84.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       197398      0.21%     84.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     12752749     13.71%     97.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1881955      2.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      93016287                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.318940                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1361253                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.014635                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               391858729                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               50954396                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       50255087                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 86783359                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                42480817                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        42371133                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   50289213                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    44061838                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         92985279                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     12925014                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    31008                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          15003374                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       9945121                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2078360                       # Number of stores executed (Count)
system.cpu0.numRate                          0.318834                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1800                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         397390                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   49132425                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     92171681                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              5.935837                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         5.935837                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.168468                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.168468                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  67550075                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 36193899                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   57928951                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  34482427                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   61610374                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  27528048                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 38912360                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      12608382                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2084549                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       130400                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       128961                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                9997445                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          9934874                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9003                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             3851201                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                3847438                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999023                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19288                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                24                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          10244                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5794                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4450                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          857                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         519953                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           1110                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8566                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    291170026                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.316556                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.485933                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      275539860     94.63%     94.63% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2438204      0.84%     95.47% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         388386      0.13%     95.60% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        2297392      0.79%     96.39% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         373818      0.13%     96.52% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5          31146      0.01%     96.53% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          58807      0.02%     96.55% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         278619      0.10%     96.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        9763794      3.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    291170026                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            49132425                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              92171681                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   14576510                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     12518122                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        584                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   9898013                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  42316101                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   64094986                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 8088                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        12208      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     51042798     55.38%     55.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          272      0.00%     55.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2698      0.00%     55.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      6878273      7.46%     62.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     62.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         1098      0.00%     62.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        11810      0.01%     62.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     62.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         3104      0.00%     62.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3324      0.00%     62.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     62.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          507      0.00%     62.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     62.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     12879502     13.97%     76.85% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.85% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           16      0.00%     76.85% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      6006786      6.52%     83.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           11      0.00%     83.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       752282      0.82%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       125829      0.14%     84.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       177043      0.19%     84.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     12392293     13.44%     97.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1881345      2.04%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     92171681                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      9763794                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu00.data      8007888                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          8007888                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu00.data      8007888                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         8007888                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu00.data      6618793                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        6618793                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu00.data      6618793                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       6618793                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu00.data 553499562648                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 553499562648                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu00.data 553499562648                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 553499562648                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu00.data     14626681                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     14626681                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu00.data     14626681                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     14626681                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu00.data     0.452515                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.452515                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu00.data     0.452515                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.452515                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu00.data 83625.452956                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 83625.452956                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu00.data 83625.452956                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 83625.452956                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     38104500                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          170                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       158196                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    240.868922                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    56.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       252997                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           252997                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu00.data      5330710                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      5330710                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu00.data      5330710                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      5330710                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu00.data      1288083                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1288083                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu00.data      1288083                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1288083                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu00.data 184986497898                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 184986497898                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu00.data 184986497898                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 184986497898                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu00.data     0.088064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.088064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu00.data     0.088064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.088064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu00.data 143613.802758                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 143613.802758                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu00.data 143613.802758                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 143613.802758                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1286712                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu00.data          258                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          258                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu00.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu00.data      1556500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1556500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu00.data          292                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          292                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu00.data     0.116438                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.116438                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu00.data 45779.411765                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 45779.411765                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu00.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu00.data      3718250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      3718250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu00.data     0.116438                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.116438                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu00.data 109360.294118                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 109360.294118                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu00.data          292                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          292                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu00.data          292                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          292                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu00.data      6186794                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        6186794                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu00.data      6381774                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      6381774                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu00.data 512266595750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 512266595750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu00.data     12568568                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     12568568                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu00.data     0.507757                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.507757                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu00.data 80270.250208                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 80270.250208                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu00.data      5330696                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      5330696                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu00.data      1051078                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1051078                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu00.data 143873019500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 143873019500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu00.data     0.083628                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.083628                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu00.data 136881.391771                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 136881.391771                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu00.data      1821094                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       1821094                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu00.data       237019                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       237019                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu00.data  41232966898                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  41232966898                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu00.data      2058113                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2058113                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu00.data     0.115163                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.115163                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu00.data 173964.816736                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 173964.816736                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu00.data           14                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           14                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu00.data       237005                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       237005                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu00.data  41113478398                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  41113478398                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu00.data     0.115156                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.115156                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu00.data 173470.932672                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 173470.932672                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.095770                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             9296562                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1288012                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              7.217760                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             168250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu00.data  1023.095770                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu00.data     0.999117                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999117                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          126                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          898                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          30542542                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         30542542                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 4375940                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            274498987                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  9246383                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              3111917                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 11425                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             3844544                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1208                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              92919967                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5596                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           5513909                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      49578937                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    9997445                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           3872520                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    285711644                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  25220                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 800                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         5501                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          188                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  5378338                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3420                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         291244652                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.319442                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.473398                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               276214823     94.84%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  740300      0.25%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  559970      0.19%     95.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1071558      0.37%     95.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 3178676      1.09%     96.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                   79792      0.03%     96.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                   86233      0.03%     96.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  176724      0.06%     96.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 9136576      3.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           291244652                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.034280                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.169999                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu00.inst      5374516                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          5374516                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu00.inst      5374516                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         5374516                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu00.inst         3822                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3822                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu00.inst         3822                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3822                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu00.inst    241206749                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    241206749                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu00.inst    241206749                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    241206749                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu00.inst      5378338                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      5378338                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu00.inst      5378338                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      5378338                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu00.inst     0.000711                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000711                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu00.inst     0.000711                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000711                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu00.inst 63110.086081                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 63110.086081                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu00.inst 63110.086081                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 63110.086081                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         2010                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           11                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    182.727273                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2525                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2525                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu00.inst          772                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          772                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu00.inst          772                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          772                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu00.inst         3050                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3050                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu00.inst         3050                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3050                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu00.inst    190277999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    190277999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu00.inst    190277999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    190277999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu00.inst     0.000567                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000567                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu00.inst     0.000567                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000567                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu00.inst 62386.229180                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 62386.229180                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu00.inst 62386.229180                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 62386.229180                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2525                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu00.inst      5374516                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        5374516                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu00.inst         3822                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3822                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu00.inst    241206749                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    241206749                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu00.inst      5378338                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      5378338                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu00.inst     0.000711                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000711                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu00.inst 63110.086081                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 63110.086081                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu00.inst          772                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          772                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu00.inst         3050                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3050                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu00.inst    190277999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    190277999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu00.inst     0.000567                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000567                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu00.inst 62386.229180                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 62386.229180                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.672460                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             5377565                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3049                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1763.714333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              85250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu00.inst   509.672460                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu00.inst     0.995454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.995454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          127                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           85                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          298                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          10759725                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         10759725                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    11425                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  69435904                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                18064229                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              92803333                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 942                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                12608382                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2084549                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  727                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     2825                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                17720931                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           241                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2847                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7496                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10343                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                92635731                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               92626220                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 68715855                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                115422172                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.317602                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.595344                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      14959                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  90260                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  72                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                241                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 26161                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  13                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                225972                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          12518122                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           171.347125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          269.546238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               6369478     50.88%     50.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              265862      2.12%     53.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              268358      2.14%     55.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              275104      2.20%     57.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               24653      0.20%     57.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               33560      0.27%     57.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               26999      0.22%     58.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               37518      0.30%     58.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               28099      0.22%     58.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               40098      0.32%     58.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             30680      0.25%     59.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             45142      0.36%     59.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             33747      0.27%     59.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             48325      0.39%     60.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             36591      0.29%     60.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             52161      0.42%     60.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             38156      0.30%     61.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             53459      0.43%     61.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             38260      0.31%     61.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             52225      0.42%     62.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             35159      0.28%     62.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             48099      0.38%     62.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             31959      0.26%     63.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             44017      0.35%     63.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             29126      0.23%     63.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             40354      0.32%     64.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             25574      0.20%     64.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            279934      2.24%     66.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            275024      2.20%     68.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            280593      2.24%     71.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         3629808     29.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            3235                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            12518122                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               12584504                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                2078385                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    17338                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     4228                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                5379192                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1144                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 11425                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 5327627                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles              102420106                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          9036                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 10824795                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            172651663                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              92883649                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              2742152                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               4048994                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                 13800                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             164951338                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          125851593                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  269271287                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                67217566                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 57975747                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            124761063                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1090521                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    271                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                250                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 20913147                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       374063377                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      185458203                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                49132425                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  92171681                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2426                       # Number of system calls (Count)
system.cpu1.numCycles                       194700987                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       24462286                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     179                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      24811002                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   153                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               10307                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            15090                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 50                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          194693302                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.127436                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.658369                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                184516743     94.77%     94.77% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  4441990      2.28%     97.05% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  1823303      0.94%     97.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1004864      0.52%     98.51% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1423154      0.73%     99.24% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1040483      0.53%     99.77% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   296606      0.15%     99.92% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   136125      0.07%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    10034      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            194693302                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   1637      1.68%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.68% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            44940     46.12%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     47.80% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   101      0.10%     47.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   50      0.05%     47.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             5661      5.81%     53.77% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           45047     46.23%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          521      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     17127258     69.03%     69.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           14      0.00%     69.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          189      0.00%     69.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       875081      3.53%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           12      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu           64      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           26      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           16      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           18      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     72.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       875015      3.53%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       750000      3.02%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       455689      1.84%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       125725      0.51%     81.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2726208     10.99%     92.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1875134      7.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      24811002                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.127431                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              97436                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.003927                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               227113921                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               16221383                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       16208459                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 17298973                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 8251396                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         8250533                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   16210639                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     8697278                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         24810532                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      3181813                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      469                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           5182624                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2658821                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     2000811                       # Number of stores executed (Count)
system.cpu1.numRate                          0.127429                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           7685                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1214248                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   13679529                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     24452124                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             14.233018                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        14.233018                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.070259                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.070259                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  24833491                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 10311427                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    9750536                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   6375358                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   13293534                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   9726024                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 10500995                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       2831057                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      2001162                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125482                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125210                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2660124                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2659432                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              233                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2204853                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2204717                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999938                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    162                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            176                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             153                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts           9024                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              227                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    194691945                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.125594                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.848742                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      188148154     96.64%     96.64% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2232642      1.15%     97.79% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         784240      0.40%     98.19% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         930488      0.48%     98.67% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         355399      0.18%     98.85% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         453146      0.23%     99.08% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          49430      0.03%     99.11% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          31936      0.02%     99.12% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1706510      0.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    194691945                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            13679529                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              24452124                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    4830427                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2829860                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         74                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2658188                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   8250320                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   19998028                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                   94                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          204      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     17121167     70.02%     70.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           14      0.00%     70.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          180      0.00%     70.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       875029      3.58%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           10      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           20      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           14      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       875000      3.58%     77.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       750000      3.07%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       454758      1.86%     82.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       125485      0.51%     82.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2375102      9.71%     92.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1875082      7.67%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     24452124                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1706510                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu01.data      2494074                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          2494074                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu01.data      2494074                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         2494074                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu01.data      2336962                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2336962                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu01.data      2336962                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2336962                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu01.data 284333186079                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 284333186079                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu01.data 284333186079                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 284333186079                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu01.data      4831036                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      4831036                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu01.data      4831036                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      4831036                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu01.data     0.483739                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.483739                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu01.data     0.483739                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.483739                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu01.data 121667.868831                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 121667.868831                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu01.data 121667.868831                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 121667.868831                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     41331818                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       154597                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs    267.352006                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       249812                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           249812                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu01.data      1805322                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1805322                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu01.data      1805322                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1805322                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu01.data       531640                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       531640                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu01.data       531640                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       531640                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu01.data 120721472829                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 120721472829                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu01.data 120721472829                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 120721472829                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu01.data     0.110047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.110047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu01.data     0.110047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.110047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu01.data 227073.720617                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 227073.720617                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu01.data 227073.720617                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 227073.720617                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                530525                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu01.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu01.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu01.data      1341750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1341750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu01.data           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu01.data     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu01.data 38335.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 38335.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu01.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu01.data      2721000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      2721000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu01.data     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu01.data 77742.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 77742.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu01.data           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu01.data           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu01.data       727972                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         727972                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu01.data      2102534                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2102534                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu01.data 243669413750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 243669413750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu01.data      2830506                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2830506                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu01.data     0.742812                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.742812                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu01.data 115893.209694                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 115893.209694                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu01.data      1805322                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1805322                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu01.data       297212                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       297212                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu01.data  80174914500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  80174914500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu01.data     0.105003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.105003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu01.data 269756.653500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 269756.653500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu01.data      1766102                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       1766102                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu01.data       234428                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       234428                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu01.data  40663772329                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  40663772329                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu01.data      2000530                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2000530                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu01.data     0.117183                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.117183                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu01.data 173459.536954                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 173459.536954                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu01.data       234428                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       234428                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu01.data  40546558329                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  40546558329                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu01.data     0.117183                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.117183                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu01.data 172959.536954                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 172959.536954                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1018.051864                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3025794                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            531663                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              5.691188                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          303572750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu01.data  1018.051864                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu01.data     0.994191                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.994191                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          10193883                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         10193883                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1519142                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            189281249                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2722242                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1170415                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   254                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             2204627                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   53                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              24464774                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  283                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           2097954                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      13687673                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2660124                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2204902                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    192594746                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    604                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          257                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  2094936                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  103                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         194693302                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.125671                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            0.879101                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               189184949     97.17%     97.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 1140155      0.59%     97.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  504805      0.26%     98.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 1485616      0.76%     98.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  132609      0.07%     98.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   64282      0.03%     98.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  137483      0.07%     98.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  163232      0.08%     99.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1880171      0.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           194693302                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.013663                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.070301                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu01.inst      2094787                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          2094787                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu01.inst      2094787                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         2094787                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu01.inst          149                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            149                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu01.inst          149                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           149                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu01.inst      4516750                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      4516750                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu01.inst      4516750                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      4516750                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu01.inst      2094936                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      2094936                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu01.inst      2094936                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      2094936                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu01.inst     0.000071                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000071                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu01.inst     0.000071                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000071                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu01.inst 30313.758389                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 30313.758389                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu01.inst 30313.758389                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 30313.758389                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu01.inst           28                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           28                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu01.inst           28                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           28                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu01.inst          121                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          121                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu01.inst          121                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          121                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu01.inst      3704000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      3704000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu01.inst      3704000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      3704000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu01.inst     0.000058                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000058                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu01.inst     0.000058                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000058                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu01.inst 30611.570248                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 30611.570248                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu01.inst 30611.570248                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 30611.570248                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     2                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu01.inst      2094787                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        2094787                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu01.inst          149                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          149                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu01.inst      4516750                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      4516750                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu01.inst      2094936                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      2094936                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu01.inst     0.000071                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000071                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu01.inst 30313.758389                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 30313.758389                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu01.inst           28                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           28                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu01.inst          121                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          121                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu01.inst      3704000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      3704000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu01.inst     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu01.inst 30611.570248                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 30611.570248                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          111.463371                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             2094908                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               121                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          17313.289256                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          303568750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu01.inst   111.463371                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu01.inst     0.217702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.217702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          114                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          114                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.222656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           4189993                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          4189993                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      254                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    172893                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                18960461                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              24462465                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 2831057                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                2001162                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   73                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      665                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                18861635                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            83                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          196                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 279                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                24459153                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               24458992                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 17354364                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 26061446                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.125623                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.665902                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        210                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1192                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  7                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   595                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                223640                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2829860                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           371.351983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          427.888714                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                700467     24.75%     24.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               24906      0.88%     25.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               25472      0.90%     26.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               34597      1.22%     27.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               26524      0.94%     28.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               36892      1.30%     30.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               25863      0.91%     30.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               36055      1.27%     32.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               25728      0.91%     33.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               37114      1.31%     34.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             27110      0.96%     35.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             40393      1.43%     36.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             28356      1.00%     37.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             41709      1.47%     39.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             30925      1.09%     40.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             43975      1.55%     41.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             33615      1.19%     43.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             46859      1.66%     44.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             33479      1.18%     45.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             47697      1.69%     47.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             32533      1.15%     48.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             44984      1.59%     50.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             29152      1.03%     51.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             40440      1.43%     52.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             26262      0.93%     53.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             36415      1.29%     55.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             23260      0.82%     55.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             32526      1.15%     57.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             20056      0.71%     57.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             28542      1.01%     58.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows         1167954     41.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            3222                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2829860                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2830761                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2000811                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     4782                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                2094979                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       62                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  23931701500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  23931701500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  23931701500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  48978808750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  23931701500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   254                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1973180                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               25446538                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           720                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  3348905                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            163923705                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              24463821                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               250480                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 96129                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  2453                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             163190909                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           43668722                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   82365930                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                24137844                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  9751082                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             43650048                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   18602                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     19                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  6287944                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       217446336                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       48923730                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                13679529                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  24452124                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                      194625107                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      24338688                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                    172                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     24660616                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                   58                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined               8686                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined           13052                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                67                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples         194620530                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.126711                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            0.658178                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0               184583076     94.84%     94.84% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                 4281671      2.20%     97.04% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                 1889402      0.97%     98.01% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  981999      0.50%     98.52% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                 1387170      0.71%     99.23% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                 1032268      0.53%     99.76% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  315140      0.16%     99.92% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                  145148      0.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                    4656      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total           194620530                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  1419      1.49%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      1.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd           45052     47.17%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     48.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                   90      0.09%     48.75% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                  20      0.02%     48.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead            3088      3.23%     52.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          45834     47.99%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass          534      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu     17015291     69.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           14      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv          160      0.00%     69.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       875047      3.55%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            2      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     72.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd       875014      3.55%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult       750000      3.04%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       445100      1.80%     80.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite       125340      0.51%     81.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead      2699090     10.94%     92.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite      1875024      7.60%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     24660616                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.126708                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             95503                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.003873                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads              226794957                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites              16096978                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses      16085689                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                17242365                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                8250572                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses        8250128                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                  16087416                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                    8668169                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                        24660229                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                     3144117                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                     386                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                          5144469                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                      2638666                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                    2000352                       # Number of stores executed (Count)
system.cpu10.numRate                         0.126706                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                            31                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                          4577                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                    1290080                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.committedInsts                  13608659                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                    24330140                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                            14.301564                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                       14.301564                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.069922                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.069922                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                 24664998                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                10239079                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                   9750101                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                  6375108                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                  13192396                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                  9665263                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                10422464                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads      2820394                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores      2000575                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads       125506                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores       125236                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups               2639894                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted         2639203                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups            2194811                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBHits               2194725                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.999961                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                   164                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                5                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups           231                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits               23                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses            208                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts          7477                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples    194619451                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.125014                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     0.848562                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0     188150088     96.68%     96.68% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       2195655      1.13%     97.80% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        765173      0.39%     98.20% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        915257      0.47%     98.67% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        356236      0.18%     98.85% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        443310      0.23%     99.08% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6         49189      0.03%     99.10% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7         34604      0.02%     99.12% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8       1709939      0.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total    194619451                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted           13608659                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted             24330140                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                   4819703                       # Number of memory references committed (Count)
system.cpu10.commit.loads                     2819420                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        70                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                  2638096                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                  8250036                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                  19886082                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls                  82                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu     17010079     69.91%     69.91% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           14      0.00%     69.91% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv          154      0.00%     69.92% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       875008      3.60%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            2      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     73.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd       875000      3.60%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult       750000      3.08%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       444404      1.83%     82.02% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       125273      0.51%     82.53% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead      2375016      9.76%     92.29% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite      1875010      7.71%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     24330140                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples      1709939                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.dcache.demandHits::cpu10.data      2459340                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.demandHits::total         2459340                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.overallHits::cpu10.data      2459340                       # number of overall hits (Count)
system.cpu10.dcache.overallHits::total        2459340                       # number of overall hits (Count)
system.cpu10.dcache.demandMisses::cpu10.data      2360899                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.demandMisses::total       2360899                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.overallMisses::cpu10.data      2360899                       # number of overall misses (Count)
system.cpu10.dcache.overallMisses::total      2360899                       # number of overall misses (Count)
system.cpu10.dcache.demandMissLatency::cpu10.data 272505127004                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.demandMissLatency::total 272505127004                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::cpu10.data 272505127004                       # number of overall miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::total 272505127004                       # number of overall miss ticks (Tick)
system.cpu10.dcache.demandAccesses::cpu10.data      4820239                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.demandAccesses::total      4820239                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::cpu10.data      4820239                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::total      4820239                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.demandMissRate::cpu10.data     0.489789                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.demandMissRate::total     0.489789                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.overallMissRate::cpu10.data     0.489789                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.overallMissRate::total     0.489789                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMissLatency::cpu10.data 115424.305319                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.demandAvgMissLatency::total 115424.305319                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::cpu10.data 115424.305319                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::total 115424.305319                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.blockedCycles::no_mshrs     37052689                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCauses::no_mshrs       154167                       # number of times access was blocked (Count)
system.cpu10.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dcache.avgBlocked::no_mshrs   240.341247                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.writebacks::writebacks       249766                       # number of writebacks (Count)
system.cpu10.dcache.writebacks::total          249766                       # number of writebacks (Count)
system.cpu10.dcache.demandMshrHits::cpu10.data      1829336                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.demandMshrHits::total      1829336                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::cpu10.data      1829336                       # number of overall MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::total      1829336                       # number of overall MSHR hits (Count)
system.cpu10.dcache.demandMshrMisses::cpu10.data       531563                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.demandMshrMisses::total       531563                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::cpu10.data       531563                       # number of overall MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::total       531563                       # number of overall MSHR misses (Count)
system.cpu10.dcache.demandMshrMissLatency::cpu10.data 120241741004                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissLatency::total 120241741004                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::cpu10.data 120241741004                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::total 120241741004                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissRate::cpu10.data     0.110277                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.demandMshrMissRate::total     0.110277                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::cpu10.data     0.110277                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::total     0.110277                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMshrMissLatency::cpu10.data 226204.120686                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.demandAvgMshrMissLatency::total 226204.120686                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::cpu10.data 226204.120686                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::total 226204.120686                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.replacements               530435                       # number of replacements (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::cpu10.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.missLatency::cpu10.data      1654250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.missLatency::total      1654250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.accesses::cpu10.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.missRate::cpu10.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::cpu10.data 47264.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::total 47264.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::cpu10.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::cpu10.data      3358250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::total      3358250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::cpu10.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu10.data        95950                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::total        95950                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWWriteReq.hits::cpu10.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::cpu10.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.hits::cpu10.data       693518                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.hits::total        693518                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.misses::cpu10.data      2126473                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.misses::total      2126473                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.missLatency::cpu10.data 231124742250                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.missLatency::total 231124742250                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.accesses::cpu10.data      2819991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.accesses::total      2819991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.missRate::cpu10.data     0.754071                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.missRate::total     0.754071                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMissLatency::cpu10.data 108689.243762                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMissLatency::total 108689.243762                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.mshrHits::cpu10.data      1829336                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrHits::total      1829336                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrMisses::cpu10.data       297137                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMisses::total       297137                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMissLatency::cpu10.data  78978569250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissLatency::total  78978569250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissRate::cpu10.data     0.105368                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.mshrMissRate::total     0.105368                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMshrMissLatency::cpu10.data 265798.501196                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMshrMissLatency::total 265798.501196                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.hits::cpu10.data      1765822                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.hits::total      1765822                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.misses::cpu10.data       234426                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.misses::total       234426                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.missLatency::cpu10.data  41380384754                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.missLatency::total  41380384754                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.accesses::cpu10.data      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.accesses::total      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.missRate::cpu10.data     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.missRate::total     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMissLatency::cpu10.data 176517.897989                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMissLatency::total 176517.897989                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.mshrMisses::cpu10.data       234426                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMisses::total       234426                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMissLatency::cpu10.data  41263171754                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissLatency::total  41263171754                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissRate::cpu10.data     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.mshrMissRate::total     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMshrMissLatency::cpu10.data 176017.897989                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMshrMissLatency::total 176017.897989                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dcache.tags.tagsInUse        1017.939507                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dcache.tags.totalRefs            2990982                       # Total number of references to valid blocks. (Count)
system.cpu10.dcache.tags.sampledRefs           531573                       # Sample count of references to valid blocks. (Count)
system.cpu10.dcache.tags.avgRefs             5.626663                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dcache.tags.warmupTick         322530750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dcache.tags.occupancies::cpu10.data  1017.939507                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.dcache.tags.avgOccs::cpu10.data     0.994082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.avgOccs::total      0.994082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu10.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.dcache.tags.tagAccesses         10172191                       # Number of tag accesses (Count)
system.cpu10.dcache.tags.dataAccesses        10172191                       # Number of data accesses (Count)
system.cpu10.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.decode.idleCycles                1485316                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles           189266456                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                 2712695                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles             1155893                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                  170                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved            2194600                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                  31                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             24340850                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                 202                       # Number of squashed instructions handled by decode (Count)
system.cpu10.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.fetch.icacheStallCycles          2070680                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                     13615524                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                   2639894                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches          2194912                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                   192549650                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.cacheLines                 2068822                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                  70                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples        194620530                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.125079                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           0.875747                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0              189136543     97.18%     97.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                1092220      0.56%     97.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 533125      0.27%     98.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                1491009      0.77%     98.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 154181      0.08%     98.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                  89123      0.05%     98.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                  96932      0.05%     98.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                 151741      0.08%     99.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                1875656      0.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total          194620530                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.013564                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.069958                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.icache.demandHits::cpu10.inst      2068736                       # number of demand (read+write) hits (Count)
system.cpu10.icache.demandHits::total         2068736                       # number of demand (read+write) hits (Count)
system.cpu10.icache.overallHits::cpu10.inst      2068736                       # number of overall hits (Count)
system.cpu10.icache.overallHits::total        2068736                       # number of overall hits (Count)
system.cpu10.icache.demandMisses::cpu10.inst           86                       # number of demand (read+write) misses (Count)
system.cpu10.icache.demandMisses::total            86                       # number of demand (read+write) misses (Count)
system.cpu10.icache.overallMisses::cpu10.inst           86                       # number of overall misses (Count)
system.cpu10.icache.overallMisses::total           86                       # number of overall misses (Count)
system.cpu10.icache.demandMissLatency::cpu10.inst      2641250                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.demandMissLatency::total      2641250                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.overallMissLatency::cpu10.inst      2641250                       # number of overall miss ticks (Tick)
system.cpu10.icache.overallMissLatency::total      2641250                       # number of overall miss ticks (Tick)
system.cpu10.icache.demandAccesses::cpu10.inst      2068822                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.demandAccesses::total      2068822                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::cpu10.inst      2068822                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::total      2068822                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.demandMissRate::cpu10.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.overallMissRate::cpu10.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.demandAvgMissLatency::cpu10.inst 30712.209302                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.demandAvgMissLatency::total 30712.209302                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::cpu10.inst 30712.209302                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::total 30712.209302                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.demandMshrHits::cpu10.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.overallMshrHits::cpu10.inst           12                       # number of overall MSHR hits (Count)
system.cpu10.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu10.icache.demandMshrMisses::cpu10.inst           74                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.demandMshrMisses::total           74                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::cpu10.inst           74                       # number of overall MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::total           74                       # number of overall MSHR misses (Count)
system.cpu10.icache.demandMshrMissLatency::cpu10.inst      2169000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissLatency::total      2169000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::cpu10.inst      2169000                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::total      2169000                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissRate::cpu10.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::cpu10.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.demandAvgMshrMissLatency::cpu10.inst 29310.810811                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.demandAvgMshrMissLatency::total 29310.810811                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::cpu10.inst 29310.810811                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::total 29310.810811                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.replacements                    0                       # number of replacements (Count)
system.cpu10.icache.ReadReq.hits::cpu10.inst      2068736                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.hits::total       2068736                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.misses::cpu10.inst           86                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.misses::total           86                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.missLatency::cpu10.inst      2641250                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.missLatency::total      2641250                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.accesses::cpu10.inst      2068822                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.accesses::total      2068822                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.missRate::cpu10.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMissLatency::cpu10.inst 30712.209302                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMissLatency::total 30712.209302                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.mshrHits::cpu10.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrMisses::cpu10.inst           74                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMisses::total           74                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMissLatency::cpu10.inst      2169000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissLatency::total      2169000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissRate::cpu10.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMshrMissLatency::cpu10.inst 29310.810811                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMshrMissLatency::total 29310.810811                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.icache.tags.tagsInUse          65.576781                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.icache.tags.totalRefs            2068810                       # Total number of references to valid blocks. (Count)
system.cpu10.icache.tags.sampledRefs               74                       # Sample count of references to valid blocks. (Count)
system.cpu10.icache.tags.avgRefs         27956.891892                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.icache.tags.warmupTick         322526750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.icache.tags.occupancies::cpu10.inst    65.576781                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.icache.tags.avgOccs::cpu10.inst     0.128080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.avgOccs::total      0.128080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.occupanciesTaskId::1024           69                       # Occupied blocks per task id (Count)
system.cpu10.icache.tags.ageTaskId_1024::4           69                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ratioOccsTaskId::1024     0.134766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.icache.tags.tagAccesses          4137718                       # Number of tag accesses (Count)
system.cpu10.icache.tags.dataAccesses         4137718                       # Number of data accesses (Count)
system.cpu10.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                     170                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                    70890                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles               17120338                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             24338860                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                 20                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                2820394                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts               2000575                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  58                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                     404                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents               17032361                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect           80                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                216                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               24335915                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              24335817                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                17297237                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                25932328                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.125039                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.667014                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu10.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.lsq0.forwLoads                        57                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                   969                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                  292                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache               212983                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          2819420                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean          352.303398                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         414.629983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9               671898     23.83%     23.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19              24556      0.87%     24.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29              25362      0.90%     25.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39              39854      1.41%     27.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49              28256      1.00%     28.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59              43859      1.56%     29.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69              28278      1.00%     30.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79              42924      1.52%     32.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89              28327      1.00%     33.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99              43153      1.53%     34.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109            28524      1.01%     35.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119            44856      1.59%     37.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129            29650      1.05%     38.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139            46500      1.65%     39.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149            31405      1.11%     41.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159            48519      1.72%     42.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169            33679      1.19%     43.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179            51536      1.83%     45.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189            33850      1.20%     46.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199            51089      1.81%     48.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209            33579      1.19%     50.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219            49817      1.77%     51.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229            31395      1.11%     52.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239            45979      1.63%     54.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249            28856      1.02%     55.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259            42333      1.50%     57.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269            26689      0.95%     57.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279            38072      1.35%     59.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289            23514      0.83%     60.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299            34216      1.21%     61.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows        1088895     38.62%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           3219                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            2819420                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               2820087                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses               2000352                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    4777                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                    3680                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses               2068822                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                      13                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::mean  23931713500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::min_value  23931713500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::max_value  23931713500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  48978796750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::CLK_GATED  23931713500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                  170                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                1928059                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles              23453746                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 3318830                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles           165919725                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             24340094                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents              250030                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents                54520                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                 1259                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents            165190505                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands          43423383                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  81933077                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               24022653                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                 9750348                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            43407263                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                  16048                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 6057322                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                      217246882                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      48676387                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts               13608659                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 24330140                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                      194616183                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      24325366                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                    169                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     24676028                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                   52                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined               8467                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined           12200                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                64                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples         194611032                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.126797                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            0.658013                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0               184525930     94.82%     94.82% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                 4315861      2.22%     97.04% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                 1919154      0.99%     98.02% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                 1004418      0.52%     98.54% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                 1374561      0.71%     99.24% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  996909      0.51%     99.76% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  305822      0.16%     99.91% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                  156132      0.08%     99.99% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                   12245      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total           194611032                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  1481      1.54%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      1.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd           44703     46.44%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     47.98% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                   93      0.10%     48.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                  23      0.02%     48.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            4825      5.01%     53.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite          45135     46.89%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass          530      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu     17003189     68.91%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           14      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv          160      0.00%     68.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       875056      3.55%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            2      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     72.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd       875015      3.55%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult       750000      3.04%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       444010      1.80%     80.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite       125343      0.51%     81.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead      2727679     11.05%     92.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite      1875030      7.60%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     24676028                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.126793                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             96260                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.003901                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads              226759136                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites              16083378                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses      16072472                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                17300263                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                8250628                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses        8250144                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                  16074295                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                    8697463                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                        24675625                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                     3171614                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                     402                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                          5171977                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                      2636488                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                    2000363                       # Number of stores executed (Count)
system.cpu11.numRate                         0.126791                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                            34                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                          5151                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                    1299040                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.committedInsts                  13601010                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                    24317034                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                            14.308951                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                       14.308951                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.069886                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.069886                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                 24710150                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                10231314                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                   9750109                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                  6375118                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                  13181474                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  9658743                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                10445577                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads      2819286                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores      2000559                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads       125491                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores       125235                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups               2637679                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted         2636975                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect             180                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups            2193674                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBHits               2193614                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.999973                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                   159                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                5                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups           248                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits               23                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            225                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted           29                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts          7183                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples    194609992                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.124953                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     0.847494                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0     188117428     96.66%     96.66% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1       2217242      1.14%     97.80% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        771016      0.40%     98.20% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        919012      0.47%     98.67% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        354538      0.18%     98.85% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        442292      0.23%     99.08% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6         50618      0.03%     99.11% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7         35364      0.02%     99.13% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8       1702482      0.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total    194609992                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted           13601010                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted             24317034                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                   4818605                       # Number of memory references committed (Count)
system.cpu11.commit.loads                     2818326                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        70                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                  2635914                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                  8250036                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                  19874068                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls                  82                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu     16998070     69.90%     69.90% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           14      0.00%     69.90% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv          154      0.00%     69.90% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       875008      3.60%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            2      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     73.50% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd       875000      3.60%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult       750000      3.08%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       443310      1.82%     82.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       125269      0.52%     82.52% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead      2375016      9.77%     92.29% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite      1875010      7.71%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     24317034                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples      1702482                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.dcache.demandHits::cpu11.data      2487308                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.demandHits::total         2487308                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.overallHits::cpu11.data      2487308                       # number of overall hits (Count)
system.cpu11.dcache.overallHits::total        2487308                       # number of overall hits (Count)
system.cpu11.dcache.demandMisses::cpu11.data      2331847                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.demandMisses::total       2331847                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.overallMisses::cpu11.data      2331847                       # number of overall misses (Count)
system.cpu11.dcache.overallMisses::total      2331847                       # number of overall misses (Count)
system.cpu11.dcache.demandMissLatency::cpu11.data 286524039817                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.demandMissLatency::total 286524039817                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::cpu11.data 286524039817                       # number of overall miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::total 286524039817                       # number of overall miss ticks (Tick)
system.cpu11.dcache.demandAccesses::cpu11.data      4819155                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.demandAccesses::total      4819155                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::cpu11.data      4819155                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::total      4819155                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.demandMissRate::cpu11.data     0.483871                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.demandMissRate::total     0.483871                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.overallMissRate::cpu11.data     0.483871                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.overallMissRate::total     0.483871                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMissLatency::cpu11.data 122874.287986                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.demandAvgMissLatency::total 122874.287986                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::cpu11.data 122874.287986                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::total 122874.287986                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.blockedCycles::no_mshrs     40523321                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCauses::no_mshrs       153263                       # number of times access was blocked (Count)
system.cpu11.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dcache.avgBlocked::no_mshrs   264.403809                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.writebacks::writebacks       249769                       # number of writebacks (Count)
system.cpu11.dcache.writebacks::total          249769                       # number of writebacks (Count)
system.cpu11.dcache.demandMshrHits::cpu11.data      1800284                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.demandMshrHits::total      1800284                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::cpu11.data      1800284                       # number of overall MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::total      1800284                       # number of overall MSHR hits (Count)
system.cpu11.dcache.demandMshrMisses::cpu11.data       531563                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.demandMshrMisses::total       531563                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::cpu11.data       531563                       # number of overall MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::total       531563                       # number of overall MSHR misses (Count)
system.cpu11.dcache.demandMshrMissLatency::cpu11.data 120109090317                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissLatency::total 120109090317                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::cpu11.data 120109090317                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::total 120109090317                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissRate::cpu11.data     0.110302                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.demandMshrMissRate::total     0.110302                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::cpu11.data     0.110302                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::total     0.110302                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMshrMissLatency::cpu11.data 225954.572303                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.demandAvgMshrMissLatency::total 225954.572303                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::cpu11.data 225954.572303                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::total 225954.572303                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.replacements               530438                       # number of replacements (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::cpu11.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.missLatency::cpu11.data      1408250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.missLatency::total      1408250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.accesses::cpu11.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.missRate::cpu11.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::cpu11.data 40235.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::total 40235.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::cpu11.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::cpu11.data      2862250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::total      2862250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::cpu11.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu11.data 81778.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::total 81778.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWWriteReq.hits::cpu11.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::cpu11.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.hits::cpu11.data       721488                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.hits::total        721488                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.misses::cpu11.data      2097423                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.misses::total      2097423                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.missLatency::cpu11.data 246165801750                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.missLatency::total 246165801750                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.accesses::cpu11.data      2818911                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.accesses::total      2818911                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.missRate::cpu11.data     0.744054                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.missRate::total     0.744054                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMissLatency::cpu11.data 117365.835003                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMissLatency::total 117365.835003                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.mshrHits::cpu11.data      1800284                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrHits::total      1800284                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrMisses::cpu11.data       297139                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMisses::total       297139                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMissLatency::cpu11.data  79868064250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissLatency::total  79868064250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissRate::cpu11.data     0.105409                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.mshrMissRate::total     0.105409                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMshrMissLatency::cpu11.data 268790.243792                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMshrMissLatency::total 268790.243792                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.hits::cpu11.data      1765820                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.hits::total      1765820                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.misses::cpu11.data       234424                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.misses::total       234424                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.missLatency::cpu11.data  40358238067                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.missLatency::total  40358238067                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.accesses::cpu11.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.missRate::cpu11.data     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.missRate::total     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMissLatency::cpu11.data 172159.156345                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMissLatency::total 172159.156345                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.mshrMisses::cpu11.data       234424                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMisses::total       234424                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMissLatency::cpu11.data  40241026067                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissLatency::total  40241026067                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissRate::cpu11.data     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.mshrMissRate::total     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMshrMissLatency::cpu11.data 171659.156345                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMshrMissLatency::total 171659.156345                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dcache.tags.tagsInUse        1017.939984                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dcache.tags.totalRefs            3018950                       # Total number of references to valid blocks. (Count)
system.cpu11.dcache.tags.sampledRefs           531574                       # Sample count of references to valid blocks. (Count)
system.cpu11.dcache.tags.avgRefs             5.679266                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dcache.tags.warmupTick         324770750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dcache.tags.occupancies::cpu11.data  1017.939984                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.dcache.tags.avgOccs::cpu11.data     0.994082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.avgOccs::total      0.994082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu11.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.dcache.tags.tagAccesses         10170024                       # Number of tag accesses (Count)
system.cpu11.dcache.tags.dataAccesses        10170024                       # Number of data accesses (Count)
system.cpu11.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.decode.idleCycles                1469809                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles           189288257                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                 2697027                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles             1155768                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                  171                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved            2193495                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                  34                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             24327443                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                 210                       # Number of squashed instructions handled by decode (Count)
system.cpu11.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.fetch.icacheStallCycles          2067220                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                     13607660                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                   2637679                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches          2193796                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                   192543607                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                   410                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.cacheLines                 2065451                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                  68                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples        194611032                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.125015                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           0.874454                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0              189117556     97.18%     97.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                1089646      0.56%     97.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 541506      0.28%     98.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                1503259      0.77%     98.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 133778      0.07%     98.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                 101750      0.05%     98.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                 128644      0.07%     98.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                 127922      0.07%     99.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                1866971      0.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total          194611032                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.013553                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.069920                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.icache.demandHits::cpu11.inst      2065361                       # number of demand (read+write) hits (Count)
system.cpu11.icache.demandHits::total         2065361                       # number of demand (read+write) hits (Count)
system.cpu11.icache.overallHits::cpu11.inst      2065361                       # number of overall hits (Count)
system.cpu11.icache.overallHits::total        2065361                       # number of overall hits (Count)
system.cpu11.icache.demandMisses::cpu11.inst           90                       # number of demand (read+write) misses (Count)
system.cpu11.icache.demandMisses::total            90                       # number of demand (read+write) misses (Count)
system.cpu11.icache.overallMisses::cpu11.inst           90                       # number of overall misses (Count)
system.cpu11.icache.overallMisses::total           90                       # number of overall misses (Count)
system.cpu11.icache.demandMissLatency::cpu11.inst      2779500                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.demandMissLatency::total      2779500                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.overallMissLatency::cpu11.inst      2779500                       # number of overall miss ticks (Tick)
system.cpu11.icache.overallMissLatency::total      2779500                       # number of overall miss ticks (Tick)
system.cpu11.icache.demandAccesses::cpu11.inst      2065451                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.demandAccesses::total      2065451                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::cpu11.inst      2065451                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::total      2065451                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.demandMissRate::cpu11.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.overallMissRate::cpu11.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.demandAvgMissLatency::cpu11.inst 30883.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.demandAvgMissLatency::total 30883.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::cpu11.inst 30883.333333                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::total 30883.333333                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.demandMshrHits::cpu11.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.overallMshrHits::cpu11.inst           13                       # number of overall MSHR hits (Count)
system.cpu11.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu11.icache.demandMshrMisses::cpu11.inst           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.demandMshrMisses::total           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::cpu11.inst           77                       # number of overall MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::total           77                       # number of overall MSHR misses (Count)
system.cpu11.icache.demandMshrMissLatency::cpu11.inst      2270000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissLatency::total      2270000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::cpu11.inst      2270000                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::total      2270000                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissRate::cpu11.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::cpu11.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.demandAvgMshrMissLatency::cpu11.inst 29480.519481                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.demandAvgMshrMissLatency::total 29480.519481                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::cpu11.inst 29480.519481                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::total 29480.519481                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.replacements                    0                       # number of replacements (Count)
system.cpu11.icache.ReadReq.hits::cpu11.inst      2065361                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.hits::total       2065361                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.misses::cpu11.inst           90                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.misses::total           90                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.missLatency::cpu11.inst      2779500                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.missLatency::total      2779500                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.accesses::cpu11.inst      2065451                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.accesses::total      2065451                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.missRate::cpu11.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMissLatency::cpu11.inst 30883.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMissLatency::total 30883.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.mshrHits::cpu11.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrMisses::cpu11.inst           77                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMisses::total           77                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMissLatency::cpu11.inst      2270000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissLatency::total      2270000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissRate::cpu11.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMshrMissLatency::cpu11.inst 29480.519481                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMshrMissLatency::total 29480.519481                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.icache.tags.tagsInUse          66.385672                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.icache.tags.totalRefs            2065438                       # Total number of references to valid blocks. (Count)
system.cpu11.icache.tags.sampledRefs               77                       # Sample count of references to valid blocks. (Count)
system.cpu11.icache.tags.avgRefs         26823.870130                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.icache.tags.warmupTick         324766750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.icache.tags.occupancies::cpu11.inst    66.385672                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.icache.tags.avgOccs::cpu11.inst     0.129660                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.avgOccs::total      0.129660                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.occupanciesTaskId::1024           72                       # Occupied blocks per task id (Count)
system.cpu11.icache.tags.ageTaskId_1024::4           72                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ratioOccsTaskId::1024     0.140625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.icache.tags.tagAccesses          4130979                       # Number of tag accesses (Count)
system.cpu11.icache.tags.dataAccesses         4130979                       # Number of data accesses (Count)
system.cpu11.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                     171                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                   113405                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles               19817528                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             24325535                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                 12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                2819286                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts               2000559                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  57                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                    1043                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents               19715999                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect           78                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                216                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               24322716                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              24322616                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                17260146                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                25960963                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.124977                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.664850                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu11.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.lsq0.forwLoads                        56                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                   955                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                  280                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache               228880                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          2818326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean          377.659951                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         429.675306                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9               693791     24.62%     24.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19              23065      0.82%     25.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29              25567      0.91%     26.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39              31680      1.12%     27.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49              27291      0.97%     28.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59              33819      1.20%     29.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69              25781      0.91%     30.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79              32407      1.15%     31.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89              24231      0.86%     32.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99              31967      1.13%     33.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109            24191      0.86%     34.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119            34820      1.24%     35.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129            24869      0.88%     36.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139            36397      1.29%     37.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149            28057      1.00%     38.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159            40737      1.45%     40.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169            32071      1.14%     41.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179            46043      1.63%     43.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189            35361      1.25%     44.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199            49330      1.75%     46.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209            35965      1.28%     47.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219            48364      1.72%     49.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229            32832      1.16%     50.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239            43723      1.55%     51.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249            29561      1.05%     52.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259            39383      1.40%     54.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269            25506      0.91%     55.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279            33984      1.21%     56.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289            22051      0.78%     57.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299            29744      1.06%     58.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows        1175738     41.72%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           3290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            2818326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               2819009                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses               2000363                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    4772                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                    3676                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses               2065451                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                      13                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::mean  23931704500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::min_value  23931704500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::max_value  23931704500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  48978805750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::CLK_GATED  23931704500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                  171                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                1911001                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles              26265464                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 3321513                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles           163112883                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             24326691                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents              250332                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents                74324                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                 1672                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents            162384278                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands          43396638                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  81886249                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               24010219                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                 9750378                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            43381060                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                  15506                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 6189770                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                      217231467                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      48649549                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts               13601010                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 24317034                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                      194607592                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      24461112                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                    178                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     24789769                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                   53                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined               8897                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined           13582                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                73                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples         194603051                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.127386                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            0.662984                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0               184528089     94.82%     94.82% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                 4335247      2.23%     97.05% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                 1916062      0.98%     98.04% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  910464      0.47%     98.50% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                 1370186      0.70%     99.21% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                 1020895      0.52%     99.73% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  353734      0.18%     99.91% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                  163609      0.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                    4765      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total           194603051                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  1409      1.48%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd           44563     46.85%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                   85      0.09%     48.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                  20      0.02%     48.44% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead            3524      3.70%     52.15% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite          45517     47.85%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass          541      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu     17127435     69.09%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           14      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv          160      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       875048      3.53%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            2      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd       875015      3.53%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult       750000      3.03%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       455275      1.84%     81.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite       125340      0.51%     81.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead      2705912     10.92%     92.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite      1875027      7.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     24789769                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.127383                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             95118                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.003837                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads              227022112                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites              16219613                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses      16208022                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                17255648                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                8250578                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses        8250131                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                  16209720                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                    8674626                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                        24789382                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                     3161118                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                     387                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                          5161474                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                      2659047                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                    2000356                       # Number of stores executed (Count)
system.cpu12.numRate                         0.127381                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                          4541                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                    1307912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.committedInsts                  13679905                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                    24452276                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                            14.225800                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                       14.225800                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.070295                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.070295                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                 24790729                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                10310456                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                   9750102                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                  6375107                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                  13294268                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  9726385                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                10480249                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads      2830606                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores      2000582                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads       125524                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores       125246                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups               2660293                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted         2659598                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect             177                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups            2204986                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBHits               2204927                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.999973                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                   163                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                5                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups           231                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits               23                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            208                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts          7683                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts             147                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples    194601944                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.125653                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     0.850751                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0     188109657     96.66%     96.66% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       2200351      1.13%     97.79% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        765605      0.39%     98.19% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        911333      0.47%     98.66% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        355926      0.18%     98.84% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        454386      0.23%     99.07% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6         48906      0.03%     99.10% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7         48594      0.02%     99.12% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8       1707186      0.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total    194601944                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted           13679905                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted             24452276                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                   4829881                       # Number of memory references committed (Count)
system.cpu12.commit.loads                     2829598                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        70                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                  2658452                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                  8250036                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                  19998040                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls                  82                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu     17122037     70.02%     70.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           14      0.00%     70.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv          154      0.00%     70.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       875008      3.58%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            2      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd       875000      3.58%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult       750000      3.07%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       454582      1.86%     82.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       125273      0.51%     82.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead      2375016      9.71%     92.33% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite      1875010      7.67%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     24452276                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples      1707186                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.dcache.demandHits::cpu12.data      2477768                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.demandHits::total         2477768                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.overallHits::cpu12.data      2477768                       # number of overall hits (Count)
system.cpu12.dcache.overallHits::total        2477768                       # number of overall hits (Count)
system.cpu12.dcache.demandMisses::cpu12.data      2352649                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.demandMisses::total       2352649                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.overallMisses::cpu12.data      2352649                       # number of overall misses (Count)
system.cpu12.dcache.overallMisses::total      2352649                       # number of overall misses (Count)
system.cpu12.dcache.demandMissLatency::cpu12.data 269926543385                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.demandMissLatency::total 269926543385                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::cpu12.data 269926543385                       # number of overall miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::total 269926543385                       # number of overall miss ticks (Tick)
system.cpu12.dcache.demandAccesses::cpu12.data      4830417                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.demandAccesses::total      4830417                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::cpu12.data      4830417                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::total      4830417                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.demandMissRate::cpu12.data     0.487049                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.demandMissRate::total     0.487049                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.overallMissRate::cpu12.data     0.487049                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.overallMissRate::total     0.487049                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMissLatency::cpu12.data 114733.027912                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.demandAvgMissLatency::total 114733.027912                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::cpu12.data 114733.027912                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::total 114733.027912                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.blockedCycles::no_mshrs     36863834                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCauses::no_mshrs       153459                       # number of times access was blocked (Count)
system.cpu12.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dcache.avgBlocked::no_mshrs   240.219433                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.writebacks::writebacks       249764                       # number of writebacks (Count)
system.cpu12.dcache.writebacks::total          249764                       # number of writebacks (Count)
system.cpu12.dcache.demandMshrHits::cpu12.data      1821085                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.demandMshrHits::total      1821085                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::cpu12.data      1821085                       # number of overall MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::total      1821085                       # number of overall MSHR hits (Count)
system.cpu12.dcache.demandMshrMisses::cpu12.data       531564                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.demandMshrMisses::total       531564                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::cpu12.data       531564                       # number of overall MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::total       531564                       # number of overall MSHR misses (Count)
system.cpu12.dcache.demandMshrMissLatency::cpu12.data 119840615135                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissLatency::total 119840615135                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::cpu12.data 119840615135                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::total 119840615135                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissRate::cpu12.data     0.110045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.demandMshrMissRate::total     0.110045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::cpu12.data     0.110045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::total     0.110045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMshrMissLatency::cpu12.data 225449.080703                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.demandAvgMshrMissLatency::total 225449.080703                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::cpu12.data 225449.080703                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::total 225449.080703                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.replacements               530436                       # number of replacements (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::cpu12.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.missLatency::cpu12.data      1380000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.missLatency::total      1380000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.accesses::cpu12.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.missRate::cpu12.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::cpu12.data 39428.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::total 39428.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::cpu12.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::cpu12.data      2813000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::total      2813000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::cpu12.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu12.data 80371.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::total 80371.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWWriteReq.hits::cpu12.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::cpu12.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.hits::cpu12.data       711946                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.hits::total        711946                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.misses::cpu12.data      2118223                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.misses::total      2118223                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.missLatency::cpu12.data 228653734500                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.missLatency::total 228653734500                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.accesses::cpu12.data      2830169                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.accesses::total      2830169                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.missRate::cpu12.data     0.748444                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.missRate::total     0.748444                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMissLatency::cpu12.data 107946.016307                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMissLatency::total 107946.016307                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.mshrHits::cpu12.data      1821085                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrHits::total      1821085                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrMisses::cpu12.data       297138                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMisses::total       297138                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMissLatency::cpu12.data  78685019250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissLatency::total  78685019250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissRate::cpu12.data     0.104989                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.mshrMissRate::total     0.104989                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMshrMissLatency::cpu12.data 264809.681865                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMshrMissLatency::total 264809.681865                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.hits::cpu12.data      1765822                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.hits::total      1765822                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.misses::cpu12.data       234426                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.misses::total       234426                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.missLatency::cpu12.data  41272808885                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.missLatency::total  41272808885                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.accesses::cpu12.data      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.accesses::total      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.missRate::cpu12.data     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.missRate::total     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMissLatency::cpu12.data 176059.007469                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMissLatency::total 176059.007469                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.mshrMisses::cpu12.data       234426                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMisses::total       234426                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMissLatency::cpu12.data  41155595885                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissLatency::total  41155595885                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissRate::cpu12.data     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.mshrMissRate::total     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMshrMissLatency::cpu12.data 175559.007469                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMshrMissLatency::total 175559.007469                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dcache.tags.tagsInUse        1017.940259                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dcache.tags.totalRefs            3009409                       # Total number of references to valid blocks. (Count)
system.cpu12.dcache.tags.sampledRefs           531574                       # Sample count of references to valid blocks. (Count)
system.cpu12.dcache.tags.avgRefs             5.661317                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dcache.tags.warmupTick         326988750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dcache.tags.occupancies::cpu12.data  1017.940259                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.dcache.tags.avgOccs::cpu12.data     0.994082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.avgOccs::total      0.994082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu12.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.dcache.tags.tagAccesses         10192548                       # Number of tag accesses (Count)
system.cpu12.dcache.tags.dataAccesses        10192548                       # Number of data accesses (Count)
system.cpu12.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.decode.idleCycles                1477376                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles           189235387                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                 2767338                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles             1122780                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                  170                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved            2204799                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                  30                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             24463227                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                 202                       # Number of squashed instructions handled by decode (Count)
system.cpu12.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.fetch.icacheStallCycles          2063885                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                     13686941                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                   2660293                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches          2205113                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                   192538966                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                   400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.cacheLines                 2062004                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                  70                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples        194603051                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.125719                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           0.879371                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0              189091853     97.17%     97.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                1119606      0.58%     97.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 532829      0.27%     98.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                1486026      0.76%     98.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 151063      0.08%     98.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                  80394      0.04%     98.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                  92307      0.05%     98.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                 129900      0.07%     99.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                1919073      0.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total          194603051                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.013670                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.070331                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.icache.demandHits::cpu12.inst      2061918                       # number of demand (read+write) hits (Count)
system.cpu12.icache.demandHits::total         2061918                       # number of demand (read+write) hits (Count)
system.cpu12.icache.overallHits::cpu12.inst      2061918                       # number of overall hits (Count)
system.cpu12.icache.overallHits::total        2061918                       # number of overall hits (Count)
system.cpu12.icache.demandMisses::cpu12.inst           86                       # number of demand (read+write) misses (Count)
system.cpu12.icache.demandMisses::total            86                       # number of demand (read+write) misses (Count)
system.cpu12.icache.overallMisses::cpu12.inst           86                       # number of overall misses (Count)
system.cpu12.icache.overallMisses::total           86                       # number of overall misses (Count)
system.cpu12.icache.demandMissLatency::cpu12.inst      2379500                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.demandMissLatency::total      2379500                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.overallMissLatency::cpu12.inst      2379500                       # number of overall miss ticks (Tick)
system.cpu12.icache.overallMissLatency::total      2379500                       # number of overall miss ticks (Tick)
system.cpu12.icache.demandAccesses::cpu12.inst      2062004                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.demandAccesses::total      2062004                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::cpu12.inst      2062004                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::total      2062004                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.demandMissRate::cpu12.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.overallMissRate::cpu12.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.demandAvgMissLatency::cpu12.inst 27668.604651                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.demandAvgMissLatency::total 27668.604651                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::cpu12.inst 27668.604651                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::total 27668.604651                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.demandMshrHits::cpu12.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.overallMshrHits::cpu12.inst           12                       # number of overall MSHR hits (Count)
system.cpu12.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu12.icache.demandMshrMisses::cpu12.inst           74                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.demandMshrMisses::total           74                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::cpu12.inst           74                       # number of overall MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::total           74                       # number of overall MSHR misses (Count)
system.cpu12.icache.demandMshrMissLatency::cpu12.inst      1931250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissLatency::total      1931250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::cpu12.inst      1931250                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::total      1931250                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissRate::cpu12.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::cpu12.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.demandAvgMshrMissLatency::cpu12.inst 26097.972973                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.demandAvgMshrMissLatency::total 26097.972973                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::cpu12.inst 26097.972973                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::total 26097.972973                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.replacements                    0                       # number of replacements (Count)
system.cpu12.icache.ReadReq.hits::cpu12.inst      2061918                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.hits::total       2061918                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.misses::cpu12.inst           86                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.misses::total           86                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.missLatency::cpu12.inst      2379500                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.missLatency::total      2379500                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.accesses::cpu12.inst      2062004                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.accesses::total      2062004                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.missRate::cpu12.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMissLatency::cpu12.inst 27668.604651                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMissLatency::total 27668.604651                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.mshrHits::cpu12.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrMisses::cpu12.inst           74                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMisses::total           74                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMissLatency::cpu12.inst      1931250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissLatency::total      1931250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissRate::cpu12.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMshrMissLatency::cpu12.inst 26097.972973                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMshrMissLatency::total 26097.972973                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.icache.tags.tagsInUse          65.043427                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.icache.tags.totalRefs            2061992                       # Total number of references to valid blocks. (Count)
system.cpu12.icache.tags.sampledRefs               74                       # Sample count of references to valid blocks. (Count)
system.cpu12.icache.tags.avgRefs         27864.756757                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.icache.tags.warmupTick         326984750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.icache.tags.occupancies::cpu12.inst    65.043427                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.icache.tags.avgOccs::cpu12.inst     0.127038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.avgOccs::total      0.127038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.occupanciesTaskId::1024           69                       # Occupied blocks per task id (Count)
system.cpu12.icache.tags.ageTaskId_1024::4           69                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ratioOccsTaskId::1024     0.134766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.icache.tags.tagAccesses          4124082                       # Number of tag accesses (Count)
system.cpu12.icache.tags.dataAccesses         4124082                       # Number of data accesses (Count)
system.cpu12.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                     170                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                    62317                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles               17451640                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             24461290                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                 12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                2830606                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts               2000582                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  60                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                     289                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents               17360218                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect           82                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                218                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               24458249                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              24458153                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                17410535                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                26097083                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.125679                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.667145                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu12.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.lsq0.forwLoads                        60                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                   996                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                  299                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache               217063                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          2829598                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean          347.899362                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         411.538205                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9               688760     24.34%     24.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19              26047      0.92%     25.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29              28422      1.00%     26.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39              36994      1.31%     27.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49              28165      1.00%     28.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59              36965      1.31%     29.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69              25529      0.90%     30.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79              34128      1.21%     31.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89              24615      0.87%     32.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99              34797      1.23%     34.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109            27064      0.96%     35.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119            39820      1.41%     36.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129            32043      1.13%     37.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139            46053      1.63%     39.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149            39893      1.41%     40.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159            53379      1.89%     42.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169            45887      1.62%     44.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179            59140      2.09%     46.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189            48260      1.71%     47.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199            59338      2.10%     50.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209            43987      1.55%     51.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219            53356      1.89%     53.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229            37365      1.32%     54.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239            45027      1.59%     56.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249            30322      1.07%     57.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259            37461      1.32%     58.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269            24667      0.87%     59.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279            31863      1.13%     60.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289            20596      0.73%     61.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299            27920      0.99%     62.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows        1061735     37.52%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           3186                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            2829598                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               2830268                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses               2000356                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    4776                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                    3680                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses               2062004                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                      13                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::mean  23931634250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::min_value  23931634250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::max_value  23931634250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  48978876000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::CLK_GATED  23931634250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                  170                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                1906341                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles              23777859                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 3379018                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles           165539663                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             24462486                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents              250379                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents                44340                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                  909                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents            164854030                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands          43668078                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  82361360                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               24134836                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                 9750353                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            43651535                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                  16318                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 5793267                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                      217354483                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      48921213                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts               13679905                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 24452276                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                      194599155                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      24770628                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                    168                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     25121345                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                   70                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined               8170                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined           11634                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                63                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples         194595195                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.129095                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            0.668921                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0               184444927     94.78%     94.78% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                 4322902      2.22%     97.01% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                 1907969      0.98%     97.99% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  984329      0.51%     98.49% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                 1387907      0.71%     99.20% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                 1021165      0.52%     99.73% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  320519      0.16%     99.89% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  194865      0.10%     99.99% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                   10612      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total           194595195                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  1493      1.55%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd           44561     46.35%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     47.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                  105      0.11%     48.01% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                  27      0.03%     48.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            4397      4.57%     52.62% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite          45554     47.38%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass          523      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu     17411502     69.31%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           14      0.00%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv          160      0.00%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       875042      3.48%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            2      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd       875006      3.48%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult       750000      2.99%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       481134      1.92%     81.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       125328      0.50%     81.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead      2727616     10.86%     92.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite      1875018      7.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     25121345                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.129093                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             96137                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.003827                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads              227634175                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites              16528435                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses      16517924                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                17299916                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                8250534                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses        8250102                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                  16519745                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                    8697214                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                        25120981                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                     3208684                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                     363                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                          5209023                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                      2710749                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                    2000339                       # Number of stores executed (Count)
system.cpu13.numRate                         0.129091                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                          3960                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                    1316044                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.committedInsts                  13860915                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                    24762592                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                            14.039416                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                       14.039416                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.071228                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.071228                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                 25118417                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                10491098                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                   9750070                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                  6375087                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                  13552864                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  9881577                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                10631111                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads      2856354                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores      2000522                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads       125470                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores       125220                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups               2711873                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted         2711211                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect             169                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups            2230754                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBHits               2230699                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.999975                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                   158                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                5                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups           231                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits               23                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses            208                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts          6769                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts             140                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples    194594235                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.127252                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     0.856348                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0     188052063     96.64%     96.64% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1       2199606      1.13%     97.77% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        763793      0.39%     98.16% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        912224      0.47%     98.63% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        354688      0.18%     98.81% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        479606      0.25%     99.06% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6         50155      0.03%     99.08% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7         75784      0.04%     99.12% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8       1706316      0.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total    194594235                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted           13860915                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted             24762592                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                   4855729                       # Number of memory references committed (Count)
system.cpu13.commit.loads                     2855454                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        70                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                  2710176                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                  8250036                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                  20282496                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls                  82                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu     17406503     70.29%     70.29% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           14      0.00%     70.29% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv          154      0.00%     70.29% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       875008      3.53%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            2      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     73.83% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd       875000      3.53%     77.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.36% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult       750000      3.03%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       480438      1.94%     82.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       125265      0.51%     82.84% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead      2375016      9.59%     92.43% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite      1875010      7.57%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     24762592                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples      1706316                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.dcache.demandHits::cpu13.data      2521350                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.demandHits::total         2521350                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.overallHits::cpu13.data      2521350                       # number of overall hits (Count)
system.cpu13.dcache.overallHits::total        2521350                       # number of overall hits (Count)
system.cpu13.dcache.demandMisses::cpu13.data      2334919                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.demandMisses::total       2334919                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.overallMisses::cpu13.data      2334919                       # number of overall misses (Count)
system.cpu13.dcache.overallMisses::total      2334919                       # number of overall misses (Count)
system.cpu13.dcache.demandMissLatency::cpu13.data 278277822713                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.demandMissLatency::total 278277822713                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::cpu13.data 278277822713                       # number of overall miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::total 278277822713                       # number of overall miss ticks (Tick)
system.cpu13.dcache.demandAccesses::cpu13.data      4856269                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.demandAccesses::total      4856269                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::cpu13.data      4856269                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::total      4856269                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.demandMissRate::cpu13.data     0.480805                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.demandMissRate::total     0.480805                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.overallMissRate::cpu13.data     0.480805                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.overallMissRate::total     0.480805                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMissLatency::cpu13.data 119180.932064                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.demandAvgMissLatency::total 119180.932064                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::cpu13.data 119180.932064                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::total 119180.932064                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.blockedCycles::no_mshrs     38605144                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCauses::no_mshrs       152179                       # number of times access was blocked (Count)
system.cpu13.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dcache.avgBlocked::no_mshrs   253.682466                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.writebacks::writebacks       249768                       # number of writebacks (Count)
system.cpu13.dcache.writebacks::total          249768                       # number of writebacks (Count)
system.cpu13.dcache.demandMshrHits::cpu13.data      1803363                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.demandMshrHits::total      1803363                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::cpu13.data      1803363                       # number of overall MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::total      1803363                       # number of overall MSHR hits (Count)
system.cpu13.dcache.demandMshrMisses::cpu13.data       531556                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.demandMshrMisses::total       531556                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::cpu13.data       531556                       # number of overall MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::total       531556                       # number of overall MSHR misses (Count)
system.cpu13.dcache.demandMshrMissLatency::cpu13.data 119845412963                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissLatency::total 119845412963                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::cpu13.data 119845412963                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::total 119845412963                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissRate::cpu13.data     0.109458                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.demandMshrMissRate::total     0.109458                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::cpu13.data     0.109458                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::total     0.109458                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMshrMissLatency::cpu13.data 225461.499754                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.demandAvgMshrMissLatency::total 225461.499754                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::cpu13.data 225461.499754                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::total 225461.499754                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.replacements               530432                       # number of replacements (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::cpu13.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.missLatency::cpu13.data      1386750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.missLatency::total      1386750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.accesses::cpu13.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.missRate::cpu13.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::cpu13.data 39621.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::total 39621.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::cpu13.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::cpu13.data      2808750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::total      2808750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::cpu13.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu13.data        80250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::total        80250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWWriteReq.hits::cpu13.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::cpu13.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.hits::cpu13.data       755532                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.hits::total        755532                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.misses::cpu13.data      2100497                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.misses::total      2100497                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.missLatency::cpu13.data 237897544750                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.missLatency::total 237897544750                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.accesses::cpu13.data      2856029                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.accesses::total      2856029                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.missRate::cpu13.data     0.735461                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.missRate::total     0.735461                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMissLatency::cpu13.data 113257.740787                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMissLatency::total 113257.740787                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.mshrHits::cpu13.data      1803363                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrHits::total      1803363                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrMisses::cpu13.data       297134                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMisses::total       297134                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMissLatency::cpu13.data  79582346000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissLatency::total  79582346000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissRate::cpu13.data     0.104037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.mshrMissRate::total     0.104037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMshrMissLatency::cpu13.data 267833.186374                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMshrMissLatency::total 267833.186374                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.hits::cpu13.data      1765818                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.hits::total      1765818                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.misses::cpu13.data       234422                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.misses::total       234422                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.missLatency::cpu13.data  40380277963                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.missLatency::total  40380277963                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.accesses::cpu13.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.missRate::cpu13.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMissLatency::cpu13.data 172254.643178                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMissLatency::total 172254.643178                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.mshrMisses::cpu13.data       234422                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMisses::total       234422                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMissLatency::cpu13.data  40263066963                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissLatency::total  40263066963                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissRate::cpu13.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMshrMissLatency::cpu13.data 171754.643178                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMshrMissLatency::total 171754.643178                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dcache.tags.tagsInUse        1017.920355                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dcache.tags.totalRefs            3052983                       # Total number of references to valid blocks. (Count)
system.cpu13.dcache.tags.sampledRefs           531568                       # Sample count of references to valid blocks. (Count)
system.cpu13.dcache.tags.avgRefs             5.743354                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dcache.tags.warmupTick         329021750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dcache.tags.occupancies::cpu13.data  1017.920355                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.dcache.tags.avgOccs::cpu13.data     0.994063                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.avgOccs::total      0.994063                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu13.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.dcache.tags.tagAccesses         10244246                       # Number of tag accesses (Count)
system.cpu13.dcache.tags.dataAccesses        10244246                       # Number of data accesses (Count)
system.cpu13.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.decode.idleCycles                1460313                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles           189205245                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 2792615                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles             1136857                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                  165                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved            2230606                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                  29                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             24772777                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                 194                       # Number of squashed instructions handled by decode (Count)
system.cpu13.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.fetch.icacheStallCycles          2060148                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                     13867331                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                   2711873                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches          2230880                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                   192534853                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                   388                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.cacheLines                 2058592                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                  63                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples        194595195                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.127313                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           0.884971                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0              189031644     97.14%     97.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                1122238      0.58%     97.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 532633      0.27%     97.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                1479180      0.76%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 169517      0.09%     98.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                  93198      0.05%     98.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                 104053      0.05%     98.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                 120824      0.06%     99.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                1941908      1.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total          194595195                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.013936                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.071261                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.icache.demandHits::cpu13.inst      2058510                       # number of demand (read+write) hits (Count)
system.cpu13.icache.demandHits::total         2058510                       # number of demand (read+write) hits (Count)
system.cpu13.icache.overallHits::cpu13.inst      2058510                       # number of overall hits (Count)
system.cpu13.icache.overallHits::total        2058510                       # number of overall hits (Count)
system.cpu13.icache.demandMisses::cpu13.inst           82                       # number of demand (read+write) misses (Count)
system.cpu13.icache.demandMisses::total            82                       # number of demand (read+write) misses (Count)
system.cpu13.icache.overallMisses::cpu13.inst           82                       # number of overall misses (Count)
system.cpu13.icache.overallMisses::total           82                       # number of overall misses (Count)
system.cpu13.icache.demandMissLatency::cpu13.inst      2115500                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.demandMissLatency::total      2115500                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.overallMissLatency::cpu13.inst      2115500                       # number of overall miss ticks (Tick)
system.cpu13.icache.overallMissLatency::total      2115500                       # number of overall miss ticks (Tick)
system.cpu13.icache.demandAccesses::cpu13.inst      2058592                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.demandAccesses::total      2058592                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::cpu13.inst      2058592                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::total      2058592                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.demandMissRate::cpu13.inst     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.demandMissRate::total     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.overallMissRate::cpu13.inst     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.overallMissRate::total     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.demandAvgMissLatency::cpu13.inst 25798.780488                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.demandAvgMissLatency::total 25798.780488                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::cpu13.inst 25798.780488                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::total 25798.780488                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.demandMshrHits::cpu13.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.overallMshrHits::cpu13.inst           12                       # number of overall MSHR hits (Count)
system.cpu13.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu13.icache.demandMshrMisses::cpu13.inst           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.demandMshrMisses::total           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::cpu13.inst           70                       # number of overall MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
system.cpu13.icache.demandMshrMissLatency::cpu13.inst      1647000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissLatency::total      1647000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::cpu13.inst      1647000                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::total      1647000                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissRate::cpu13.inst     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.demandMshrMissRate::total     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::cpu13.inst     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::total     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.demandAvgMshrMissLatency::cpu13.inst 23528.571429                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.demandAvgMshrMissLatency::total 23528.571429                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::cpu13.inst 23528.571429                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::total 23528.571429                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.replacements                    0                       # number of replacements (Count)
system.cpu13.icache.ReadReq.hits::cpu13.inst      2058510                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.hits::total       2058510                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.misses::cpu13.inst           82                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.misses::total           82                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.missLatency::cpu13.inst      2115500                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.missLatency::total      2115500                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.accesses::cpu13.inst      2058592                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.accesses::total      2058592                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.missRate::cpu13.inst     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.missRate::total     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMissLatency::cpu13.inst 25798.780488                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMissLatency::total 25798.780488                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.mshrHits::cpu13.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrMisses::cpu13.inst           70                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMisses::total           70                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMissLatency::cpu13.inst      1647000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissLatency::total      1647000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissRate::cpu13.inst     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.mshrMissRate::total     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMshrMissLatency::cpu13.inst 23528.571429                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMshrMissLatency::total 23528.571429                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.icache.tags.tagsInUse          62.727289                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.icache.tags.totalRefs            2058580                       # Total number of references to valid blocks. (Count)
system.cpu13.icache.tags.sampledRefs               70                       # Sample count of references to valid blocks. (Count)
system.cpu13.icache.tags.avgRefs         29408.285714                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.icache.tags.warmupTick         329017750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.icache.tags.occupancies::cpu13.inst    62.727289                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.icache.tags.avgOccs::cpu13.inst     0.122514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.avgOccs::total      0.122514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu13.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.icache.tags.tagAccesses          4117254                       # Number of tag accesses (Count)
system.cpu13.icache.tags.dataAccesses         4117254                       # Number of data accesses (Count)
system.cpu13.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                     165                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                   131190                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles               20345697                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             24770796                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                 12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                2856354                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts               2000522                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  57                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                    1864                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents               20243380                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect           81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect          134                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                215                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               24768114                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              24768026                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                17587915                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                26406943                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.127277                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.666034                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu13.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.lsq0.forwLoads                        61                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                   895                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                  247                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache               227478                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          2855454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean          359.894975                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         420.736952                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9               727987     25.49%     25.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19              26244      0.92%     26.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29              26355      0.92%     27.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39              34918      1.22%     28.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49              27703      0.97%     29.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59              37487      1.31%     30.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69              25902      0.91%     31.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79              34755      1.22%     32.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89              24879      0.87%     33.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99              35879      1.26%     35.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109            26083      0.91%     36.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119            39076      1.37%     37.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129            27870      0.98%     38.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139            40739      1.43%     39.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149            31561      1.11%     40.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159            45553      1.60%     42.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169            35801      1.25%     43.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179            49549      1.74%     45.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189            36182      1.27%     46.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199            50428      1.77%     48.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209            35159      1.23%     49.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219            47366      1.66%     51.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229            30981      1.08%     52.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239            41769      1.46%     53.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249            27260      0.95%     54.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259            37363      1.31%     56.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269            24560      0.86%     57.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279            33829      1.18%     58.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289            21747      0.76%     59.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299            30720      1.08%     60.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows        1139749     39.91%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           3235                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            2855454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               2856129                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses               2000339                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    4776                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                    3683                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses               2058592                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                      13                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::mean  23931710500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::min_value  23931710500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::max_value  23931710500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  48978799750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::CLK_GATED  23931710500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                  165                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                1900111                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles              26791779                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 3400130                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles           162503010                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             24772047                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents              250081                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents                77252                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                 2043                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents            161774270                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.renamedOperands          44287675                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  83445389                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               24418463                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                 9750339                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            44272185                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                  15418                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 6113146                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                      217657007                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      49539757                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts               13860915                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 24762592                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                      194590996                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      24458948                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                    160                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     24784186                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                   65                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined               8015                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined           11393                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples         194587344                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.127368                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            0.663335                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0               184552852     94.84%     94.84% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                 4288343      2.20%     97.05% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                 1873625      0.96%     98.01% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  951680      0.49%     98.50% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                 1407959      0.72%     99.22% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                 1011375      0.52%     99.74% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  314927      0.16%     99.90% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                  177384      0.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                    9199      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total           194587344                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  1586      1.65%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%      1.65% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd           45554     47.46%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  105      0.11%     49.22% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                  24      0.03%     49.24% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            3531      3.68%     52.92% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite          45190     47.08%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass          515      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu     17125879     69.10%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           14      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv          160      0.00%     69.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       875043      3.53%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            2      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd       875006      3.53%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult       750000      3.03%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       455162      1.84%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite       125325      0.51%     81.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead      2702062     10.90%     92.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite      1875018      7.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     24784186                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.127366                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             95990                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.003873                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads              227003202                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites              16216618                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses      16206304                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                17248569                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                8250508                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses        8250100                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                  16208239                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                    8671422                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                        24783799                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                     3157150                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                     387                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                          5157486                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                      2658817                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                    2000336                       # Number of stores executed (Count)
system.cpu14.numRate                         0.127364                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                          3652                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                    1324508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.committedInsts                  13679139                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                    24450976                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                            14.225383                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                       14.225383                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.070297                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.070297                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                 24781651                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                10309308                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                   9750068                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                  6375085                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                  13293243                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  9725805                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                10475711                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads      2830372                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores      2000505                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads       125470                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores       125206                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups               2659938                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted         2659282                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect             169                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups            2204797                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBHits               2204742                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.999975                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                   155                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                5                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups           231                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits               23                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            208                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts          6617                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts             140                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples    194586396                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.125656                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     0.851293                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0     188112883     96.67%     96.67% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1       2183257      1.12%     97.80% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        761632      0.39%     98.19% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        910241      0.47%     98.65% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        355950      0.18%     98.84% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        453720      0.23%     99.07% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6         48445      0.02%     99.10% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7         51482      0.03%     99.12% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8       1708786      0.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total    194586396                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted           13679139                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted             24450976                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                   4829761                       # Number of memory references committed (Count)
system.cpu14.commit.loads                     2829486                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        70                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                  2658240                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                  8250036                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                  19996848                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls                  82                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu     17120855     70.02%     70.02% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           14      0.00%     70.02% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv          154      0.00%     70.02% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       875008      3.58%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            2      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     73.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd       875000      3.58%     77.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult       750000      3.07%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       454470      1.86%     82.11% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       125265      0.51%     82.62% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead      2375016      9.71%     92.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite      1875010      7.67%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     24450976                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples      1708786                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.dcache.demandHits::cpu14.data      2474447                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.demandHits::total         2474447                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.overallHits::cpu14.data      2474447                       # number of overall hits (Count)
system.cpu14.dcache.overallHits::total        2474447                       # number of overall hits (Count)
system.cpu14.dcache.demandMisses::cpu14.data      2355847                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.demandMisses::total       2355847                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.overallMisses::cpu14.data      2355847                       # number of overall misses (Count)
system.cpu14.dcache.overallMisses::total      2355847                       # number of overall misses (Count)
system.cpu14.dcache.demandMissLatency::cpu14.data 274242623167                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.demandMissLatency::total 274242623167                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::cpu14.data 274242623167                       # number of overall miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::total 274242623167                       # number of overall miss ticks (Tick)
system.cpu14.dcache.demandAccesses::cpu14.data      4830294                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.demandAccesses::total      4830294                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::cpu14.data      4830294                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::total      4830294                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.demandMissRate::cpu14.data     0.487723                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.demandMissRate::total     0.487723                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.overallMissRate::cpu14.data     0.487723                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.overallMissRate::total     0.487723                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMissLatency::cpu14.data 116409.352206                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.demandAvgMissLatency::total 116409.352206                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::cpu14.data 116409.352206                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::total 116409.352206                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.blockedCycles::no_mshrs     38909745                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCauses::no_mshrs       154846                       # number of times access was blocked (Count)
system.cpu14.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dcache.avgBlocked::no_mshrs   251.280272                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.writebacks::writebacks       249767                       # number of writebacks (Count)
system.cpu14.dcache.writebacks::total          249767                       # number of writebacks (Count)
system.cpu14.dcache.demandMshrHits::cpu14.data      1824292                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.demandMshrHits::total      1824292                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::cpu14.data      1824292                       # number of overall MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::total      1824292                       # number of overall MSHR hits (Count)
system.cpu14.dcache.demandMshrMisses::cpu14.data       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.demandMshrMisses::total       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::cpu14.data       531555                       # number of overall MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::total       531555                       # number of overall MSHR misses (Count)
system.cpu14.dcache.demandMshrMissLatency::cpu14.data 120067412917                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissLatency::total 120067412917                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::cpu14.data 120067412917                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::total 120067412917                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissRate::cpu14.data     0.110046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.demandMshrMissRate::total     0.110046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::cpu14.data     0.110046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::total     0.110046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMshrMissLatency::cpu14.data 225879.566399                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.demandAvgMshrMissLatency::total 225879.566399                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::cpu14.data 225879.566399                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::total 225879.566399                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.replacements               530431                       # number of replacements (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::cpu14.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.missLatency::cpu14.data      1015500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.missLatency::total      1015500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.accesses::cpu14.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.missRate::cpu14.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::cpu14.data 29014.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::total 29014.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::cpu14.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::cpu14.data      2066250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::total      2066250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::cpu14.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu14.data 59035.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::total 59035.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWWriteReq.hits::cpu14.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::cpu14.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.hits::cpu14.data       708629                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.hits::total        708629                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.misses::cpu14.data      2121425                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.misses::total      2121425                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.missLatency::cpu14.data 233064816750                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.missLatency::total 233064816750                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.accesses::cpu14.data      2830054                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.accesses::total      2830054                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.missRate::cpu14.data     0.749606                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.missRate::total     0.749606                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMissLatency::cpu14.data 109862.388135                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMissLatency::total 109862.388135                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.mshrHits::cpu14.data      1824292                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrHits::total      1824292                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrMisses::cpu14.data       297133                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMisses::total       297133                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMissLatency::cpu14.data  79006817500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissLatency::total  79006817500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissRate::cpu14.data     0.104992                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.mshrMissRate::total     0.104992                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMshrMissLatency::cpu14.data 265897.148752                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMshrMissLatency::total 265897.148752                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.hits::cpu14.data      1765818                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.hits::total      1765818                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.misses::cpu14.data       234422                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.misses::total       234422                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.missLatency::cpu14.data  41177806417                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.missLatency::total  41177806417                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.accesses::cpu14.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.missRate::cpu14.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMissLatency::cpu14.data 175656.749012                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMissLatency::total 175656.749012                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.mshrMisses::cpu14.data       234422                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMisses::total       234422                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMissLatency::cpu14.data  41060595417                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissLatency::total  41060595417                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissRate::cpu14.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMshrMissLatency::cpu14.data 175156.749012                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMshrMissLatency::total 175156.749012                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dcache.tags.tagsInUse        1017.935337                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dcache.tags.totalRefs            3006078                       # Total number of references to valid blocks. (Count)
system.cpu14.dcache.tags.sampledRefs           531567                       # Sample count of references to valid blocks. (Count)
system.cpu14.dcache.tags.avgRefs             5.655125                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dcache.tags.warmupTick         331137750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dcache.tags.occupancies::cpu14.data  1017.935337                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.dcache.tags.avgOccs::cpu14.data     0.994077                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.avgOccs::total      0.994077                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu14.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.dcache.tags.tagAccesses         10192295                       # Number of tag accesses (Count)
system.cpu14.dcache.tags.dataAccesses        10192295                       # Number of data accesses (Count)
system.cpu14.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.decode.idleCycles                1469754                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles           189239499                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                 2732298                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles             1145629                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                  164                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved            2204647                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                  29                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             24461007                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                 194                       # Number of squashed instructions handled by decode (Count)
system.cpu14.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.fetch.icacheStallCycles          2056851                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                     13685504                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                   2659938                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches          2204920                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                   192530300                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                   386                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.cacheLines                 2055046                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                  61                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples        194587344                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.125716                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           0.877778                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0              189076650     97.17%     97.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                1096545      0.56%     97.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 542886      0.28%     98.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                1475945      0.76%     98.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 166600      0.09%     98.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  99271      0.05%     98.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                 103320      0.05%     98.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                 139128      0.07%     99.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                1886999      0.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total          194587344                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.013669                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.070330                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.icache.demandHits::cpu14.inst      2054962                       # number of demand (read+write) hits (Count)
system.cpu14.icache.demandHits::total         2054962                       # number of demand (read+write) hits (Count)
system.cpu14.icache.overallHits::cpu14.inst      2054962                       # number of overall hits (Count)
system.cpu14.icache.overallHits::total        2054962                       # number of overall hits (Count)
system.cpu14.icache.demandMisses::cpu14.inst           84                       # number of demand (read+write) misses (Count)
system.cpu14.icache.demandMisses::total            84                       # number of demand (read+write) misses (Count)
system.cpu14.icache.overallMisses::cpu14.inst           84                       # number of overall misses (Count)
system.cpu14.icache.overallMisses::total           84                       # number of overall misses (Count)
system.cpu14.icache.demandMissLatency::cpu14.inst      2200500                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.demandMissLatency::total      2200500                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.overallMissLatency::cpu14.inst      2200500                       # number of overall miss ticks (Tick)
system.cpu14.icache.overallMissLatency::total      2200500                       # number of overall miss ticks (Tick)
system.cpu14.icache.demandAccesses::cpu14.inst      2055046                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.demandAccesses::total      2055046                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::cpu14.inst      2055046                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::total      2055046                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.demandMissRate::cpu14.inst     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.demandMissRate::total     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.overallMissRate::cpu14.inst     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.overallMissRate::total     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.demandAvgMissLatency::cpu14.inst 26196.428571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.demandAvgMissLatency::total 26196.428571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::cpu14.inst 26196.428571                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::total 26196.428571                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.demandMshrHits::cpu14.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.overallMshrHits::cpu14.inst           14                       # number of overall MSHR hits (Count)
system.cpu14.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu14.icache.demandMshrMisses::cpu14.inst           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.demandMshrMisses::total           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::cpu14.inst           70                       # number of overall MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
system.cpu14.icache.demandMshrMissLatency::cpu14.inst      1623500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissLatency::total      1623500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::cpu14.inst      1623500                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::total      1623500                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissRate::cpu14.inst     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.demandMshrMissRate::total     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::cpu14.inst     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::total     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.demandAvgMshrMissLatency::cpu14.inst 23192.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.demandAvgMshrMissLatency::total 23192.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::cpu14.inst 23192.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::total 23192.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.replacements                    0                       # number of replacements (Count)
system.cpu14.icache.ReadReq.hits::cpu14.inst      2054962                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.hits::total       2054962                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.misses::cpu14.inst           84                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.misses::total           84                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.missLatency::cpu14.inst      2200500                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.missLatency::total      2200500                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.accesses::cpu14.inst      2055046                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.accesses::total      2055046                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.missRate::cpu14.inst     0.000041                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.missRate::total     0.000041                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMissLatency::cpu14.inst 26196.428571                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMissLatency::total 26196.428571                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.mshrHits::cpu14.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrMisses::cpu14.inst           70                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMisses::total           70                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMissLatency::cpu14.inst      1623500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissLatency::total      1623500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissRate::cpu14.inst     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.mshrMissRate::total     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMshrMissLatency::cpu14.inst 23192.857143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMshrMissLatency::total 23192.857143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.icache.tags.tagsInUse          62.725983                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.icache.tags.totalRefs            2055032                       # Total number of references to valid blocks. (Count)
system.cpu14.icache.tags.sampledRefs               70                       # Sample count of references to valid blocks. (Count)
system.cpu14.icache.tags.avgRefs         29357.600000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.icache.tags.warmupTick         331133750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.icache.tags.occupancies::cpu14.inst    62.725983                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.icache.tags.avgOccs::cpu14.inst     0.122512                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.avgOccs::total      0.122512                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu14.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.icache.tags.tagAccesses          4110162                       # Number of tag accesses (Count)
system.cpu14.icache.tags.dataAccesses         4110162                       # Number of data accesses (Count)
system.cpu14.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                     164                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                    81221                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles               17343931                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             24459108                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                  4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                2830372                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts               2000505                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  54                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                     432                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents               17255480                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect           82                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                211                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               24456501                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              24456404                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                17381860                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                26131907                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.125681                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.665158                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu14.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.lsq0.forwLoads                        56                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                   874                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                  230                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache               214103                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          2829486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean          354.672049                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         418.173138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9               687078     24.28%     24.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19              23995      0.85%     25.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29              23825      0.84%     25.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39              33943      1.20%     27.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49              26509      0.94%     28.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59              37949      1.34%     29.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69              26556      0.94%     30.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79              39236      1.39%     31.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89              27776      0.98%     32.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99              42644      1.51%     34.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109            30748      1.09%     35.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119            47995      1.70%     37.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129            32487      1.15%     38.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139            50671      1.79%     39.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149            35047      1.24%     41.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159            51969      1.84%     43.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169            36867      1.30%     44.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179            53583      1.89%     46.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189            36133      1.28%     47.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199            51644      1.83%     49.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209            34434      1.22%     50.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219            49067      1.73%     52.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229            32264      1.14%     53.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239            44869      1.59%     55.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249            29775      1.05%     56.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259            41838      1.48%     57.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269            26692      0.94%     58.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279            37310      1.32%     59.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289            23528      0.83%     60.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299            33935      1.20%     61.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows        1079119     38.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           3235                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            2829486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               2830149                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses               2000336                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    4770                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                    3676                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses               2055046                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                      13                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::mean  23931634250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::min_value  23931634250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::max_value  23931634250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  48978876000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::CLK_GATED  23931634250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                  164                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                1899384                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles              23699864                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 3354965                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles           165632967                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             24460291                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents              250486                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents                53687                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                 1858                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents            164928615                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands          43664309                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  82354423                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               24132623                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                 9750321                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            43648953                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                  15131                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 5909539                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                      217334943                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      48916322                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts               13679139                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 24450976                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                      194582834                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      24706156                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                    162                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     25075686                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                   48                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined               8472                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined           12148                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                57                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples         194577654                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.128872                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            0.667479                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0               184451340     94.80%     94.80% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                 4276975      2.20%     96.99% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                 1922174      0.99%     97.98% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                 1004331      0.52%     98.50% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                 1391852      0.72%     99.21% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                 1029393      0.53%     99.74% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  298173      0.15%     99.90% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                  189369      0.10%     99.99% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                   14047      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total           194577654                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  1501      1.55%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd           44496     45.91%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                   92      0.09%     47.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                  20      0.02%     47.58% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            6441      6.65%     54.22% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite          44362     45.78%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass          529      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu     17352254     69.20%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           14      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv          160      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       875050      3.49%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            2      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     72.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd       875010      3.49%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult       750001      2.99%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       475755      1.90%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite       125351      0.50%     81.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead      2746540     10.95%     92.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite      1875020      7.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     25075686                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.128869                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             96912                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.003865                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads              227487405                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites              16464234                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses      16453279                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                17338581                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                8250560                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses        8250120                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                  16455130                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                    8716939                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                        25075287                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                     3222218                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                     399                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                          5222578                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                      2699953                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                    2000360                       # Number of stores executed (Count)
system.cpu15.numRate                         0.128867                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                            34                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                          5180                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                    1332320                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.committedInsts                  13823150                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                    24697840                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                            14.076591                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                       14.076591                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.071040                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.071040                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                 25097003                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                10453463                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                   9750084                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                  6375104                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                  13498830                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  9849141                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                10623113                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads      2851031                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores      2000569                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads       125473                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores       125227                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups               2701138                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted         2700425                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect             180                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups            2225376                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBHits               2225304                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.999968                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                   162                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                5                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups           261                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits               25                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            236                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts          7126                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts             143                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples    194576617                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.126931                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     0.854318                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0     188018918     96.63%     96.63% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1       2220670      1.14%     97.77% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        771302      0.40%     98.17% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        915804      0.47%     98.64% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        353360      0.18%     98.82% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        474448      0.24%     99.06% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6         50824      0.03%     99.09% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7         73798      0.04%     99.13% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8       1697493      0.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total    194576617                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted           13823150                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted             24697840                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                   4850340                       # Number of memory references committed (Count)
system.cpu15.commit.loads                     2850059                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        70                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                  2699380                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                  8250036                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                  20223140                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls                  82                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu     17347142     70.24%     70.24% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           14      0.00%     70.24% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv          154      0.00%     70.24% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       875008      3.54%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            2      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     73.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd       875000      3.54%     77.32% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult       750000      3.04%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       475043      1.92%     82.28% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       125271      0.51%     82.79% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead      2375016      9.62%     92.41% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite      1875010      7.59%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     24697840                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples      1697493                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.dcache.demandHits::cpu15.data      2556464                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.demandHits::total         2556464                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.overallHits::cpu15.data      2556464                       # number of overall hits (Count)
system.cpu15.dcache.overallHits::total        2556464                       # number of overall hits (Count)
system.cpu15.dcache.demandMisses::cpu15.data      2294426                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.demandMisses::total       2294426                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.overallMisses::cpu15.data      2294426                       # number of overall misses (Count)
system.cpu15.dcache.overallMisses::total      2294426                       # number of overall misses (Count)
system.cpu15.dcache.demandMissLatency::cpu15.data 287497757796                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.demandMissLatency::total 287497757796                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::cpu15.data 287497757796                       # number of overall miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::total 287497757796                       # number of overall miss ticks (Tick)
system.cpu15.dcache.demandAccesses::cpu15.data      4850890                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.demandAccesses::total      4850890                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::cpu15.data      4850890                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::total      4850890                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.demandMissRate::cpu15.data     0.472991                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.demandMissRate::total     0.472991                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.overallMissRate::cpu15.data     0.472991                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.overallMissRate::total     0.472991                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMissLatency::cpu15.data 125302.693482                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.demandAvgMissLatency::total 125302.693482                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::cpu15.data 125302.693482                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::total 125302.693482                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.blockedCycles::no_mshrs     42430653                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCauses::no_mshrs       151654                       # number of times access was blocked (Count)
system.cpu15.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dcache.avgBlocked::no_mshrs   279.785914                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.writebacks::writebacks       249764                       # number of writebacks (Count)
system.cpu15.dcache.writebacks::total          249764                       # number of writebacks (Count)
system.cpu15.dcache.demandMshrHits::cpu15.data      1762864                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.demandMshrHits::total      1762864                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::cpu15.data      1762864                       # number of overall MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::total      1762864                       # number of overall MSHR hits (Count)
system.cpu15.dcache.demandMshrMisses::cpu15.data       531562                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.demandMshrMisses::total       531562                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::cpu15.data       531562                       # number of overall MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::total       531562                       # number of overall MSHR misses (Count)
system.cpu15.dcache.demandMshrMissLatency::cpu15.data 119382087546                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissLatency::total 119382087546                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::cpu15.data 119382087546                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::total 119382087546                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissRate::cpu15.data     0.109580                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.demandMshrMissRate::total     0.109580                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::cpu15.data     0.109580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::total     0.109580                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMshrMissLatency::cpu15.data 224587.324801                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.demandAvgMshrMissLatency::total 224587.324801                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::cpu15.data 224587.324801                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::total 224587.324801                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.replacements               530440                       # number of replacements (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::cpu15.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::cpu15.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.missLatency::cpu15.data      1592250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.missLatency::total      1592250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.accesses::cpu15.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.missRate::cpu15.data     0.971429                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.missRate::total     0.971429                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::cpu15.data 46830.882353                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::total 46830.882353                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::cpu15.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::cpu15.data      3228250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::total      3228250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::cpu15.data     0.971429                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::total     0.971429                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu15.data 94948.529412                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::total 94948.529412                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWWriteReq.hits::cpu15.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::cpu15.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.hits::cpu15.data       790643                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.hits::total        790643                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.misses::cpu15.data      2060001                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.misses::total      2060001                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.missLatency::cpu15.data 247957188250                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.missLatency::total 247957188250                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.accesses::cpu15.data      2850644                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.accesses::total      2850644                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.missRate::cpu15.data     0.722644                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.missRate::total     0.722644                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMissLatency::cpu15.data 120367.508681                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMissLatency::total 120367.508681                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.mshrHits::cpu15.data      1762864                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrHits::total      1762864                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrMisses::cpu15.data       297137                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMisses::total       297137                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMissLatency::cpu15.data  79958730500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissLatency::total  79958730500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissRate::cpu15.data     0.104235                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.mshrMissRate::total     0.104235                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMshrMissLatency::cpu15.data 269097.185810                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMshrMissLatency::total 269097.185810                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.hits::cpu15.data      1765821                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.hits::total      1765821                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.misses::cpu15.data       234425                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.misses::total       234425                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.missLatency::cpu15.data  39540569546                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.missLatency::total  39540569546                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.accesses::cpu15.data      2000246                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.accesses::total      2000246                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.missRate::cpu15.data     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.missRate::total     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMissLatency::cpu15.data 168670.447034                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMissLatency::total 168670.447034                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.mshrMisses::cpu15.data       234425                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMisses::total       234425                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMissLatency::cpu15.data  39423357046                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissLatency::total  39423357046                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissRate::cpu15.data     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.mshrMissRate::total     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMshrMissLatency::cpu15.data 168170.447034                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMshrMissLatency::total 168170.447034                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dcache.tags.tagsInUse        1018.256189                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dcache.tags.totalRefs            3088100                       # Total number of references to valid blocks. (Count)
system.cpu15.dcache.tags.sampledRefs           531571                       # Sample count of references to valid blocks. (Count)
system.cpu15.dcache.tags.avgRefs             5.809384                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dcache.tags.warmupTick         333090750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dcache.tags.occupancies::cpu15.data  1018.256189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.dcache.tags.avgOccs::cpu15.data     0.994391                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.avgOccs::total      0.994391                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu15.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.dcache.tags.tagAccesses         10233491                       # Number of tag accesses (Count)
system.cpu15.dcache.tags.dataAccesses        10233491                       # Number of data accesses (Count)
system.cpu15.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.decode.idleCycles                1465334                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles           189208049                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                 2720254                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles             1183848                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                  169                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved            2225203                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             24708265                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                 210                       # Number of squashed instructions handled by decode (Count)
system.cpu15.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.fetch.icacheStallCycles          2054061                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                     13829763                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                   2701138                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches          2225491                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                   192523387                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                   412                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.cacheLines                 2052099                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                  67                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples        194577654                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.126994                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           0.881014                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0              189023446     97.15%     97.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                1066682      0.55%     97.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 555019      0.29%     97.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                1506884      0.77%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 174371      0.09%     98.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                 103129      0.05%     98.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                 124627      0.06%     98.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                 136059      0.07%     99.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                1887437      0.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total          194577654                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.013882                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.071074                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.icache.demandHits::cpu15.inst      2052009                       # number of demand (read+write) hits (Count)
system.cpu15.icache.demandHits::total         2052009                       # number of demand (read+write) hits (Count)
system.cpu15.icache.overallHits::cpu15.inst      2052009                       # number of overall hits (Count)
system.cpu15.icache.overallHits::total        2052009                       # number of overall hits (Count)
system.cpu15.icache.demandMisses::cpu15.inst           90                       # number of demand (read+write) misses (Count)
system.cpu15.icache.demandMisses::total            90                       # number of demand (read+write) misses (Count)
system.cpu15.icache.overallMisses::cpu15.inst           90                       # number of overall misses (Count)
system.cpu15.icache.overallMisses::total           90                       # number of overall misses (Count)
system.cpu15.icache.demandMissLatency::cpu15.inst      2681500                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.demandMissLatency::total      2681500                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.overallMissLatency::cpu15.inst      2681500                       # number of overall miss ticks (Tick)
system.cpu15.icache.overallMissLatency::total      2681500                       # number of overall miss ticks (Tick)
system.cpu15.icache.demandAccesses::cpu15.inst      2052099                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.demandAccesses::total      2052099                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::cpu15.inst      2052099                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::total      2052099                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.demandMissRate::cpu15.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.overallMissRate::cpu15.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.demandAvgMissLatency::cpu15.inst 29794.444444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.demandAvgMissLatency::total 29794.444444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::cpu15.inst 29794.444444                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::total 29794.444444                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.demandMshrHits::cpu15.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.overallMshrHits::cpu15.inst           13                       # number of overall MSHR hits (Count)
system.cpu15.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu15.icache.demandMshrMisses::cpu15.inst           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.demandMshrMisses::total           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::cpu15.inst           77                       # number of overall MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::total           77                       # number of overall MSHR misses (Count)
system.cpu15.icache.demandMshrMissLatency::cpu15.inst      2145000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissLatency::total      2145000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::cpu15.inst      2145000                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::total      2145000                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissRate::cpu15.inst     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.demandMshrMissRate::total     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::cpu15.inst     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::total     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.demandAvgMshrMissLatency::cpu15.inst 27857.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.demandAvgMshrMissLatency::total 27857.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::cpu15.inst 27857.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::total 27857.142857                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.replacements                    0                       # number of replacements (Count)
system.cpu15.icache.ReadReq.hits::cpu15.inst      2052009                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.hits::total       2052009                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.misses::cpu15.inst           90                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.misses::total           90                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.missLatency::cpu15.inst      2681500                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.missLatency::total      2681500                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.accesses::cpu15.inst      2052099                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.accesses::total      2052099                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.missRate::cpu15.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMissLatency::cpu15.inst 29794.444444                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMissLatency::total 29794.444444                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.mshrHits::cpu15.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrMisses::cpu15.inst           77                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMisses::total           77                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMissLatency::cpu15.inst      2145000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissLatency::total      2145000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissRate::cpu15.inst     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.mshrMissRate::total     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMshrMissLatency::cpu15.inst 27857.142857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMshrMissLatency::total 27857.142857                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.icache.tags.tagsInUse          66.387616                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.icache.tags.totalRefs            2052086                       # Total number of references to valid blocks. (Count)
system.cpu15.icache.tags.sampledRefs               77                       # Sample count of references to valid blocks. (Count)
system.cpu15.icache.tags.avgRefs         26650.467532                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.icache.tags.warmupTick         333086750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.icache.tags.occupancies::cpu15.inst    66.387616                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.icache.tags.avgOccs::cpu15.inst     0.129663                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.avgOccs::total      0.129663                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.occupanciesTaskId::1024           72                       # Occupied blocks per task id (Count)
system.cpu15.icache.tags.ageTaskId_1024::4           72                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ratioOccsTaskId::1024     0.140625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.icache.tags.tagAccesses          4104275                       # Number of tag accesses (Count)
system.cpu15.icache.tags.dataAccesses         4104275                       # Number of data accesses (Count)
system.cpu15.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                     169                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                   160882                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles               22094472                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             24706318                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                 20                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                2851031                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts               2000569                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  55                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                    1147                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents               21983903                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect          141                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                215                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               24703506                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              24703399                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                17539357                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                26302726                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.126956                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.666827                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu15.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.lsq0.forwLoads                        54                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                   972                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                  288                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache               234609                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          2850059                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean          377.879905                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         435.767741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9               756724     26.55%     26.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19              25118      0.88%     27.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29              23465      0.82%     28.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39              31053      1.09%     29.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49              23511      0.82%     30.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59              31964      1.12%     31.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69              21739      0.76%     32.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79              30275      1.06%     33.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89              21396      0.75%     33.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99              31696      1.11%     34.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109            23209      0.81%     35.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119            36462      1.28%     37.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129            26382      0.93%     38.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139            40669      1.43%     39.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149            30888      1.08%     40.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159            45899      1.61%     42.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169            33964      1.19%     43.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179            48276      1.69%     45.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189            34444      1.21%     46.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199            46740      1.64%     47.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209            31155      1.09%     48.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219            42299      1.48%     50.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229            27188      0.95%     51.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239            37676      1.32%     52.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249            24190      0.85%     53.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259            34221      1.20%     54.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269            21788      0.76%     55.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279            31493      1.10%     56.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289            19897      0.70%     57.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299            29169      1.02%     58.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows        1187109     41.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           3286                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            2850059                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               2850735                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses               2000360                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    4773                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                    3676                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses               2052099                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                      13                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::mean  23931721750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::min_value  23931721750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::max_value  23931721750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  48978788500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::CLK_GATED  23931721750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                  169                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                1906277                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles              28596984                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 3373367                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles           160700857                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             24707554                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents              250113                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents               105088                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                 3153                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents            159957616                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands          44158205                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  83219162                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               24359413                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                 9750335                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            44142674                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                  15522                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 6176760                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                      217583817                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      49410995                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts               13823150                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 24697840                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                       194692392                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       24672671                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     172                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      25011175                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    55                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined                8734                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            13202                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 67                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          194685031                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.128470                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.667292                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                184578778     94.81%     94.81% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  4304412      2.21%     97.02% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  1898957      0.98%     98.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   974491      0.50%     98.50% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1400338      0.72%     99.22% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   994017      0.51%     99.73% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   336362      0.17%     99.90% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   185641      0.10%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    12035      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            194685031                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   1418      1.46%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      1.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            44973     46.40%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     47.86% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                    85      0.09%     47.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   18      0.02%     47.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             4371      4.51%     52.47% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           46067     47.53%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          561      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     17321403     69.25%     69.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           14      0.00%     69.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          160      0.00%     69.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       875054      3.50%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            2      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     72.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       875019      3.50%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       750000      3.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       472914      1.89%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       125336      0.50%     81.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      2715680     10.86%     92.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1875032      7.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      25011175                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.128465                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              96932                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.003876                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               227527347                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               16430953                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       16419606                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 17277021                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 8250628                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         8250153                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   16421330                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     8686216                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         25010799                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      3188527                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      376                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           5188886                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2694319                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     2000359                       # Number of stores executed (Count)
system.cpu2.numRate                          0.128463                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           7361                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1223112                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   13803406                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     24663992                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                             14.104663                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                        14.104663                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.070899                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.070899                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  25004288                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 10433857                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    9750126                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   6375122                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   13470707                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   9832259                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 10578178                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       2848218                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      2000571                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125494                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125231                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2695521                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2694868                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              177                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             2222608                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                2222549                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999973                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    160                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            210                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             187                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts           7484                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              188                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    194683912                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.126687                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     0.852773                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      188109055     96.62%     96.62% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2232170      1.15%     97.77% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         781400      0.40%     98.17% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         928369      0.48%     98.65% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         353852      0.18%     98.83% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         471270      0.24%     99.07% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          50391      0.03%     99.10% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          49429      0.03%     99.12% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1707976      0.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    194683912                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            13803406                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              24663992                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    4847524                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      2847241                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2693738                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   20192113                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     17316110     70.21%     70.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           14      0.00%     70.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          154      0.00%     70.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       875008      3.55%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            2      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       875000      3.55%     77.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       750000      3.04%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       472225      1.91%     82.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       125273      0.51%     82.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      2375016      9.63%     92.40% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1875010      7.60%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     24663992                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1707976                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu02.data      2516268                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          2516268                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu02.data      2516268                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         2516268                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu02.data      2331803                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2331803                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu02.data      2331803                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2331803                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu02.data 276595978532                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 276595978532                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu02.data 276595978532                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 276595978532                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu02.data      4848071                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      4848071                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu02.data      4848071                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      4848071                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu02.data     0.480975                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.480975                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu02.data     0.480975                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.480975                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu02.data 118618.930730                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 118618.930730                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu02.data 118618.930730                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 118618.930730                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     39295881                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       151788                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs    258.886612                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       249766                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           249766                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu02.data      1800240                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      1800240                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu02.data      1800240                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      1800240                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu02.data       531563                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       531563                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu02.data       531563                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       531563                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu02.data 119863292282                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total 119863292282                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu02.data 119863292282                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 119863292282                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu02.data     0.109644                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.109644                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu02.data     0.109644                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.109644                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu02.data 225492.166088                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 225492.166088                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu02.data 225492.166088                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 225492.166088                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                530433                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu02.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu02.data      1367750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1367750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu02.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu02.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu02.data 39078.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 39078.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu02.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu02.data      2785250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2785250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu02.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu02.data 79578.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 79578.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu02.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu02.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu02.data       750446                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         750446                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu02.data      2097377                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2097377                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu02.data 235979568500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 235979568500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu02.data      2847823                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      2847823                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu02.data     0.736484                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.736484                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu02.data 112511.755636                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 112511.755636                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu02.data      1800240                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      1800240                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu02.data       297137                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       297137                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu02.data  79364095250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  79364095250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu02.data     0.104338                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.104338                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu02.data 267095.970041                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 267095.970041                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu02.data      1765822                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       1765822                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu02.data       234426                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       234426                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu02.data  40616410032                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  40616410032                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu02.data      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu02.data     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu02.data 173258.981649                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 173258.981649                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu02.data       234426                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       234426                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu02.data  40499197032                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  40499197032                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu02.data     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu02.data 172758.981649                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 172758.981649                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1017.944990                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             3047907                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            531573                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              5.733751                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          305788750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu02.data  1017.944990                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu02.data     0.994087                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.994087                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          10227855                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         10227855                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1472981                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            189284338                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2840363                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1087136                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   213                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             2222437                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              24674775                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           2096798                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      13810278                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2695521                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           2222732                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    192587681                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    486                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          266                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  2094896                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   73                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         194685031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.126752                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            0.882863                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               189127021     97.15%     97.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 1130529      0.58%     97.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  525832      0.27%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 1513188      0.78%     98.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  146423      0.08%     98.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   84071      0.04%     98.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   95445      0.05%     98.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  124001      0.06%     99.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1938521      1.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           194685031                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.013845                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.070934                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu02.inst      2094800                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          2094800                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu02.inst      2094800                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         2094800                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu02.inst           96                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total             96                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu02.inst           96                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total            96                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu02.inst      4086000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      4086000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu02.inst      4086000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      4086000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu02.inst      2094896                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      2094896                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu02.inst      2094896                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      2094896                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu02.inst     0.000046                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000046                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu02.inst     0.000046                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000046                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu02.inst 42562.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 42562.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu02.inst 42562.500000                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 42562.500000                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrHits::cpu02.inst           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu02.inst           23                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           23                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu02.inst           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           73                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu02.inst           73                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           73                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu02.inst      2899250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      2899250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu02.inst      2899250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      2899250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu02.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu02.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu02.inst 39715.753425                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 39715.753425                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu02.inst 39715.753425                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 39715.753425                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu02.inst      2094800                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        2094800                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu02.inst           96                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total           96                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu02.inst      4086000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      4086000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu02.inst      2094896                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      2094896                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu02.inst     0.000046                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000046                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu02.inst 42562.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 42562.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu02.inst           23                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           23                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu02.inst           73                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           73                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu02.inst      2899250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      2899250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu02.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu02.inst 39715.753425                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 39715.753425                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           64.433652                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             2094873                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                73                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          28696.890411                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          305784750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu02.inst    64.433652                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu02.inst     0.125847                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.125847                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           68                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           68                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.132812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           4189865                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          4189865                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      213                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    123663                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                18515569                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              24672843                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 2848218                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                2000571                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   58                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     1434                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                18416487                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect            82                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          172                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 254                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                24669894                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               24669759                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 17557685                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 26316246                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.126711                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.667180                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         55                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                    965                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   288                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                222768                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2847241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           357.671712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          420.296146                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                721903     25.35%     25.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               21439      0.75%     26.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               24091      0.85%     26.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39               29728      1.04%     28.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               25290      0.89%     28.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               32734      1.15%     30.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               27407      0.96%     31.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               35606      1.25%     32.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               28665      1.01%     33.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               39100      1.37%     34.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             29780      1.05%     35.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             42178      1.48%     37.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             30789      1.08%     38.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             43743      1.54%     39.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             34002      1.19%     40.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             47984      1.69%     42.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             36586      1.28%     43.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             50487      1.77%     45.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             37819      1.33%     47.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             51008      1.79%     48.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             37160      1.31%     50.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             48619      1.71%     51.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             34650      1.22%     53.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             45454      1.60%     54.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             31100      1.09%     55.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             40343      1.42%     57.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             26772      0.94%     58.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             35759      1.26%     59.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             22299      0.78%     60.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             31275      1.10%     61.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows         1103471     38.76%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            3270                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2847241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2847914                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2000359                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     4756                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                2094939                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       56                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  23931634250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  23931634250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  23931634250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  48978876000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  23931634250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   213                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1917357                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               24941057                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  3406869                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            164419535                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              24674072                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               250306                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 65843                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                   888                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             163707829                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           44091367                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   83102031                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                24328742                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  9750397                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             44074967                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   16175                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  5884109                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       217647152                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       49344261                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                13803406                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  24663992                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       194683347                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       24813144                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     159                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      25183057                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    50                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined                8017                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            11331                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 54                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          194679493                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.129356                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.668876                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                184491632     94.77%     94.77% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  4350168      2.23%     97.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  1903870      0.98%     97.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   979421      0.50%     98.48% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1406723      0.72%     99.21% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1032165      0.53%     99.74% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   322628      0.17%     99.90% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   179687      0.09%     99.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    13199      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            194679493                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   1588      1.62%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            43619     44.43%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     46.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   103      0.10%     46.15% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   24      0.02%     46.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             7343      7.48%     53.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           45508     46.35%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          509      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     17450548     69.29%     69.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           14      0.00%     69.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          160      0.00%     69.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       875052      3.47%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            2      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       875016      3.47%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       750001      2.98%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       484656      1.92%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       125326      0.50%     81.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      2746744     10.91%     92.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      1875029      7.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      25183057                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.129354                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              98185                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.003899                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               227803643                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               16570710                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       16560487                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 17340198                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 8250614                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         8250145                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   16562401                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     8718332                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         25182686                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      3231337                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      370                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           5231686                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2717848                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     2000349                       # Number of stores executed (Count)
system.cpu3.numRate                          0.129352                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           3854                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1231936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   13885800                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     24805252                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                             14.020319                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                        14.020319                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.071325                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.071325                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  25195679                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 10515924                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    9750114                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   6375121                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   13588383                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   9902897                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 10667968                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       2859891                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      2000520                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125490                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125221                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2718960                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2718316                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              167                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             2234323                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                2234269                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999976                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    152                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            225                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             202                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts           6690                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              138                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    194678545                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.127416                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.854740                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      188065723     96.60%     96.60% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2242399      1.15%     97.76% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         784829      0.40%     98.16% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         933319      0.48%     98.64% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         352895      0.18%     98.82% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         483483      0.25%     99.07% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          50212      0.03%     99.09% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          62509      0.03%     99.13% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1703176      0.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    194678545                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            13885800                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              24805252                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    4859284                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      2859009                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2717286                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   20321601                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     17445608     70.33%     70.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           14      0.00%     70.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          154      0.00%     70.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       875008      3.53%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            2      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     73.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       875000      3.53%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       750000      3.02%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       483993      1.95%     82.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       125265      0.50%     82.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      2375016      9.57%     92.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      1875010      7.56%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     24805252                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1703176                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu03.data      2565282                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          2565282                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu03.data      2565282                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         2565282                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu03.data      2294528                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2294528                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu03.data      2294528                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2294528                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu03.data 285718777431                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 285718777431                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu03.data 285718777431                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 285718777431                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu03.data      4859810                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      4859810                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu03.data      4859810                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      4859810                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu03.data     0.472144                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.472144                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu03.data     0.472144                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.472144                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu03.data 124521.809030                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 124521.809030                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu03.data 124521.809030                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 124521.809030                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     41686057                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       150005                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs    277.897783                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       249767                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           249767                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu03.data      1762973                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1762973                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu03.data      1762973                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1762973                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu03.data       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu03.data       531555                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       531555                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu03.data 119939099431                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total 119939099431                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu03.data 119939099431                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total 119939099431                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu03.data     0.109378                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.109378                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu03.data     0.109378                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.109378                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu03.data 225638.173719                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 225638.173719                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu03.data 225638.173719                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 225638.173719                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                530430                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu03.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu03.data      1439250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1439250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu03.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu03.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu03.data 41121.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 41121.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu03.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu03.data      2913750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      2913750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu03.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu03.data        83250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total        83250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu03.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu03.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu03.data       799463                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         799463                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu03.data      2060107                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      2060107                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu03.data 245899621250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 245899621250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu03.data      2859570                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      2859570                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu03.data     0.720425                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.720425                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu03.data 119362.548280                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 119362.548280                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu03.data      1762973                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      1762973                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu03.data       297134                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       297134                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu03.data  80237153750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  80237153750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu03.data     0.103909                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.103909                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu03.data 270036.931990                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 270036.931990                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu03.data      1765819                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       1765819                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu03.data       234421                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       234421                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu03.data  39819156181                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  39819156181                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu03.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu03.data     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu03.data 169861.728177                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 169861.728177                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu03.data       234421                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       234421                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu03.data  39701945681                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  39701945681                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu03.data     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu03.data 169361.728177                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 169361.728177                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1017.929567                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             3096910                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            531568                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              5.825990                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          307994750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu03.data  1017.929567                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu03.data     0.994072                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.994072                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          10251328                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         10251328                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1479153                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            189263047                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  2782748                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1154383                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   162                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             2234161                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   29                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              24815207                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  194                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           2094148                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      13892082                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2718960                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           2234444                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    192585154                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    382                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.cacheLines                  2092251                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   72                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         194679493                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.127475                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            0.885381                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               189092557     97.13%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 1142089      0.59%     97.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  529144      0.27%     97.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 1495667      0.77%     98.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  154910      0.08%     98.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   94967      0.05%     98.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  102212      0.05%     98.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  121873      0.06%     99.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1946074      1.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           194679493                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.013966                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.071357                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu03.inst      2092170                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          2092170                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu03.inst      2092170                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         2092170                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu03.inst           81                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             81                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu03.inst           81                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            81                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu03.inst      2321250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      2321250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu03.inst      2321250                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      2321250                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu03.inst      2092251                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      2092251                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu03.inst      2092251                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      2092251                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu03.inst     0.000039                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000039                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu03.inst     0.000039                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000039                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu03.inst 28657.407407                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 28657.407407                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu03.inst 28657.407407                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 28657.407407                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrHits::cpu03.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu03.inst           13                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu03.inst           68                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           68                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu03.inst           68                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           68                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu03.inst      1824250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      1824250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu03.inst      1824250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      1824250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu03.inst     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu03.inst     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu03.inst 26827.205882                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 26827.205882                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu03.inst 26827.205882                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 26827.205882                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu03.inst      2092170                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        2092170                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu03.inst           81                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu03.inst      2321250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      2321250                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu03.inst      2092251                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      2092251                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu03.inst     0.000039                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000039                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu03.inst 28657.407407                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 28657.407407                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu03.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu03.inst           68                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           68                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu03.inst      1824250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      1824250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu03.inst     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu03.inst 26827.205882                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 26827.205882                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           61.743799                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             2092238                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                68                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          30768.205882                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          307990750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu03.inst    61.743799                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu03.inst     0.120593                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.120593                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           64                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           4184570                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          4184570                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      162                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    206136                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                20789255                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              24813303                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 2859891                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                2000520                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   54                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     1425                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                20682281                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            76                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 204                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                24810721                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               24810632                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 17617971                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 26424521                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.127441                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.666728                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         55                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                    877                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   245                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                228612                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2859009                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           373.205829                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          430.794999                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                762685     26.68%     26.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               24603      0.86%     27.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               25875      0.91%     28.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39               30066      1.05%     29.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               26537      0.93%     30.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               31431      1.10%     31.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               25224      0.88%     32.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               30779      1.08%     33.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               23521      0.82%     34.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               30794      1.08%     35.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             23295      0.81%     36.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             32911      1.15%     37.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             24604      0.86%     38.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             35701      1.25%     39.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             28952      1.01%     40.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             41357      1.45%     41.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             32278      1.13%     43.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             45489      1.59%     44.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             34504      1.21%     45.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             46243      1.62%     47.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             34103      1.19%     48.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             44244      1.55%     50.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             31240      1.09%     51.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             40321      1.41%     52.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             27541      0.96%     53.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             34916      1.22%     54.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             23283      0.81%     55.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             30825      1.08%     56.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             19754      0.69%     57.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             26777      0.94%     58.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows         1189156     41.59%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            3303                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2859009                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                2859664                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                2000349                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     4763                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     3680                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                2092251                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  23931689500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  23931689500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  23931689500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  48978820750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  23931689500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   162                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1924817                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               27354939                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  3401016                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            161998559                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              24814478                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               250333                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 96321                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  3123                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             161247673                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           44372720                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   83594147                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                24457275                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  9750377                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             44357505                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   15143                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  6209346                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       217787064                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       49624907                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                13885800                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  24805252                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       194675139                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       24574258                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     176                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      24916478                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    64                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined                8954                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            13614                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 71                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          194670240                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.127993                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             0.661845                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                184510150     94.78%     94.78% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  4412302      2.27%     97.05% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  1817664      0.93%     97.98% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   999406      0.51%     98.49% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1398876      0.72%     99.21% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1076726      0.55%     99.77% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   299289      0.15%     99.92% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   150854      0.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     4973      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            194670240                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   1405      1.48%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            44583     46.99%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     48.47% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                    91      0.10%     48.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   27      0.03%     48.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             3840      4.05%     52.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           44926     47.35%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          535      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     17231097     69.16%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           14      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          160      0.00%     69.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       875049      3.51%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            2      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     72.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       875013      3.51%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       750000      3.01%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       464731      1.87%     81.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       125338      0.50%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      2719515     10.91%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      1875024      7.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      24916478                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.127990                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              94872                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.003808                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               227315539                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               16332798                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       16321124                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 17282592                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 8250594                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         8250127                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   16322845                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     8687970                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         24916096                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      3184171                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      381                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           5184522                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2677903                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     2000351                       # Number of stores executed (Count)
system.cpu4.numRate                          0.127988                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           4899                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1240072                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   13745917                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     24565446                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                             14.162397                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                        14.162397                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.070610                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.070610                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  24921689                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 10376423                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    9750094                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   6375108                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   13388585                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   9782982                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 10540986                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       2840077                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      2000605                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125526                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125241                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2679124                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2678425                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              181                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             2214401                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                2214318                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999963                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    167                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            232                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             208                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           29                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts           7778                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              151                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    194669128                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.126191                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     0.850815                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      188104944     96.63%     96.63% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2236692      1.15%     97.78% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         783262      0.40%     98.18% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         927990      0.48%     98.66% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         354494      0.18%     98.84% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         462998      0.24%     99.08% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          50118      0.03%     99.10% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7          44454      0.02%     99.12% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        1704176      0.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    194669128                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            13745917                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              24565446                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    4839306                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      2839027                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2677316                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   20101779                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     17225781     70.12%     70.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           14      0.00%     70.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          154      0.00%     70.12% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       875008      3.56%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            2      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     73.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       875000      3.56%     77.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       750000      3.05%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       464011      1.89%     82.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       125269      0.51%     82.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      2375016      9.67%     92.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1875010      7.63%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     24565446                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      1704176                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu04.data      2504095                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          2504095                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu04.data      2504095                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         2504095                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu04.data      2335763                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2335763                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu04.data      2335763                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2335763                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu04.data 261332035379                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 261332035379                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu04.data 261332035379                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 261332035379                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu04.data      4839858                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      4839858                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu04.data      4839858                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      4839858                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu04.data     0.482610                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.482610                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu04.data     0.482610                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.482610                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu04.data 111882.941625                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 111882.941625                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu04.data 111882.941625                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 111882.941625                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     34760617                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       151436                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs    229.539984                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       249778                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           249778                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu04.data      1804215                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      1804215                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu04.data      1804215                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      1804215                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu04.data       531548                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       531548                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu04.data       531548                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       531548                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu04.data 118775022879                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total 118775022879                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu04.data 118775022879                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total 118775022879                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu04.data     0.109827                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.109827                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu04.data     0.109827                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.109827                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu04.data 223451.170692                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 223451.170692                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu04.data 223451.170692                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 223451.170692                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                530434                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu04.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu04.data      1425500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      1425500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu04.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu04.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu04.data 40728.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 40728.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu04.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu04.data      2901000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      2901000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu04.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu04.data 82885.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 82885.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu04.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu04.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu04.data       738260                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total         738260                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu04.data      2101354                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      2101354                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu04.data 220273450250                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total 220273450250                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu04.data      2839614                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      2839614                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu04.data     0.740014                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.740014                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu04.data 104824.532302                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 104824.532302                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu04.data      1804215                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      1804215                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu04.data       297139                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       297139                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu04.data  77833642250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  77833642250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu04.data     0.104641                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.104641                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu04.data 261943.542416                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 261943.542416                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu04.data      1765835                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       1765835                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu04.data       234409                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       234409                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu04.data  41058585129                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  41058585129                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu04.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu04.data     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu04.data 175157.886980                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 175157.886980                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu04.data       234409                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       234409                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu04.data  40941380629                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  40941380629                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu04.data     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu04.data 174657.886980                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 174657.886980                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1017.931312                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             3035720                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            531574                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              5.710814                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          310028750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu04.data  1017.931312                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu04.data     0.994074                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.994074                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          10211430                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         10211430                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                 1516781                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            189240860                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  2744374                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1168052                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   173                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             2214194                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              24576405                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           2090620                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      13752963                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2679124                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           2214509                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    192579417                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    406                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.cacheLines                  2089041                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   66                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         194670240                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.126257                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            0.881503                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               189154865     97.17%     97.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                 1132758      0.58%     97.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  496746      0.26%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                 1486610      0.76%     98.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  134900      0.07%     98.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   72328      0.04%     98.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  145283      0.07%     98.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  154456      0.08%     99.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1892294      0.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           194670240                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.013762                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.070646                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu04.inst      2088953                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          2088953                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu04.inst      2088953                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         2088953                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu04.inst           88                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             88                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu04.inst           88                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            88                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu04.inst      2606250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      2606250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu04.inst      2606250                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      2606250                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu04.inst      2089041                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      2089041                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu04.inst      2089041                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      2089041                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu04.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu04.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu04.inst 29616.477273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 29616.477273                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu04.inst 29616.477273                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 29616.477273                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu04.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu04.inst           12                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu04.inst           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu04.inst           76                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           76                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu04.inst      2212250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      2212250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu04.inst      2212250                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      2212250                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu04.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu04.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu04.inst 29108.552632                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 29108.552632                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu04.inst 29108.552632                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 29108.552632                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu04.inst      2088953                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        2088953                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu04.inst           88                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           88                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu04.inst      2606250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      2606250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu04.inst      2089041                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      2089041                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu04.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu04.inst 29616.477273                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 29616.477273                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu04.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu04.inst           76                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           76                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu04.inst      2212250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      2212250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu04.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu04.inst 29108.552632                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 29108.552632                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           68.255136                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             2089029                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                76                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          27487.223684                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          310024750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu04.inst    68.255136                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu04.inst     0.133311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.133311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           71                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           71                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.138672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           4178158                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          4178158                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      173                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                     75985                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                17749546                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              24574434                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 2840077                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                2000605                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   60                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      332                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                17658453                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect            80                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 229                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                24571349                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               24571251                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 17456460                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 26207350                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.126217                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.666090                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         61                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1045                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   326                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                220771                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           2839027                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           335.253174                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          407.255593                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                710173     25.01%     25.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               32992      1.16%     26.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29               33516      1.18%     27.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39               45512      1.60%     28.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               33978      1.20%     30.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               46237      1.63%     31.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               30639      1.08%     32.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               42428      1.49%     34.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               28096      0.99%     35.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               41282      1.45%     36.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             30257      1.07%     37.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             45932      1.62%     39.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             32725      1.15%     40.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             49428      1.74%     42.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             36585      1.29%     43.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             52910      1.86%     45.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             41103      1.45%     46.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             57928      2.04%     49.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             41702      1.47%     50.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             57375      2.02%     52.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             38538      1.36%     53.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             51749      1.82%     55.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229             30816      1.09%     56.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239             41849      1.47%     58.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249             25205      0.89%     59.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             35136      1.24%     60.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             20907      0.74%     61.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             30367      1.07%     62.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             17188      0.61%     62.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             26107      0.92%     63.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows         1030367     36.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            3200                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             2839027                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                2839716                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                2000351                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     4761                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                2089041                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  23931707500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  23931707500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  23931707500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  48978802750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  23931707500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   173                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1967015                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               24130773                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  3376120                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            165196159                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              24575654                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               250288                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                 60351                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  2596                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents             164496017                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           43894462                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   82757637                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                24238733                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  9750363                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             43877884                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   16506                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  6213504                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       217537955                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       49147635                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                13745917                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  24565446                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       194666471                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       24227725                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      24573637                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    82                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined                8956                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            13830                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 70                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          194661589                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.126238                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             0.651879                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                184542344     94.80%     94.80% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  4379020      2.25%     97.05% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  1866694      0.96%     98.01% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  1010905      0.52%     98.53% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1394248      0.72%     99.25% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1081703      0.56%     99.80% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   268475      0.14%     99.94% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   113443      0.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     4757      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            194661589                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   1492      1.56%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            44774     46.93%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     48.49% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                    89      0.09%     48.59% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   20      0.02%     48.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             3909      4.10%     52.71% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           45122     47.29%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          533      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     16913471     68.83%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           14      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          160      0.00%     68.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       875039      3.56%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            2      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     72.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       875006      3.56%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       750001      3.05%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       435851      1.77%     80.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       125336      0.51%     81.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      2723206     11.08%     92.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      1875018      7.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      24573637                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.126235                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              95406                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.003882                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               226613963                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               15986353                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       15974635                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 17290387                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 8250506                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         8250100                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   15976414                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     8692096                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         24573298                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      3158987                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      338                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           5159331                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2620144                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     2000344                       # Number of stores executed (Count)
system.cpu5.numRate                          0.126233                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                           4882                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1248776                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   13543771                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     24218910                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                             14.373137                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                        14.373137                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.069574                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.069574                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  24611368                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 10174306                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    9750072                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   6375085                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   13099794                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   9609700                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 10400310                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       2811164                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      2000575                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125521                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125242                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2621394                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2620700                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              177                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             2185536                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                2185453                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999962                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    164                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            233                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             210                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts           7603                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              147                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    194660502                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.124416                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     0.844879                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      188159261     96.66%     96.66% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2235430      1.15%     97.81% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         781624      0.40%     98.21% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         922782      0.47%     98.68% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         354508      0.18%     98.87% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         433777      0.22%     99.09% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          51272      0.03%     99.12% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7          17447      0.01%     99.12% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1704401      0.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    194660502                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            13543771                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              24218910                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    4810428                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      2810149                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2619560                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   19784121                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     16908123     69.81%     69.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           14      0.00%     69.81% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          154      0.00%     69.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       875008      3.61%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            2      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       875000      3.61%     77.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.04% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       750000      3.10%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       435133      1.80%     81.93% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       125269      0.52%     82.45% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      2375016      9.81%     92.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1875010      7.74%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     24218910                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1704401                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu05.data      2493702                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          2493702                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu05.data      2493702                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         2493702                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu05.data      2317275                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        2317275                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu05.data      2317275                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       2317275                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu05.data 276645358635                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 276645358635                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu05.data 276645358635                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 276645358635                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu05.data      4810977                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      4810977                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu05.data      4810977                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      4810977                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu05.data     0.481664                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.481664                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu05.data     0.481664                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.481664                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu05.data 119383.913707                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 119383.913707                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu05.data 119383.913707                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 119383.913707                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     38889009                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       150285                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs    258.768400                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       249785                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           249785                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu05.data      1785729                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      1785729                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu05.data      1785729                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      1785729                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu05.data       531546                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       531546                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu05.data       531546                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       531546                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu05.data 119615114885                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total 119615114885                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu05.data 119615114885                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total 119615114885                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu05.data     0.110486                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.110486                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu05.data     0.110486                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.110486                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu05.data 225032.480510                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 225032.480510                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu05.data 225032.480510                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 225032.480510                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                530432                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu05.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu05.data      1209750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1209750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu05.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu05.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu05.data 34564.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 34564.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu05.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu05.data      2469500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      2469500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu05.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu05.data 70557.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 70557.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu05.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu05.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu05.data       727867                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total         727867                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu05.data      2082866                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      2082866                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu05.data 236166170000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total 236166170000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu05.data      2810733                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      2810733                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu05.data     0.741040                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.741040                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu05.data 113385.196167                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 113385.196167                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu05.data      1785729                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      1785729                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu05.data       297137                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       297137                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu05.data  79253130750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  79253130750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu05.data     0.105715                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.105715                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu05.data 266722.524458                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 266722.524458                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu05.data      1765835                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       1765835                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu05.data       234409                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       234409                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu05.data  40479188635                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  40479188635                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu05.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu05.data     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu05.data 172686.153838                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 172686.153838                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu05.data       234409                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       234409                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu05.data  40361984135                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  40361984135                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu05.data     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu05.data 172186.153838                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 172186.153838                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1017.936193                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             3025328                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            531572                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              5.691285                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          312204750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu05.data  1017.936193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu05.data     0.994078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.994078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          10153666                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         10153666                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                 1522654                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            189289687                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  2602022                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1247054                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   172                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             2185336                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              24229849                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           2086904                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      13550816                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2621394                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           2185640                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    192574483                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.cacheLines                  2085347                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   68                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         194661589                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.124482                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            0.872434                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               189174333     97.18%     97.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                 1109350      0.57%     97.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  543947      0.28%     98.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                 1475669      0.76%     98.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  145972      0.07%     98.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   98910      0.05%     98.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  109540      0.06%     98.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  158928      0.08%     99.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1844940      0.95%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           194661589                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.013466                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.069610                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu05.inst      2085261                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          2085261                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu05.inst      2085261                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         2085261                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu05.inst           86                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             86                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu05.inst           86                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            86                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu05.inst      2303750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      2303750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu05.inst      2303750                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      2303750                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu05.inst      2085347                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      2085347                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu05.inst      2085347                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      2085347                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu05.inst     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu05.inst     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu05.inst 26787.790698                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 26787.790698                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu05.inst 26787.790698                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 26787.790698                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu05.inst           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu05.inst           11                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           11                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu05.inst           75                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           75                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu05.inst           75                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           75                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu05.inst      2024250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      2024250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu05.inst      2024250                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      2024250                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu05.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu05.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu05.inst        26990                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total        26990                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu05.inst        26990                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total        26990                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu05.inst      2085261                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        2085261                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu05.inst           86                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           86                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu05.inst      2303750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      2303750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu05.inst      2085347                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      2085347                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu05.inst     0.000041                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000041                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu05.inst 26787.790698                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 26787.790698                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu05.inst           11                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           11                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu05.inst           75                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           75                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu05.inst      2024250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      2024250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu05.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu05.inst        26990                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total        26990                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           67.353770                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             2085336                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                75                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          27804.480000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          312200750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu05.inst    67.353770                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu05.inst     0.131550                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.131550                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           70                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           70                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.136719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           4170769                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          4170769                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      172                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    120097                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                19770846                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              24227900                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 2811164                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                2000575                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     1021                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                19670123                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect            84                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          141                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 225                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                24224834                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               24224735                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 17187554                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 25773154                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.124442                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.666878                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         55                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1010                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   296                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                226038                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           2810149                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           363.005301                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          420.389301                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                697337     24.81%     24.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               27883      0.99%     25.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               26770      0.95%     26.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39               36779      1.31%     28.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               26219      0.93%     29.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               36255      1.29%     30.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               24400      0.87%     31.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               34596      1.23%     32.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               23961      0.85%     33.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               35070      1.25%     34.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             25155      0.90%     35.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             37783      1.34%     36.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             27857      0.99%     37.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             40204      1.43%     39.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             31272      1.11%     40.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             44302      1.58%     41.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             35591      1.27%     43.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             49183      1.75%     44.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             36687      1.31%     46.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             49484      1.76%     47.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             33969      1.21%     49.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             46526      1.66%     50.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229             30988      1.10%     51.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239             42412      1.51%     53.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249             27421      0.98%     54.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             37804      1.35%     55.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             24258      0.86%     56.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             33807      1.20%     57.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             20801      0.74%     58.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             29717      1.06%     59.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows         1135658     40.41%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            3214                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             2810149                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                2810828                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                2000344                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     4764                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     3680                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                2085347                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  23931698500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  23931698500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  23931698500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  48978811750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  23931698500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   172                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1967557                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               26201513                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3264865                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles            163227482                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              24229089                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               250545                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                 65301                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  3014                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents             162447847                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           43201407                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   81544608                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                23920903                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  9750309                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             43184812                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   16523                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  6497138                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       217182341                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       48454187                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                13543771                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  24218910                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       194658659                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       24444272                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     178                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      24770771                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    79                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined                9110                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            13749                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 73                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          194653778                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.127256                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             0.659170                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                184559752     94.81%     94.81% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  4336013      2.23%     97.04% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  1858096      0.95%     98.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   970467      0.50%     98.50% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1448468      0.74%     99.24% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1031438      0.53%     99.77% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   299518      0.15%     99.92% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   141213      0.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                     8813      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            194653778                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   1399      1.47%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      1.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            44948     47.26%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     48.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                    90      0.09%     48.82% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   26      0.03%     48.85% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             3547      3.73%     52.58% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           45100     47.42%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          536      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     17111938     69.08%     69.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           14      0.00%     69.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          160      0.00%     69.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       875040      3.53%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            2      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       875008      3.53%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       750001      3.03%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       453911      1.83%     81.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       125340      0.51%     81.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      2703801     10.92%     92.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      1875020      7.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      24770771                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.127252                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              95110                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.003840                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               227039131                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               16203050                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       16191129                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 17251377                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 8250514                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         8250108                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   16192859                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     8672486                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         24770384                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      3157635                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      386                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           5157983                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2656230                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     2000348                       # Number of stores executed (Count)
system.cpu6.numRate                          0.127250                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           4881                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1256600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   13670002                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     24435306                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                             14.239841                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                        14.239841                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.070226                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.070226                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  24771073                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 10300627                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    9750079                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   6375092                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   13280184                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   9717929                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 10471123                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       2829234                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      2000578                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125532                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125237                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2657489                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2656781                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              182                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             2203581                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                2203498                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999962                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    169                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            233                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             210                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts           7935                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              152                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    194652647                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.125533                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     0.849105                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      188128684     96.65%     96.65% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2222030      1.14%     97.79% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         777964      0.40%     98.19% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         923574      0.47%     98.66% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         356110      0.18%     98.85% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         452035      0.23%     99.08% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          49568      0.03%     99.10% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7          36853      0.02%     99.12% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1705829      0.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    194652647                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            13670002                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              24435306                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    4828461                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      2828182                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2655626                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   19982484                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     17106486     70.01%     70.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           14      0.00%     70.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          154      0.00%     70.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       875008      3.58%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            2      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     73.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       875000      3.58%     77.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       750000      3.07%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.24% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       453166      1.85%     82.09% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       125269      0.51%     82.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      2375016      9.72%     92.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      1875010      7.67%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     24435306                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1705829                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu06.data      2490141                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          2490141                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu06.data      2490141                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         2490141                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu06.data      2338883                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2338883                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu06.data      2338883                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2338883                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu06.data 275304733392                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 275304733392                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu06.data 275304733392                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 275304733392                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu06.data      4829024                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      4829024                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu06.data      4829024                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      4829024                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu06.data     0.484339                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.484339                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu06.data     0.484339                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.484339                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu06.data 117707.783327                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 117707.783327                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu06.data 117707.783327                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 117707.783327                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     39065306                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       153725                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs    254.124612                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       249777                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           249777                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu06.data      1807338                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      1807338                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu06.data      1807338                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      1807338                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu06.data       531545                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       531545                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu06.data       531545                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       531545                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu06.data 119799334642                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total 119799334642                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu06.data 119799334642                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total 119799334642                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu06.data     0.110073                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.110073                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu06.data     0.110073                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.110073                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu06.data 225379.478016                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 225379.478016                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu06.data 225379.478016                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 225379.478016                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                530432                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu06.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu06.data      1252000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1252000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu06.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu06.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu06.data 35771.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 35771.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu06.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu06.data      2554000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      2554000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu06.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu06.data 72971.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 72971.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu06.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu06.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu06.data       724306                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total         724306                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu06.data      2104474                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      2104474                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu06.data 234465791000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total 234465791000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu06.data      2828780                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      2828780                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu06.data     0.743951                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.743951                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu06.data 111413.013893                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 111413.013893                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu06.data      1807338                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      1807338                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu06.data       297136                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       297136                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu06.data  79077596750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  79077596750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu06.data     0.105040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.105040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu06.data 266132.669047                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 266132.669047                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu06.data      1765835                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       1765835                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu06.data       234409                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       234409                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu06.data  40838942392                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  40838942392                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu06.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu06.data     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu06.data 174220.880563                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 174220.880563                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu06.data       234409                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       234409                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu06.data  40721737892                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  40721737892                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu06.data     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu06.data 173720.880563                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 173720.880563                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1017.934765                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             3021760                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            531571                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              5.684584                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          314160750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu06.data  1017.934765                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu06.data     0.994077                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.994077                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          10189759                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         10189759                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                 1509590                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            189253277                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2690135                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1200601                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   175                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             2203370                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              24446427                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           2083846                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      13677192                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2657489                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           2203690                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    192569727                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    410                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.cacheLines                  2082266                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   64                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         194653778                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.125601                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            0.876629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               189133201     97.16%     97.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                 1103676      0.57%     97.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  545328      0.28%     98.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                 1479867      0.76%     98.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  166389      0.09%     98.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   93237      0.05%     98.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                  106421      0.05%     98.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  160812      0.08%     99.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1864847      0.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           194653778                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.013652                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.070262                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu06.inst      2082179                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          2082179                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu06.inst      2082179                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         2082179                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu06.inst           87                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             87                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu06.inst           87                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            87                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu06.inst      2397250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      2397250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu06.inst      2397250                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      2397250                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu06.inst      2082266                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      2082266                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu06.inst      2082266                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      2082266                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu06.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu06.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu06.inst 27554.597701                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 27554.597701                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu06.inst 27554.597701                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 27554.597701                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu06.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu06.inst           12                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu06.inst           75                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           75                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu06.inst           75                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           75                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu06.inst      2011750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      2011750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu06.inst      2011750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      2011750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu06.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu06.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu06.inst 26823.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 26823.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu06.inst 26823.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 26823.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu06.inst      2082179                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        2082179                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu06.inst           87                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           87                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu06.inst      2397250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      2397250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu06.inst      2082266                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      2082266                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu06.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu06.inst 27554.597701                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 27554.597701                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu06.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu06.inst           75                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           75                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu06.inst      2011750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      2011750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu06.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu06.inst 26823.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 26823.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           67.081726                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             2082254                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                75                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          27763.386667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          314156750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu06.inst    67.081726                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu06.inst     0.131019                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.131019                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           70                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           70                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.136719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           4164607                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          4164607                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      175                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                     94648                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                18641456                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              24444450                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 2829234                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                2000578                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   60                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      662                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                18548480                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect            82                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          150                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 232                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                24441347                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               24441237                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 17345705                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 26046680                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.125559                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.665947                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         61                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1047                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   299                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                217005                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           2828182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           357.363921                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          420.101587                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                700043     24.75%     24.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               22992      0.81%     25.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29               24038      0.85%     26.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39               34836      1.23%     27.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               26073      0.92%     28.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               37567      1.33%     29.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               26525      0.94%     30.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               38421      1.36%     32.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               28205      1.00%     33.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               41123      1.45%     34.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             29303      1.04%     35.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             44302      1.57%     37.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             30828      1.09%     38.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             46927      1.66%     40.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             33450      1.18%     41.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             49862      1.76%     42.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             34421      1.22%     44.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             51190      1.81%     45.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             33759      1.19%     47.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             50640      1.79%     48.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             31625      1.12%     50.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             46944      1.66%     51.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229             30011      1.06%     52.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             44809      1.58%     54.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             28162      1.00%     55.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             41147      1.45%     56.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             26441      0.93%     57.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             38376      1.36%     59.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             24050      0.85%     59.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             33399      1.18%     61.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows         1098713     38.85%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            3315                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             2828182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                2828881                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                2000348                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     4764                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     3683                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                2082266                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  23931695500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  23931695500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  23931695500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  48978814750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  23931695500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   175                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1950508                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               25041831                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3330346                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles            164330918                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              24445637                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               250475                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                 62420                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  2389                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents             163584621                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           43634340                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   82302338                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                24119469                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  9750323                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             43617604                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   16664                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  6304574                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       217389825                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       48887687                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                13670002                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  24435306                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       194650023                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       24600296                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     177                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      24966868                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    71                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined                8978                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            14009                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 72                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          194645096                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.128269                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             0.662920                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                184470367     94.77%     94.77% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  4403383      2.26%     97.03% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  1830510      0.94%     97.98% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  1015699      0.52%     98.50% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1412142      0.73%     99.22% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  1056544      0.54%     99.77% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   283634      0.15%     99.91% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   160260      0.08%     99.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    12557      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            194645096                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   1381      1.45%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      1.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            43135     45.20%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     46.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                    95      0.10%     46.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   28      0.03%     46.78% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             6363      6.67%     53.45% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           44422     46.55%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          535      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     17254912     69.11%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           14      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          160      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       875056      3.50%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            2      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       875017      3.50%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       750000      3.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       466915      1.87%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       125339      0.50%     81.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      2743891     10.99%     92.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      1875027      7.51%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      24966868                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.128265                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              95424                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.003822                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               227342389                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               16358849                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       16347106                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 17331938                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 8250606                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         8250141                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   16348828                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     8712929                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         24966505                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      3210735                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      363                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           5211091                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2682231                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     2000356                       # Number of stores executed (Count)
system.cpu7.numRate                          0.128264                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                           4927                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1265448                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   13761044                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     24591378                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                             14.145004                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                        14.145004                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.070696                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.070696                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  24994253                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 10391588                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    9750104                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   6375117                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   13410219                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   9795948                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 10576231                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       2842246                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      2000595                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125529                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125237                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2683489                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2682788                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              181                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             2216594                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                2216511                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999963                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    167                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            232                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             208                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           29                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts           7632                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              151                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    194643993                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.126340                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     0.850784                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      188058035     96.62%     96.62% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2254792      1.16%     97.77% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         786019      0.40%     98.18% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         926353      0.48%     98.65% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         352638      0.18%     98.84% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         465483      0.24%     99.07% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          53042      0.03%     99.10% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7          51778      0.03%     99.13% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1695853      0.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    194643993                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            13761044                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              24591378                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    4841467                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      2841188                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2681638                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   20125550                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     17249552     70.14%     70.15% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           14      0.00%     70.15% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          154      0.00%     70.15% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       875008      3.56%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            2      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     73.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       875000      3.56%     77.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       750000      3.05%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       466172      1.90%     82.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       125269      0.51%     82.72% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      2375016      9.66%     92.38% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      1875010      7.62%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     24591378                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1695853                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu07.data      2591357                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          2591357                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu07.data      2591357                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         2591357                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu07.data      2250684                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2250684                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu07.data      2250684                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2250684                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu07.data 275719009971                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 275719009971                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu07.data 275719009971                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 275719009971                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu07.data      4842041                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      4842041                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu07.data      4842041                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      4842041                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu07.data     0.464821                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.464821                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu07.data     0.464821                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.464821                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu07.data 122504.540829                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 122504.540829                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu07.data 122504.540829                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 122504.540829                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     42008625                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       145703                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs    288.316816                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       249782                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           249782                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu07.data      1719137                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      1719137                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu07.data      1719137                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      1719137                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu07.data       531547                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       531547                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu07.data       531547                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       531547                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu07.data 118026521471                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total 118026521471                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu07.data 118026521471                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total 118026521471                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu07.data     0.109777                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.109777                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu07.data     0.109777                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.109777                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu07.data 222043.434487                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 222043.434487                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu07.data 222043.434487                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 222043.434487                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                530435                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu07.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu07.data      1369000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1369000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu07.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu07.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu07.data 39114.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 39114.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu07.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu07.data      2784250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      2784250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu07.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu07.data        79550                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total        79550                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu07.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu07.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu07.data       825522                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total         825522                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu07.data      2016275                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      2016275                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu07.data 236638737750                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total 236638737750                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu07.data      2841797                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      2841797                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu07.data     0.709507                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.709507                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu07.data 117364.316747                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 117364.316747                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu07.data      1719137                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      1719137                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu07.data       297138                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       297138                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu07.data  79063453750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  79063453750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu07.data     0.104560                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.104560                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu07.data 266083.280328                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 266083.280328                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu07.data      1765835                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       1765835                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu07.data       234409                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       234409                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu07.data  39080272221                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  39080272221                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu07.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu07.data     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu07.data 166718.309540                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 166718.309540                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu07.data       234409                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       234409                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu07.data  38963067721                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  38963067721                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu07.data     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu07.data 166218.309540                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 166218.309540                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1017.937531                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             3122983                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            531573                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              5.874984                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          316372750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu07.data  1017.937531                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu07.data     0.994080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.994080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          10215795                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         10215795                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 1494632                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            189254044                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2695337                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1200906                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   177                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             2216382                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              24602438                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           2080574                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      13768234                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2683489                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           2216702                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    192564315                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    414                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.cacheLines                  2079022                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   65                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         194645096                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.126408                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            0.881867                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               189119949     97.16%     97.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                 1135485      0.58%     97.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  504396      0.26%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                 1473710      0.76%     98.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  155176      0.08%     98.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   65069      0.03%     98.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  135821      0.07%     98.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  165551      0.09%     99.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1889939      0.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           194645096                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.013786                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.070733                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu07.inst      2078934                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          2078934                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu07.inst      2078934                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         2078934                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu07.inst           88                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             88                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu07.inst           88                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            88                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu07.inst      2427250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      2427250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu07.inst      2427250                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      2427250                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu07.inst      2079022                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      2079022                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu07.inst      2079022                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      2079022                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu07.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu07.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu07.inst 27582.386364                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 27582.386364                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu07.inst 27582.386364                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 27582.386364                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu07.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu07.inst           12                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu07.inst           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           76                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu07.inst           76                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           76                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu07.inst      2034250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      2034250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu07.inst      2034250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      2034250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu07.inst     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000037                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu07.inst     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000037                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu07.inst 26766.447368                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 26766.447368                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu07.inst 26766.447368                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 26766.447368                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu07.inst      2078934                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        2078934                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu07.inst           88                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           88                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu07.inst      2427250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      2427250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu07.inst      2079022                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      2079022                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu07.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu07.inst 27582.386364                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 27582.386364                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu07.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu07.inst           76                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           76                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu07.inst      2034250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      2034250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu07.inst     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000037                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu07.inst 26766.447368                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 26766.447368                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           67.945164                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             2079010                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                76                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          27355.394737                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          316368750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu07.inst    67.945164                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu07.inst     0.132705                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.132705                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           71                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           71                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.138672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           4158120                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          4158120                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      177                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    143411                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                23398289                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              24600473                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   5                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 2842246                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                2000595                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   60                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      987                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                23289183                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect            84                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          145                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 229                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                24597351                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               24597247                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 17445961                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 26141355                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.126367                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.667370                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         61                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1046                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   316                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                230362                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           2841188                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           363.046138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          429.276721                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                784325     27.61%     27.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               28819      1.01%     28.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29               26379      0.93%     29.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39               34105      1.20%     30.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               25728      0.91%     31.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               34383      1.21%     32.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               24667      0.87%     33.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               33527      1.18%     34.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               24207      0.85%     35.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               34381      1.21%     36.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             25278      0.89%     37.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             38099      1.34%     39.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             27821      0.98%     40.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             41367      1.46%     41.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             30341      1.07%     42.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             44675      1.57%     44.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             32896      1.16%     45.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             46908      1.65%     47.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             32595      1.15%     48.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             45965      1.62%     49.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             29308      1.03%     50.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             41779      1.47%     52.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229             26669      0.94%     53.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239             37780      1.33%     54.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249             23972      0.84%     55.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             33868      1.19%     56.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             21384      0.75%     57.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             29482      1.04%     58.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             18963      0.67%     59.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             26783      0.94%     60.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows         1134734     39.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            3174                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             2841188                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                2841899                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                2000356                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     4761                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                2079022                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  23931642500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  23931642500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  23931642500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  48978867750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  23931642500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   177                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1959760                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               29875704                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3334783                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles            159474672                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              24601666                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               250529                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                 99416                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  1643                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents             158726498                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           43946494                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   82848669                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                24262545                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  9750361                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             43929748                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   16521                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  6452679                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       217546877                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       49199312                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                13761044                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  24591378                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                       194641711                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       24695321                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                     169                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      25034305                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                    57                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined                8738                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined            13338                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 64                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples          194636831                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.128621                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             0.663689                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                184470467     94.78%     94.78% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                  4345918      2.23%     97.01% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  1887200      0.97%     97.98% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   982111      0.50%     98.48% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                  1383835      0.71%     99.19% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                  1137762      0.58%     99.78% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   268275      0.14%     99.92% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                   156250      0.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                     5013      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total            194636831                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   1488      1.59%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      1.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd            44786     47.91%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     49.50% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                    93      0.10%     49.60% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                   21      0.02%     49.63% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             4009      4.29%     53.91% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           43080     46.09%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass          527      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     17342188     69.27%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           14      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv          160      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       875055      3.50%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu            2      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     72.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd       875015      3.50%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult       750001      3.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       474814      1.90%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite       125333      0.50%     81.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead      2716166     10.85%     92.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite      1875030      7.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      25034305                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.128617                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              93477                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.003734                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads               227524527                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               16453626                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses       16442291                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 17274447                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                 8250606                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses         8250146                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                   16444094                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                     8683161                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                         25033951                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                      3190917                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                      353                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                           5191271                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                       2698095                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                     2000354                       # Number of stores executed (Count)
system.cpu8.numRate                          0.128616                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                             29                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                           4880                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                     1273560                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.committedInsts                   13816659                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                     24686718                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                             14.087466                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                        14.087466                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.070985                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.070985                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                  25025998                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                 10447095                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                    9750110                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                   6375121                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                   13489549                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                   9843579                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                 10588149                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads       2850116                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores      2000559                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads       125528                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores       125234                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                2699344                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted          2698663                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect              174                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups             2224530                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBHits                2224449                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.999964                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                    161                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups            231                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             208                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts           7383                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts              144                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples    194635767                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.126835                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     0.853125                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0      188057343     96.62%     96.62% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        2229744      1.15%     97.77% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         784953      0.40%     98.17% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         924802      0.48%     98.64% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         354113      0.18%     98.83% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         473046      0.24%     99.07% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6          50507      0.03%     99.10% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7          62134      0.03%     99.13% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8        1699125      0.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total    194635767                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted            13816659                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted              24686718                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                    4849412                       # Number of memory references committed (Count)
system.cpu8.commit.loads                      2849133                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                   2697528                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                   20212945                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     17336947     70.23%     70.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           14      0.00%     70.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv          154      0.00%     70.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       875008      3.54%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu            2      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     73.77% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd       875000      3.54%     77.32% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.32% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult       750000      3.04%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.36% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       474117      1.92%     82.28% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       125269      0.51%     82.78% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      2375016      9.62%     92.40% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite      1875010      7.60%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     24686718                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples      1699125                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.dcache.demandHits::cpu08.data      2538192                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total          2538192                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu08.data      2538192                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total         2538192                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu08.data      2311768                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total        2311768                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu08.data      2311768                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total       2311768                       # number of overall misses (Count)
system.cpu8.dcache.demandMissLatency::cpu08.data 263394813698                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.demandMissLatency::total 263394813698                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::cpu08.data 263394813698                       # number of overall miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::total 263394813698                       # number of overall miss ticks (Tick)
system.cpu8.dcache.demandAccesses::cpu08.data      4849960                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total      4849960                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu08.data      4849960                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total      4849960                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu08.data     0.476657                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.476657                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu08.data     0.476657                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.476657                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMissLatency::cpu08.data 113936.525507                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.demandAvgMissLatency::total 113936.525507                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::cpu08.data 113936.525507                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::total 113936.525507                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.blockedCycles::no_mshrs     37460351                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs       149717                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs    250.207732                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks       249777                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total           249777                       # number of writebacks (Count)
system.cpu8.dcache.demandMshrHits::cpu08.data      1780223                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.demandMshrHits::total      1780223                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::cpu08.data      1780223                       # number of overall MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::total      1780223                       # number of overall MSHR hits (Count)
system.cpu8.dcache.demandMshrMisses::cpu08.data       531545                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.demandMshrMisses::total       531545                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::cpu08.data       531545                       # number of overall MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::total       531545                       # number of overall MSHR misses (Count)
system.cpu8.dcache.demandMshrMissLatency::cpu08.data 118416972448                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissLatency::total 118416972448                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::cpu08.data 118416972448                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::total 118416972448                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissRate::cpu08.data     0.109598                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.demandMshrMissRate::total     0.109598                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::cpu08.data     0.109598                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::total     0.109598                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMshrMissLatency::cpu08.data 222778.828600                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.demandAvgMshrMissLatency::total 222778.828600                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::cpu08.data 222778.828600                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::total 222778.828600                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.replacements                530434                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu08.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.missLatency::cpu08.data      1348500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.missLatency::total      1348500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu08.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu08.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::cpu08.data 38528.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::total 38528.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::cpu08.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::cpu08.data      2743250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::total      2743250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::cpu08.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu08.data 78378.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::total 78378.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu08.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu08.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu08.data       772357                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total         772357                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu08.data      2077359                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total      2077359                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.missLatency::cpu08.data 222759073250                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.missLatency::total 222759073250                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.accesses::cpu08.data      2849716                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total      2849716                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu08.data     0.728971                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.728971                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMissLatency::cpu08.data 107231.861826                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMissLatency::total 107231.861826                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.mshrHits::cpu08.data      1780223                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrHits::total      1780223                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrMisses::cpu08.data       297136                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMisses::total       297136                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMissLatency::cpu08.data  77898436500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissLatency::total  77898436500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissRate::cpu08.data     0.104269                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.mshrMissRate::total     0.104269                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMshrMissLatency::cpu08.data 262164.249704                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMshrMissLatency::total 262164.249704                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.hits::cpu08.data      1765835                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total       1765835                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu08.data       234409                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total       234409                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.missLatency::cpu08.data  40635740448                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.missLatency::total  40635740448                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.accesses::cpu08.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu08.data     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMissLatency::cpu08.data 173354.011356                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMissLatency::total 173354.011356                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.mshrMisses::cpu08.data       234409                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMisses::total       234409                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMissLatency::cpu08.data  40518535948                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissLatency::total  40518535948                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissRate::cpu08.data     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.mshrMissRate::total     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMshrMissLatency::cpu08.data 172854.011356                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMshrMissLatency::total 172854.011356                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse         1017.936079                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs             3069813                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs            531571                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs              5.774982                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick          318400750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu08.data  1017.936079                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu08.data     0.994078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.994078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses          10231631                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses         10231631                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.decode.idleCycles                 1513443                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles            189195335                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                  2702526                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles              1225356                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                   171                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             2224320                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              24697425                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.fetch.icacheStallCycles           2077062                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                      13823632                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                    2699344                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches           2224633                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                    192559568                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                    402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.cacheLines                  2075508                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                   66                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples         194636831                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.126901                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            0.882243                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0               189074759     97.14%     97.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                 1114850      0.57%     97.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  547579      0.28%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                 1474204      0.76%     98.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  179157      0.09%     98.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                   87521      0.04%     98.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                  101260      0.05%     98.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                  154832      0.08%     99.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                 1902669      0.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total           194636831                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.013868                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.071021                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.icache.demandHits::cpu08.inst      2075422                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total          2075422                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu08.inst      2075422                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total         2075422                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu08.inst           86                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total             86                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu08.inst           86                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total            86                       # number of overall misses (Count)
system.cpu8.icache.demandMissLatency::cpu08.inst      2295750                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.demandMissLatency::total      2295750                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.overallMissLatency::cpu08.inst      2295750                       # number of overall miss ticks (Tick)
system.cpu8.icache.overallMissLatency::total      2295750                       # number of overall miss ticks (Tick)
system.cpu8.icache.demandAccesses::cpu08.inst      2075508                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total      2075508                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu08.inst      2075508                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total      2075508                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu08.inst     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu08.inst     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.demandAvgMissLatency::cpu08.inst 26694.767442                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.demandAvgMissLatency::total 26694.767442                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::cpu08.inst 26694.767442                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::total 26694.767442                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.demandMshrHits::cpu08.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.overallMshrHits::cpu08.inst           12                       # number of overall MSHR hits (Count)
system.cpu8.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu8.icache.demandMshrMisses::cpu08.inst           74                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.demandMshrMisses::total           74                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::cpu08.inst           74                       # number of overall MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::total           74                       # number of overall MSHR misses (Count)
system.cpu8.icache.demandMshrMissLatency::cpu08.inst      1942750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissLatency::total      1942750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::cpu08.inst      1942750                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::total      1942750                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissRate::cpu08.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::cpu08.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.demandAvgMshrMissLatency::cpu08.inst 26253.378378                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.demandAvgMshrMissLatency::total 26253.378378                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::cpu08.inst 26253.378378                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::total 26253.378378                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.replacements                     0                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu08.inst      2075422                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total        2075422                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu08.inst           86                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total           86                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.missLatency::cpu08.inst      2295750                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.missLatency::total      2295750                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.accesses::cpu08.inst      2075508                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total      2075508                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu08.inst     0.000041                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000041                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMissLatency::cpu08.inst 26694.767442                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMissLatency::total 26694.767442                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.mshrHits::cpu08.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrMisses::cpu08.inst           74                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMisses::total           74                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMissLatency::cpu08.inst      1942750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissLatency::total      1942750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissRate::cpu08.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMshrMissLatency::cpu08.inst 26253.378378                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMshrMissLatency::total 26253.378378                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse           65.803789                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs             2075496                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs                74                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs          28047.243243                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick          318396750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu08.inst    65.803789                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu08.inst     0.128523                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.128523                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024           69                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::4           69                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.134766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses           4151090                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses          4151090                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                      171                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                     71583                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                19274971                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              24695490                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                  20                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 2850116                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                2000559                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   57                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                      320                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                19180985                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect            79                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                 214                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                24692534                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               24692437                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 17552571                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 26310286                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.126861                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.667137                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.lsq0.forwLoads                         56                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                    978                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                   280                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                219475                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           2849133                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean           338.425292                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          414.892112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9                743800     26.11%     26.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19               32446      1.14%     27.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29               34030      1.19%     28.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39               46496      1.63%     30.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49               34043      1.19%     31.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59               47177      1.66%     32.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69               29995      1.05%     33.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79               41762      1.47%     35.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89               29183      1.02%     36.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99               42257      1.48%     37.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109             31761      1.11%     39.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119             47922      1.68%     40.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129             35107      1.23%     41.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139             51098      1.79%     43.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149             39282      1.38%     45.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159             54116      1.90%     47.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169             41479      1.46%     48.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179             56382      1.98%     50.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189             39217      1.38%     51.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199             52344      1.84%     53.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209             33081      1.16%     54.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219             44193      1.55%     56.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229             26402      0.93%     57.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239             36913      1.30%     58.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249             21324      0.75%     59.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259             30565      1.07%     60.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269             18275      0.64%     61.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279             27389      0.96%     62.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289             15670      0.55%     62.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299             23972      0.84%     63.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows         1041452     36.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            3164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             2849133                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                2849811                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                2000354                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     4770                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                2075508                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean  23931692500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value  23931692500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value  23931692500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  48978817750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED  23931692500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                   171                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                 1953188                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles               25620295                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  3357566                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles            163705611                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              24696672                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents               250132                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                 49997                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                  3277                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents             162955360                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands           44136654                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   83181249                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                24349441                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                  9750364                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             44120428                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                   16154                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  6392795                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                       217630457                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       49389341                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                13816659                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  24686718                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                       194633248                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       24968855                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                     169                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      25311467                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                    54                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined                8553                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined            12685                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 64                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples          194628450                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.130050                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             0.673493                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                184457663     94.77%     94.77% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                  4311146      2.22%     96.99% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                  1942724      1.00%     97.99% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   907957      0.47%     98.45% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                  1414943      0.73%     99.18% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                  1055918      0.54%     99.72% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   321098      0.16%     99.89% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   210956      0.11%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                     6045      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total            194628450                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   1460      1.56%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd            44585     47.59%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     49.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                    93      0.10%     49.25% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                   22      0.02%     49.28% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             4111      4.39%     53.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite           43405     46.34%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass          530      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu     17593021     69.51%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           14      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv          160      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       875053      3.46%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            2      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     72.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd       875007      3.46%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult       750000      2.96%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       497628      1.97%     81.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       125334      0.50%     81.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead      2719697     10.74%     92.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite      1875021      7.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      25311467                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.130047                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              93676                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.003701                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads               228063421                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites               16726981                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses       16715903                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                 17281693                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                 8250600                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses         8250115                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                   16717716                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                     8686897                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                         25311062                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                      3217250                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                      405                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                           5217596                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                       2743712                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                     2000346                       # Number of stores executed (Count)
system.cpu9.numRate                          0.130045                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                           4798                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                     1282256                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.committedInsts                   13976280                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                     24960354                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                             13.925969                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                        13.925969                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.071808                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.071808                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                  25283992                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                 10606671                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                    9750073                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                   6375095                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                   13717657                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   9980477                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                 10705664                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads       2872907                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores      2000559                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads       125497                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores       125238                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                2744927                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted          2744241                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups             2247302                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBHits                2247243                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.999974                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                    162                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups            231                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses             208                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts           7126                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts              146                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples    194627412                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.128247                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     0.858132                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0      188003711     96.60%     96.60% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        2233680      1.15%     97.74% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         781812      0.40%     98.15% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         922336      0.47%     98.62% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         354161      0.18%     98.80% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         496790      0.26%     99.06% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6          49311      0.03%     99.08% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7          85306      0.04%     99.13% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8        1700305      0.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total    194627412                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted            13976280                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted              24960354                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                    4872215                       # Number of memory references committed (Count)
system.cpu9.commit.loads                      2871936                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                   2743134                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                   20463778                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu     17587780     70.46%     70.46% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           14      0.00%     70.46% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv          154      0.00%     70.46% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       875008      3.51%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            2      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd       875000      3.51%     77.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult       750000      3.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       496920      1.99%     82.47% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       125269      0.50%     82.97% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead      2375016      9.52%     92.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite      1875010      7.51%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     24960354                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples      1700305                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.dcache.demandHits::cpu09.data      2561130                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.demandHits::total          2561130                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.overallHits::cpu09.data      2561130                       # number of overall hits (Count)
system.cpu9.dcache.overallHits::total         2561130                       # number of overall hits (Count)
system.cpu9.dcache.demandMisses::cpu09.data      2311632                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.demandMisses::total        2311632                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.overallMisses::cpu09.data      2311632                       # number of overall misses (Count)
system.cpu9.dcache.overallMisses::total       2311632                       # number of overall misses (Count)
system.cpu9.dcache.demandMissLatency::cpu09.data 273768840791                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.demandMissLatency::total 273768840791                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::cpu09.data 273768840791                       # number of overall miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::total 273768840791                       # number of overall miss ticks (Tick)
system.cpu9.dcache.demandAccesses::cpu09.data      4872762                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.demandAccesses::total      4872762                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::cpu09.data      4872762                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::total      4872762                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.demandMissRate::cpu09.data     0.474399                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.demandMissRate::total     0.474399                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.overallMissRate::cpu09.data     0.474399                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.overallMissRate::total     0.474399                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMissLatency::cpu09.data 118430.978975                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.demandAvgMissLatency::total 118430.978975                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::cpu09.data 118430.978975                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::total 118430.978975                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.blockedCycles::no_mshrs     38400336                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCauses::no_mshrs       150975                       # number of times access was blocked (Count)
system.cpu9.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dcache.avgBlocked::no_mshrs    254.348972                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.writebacks::writebacks       249769                       # number of writebacks (Count)
system.cpu9.dcache.writebacks::total           249769                       # number of writebacks (Count)
system.cpu9.dcache.demandMshrHits::cpu09.data      1780072                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.demandMshrHits::total      1780072                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::cpu09.data      1780072                       # number of overall MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::total      1780072                       # number of overall MSHR hits (Count)
system.cpu9.dcache.demandMshrMisses::cpu09.data       531560                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.demandMshrMisses::total       531560                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::cpu09.data       531560                       # number of overall MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::total       531560                       # number of overall MSHR misses (Count)
system.cpu9.dcache.demandMshrMissLatency::cpu09.data 119300972791                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissLatency::total 119300972791                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::cpu09.data 119300972791                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::total 119300972791                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissRate::cpu09.data     0.109088                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.demandMshrMissRate::total     0.109088                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::cpu09.data     0.109088                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::total     0.109088                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMshrMissLatency::cpu09.data 224435.572261                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.demandAvgMshrMissLatency::total 224435.572261                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::cpu09.data 224435.572261                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::total 224435.572261                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.replacements                530434                       # number of replacements (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::cpu09.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.missLatency::cpu09.data      1562000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.missLatency::total      1562000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.accesses::cpu09.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.missRate::cpu09.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::cpu09.data 44628.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::total 44628.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::cpu09.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::cpu09.data      3169500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::total      3169500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::cpu09.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu09.data 90557.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::total 90557.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWWriteReq.hits::cpu09.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::cpu09.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.hits::cpu09.data       795310                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.hits::total         795310                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.misses::cpu09.data      2077208                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.misses::total      2077208                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.missLatency::cpu09.data 233250829750                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.missLatency::total 233250829750                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.accesses::cpu09.data      2872518                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.accesses::total      2872518                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.missRate::cpu09.data     0.723131                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.missRate::total     0.723131                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMissLatency::cpu09.data 112290.550465                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMissLatency::total 112290.550465                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.mshrHits::cpu09.data      1780072                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrHits::total      1780072                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrMisses::cpu09.data       297136                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMisses::total       297136                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMissLatency::cpu09.data  78900173750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissLatency::total  78900173750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissRate::cpu09.data     0.103441                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.mshrMissRate::total     0.103441                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMshrMissLatency::cpu09.data 265535.558633                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMshrMissLatency::total 265535.558633                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.hits::cpu09.data      1765820                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.hits::total       1765820                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.misses::cpu09.data       234424                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.misses::total       234424                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.missLatency::cpu09.data  40518011041                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.missLatency::total  40518011041                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.accesses::cpu09.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.missRate::cpu09.data     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.missRate::total     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMissLatency::cpu09.data 172840.711877                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMissLatency::total 172840.711877                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.mshrMisses::cpu09.data       234424                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMisses::total       234424                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMissLatency::cpu09.data  40400799041                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissLatency::total  40400799041                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissRate::cpu09.data     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.mshrMissRate::total     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMshrMissLatency::cpu09.data 172340.711877                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMshrMissLatency::total 172340.711877                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dcache.tags.tagsInUse         1018.269681                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dcache.tags.totalRefs             3092768                       # Total number of references to valid blocks. (Count)
system.cpu9.dcache.tags.sampledRefs            531571                       # Sample count of references to valid blocks. (Count)
system.cpu9.dcache.tags.avgRefs              5.818165                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dcache.tags.warmupTick          320574750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dcache.tags.occupancies::cpu09.data  1018.269681                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.dcache.tags.avgOccs::cpu09.data     0.994404                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.avgOccs::total       0.994404                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu9.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.dcache.tags.tagAccesses          10277235                       # Number of tag accesses (Count)
system.cpu9.dcache.tags.dataAccesses         10277235                       # Number of data accesses (Count)
system.cpu9.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.decode.idleCycles                 1485192                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles            189173663                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                  2805243                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles              1164179                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                   173                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved             2247124                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                   30                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              24971008                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu9.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.fetch.icacheStallCycles           2074063                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                      13983094                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                    2744927                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches           2247428                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                    192554184                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                    406                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.cacheLines                  2072234                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                   68                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples         194628450                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.128311                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            0.888624                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0               189020654     97.12%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                 1131073      0.58%     97.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  539237      0.28%     97.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                 1481539      0.76%     98.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  201738      0.10%     98.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                   73757      0.04%     98.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                   79246      0.04%     98.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                  142031      0.07%     98.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                 1959175      1.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total           194628450                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.014103                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.071843                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.icache.demandHits::cpu09.inst      2072147                       # number of demand (read+write) hits (Count)
system.cpu9.icache.demandHits::total          2072147                       # number of demand (read+write) hits (Count)
system.cpu9.icache.overallHits::cpu09.inst      2072147                       # number of overall hits (Count)
system.cpu9.icache.overallHits::total         2072147                       # number of overall hits (Count)
system.cpu9.icache.demandMisses::cpu09.inst           87                       # number of demand (read+write) misses (Count)
system.cpu9.icache.demandMisses::total             87                       # number of demand (read+write) misses (Count)
system.cpu9.icache.overallMisses::cpu09.inst           87                       # number of overall misses (Count)
system.cpu9.icache.overallMisses::total            87                       # number of overall misses (Count)
system.cpu9.icache.demandMissLatency::cpu09.inst      2450000                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.demandMissLatency::total      2450000                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.overallMissLatency::cpu09.inst      2450000                       # number of overall miss ticks (Tick)
system.cpu9.icache.overallMissLatency::total      2450000                       # number of overall miss ticks (Tick)
system.cpu9.icache.demandAccesses::cpu09.inst      2072234                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.demandAccesses::total      2072234                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::cpu09.inst      2072234                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::total      2072234                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.demandMissRate::cpu09.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.overallMissRate::cpu09.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.demandAvgMissLatency::cpu09.inst 28160.919540                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.demandAvgMissLatency::total 28160.919540                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::cpu09.inst 28160.919540                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::total 28160.919540                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.demandMshrHits::cpu09.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.overallMshrHits::cpu09.inst           12                       # number of overall MSHR hits (Count)
system.cpu9.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu9.icache.demandMshrMisses::cpu09.inst           75                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.demandMshrMisses::total           75                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::cpu09.inst           75                       # number of overall MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::total           75                       # number of overall MSHR misses (Count)
system.cpu9.icache.demandMshrMissLatency::cpu09.inst      2051250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissLatency::total      2051250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::cpu09.inst      2051250                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::total      2051250                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissRate::cpu09.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::cpu09.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.demandAvgMshrMissLatency::cpu09.inst        27350                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.demandAvgMshrMissLatency::total        27350                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::cpu09.inst        27350                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::total        27350                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.replacements                     0                       # number of replacements (Count)
system.cpu9.icache.ReadReq.hits::cpu09.inst      2072147                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.hits::total        2072147                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.misses::cpu09.inst           87                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.misses::total           87                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.missLatency::cpu09.inst      2450000                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.missLatency::total      2450000                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.accesses::cpu09.inst      2072234                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.accesses::total      2072234                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.missRate::cpu09.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMissLatency::cpu09.inst 28160.919540                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMissLatency::total 28160.919540                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.mshrHits::cpu09.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrMisses::cpu09.inst           75                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMisses::total           75                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMissLatency::cpu09.inst      2051250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissLatency::total      2051250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissRate::cpu09.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMshrMissLatency::cpu09.inst        27350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMshrMissLatency::total        27350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.icache.tags.tagsInUse           66.193642                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.icache.tags.totalRefs             2072222                       # Total number of references to valid blocks. (Count)
system.cpu9.icache.tags.sampledRefs                75                       # Sample count of references to valid blocks. (Count)
system.cpu9.icache.tags.avgRefs          27629.626667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.icache.tags.warmupTick          320570750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.icache.tags.occupancies::cpu09.inst    66.193642                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.icache.tags.avgOccs::cpu09.inst     0.129284                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.avgOccs::total       0.129284                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.occupanciesTaskId::1024           70                       # Occupied blocks per task id (Count)
system.cpu9.icache.tags.ageTaskId_1024::4           70                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ratioOccsTaskId::1024     0.136719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.icache.tags.tagAccesses           4144543                       # Number of tag accesses (Count)
system.cpu9.icache.tags.dataAccesses          4144543                       # Number of data accesses (Count)
system.cpu9.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                      173                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                    119607                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                19489499                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              24969024                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 2872907                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                2000559                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   57                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                     1498                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                19390686                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect            80                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect          134                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                 214                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                24966117                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               24966018                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 17772210                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 26545693                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.128272                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.669495                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu9.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.lsq0.forwLoads                         56                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                    959                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                   280                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                223845                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           2871936                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean           350.815835                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          418.617423                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9                765117     26.64%     26.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19               26610      0.93%     27.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29               27028      0.94%     28.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39               35525      1.24%     29.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49               27336      0.95%     30.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59               36413      1.27%     31.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69               26325      0.92%     32.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79               34919      1.22%     34.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89               25149      0.88%     34.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99               35380      1.23%     36.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109             26249      0.91%     37.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119             38772      1.35%     38.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129             27488      0.96%     39.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139             40769      1.42%     40.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149             31567      1.10%     41.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159             44600      1.55%     43.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169             35243      1.23%     44.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179             50429      1.76%     46.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189             37127      1.29%     47.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199             51289      1.79%     49.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209             35025      1.22%     50.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219             47993      1.67%     52.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229             31366      1.09%     53.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239             43594      1.52%     55.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249             27875      0.97%     56.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259             39503      1.38%     57.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269             24838      0.86%     58.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279             35300      1.23%     59.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289             22029      0.77%     60.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299             31958      1.11%     61.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows         1109120     38.62%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            3214                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             2871936                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                2872613                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                2000346                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     4770                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                2072234                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::mean  23931634250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::min_value  23931634250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::max_value  23931634250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  48978876000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::CLK_GATED  23931634250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                   173                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                 1927442                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles               25901076                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  3429227                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles            163370532                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              24970310                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents               250059                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                 70048                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                  1158                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents             162635254                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.renamedOperands           44683921                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   84138977                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                24600296                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                  9750362                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             44667700                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                   15996                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  6067056                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                       217894301                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       49936186                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                13976280                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  24960354                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu00.inst                  775                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu00.data                 1238                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu01.inst                   91                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu01.data                  151                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu02.inst                   41                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu02.data                   74                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu03.inst                   47                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu03.data                   82                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu04.inst                   57                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu04.data                  103                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu05.inst                   59                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu05.data                  111                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu06.inst                   56                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu06.data                  114                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu07.inst                   60                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu07.data                  109                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu08.inst                   59                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu08.data                  109                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu09.inst                   52                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu09.data                   72                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu10.inst                   51                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu10.data                   82                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu11.inst                   51                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu11.data                   84                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu12.inst                   52                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu12.data                   75                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu13.inst                   51                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu13.data                   75                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu14.inst                   52                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu14.data                   76                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu15.inst                   52                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu15.data                   79                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      4240                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu00.inst                 775                       # number of overall hits (Count)
system.l2.overallHits::cpu00.data                1238                       # number of overall hits (Count)
system.l2.overallHits::cpu01.inst                  91                       # number of overall hits (Count)
system.l2.overallHits::cpu01.data                 151                       # number of overall hits (Count)
system.l2.overallHits::cpu02.inst                  41                       # number of overall hits (Count)
system.l2.overallHits::cpu02.data                  74                       # number of overall hits (Count)
system.l2.overallHits::cpu03.inst                  47                       # number of overall hits (Count)
system.l2.overallHits::cpu03.data                  82                       # number of overall hits (Count)
system.l2.overallHits::cpu04.inst                  57                       # number of overall hits (Count)
system.l2.overallHits::cpu04.data                 103                       # number of overall hits (Count)
system.l2.overallHits::cpu05.inst                  59                       # number of overall hits (Count)
system.l2.overallHits::cpu05.data                 111                       # number of overall hits (Count)
system.l2.overallHits::cpu06.inst                  56                       # number of overall hits (Count)
system.l2.overallHits::cpu06.data                 114                       # number of overall hits (Count)
system.l2.overallHits::cpu07.inst                  60                       # number of overall hits (Count)
system.l2.overallHits::cpu07.data                 109                       # number of overall hits (Count)
system.l2.overallHits::cpu08.inst                  59                       # number of overall hits (Count)
system.l2.overallHits::cpu08.data                 109                       # number of overall hits (Count)
system.l2.overallHits::cpu09.inst                  52                       # number of overall hits (Count)
system.l2.overallHits::cpu09.data                  72                       # number of overall hits (Count)
system.l2.overallHits::cpu10.inst                  51                       # number of overall hits (Count)
system.l2.overallHits::cpu10.data                  82                       # number of overall hits (Count)
system.l2.overallHits::cpu11.inst                  51                       # number of overall hits (Count)
system.l2.overallHits::cpu11.data                  84                       # number of overall hits (Count)
system.l2.overallHits::cpu12.inst                  52                       # number of overall hits (Count)
system.l2.overallHits::cpu12.data                  75                       # number of overall hits (Count)
system.l2.overallHits::cpu13.inst                  51                       # number of overall hits (Count)
system.l2.overallHits::cpu13.data                  75                       # number of overall hits (Count)
system.l2.overallHits::cpu14.inst                  52                       # number of overall hits (Count)
system.l2.overallHits::cpu14.data                  76                       # number of overall hits (Count)
system.l2.overallHits::cpu15.inst                  52                       # number of overall hits (Count)
system.l2.overallHits::cpu15.data                  79                       # number of overall hits (Count)
system.l2.overallHits::total                     4240                       # number of overall hits (Count)
system.l2.demandMisses::cpu00.inst               2257                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu00.data            1282382                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu01.inst                 25                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu01.data             531334                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu02.inst                 27                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu02.data             531332                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu03.inst                 17                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu03.data             531314                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu04.inst                 14                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu04.data             531332                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu05.inst                 11                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu05.data             531319                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu06.inst                 14                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu06.data             531319                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu07.inst                 11                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu07.data             531325                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu08.inst                 10                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu08.data             531323                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu09.inst                 18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu09.data             531330                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu10.inst                 18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu10.data             531324                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu11.inst                 21                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu11.data             531321                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu12.inst                 17                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu12.data             531333                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu13.inst                 14                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu13.data             531321                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu14.inst                 13                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu14.data             531322                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu15.inst                 20                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu15.data             531324                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 9254762                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu00.inst              2257                       # number of overall misses (Count)
system.l2.overallMisses::cpu00.data           1282382                       # number of overall misses (Count)
system.l2.overallMisses::cpu01.inst                25                       # number of overall misses (Count)
system.l2.overallMisses::cpu01.data            531334                       # number of overall misses (Count)
system.l2.overallMisses::cpu02.inst                27                       # number of overall misses (Count)
system.l2.overallMisses::cpu02.data            531332                       # number of overall misses (Count)
system.l2.overallMisses::cpu03.inst                17                       # number of overall misses (Count)
system.l2.overallMisses::cpu03.data            531314                       # number of overall misses (Count)
system.l2.overallMisses::cpu04.inst                14                       # number of overall misses (Count)
system.l2.overallMisses::cpu04.data            531332                       # number of overall misses (Count)
system.l2.overallMisses::cpu05.inst                11                       # number of overall misses (Count)
system.l2.overallMisses::cpu05.data            531319                       # number of overall misses (Count)
system.l2.overallMisses::cpu06.inst                14                       # number of overall misses (Count)
system.l2.overallMisses::cpu06.data            531319                       # number of overall misses (Count)
system.l2.overallMisses::cpu07.inst                11                       # number of overall misses (Count)
system.l2.overallMisses::cpu07.data            531325                       # number of overall misses (Count)
system.l2.overallMisses::cpu08.inst                10                       # number of overall misses (Count)
system.l2.overallMisses::cpu08.data            531323                       # number of overall misses (Count)
system.l2.overallMisses::cpu09.inst                18                       # number of overall misses (Count)
system.l2.overallMisses::cpu09.data            531330                       # number of overall misses (Count)
system.l2.overallMisses::cpu10.inst                18                       # number of overall misses (Count)
system.l2.overallMisses::cpu10.data            531324                       # number of overall misses (Count)
system.l2.overallMisses::cpu11.inst                21                       # number of overall misses (Count)
system.l2.overallMisses::cpu11.data            531321                       # number of overall misses (Count)
system.l2.overallMisses::cpu12.inst                17                       # number of overall misses (Count)
system.l2.overallMisses::cpu12.data            531333                       # number of overall misses (Count)
system.l2.overallMisses::cpu13.inst                14                       # number of overall misses (Count)
system.l2.overallMisses::cpu13.data            531321                       # number of overall misses (Count)
system.l2.overallMisses::cpu14.inst                13                       # number of overall misses (Count)
system.l2.overallMisses::cpu14.data            531322                       # number of overall misses (Count)
system.l2.overallMisses::cpu15.inst                20                       # number of overall misses (Count)
system.l2.overallMisses::cpu15.data            531324                       # number of overall misses (Count)
system.l2.overallMisses::total                9254762                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu00.inst     183477999                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu00.data  124516593983                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu01.inst       1900000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu01.data   60731508466                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu02.inst       2052750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu02.data   60781820046                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu03.inst       1330000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu03.data   58303929872                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu04.inst       1230500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu04.data   58603480202                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu05.inst        745250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu05.data   60747893760                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu06.inst       1165000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu06.data   62190431100                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu07.inst        784500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu07.data   58749588924                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu08.inst        706000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu08.data   59604390056                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu09.inst       1427750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu09.data   60680604439                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu10.inst       1635250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu10.data   61549267347                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu11.inst       1732750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu11.data   59202651206                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu12.inst       1340750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu12.data   59500465342                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu13.inst       1119000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu13.data   60115860523                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu14.inst       1038500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu14.data   61396368236                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu15.inst       1608500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu15.data   58826880263                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       1025705028264                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu00.inst    183477999                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu00.data 124516593983                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu01.inst      1900000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu01.data  60731508466                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu02.inst      2052750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu02.data  60781820046                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu03.inst      1330000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu03.data  58303929872                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu04.inst      1230500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu04.data  58603480202                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu05.inst       745250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu05.data  60747893760                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu06.inst      1165000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu06.data  62190431100                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu07.inst       784500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu07.data  58749588924                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu08.inst       706000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu08.data  59604390056                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu09.inst      1427750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu09.data  60680604439                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu10.inst      1635250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu10.data  61549267347                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu11.inst      1732750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu11.data  59202651206                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu12.inst      1340750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu12.data  59500465342                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu13.inst      1119000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu13.data  60115860523                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu14.inst      1038500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu14.data  61396368236                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu15.inst      1608500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu15.data  58826880263                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      1025705028264                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu00.inst             3032                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu00.data          1283620                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu01.inst              116                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu01.data           531485                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu02.inst               68                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu02.data           531406                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu03.inst               64                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu03.data           531396                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu04.inst               71                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu04.data           531435                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu05.inst               70                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu05.data           531430                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu06.inst               70                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu06.data           531433                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu07.inst               71                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu07.data           531434                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu08.inst               69                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu08.data           531432                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu09.inst               70                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu09.data           531402                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu10.inst               69                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu10.data           531406                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu11.inst               72                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu11.data           531405                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu12.inst               69                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu12.data           531408                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu13.inst               65                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu13.data           531396                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu14.inst               65                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu14.data           531398                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu15.inst               72                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu15.data           531403                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               9259002                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu00.inst            3032                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu00.data         1283620                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu01.inst             116                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu01.data          531485                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu02.inst              68                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu02.data          531406                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu03.inst              64                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu03.data          531396                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu04.inst              71                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu04.data          531435                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu05.inst              70                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu05.data          531430                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu06.inst              70                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu06.data          531433                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu07.inst              71                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu07.data          531434                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu08.inst              69                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu08.data          531432                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu09.inst              70                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu09.data          531402                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu10.inst              69                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu10.data          531406                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu11.inst              72                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu11.data          531405                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu12.inst              69                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu12.data          531408                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu13.inst              65                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu13.data          531396                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu14.inst              65                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu14.data          531398                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu15.inst              72                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu15.data          531403                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              9259002                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu00.inst         0.744393                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu00.data         0.999036                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu01.inst         0.215517                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu01.data         0.999716                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu02.inst         0.397059                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu02.data         0.999861                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu03.inst         0.265625                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu03.data         0.999846                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu04.inst         0.197183                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu04.data         0.999806                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu05.inst         0.157143                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu05.data         0.999791                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu06.inst         0.200000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu06.data         0.999785                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu07.inst         0.154930                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu07.data         0.999795                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu08.inst         0.144928                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu08.data         0.999795                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu09.inst         0.257143                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu09.data         0.999865                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu10.inst         0.260870                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu10.data         0.999846                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu11.inst         0.291667                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu11.data         0.999842                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu12.inst         0.246377                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu12.data         0.999859                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu13.inst         0.215385                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu13.data         0.999859                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu14.inst         0.200000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu14.data         0.999857                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu15.inst         0.277778                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu15.data         0.999851                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999542                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu00.inst        0.744393                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu00.data        0.999036                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu01.inst        0.215517                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu01.data        0.999716                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu02.inst        0.397059                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu02.data        0.999861                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu03.inst        0.265625                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu03.data        0.999846                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu04.inst        0.197183                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu04.data        0.999806                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu05.inst        0.157143                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu05.data        0.999791                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu06.inst        0.200000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu06.data        0.999785                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu07.inst        0.154930                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu07.data        0.999795                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu08.inst        0.144928                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu08.data        0.999795                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu09.inst        0.257143                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu09.data        0.999865                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu10.inst        0.260870                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu10.data        0.999846                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu11.inst        0.291667                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu11.data        0.999842                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu12.inst        0.246377                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu12.data        0.999859                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu13.inst        0.215385                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu13.data        0.999859                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu14.inst        0.200000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu14.data        0.999857                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu15.inst        0.277778                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu15.data        0.999851                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999542                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu00.inst 81292.866194                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu00.data 97097.895934                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu01.inst        76000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu01.data 114300.060726                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu02.inst 76027.777778                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu02.data 114395.180501                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu03.inst 78235.294118                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu03.data 109735.353994                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu04.inst 87892.857143                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu04.data 110295.408901                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu05.inst        67750                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu05.data 114334.126504                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu06.inst 83214.285714                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu06.data 117049.138277                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu07.inst 71318.181818                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu07.data 110571.851360                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu08.inst        70600                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu08.data 112181.083928                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu09.inst 79319.444444                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu09.data 114205.116291                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu10.inst 90847.222222                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu10.data 115841.308405                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu11.inst 82511.904762                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu11.data 111425.392947                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu12.inst 78867.647059                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu12.data 111983.380182                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu13.inst 79928.571429                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu13.data 113144.145485                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu14.inst 79884.615385                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu14.data 115553.973365                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu15.inst        80425                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu15.data 110717.528783                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    110829.973614                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu00.inst 81292.866194                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu00.data 97097.895934                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu01.inst        76000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu01.data 114300.060726                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu02.inst 76027.777778                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu02.data 114395.180501                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu03.inst 78235.294118                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu03.data 109735.353994                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu04.inst 87892.857143                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu04.data 110295.408901                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu05.inst        67750                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu05.data 114334.126504                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu06.inst 83214.285714                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu06.data 117049.138277                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu07.inst 71318.181818                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu07.data 110571.851360                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu08.inst        70600                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu08.data 112181.083928                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu09.inst 79319.444444                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu09.data 114205.116291                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu10.inst 90847.222222                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu10.data 115841.308405                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu11.inst 82511.904762                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu11.data 111425.392947                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu12.inst 78867.647059                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu12.data 111983.380182                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu13.inst 79928.571429                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu13.data 113144.145485                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu14.inst 79884.615385                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu14.data 115553.973365                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu15.inst        80425                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu15.data 110717.528783                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   110829.973614                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs           143695683                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets              6208                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs             7492458                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                37                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs              19.178711                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets           167.783784                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              3998928                       # number of writebacks (Count)
system.l2.writebacks::total                   3998928                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu00.data                8                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu01.inst                9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu01.data               19                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu02.inst               16                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu02.data               24                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu03.inst               14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu03.data               20                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu04.inst                7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu04.data               28                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu05.inst                6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu05.data               16                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu06.inst                9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu06.data               17                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu07.inst                6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu07.data               24                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu08.inst                6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu08.data               20                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu09.inst               13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu09.data               25                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu10.inst               12                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu10.data               16                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu11.inst               14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu11.data               16                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu12.inst               13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu12.data               21                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu13.inst               14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu13.data               27                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu14.inst               13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu14.data               24                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu15.inst               12                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu15.data               22                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   491                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu00.data               8                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu01.inst               9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu01.data              19                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu02.inst              16                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu02.data              24                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu03.inst              14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu03.data              20                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu04.inst               7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu04.data              28                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu05.inst               6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu05.data              16                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu06.inst               9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu06.data              17                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu07.inst               6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu07.data              24                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu08.inst               6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu08.data              20                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu09.inst              13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu09.data              25                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu10.inst              12                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu10.data              16                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu11.inst              14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu11.data              16                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu12.inst              13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu12.data              21                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu13.inst              14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu13.data              27                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu14.inst              13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu14.data              24                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu15.inst              12                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu15.data              22                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  491                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu00.inst           2257                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu00.data        1282374                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu01.inst             16                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu01.data         531315                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu02.inst             11                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu02.data         531308                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu03.inst              3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu03.data         531294                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu04.inst              7                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu04.data         531304                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu05.inst              5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu05.data         531303                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu06.inst              5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu06.data         531302                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu07.inst              5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu07.data         531301                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu08.inst              4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu08.data         531303                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu09.inst              5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu09.data         531305                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu10.inst              6                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu10.data         531308                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu11.inst              7                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu11.data         531305                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu12.inst              4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu12.data         531312                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu13.data         531294                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu14.data         531298                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu15.inst              8                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu15.data         531302                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             9254271                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu00.inst          2257                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu00.data       1282374                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu01.inst            16                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu01.data        531315                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu02.inst            11                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu02.data        531308                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu03.inst             3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu03.data        531294                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu04.inst             7                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu04.data        531304                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu05.inst             5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu05.data        531303                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu06.inst             5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu06.data        531302                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu07.inst             5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu07.data        531301                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu08.inst             4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu08.data        531303                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu09.inst             5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu09.data        531305                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu10.inst             6                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu10.data        531308                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu11.inst             7                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu11.data        531305                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu12.inst             4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu12.data        531312                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu13.data        531294                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu14.data        531298                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu15.inst             8                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu15.data        531302                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            9254271                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu00.inst    172197999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu00.data 118104140984                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu01.inst      1168250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu01.data  58073806218                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu02.inst       782250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu02.data  58123534547                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu03.inst       215000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu03.data  55646240872                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu04.inst       538250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu04.data  55945458202                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu05.inst       368500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu05.data  58090435511                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu06.inst       355250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu06.data  59532876101                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu07.inst       373250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu07.data  56091728426                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu08.inst       301750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu08.data  56946528807                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu09.inst       355000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu09.data  58022696690                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu10.inst       643500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu10.data  58891542099                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu11.inst       587000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu11.data  56545145707                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu12.inst       283750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu12.data  56842834844                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu13.data  57457758273                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu14.data  58738637738                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu15.inst       603750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu15.data  56169257015                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   979401395533                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu00.inst    172197999                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu00.data 118104140984                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu01.inst      1168250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu01.data  58073806218                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu02.inst       782250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu02.data  58123534547                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu03.inst       215000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu03.data  55646240872                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu04.inst       538250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu04.data  55945458202                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu05.inst       368500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu05.data  58090435511                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu06.inst       355250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu06.data  59532876101                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu07.inst       373250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu07.data  56091728426                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu08.inst       301750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu08.data  56946528807                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu09.inst       355000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu09.data  58022696690                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu10.inst       643500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu10.data  58891542099                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu11.inst       587000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu11.data  56545145707                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu12.inst       283750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu12.data  56842834844                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu13.data  57457758273                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu14.data  58738637738                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu15.inst       603750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu15.data  56169257015                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  979401395533                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu00.inst     0.744393                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu00.data     0.999029                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu01.inst     0.137931                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu01.data     0.999680                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu02.inst     0.161765                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu02.data     0.999816                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu03.inst     0.046875                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu03.data     0.999808                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu04.inst     0.098592                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu04.data     0.999753                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu05.inst     0.071429                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu05.data     0.999761                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu06.inst     0.071429                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu06.data     0.999753                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu07.inst     0.070423                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu07.data     0.999750                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu08.inst     0.057971                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu08.data     0.999757                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu09.inst     0.071429                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu09.data     0.999817                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu10.inst     0.086957                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu10.data     0.999816                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu11.inst     0.097222                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu11.data     0.999812                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu12.inst     0.057971                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu12.data     0.999819                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu13.data     0.999808                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu14.data     0.999812                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu15.inst     0.111111                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu15.data     0.999810                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999489                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu00.inst     0.744393                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu00.data     0.999029                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu01.inst     0.137931                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu01.data     0.999680                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu02.inst     0.161765                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu02.data     0.999816                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu03.inst     0.046875                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu03.data     0.999808                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu04.inst     0.098592                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu04.data     0.999753                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu05.inst     0.071429                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu05.data     0.999761                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu06.inst     0.071429                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu06.data     0.999753                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu07.inst     0.070423                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu07.data     0.999750                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu08.inst     0.057971                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu08.data     0.999757                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu09.inst     0.071429                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu09.data     0.999817                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu10.inst     0.086957                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu10.data     0.999816                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu11.inst     0.097222                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu11.data     0.999812                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu12.inst     0.057971                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu12.data     0.999819                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu13.data     0.999808                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu14.data     0.999812                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu15.inst     0.111111                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu15.data     0.999810                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999489                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu00.inst 76295.081524                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu00.data 92098.047047                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu01.inst 73015.625000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu01.data 109302.026515                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu02.inst 71113.636364                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu02.data 109397.062621                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu03.inst 71666.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu03.data 104737.190467                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu04.inst 76892.857143                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu04.data 105298.394520                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu05.inst        73700                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu05.data 109335.794285                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu06.inst        71050                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu06.data 112050.916618                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu07.inst        74650                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu07.data 105574.294846                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu08.inst 75437.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu08.data 107182.772932                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu09.inst        71000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu09.data 109207.887541                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu10.inst       107250                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu10.data 110842.566080                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu11.inst 83857.142857                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu11.data 106426.903016                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu12.inst 70937.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu12.data 106985.791482                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu13.data 108146.823177                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu14.data 110556.858370                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu15.inst 75468.750000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu15.data 105720.018022                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 105832.366000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu00.inst 76295.081524                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu00.data 92098.047047                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu01.inst 73015.625000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu01.data 109302.026515                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu02.inst 71113.636364                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu02.data 109397.062621                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu03.inst 71666.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu03.data 104737.190467                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu04.inst 76892.857143                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu04.data 105298.394520                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu05.inst        73700                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu05.data 109335.794285                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu06.inst        71050                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu06.data 112050.916618                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu07.inst        74650                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu07.data 105574.294846                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu08.inst 75437.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu08.data 107182.772932                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu09.inst        71000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu09.data 109207.887541                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu10.inst       107250                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu10.data 110842.566080                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu11.inst 83857.142857                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu11.data 106426.903016                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu12.inst 70937.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu12.data 106985.791482                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu13.data 108146.823177                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu14.data 110556.858370                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu15.inst 75468.750000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu15.data 105720.018022                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 105832.366000                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       10388482                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       983936                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         983936                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu00.inst           775                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu01.inst            91                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu02.inst            41                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu03.inst            47                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu04.inst            57                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu05.inst            59                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu06.inst            56                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu07.inst            60                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu08.inst            59                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu09.inst            52                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu10.inst            51                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu11.inst            51                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu12.inst            52                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu13.inst            51                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu14.inst            52                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu15.inst            52                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1606                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu00.inst         2257                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu01.inst           25                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu02.inst           27                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu03.inst           17                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu04.inst           14                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu05.inst           11                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu06.inst           14                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu07.inst           11                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu08.inst           10                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu09.inst           18                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu10.inst           18                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu11.inst           21                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu12.inst           17                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu13.inst           14                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu14.inst           13                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu15.inst           20                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2507                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu00.inst    183477999                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu01.inst      1900000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu02.inst      2052750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu03.inst      1330000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu04.inst      1230500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu05.inst       745250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu06.inst      1165000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu07.inst       784500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu08.inst       706000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu09.inst      1427750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu10.inst      1635250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu11.inst      1732750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu12.inst      1340750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu13.inst      1119000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu14.inst      1038500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu15.inst      1608500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    203294499                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu00.inst         3032                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu01.inst          116                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu02.inst           68                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu03.inst           64                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu04.inst           71                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu05.inst           70                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu06.inst           70                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu07.inst           71                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu08.inst           69                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu09.inst           70                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu10.inst           69                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu11.inst           72                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu12.inst           69                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu13.inst           65                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu14.inst           65                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu15.inst           72                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           4113                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu00.inst     0.744393                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu01.inst     0.215517                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu02.inst     0.397059                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu03.inst     0.265625                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu04.inst     0.197183                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu05.inst     0.157143                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu06.inst     0.200000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu07.inst     0.154930                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu08.inst     0.144928                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu09.inst     0.257143                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu10.inst     0.260870                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu11.inst     0.291667                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu12.inst     0.246377                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu13.inst     0.215385                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu14.inst     0.200000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu15.inst     0.277778                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.609531                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu00.inst 81292.866194                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu01.inst        76000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu02.inst 76027.777778                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu03.inst 78235.294118                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu04.inst 87892.857143                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu05.inst        67750                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu06.inst 83214.285714                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu07.inst 71318.181818                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu08.inst        70600                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu09.inst 79319.444444                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu10.inst 90847.222222                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu11.inst 82511.904762                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu12.inst 78867.647059                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu13.inst 79928.571429                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu14.inst 79884.615385                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu15.inst        80425                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81090.745513                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu01.inst            9                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu02.inst           16                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu03.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu04.inst            7                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu05.inst            6                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu06.inst            9                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu07.inst            6                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu08.inst            6                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu09.inst           13                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu10.inst           12                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu11.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu12.inst           13                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu13.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu14.inst           13                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu15.inst           12                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            164                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu00.inst         2257                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu01.inst           16                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu02.inst           11                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu03.inst            3                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu04.inst            7                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu05.inst            5                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu06.inst            5                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu07.inst            5                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu08.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu09.inst            5                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu10.inst            6                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu11.inst            7                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu12.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu15.inst            8                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2343                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu00.inst    172197999                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu01.inst      1168250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu02.inst       782250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu03.inst       215000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu04.inst       538250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu05.inst       368500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu06.inst       355250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu07.inst       373250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu08.inst       301750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu09.inst       355000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu10.inst       643500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu11.inst       587000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu12.inst       283750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu15.inst       603750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    178773499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu00.inst     0.744393                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu01.inst     0.137931                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu02.inst     0.161765                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu03.inst     0.046875                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu04.inst     0.098592                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu05.inst     0.071429                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu06.inst     0.071429                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu07.inst     0.070423                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu08.inst     0.057971                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu09.inst     0.071429                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu10.inst     0.086957                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu11.inst     0.097222                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu12.inst     0.057971                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu15.inst     0.111111                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.569657                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu00.inst 76295.081524                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu01.inst 73015.625000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu02.inst 71113.636364                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu03.inst 71666.666667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu04.inst 76892.857143                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu05.inst        73700                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu06.inst        71050                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu07.inst        74650                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu08.inst 75437.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu09.inst        71000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu10.inst       107250                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu11.inst 83857.142857                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu12.inst 70937.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu15.inst 75468.750000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76301.109262                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu00.data              349                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu01.data                9                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu02.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu03.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu04.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu05.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu06.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu07.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu08.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu09.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu10.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu11.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu12.data                9                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu13.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu14.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu15.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   471                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu00.data         236507                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu01.data         234403                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu02.data         234391                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu03.data         234386                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu04.data         234390                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu05.data         234387                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu06.data         234389                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu07.data         234388                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu08.data         234389                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu09.data         234389                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu10.data         234390                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu11.data         234388                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu12.data         234391                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu13.data         234386                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu14.data         234387                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu15.data         234388                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             3752349                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu00.data  26605733068                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu01.data  26570140378                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu02.data  26499234605                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu03.data  24846157223                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu04.data  26523961898                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu05.data  26419461831                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu06.data  27646342036                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu07.data  25115672182                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu08.data  26698293314                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu09.data  26339182259                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu10.data  27105112104                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu11.data  25576301197                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu12.data  26876068015                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu13.data  26211999070                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu14.data  27342912449                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu15.data  24973914146                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   421350485775                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu00.data       236856                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu01.data       234412                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu02.data       234399                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu03.data       234394                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu04.data       234398                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu05.data       234395                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu06.data       234397                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu07.data       234396                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu08.data       234397                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu09.data       234397                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu10.data       234398                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu11.data       234396                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu12.data       234400                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu13.data       234394                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu14.data       234395                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu15.data       234396                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           3752820                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu00.data     0.998527                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu01.data     0.999962                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu02.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu03.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu04.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu05.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu06.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu07.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu08.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu09.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu10.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu11.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu12.data     0.999962                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu13.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu14.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu15.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999874                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu00.data 112494.484595                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu01.data 113352.390447                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu02.data 113055.683047                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu03.data 106005.295636                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu04.data 113161.661752                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu05.data 112717.266022                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu06.data 117950.680433                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu07.data 107154.257820                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu08.data 113905.914160                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu09.data 112373.798510                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu10.data 115641.077281                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu11.data 109119.499279                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu12.data 114663.395843                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu13.data 111832.614021                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu14.data 116657.120271                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu15.data 106549.457080                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 112289.791215                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu00.data       236507                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu01.data       234403                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu02.data       234391                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu03.data       234386                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu04.data       234390                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu05.data       234387                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu06.data       234389                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu07.data       234388                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu08.data       234389                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu09.data       234389                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu10.data       234390                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu11.data       234388                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu12.data       234391                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu13.data       234386                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu14.data       234387                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu15.data       234388                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         3752349                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu00.data  25423198068                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu01.data  25398125378                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu02.data  25327279605                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu03.data  23674227223                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu04.data  25352011898                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu05.data  25247526831                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu06.data  26474397036                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu07.data  23943732182                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu08.data  25526348314                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu09.data  25167237259                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu10.data  25933162104                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu11.data  24404361197                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu12.data  25704113015                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu13.data  25040069070                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu14.data  26170977449                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu15.data  23801974146                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 402588740775                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu00.data     0.998527                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu01.data     0.999962                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu02.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu03.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu04.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu05.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu06.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu07.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu08.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu09.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu10.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu11.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu12.data     0.999962                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu13.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu14.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu15.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999874                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu00.data 107494.484595                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu01.data 108352.390447                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu02.data 108055.683047                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu03.data 101005.295636                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu04.data 108161.661752                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu05.data 107717.266022                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu06.data 112950.680433                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu07.data 102154.257820                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu08.data 108905.914160                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu09.data 107373.798510                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu10.data 110641.077281                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu11.data 104119.499279                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu12.data 109663.395843                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu13.data 106832.614021                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu14.data 111657.120271                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu15.data 101549.457080                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 107289.791215                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu00.data          889                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu01.data          142                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu02.data           66                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu03.data           74                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu04.data           95                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu05.data          103                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu06.data          106                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu07.data          101                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu08.data          101                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu09.data           64                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu10.data           74                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu11.data           76                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu12.data           66                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu13.data           67                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu14.data           68                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu15.data           71                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2163                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu00.data      1045875                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu01.data       296931                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu02.data       296941                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu03.data       296928                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu04.data       296942                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu05.data       296932                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu06.data       296930                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu07.data       296937                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu08.data       296934                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu09.data       296941                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu10.data       296934                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu11.data       296933                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu12.data       296942                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu13.data       296935                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu14.data       296935                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu15.data       296936                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         5499906                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu00.data  97910860915                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu01.data  34161368088                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu02.data  34282585441                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu03.data  33457772649                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu04.data  32079518304                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu05.data  34328431929                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu06.data  34544089064                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu07.data  33633916742                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu08.data  32906096742                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu09.data  34341422180                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu10.data  34444155243                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu11.data  33626350009                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu12.data  32624397327                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu13.data  33903861453                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu14.data  34053455787                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu15.data  33852966117                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 604151247990                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu00.data      1046764                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu01.data       297073                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu02.data       297007                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu03.data       297002                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu04.data       297037                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu05.data       297035                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu06.data       297036                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu07.data       297038                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu08.data       297035                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu09.data       297005                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu10.data       297008                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu11.data       297009                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu12.data       297008                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu13.data       297002                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu14.data       297003                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu15.data       297007                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       5502069                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu00.data     0.999151                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu01.data     0.999522                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu02.data     0.999778                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu03.data     0.999751                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu04.data     0.999680                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu05.data     0.999653                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu06.data     0.999643                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu07.data     0.999660                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu08.data     0.999660                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu09.data     0.999785                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu10.data     0.999751                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu11.data     0.999744                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu12.data     0.999778                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu13.data     0.999774                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu14.data     0.999771                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu15.data     0.999761                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999607                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu00.data 93616.216962                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu01.data 115048.169736                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu02.data 115452.515621                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu03.data 112679.749465                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu04.data 108032.943484                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu05.data 115610.415614                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu06.data 116337.483798                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu07.data 113269.537787                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu08.data 110819.565095                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu09.data 115650.658481                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu10.data 115999.364313                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu11.data 113245.580683                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu12.data 109867.911333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu13.data 114179.404425                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu14.data 114683.199310                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu15.data 114007.618197                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 109847.558847                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu00.data            8                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu01.data           19                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu02.data           24                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu03.data           20                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu04.data           28                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu05.data           16                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu06.data           17                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu07.data           24                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu08.data           20                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu09.data           25                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu10.data           16                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu11.data           16                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu12.data           21                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu13.data           27                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu14.data           24                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu15.data           22                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total           327                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu00.data      1045867                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu01.data       296912                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu02.data       296917                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu03.data       296908                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu04.data       296914                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu05.data       296916                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu06.data       296913                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu07.data       296913                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu08.data       296914                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu09.data       296916                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu10.data       296918                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu11.data       296917                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu12.data       296921                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu13.data       296908                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu14.data       296911                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu15.data       296914                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      5499579                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu00.data  92680942916                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu01.data  32675680840                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu02.data  32796254942                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu03.data  31972013649                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu04.data  30593446304                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu05.data  32842908680                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu06.data  33058479065                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu07.data  32147996244                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu08.data  31420180493                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu09.data  32855459431                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu10.data  32958379995                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu11.data  32140784510                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu12.data  31138721829                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu13.data  32417689203                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu14.data  32567660289                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu15.data  32367282869                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 576633881259                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu00.data     0.999143                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu01.data     0.999458                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu02.data     0.999697                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu03.data     0.999684                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu04.data     0.999586                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu05.data     0.999599                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu06.data     0.999586                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu07.data     0.999579                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu08.data     0.999593                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu09.data     0.999700                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu10.data     0.999697                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu11.data     0.999690                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu12.data     0.999707                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu13.data     0.999684                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu14.data     0.999690                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu15.data     0.999687                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999547                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu00.data 88616.375616                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu01.data 110051.735329                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu02.data 110455.968981                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu03.data 107683.234029                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu04.data 103038.072654                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu05.data 110613.468725                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu06.data 111340.625250                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu07.data 108274.128260                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu08.data 105822.495716                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu09.data 110655.739101                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu10.data 111001.623327                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu11.data 108248.380894                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu12.data 104872.076509                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu13.data 109184.290093                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu14.data 109688.291404                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu15.data 109012.316257                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 104850.549698                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu00.data              77                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu01.data               5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu02.data               7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu03.data               4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu04.data               6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu05.data               6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu06.data               6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu07.data               6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu08.data               6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu09.data               6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu10.data               7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu11.data               6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu12.data               7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu13.data               5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu14.data               5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu15.data               6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  165                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu00.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu00.data        19750                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         19750                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu00.data           78                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu01.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu02.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu03.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu04.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu05.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu06.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu07.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu08.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu09.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu10.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu11.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu12.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu13.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu14.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu15.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              166                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu00.data     0.012821                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.006024                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu00.data        19750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        19750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu00.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu00.data        14750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        14750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu00.data     0.012821                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.006024                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu00.data        14750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        14750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2409                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2409                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2409                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2409                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      3999608                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          3999608                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      3999608                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      3999608                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32599.786010                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     17504041                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   10421250                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.679649                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       80000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    1790.565716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu00.inst      10.766141                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu00.data   12048.839482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu01.inst       0.043884                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu01.data    1255.160282                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu02.inst       0.027847                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu02.data    1259.540376                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu03.inst       0.008035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu03.data    1319.305987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu04.inst       0.013898                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu04.data    1243.277052                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu05.inst       0.009809                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu05.data    1262.299355                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu06.inst       0.008422                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu06.data    1132.523769                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu07.inst       0.009487                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu07.data    1056.333177                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu08.inst       0.006108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu08.data    1067.262128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu09.inst       0.009488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu09.data    1128.618853                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu10.inst       0.022447                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu10.data    1470.205026                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu11.inst       0.013405                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu11.data    1322.794281                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu12.inst       0.006100                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu12.data    1318.050773                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu13.data    1302.635370                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu14.data    1249.434659                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu15.inst       0.081820                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu15.data    1361.912834                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.054644                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu00.inst           0.000329                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu00.data           0.367701                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu01.inst           0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu01.data           0.038304                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu02.inst           0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu02.data           0.038438                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu03.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu03.data           0.040262                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu04.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu04.data           0.037942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu05.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu05.data           0.038522                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu06.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu06.data           0.034562                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu07.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu07.data           0.032237                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu08.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu08.data           0.032570                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu09.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu09.data           0.034443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu10.inst           0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu10.data           0.044867                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu11.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu11.data           0.040368                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu12.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu12.data           0.040224                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu13.data           0.039753                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu14.data           0.038130                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu15.inst           0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu15.data           0.041562                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.994867                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  346                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2573                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                25936                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3913                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  158329002                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 158329002                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples   1999554.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.inst::samples      1134.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.data::samples    640935.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.data::samples    265716.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.data::samples    265694.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.data::samples    265638.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.data::samples    265644.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.data::samples    265710.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.data::samples    265662.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.data::samples    265670.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.data::samples    265670.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.data::samples    265710.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.data::samples    265666.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.data::samples    265644.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.data::samples    265646.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.data::samples    265734.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.data::samples    265658.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.data::samples    265644.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000107295000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds       119802                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds       119802                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            6960111                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState           1887449                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    2313619                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    999777                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  4627238                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 1999554                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      6.38                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     23.48                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              4627238                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5             1999554                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 273254                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 316280                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 609197                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 656411                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 663883                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 652096                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                 398596                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                 364734                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                 209388                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                 186804                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                 98420                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                 86231                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                 40731                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                 34812                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                 14523                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                 11995                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                  4354                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                  3328                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                  1025                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                   771                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                   189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                   113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                    37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                    27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                    13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 18967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 22905                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 61348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 75044                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                102639                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                112629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                123082                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                125168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                128851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                128805                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                130264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                130103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                129870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                129931                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                128676                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                128316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                127593                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                132927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                 41425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                  9823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                  4912                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                  2821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                  1458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                   883                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                   472                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                   285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                   146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                    88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                    46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples       119802                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     35.661625                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    32.034411                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev    45.770227                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-255       119773     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::256-511           21      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::512-767            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::768-1023            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::14592-14847            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total       119802                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples       119802                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     16.690347                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    16.616702                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     1.742642                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16           94521     78.90%     78.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17            3261      2.72%     81.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18           10605      8.85%     90.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19            2771      2.31%     92.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            4167      3.48%     96.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21             971      0.81%     97.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22            1570      1.31%     98.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23             286      0.24%     98.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24             679      0.57%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25             102      0.09%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26             347      0.29%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27              37      0.03%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28             229      0.19%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29              14      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30             137      0.11%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31              13      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32              38      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33               5      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34              21      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::36              14      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::37               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38               3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::39               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::40               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::42               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::44               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::46               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::50               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total       119802                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                    544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys              148071616                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            63985728                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             2030867915.91888475                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             877592651.32834530                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  72910353500                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     22004.72                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu00.inst        36288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu00.data     20509920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.data      8502912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.data      8502208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.data      8500416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.data      8500608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.data      8502720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.data      8501184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.data      8501440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.data      8501440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.data      8502720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.data      8501312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.data      8500608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.data      8500672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.data      8503488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.data      8501056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.data      8500608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     63985184                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu00.inst 497706.021746021172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu00.data 281302653.481292843819                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.inst 4388.941990705654                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.data 116621211.000234350562                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.inst 2633.365194423392                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.data 116611555.327854797244                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.data 116586977.252706840634                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.data 116589610.617901265621                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.data 116618577.635039925575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.data 116597510.713484540582                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.data 116601021.867077112198                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.data 116601021.867077112198                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.data 116618577.635039925575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.data 116599266.290280818939                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.inst 2633.365194423392                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.data 116589610.617901265621                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.data 116590488.406299412251                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.data 116629111.095817625523                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.data 116595755.136688262224                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.inst 2633.365194423392                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.data 116589610.617901265621                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 877585190.126961112022                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu00.inst         1134                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu00.data       640952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.data       265716                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.data       265694                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.data       265638                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.data       265644                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.data       265710                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.data       265662                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.data       265670                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.data       265670                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.data       265710                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.data       265666                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.data       265644                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.data       265646                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.data       265734                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.data       265658                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.data       265644                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      1999554                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu00.inst     42685500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu00.data  29849670353                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.inst       335000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.data  15448332141                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.data  14944818041                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.data  14206922560                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.data  14357226852                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.data  15304630550                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.data  15616100010                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.data  14462179365                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.data  14891533058                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.data  15207336803                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.inst       499500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.data  15565144448                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.inst       376000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.data  14699918081                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.data  14752299946                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.data  15043067539                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.data  15222765453                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.inst       212500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.data  14429224458                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 1290189177543                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu00.inst     37641.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu00.data     46570.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.data     58138.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.data     56248.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.data     53482.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.data     54046.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.data     57599.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.data     58781.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.data     54436.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.data     56052.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.data     57232.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.inst    249750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.data     58589.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.inst     62666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.data     55336.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.data     55533.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.data     56609.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.data     57302.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.inst     35416.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.data     54317.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks    645238.48                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu00.inst        36288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu00.data     20510464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.data      8502912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.data      8502208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.data      8500416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.data      8500608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.data      8502720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.data      8501184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.data      8501440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.data      8501440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.data      8502720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.data      8501312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.data      8500608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.data      8500672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.data      8503488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.data      8501056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.data      8500608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total     148071616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu00.inst        36288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu01.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu02.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu03.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu04.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu05.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu06.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu07.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu08.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu09.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu10.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu11.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu12.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu15.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        37760                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     63985728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     63985728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu00.inst          567                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu00.data       320476                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.data       132858                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.data       132847                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.data       132819                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.data       132822                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.data       132855                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.data       132831                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.data       132835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.data       132835                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.data       132855                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.data       132833                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.data       132822                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.data       132823                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.data       132867                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.data       132829                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.data       132822                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        2313619                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       999777                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        999777                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu00.inst       497706                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu00.data    281310115                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.inst         4389                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.data    116621211                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.inst         2633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.data    116611555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.data    116586977                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.data    116589611                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.data    116618578                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.data    116597511                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.data    116601022                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.data    116601022                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.data    116618578                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.data    116599266                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.inst         2633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.data    116589611                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.data    116590488                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.data    116629111                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.data    116595755                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.inst         2633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.data    116589611                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       2030867916                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu00.inst       497706                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu01.inst         4389                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu02.inst         2633                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu03.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu04.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu05.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu06.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu07.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu08.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu09.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu10.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu11.inst         2633                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu12.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu15.inst         2633                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       517895                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    877592651                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       877592651                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    877592651                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.inst       497706                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.data    281310115                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.inst         4389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.data    116621211                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.inst         2633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.data    116611555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.data    116586977                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.data    116589611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.data    116618578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.data    116597511                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.data    116601022                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.data    116601022                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.data    116618578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.data    116599266                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.inst         2633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.data    116589611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.data    116590488                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.data    116629111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.data    116595755                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.inst         2633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.data    116589611                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      2908460567                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             4627221                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            1999537                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       289224                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       289066                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       288925                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       289028                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       288966                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       289436                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       289412                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       289304                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       289412                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       289334                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       289362                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       289480                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       289024                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       289024                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       288942                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       289282                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0       125060                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1       124892                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2       124799                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3       124894                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4       124876                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5       125074                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6       125088                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7       124978                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8       124958                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9       124976                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10       125020                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11       125150                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12       124870                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13       124930                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14       124836                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15       125136                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat           161501595158                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           9254442000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      254046015158                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               34902.50                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          54902.50                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits            2311001                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits           1199877                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          60.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      3115880                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    68.056618                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    66.200310                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    18.354585                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63        95665      3.07%      3.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127      2811052     90.22%     93.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191       204317      6.56%     99.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255         4433      0.14%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319          297      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383           82      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447           19      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      3115880                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead            148071072                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          63985184                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            2030.860455                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             877.585190                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  18.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              12.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              5.48                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              52.98                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  20925442469                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   4127640000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  47857427781                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   1999204.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.inst::samples      1128.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.data::samples    640969.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.data::samples    265648.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.data::samples    265682.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.data::samples    265630.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.data::samples    265614.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.data::samples    265612.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.data::samples    265708.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.data::samples    265632.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.data::samples    265612.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.data::samples    265612.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.data::samples    265682.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.data::samples    265662.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.data::samples    265642.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.data::samples    265610.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.data::samples    265678.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.data::samples    265634.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000101790000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds       119748                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds       119748                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            6966692                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState           1886726                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    2313418                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    999602                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  4626836                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 1999204                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    27                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      6.37                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     26.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              4626836                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5             1999204                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 273533                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 316494                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 611193                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 658674                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 665052                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 653297                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                 398024                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                 363256                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                 207958                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                 185817                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                 97634                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                 85590                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                 40292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                 34432                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                 14260                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                 11677                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                  4245                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                  3308                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                   985                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                   710                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                   184                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                   119                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                    36                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                    27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 19104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 23140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 61716                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 74990                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                102949                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                112843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                123281                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                125333                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                128972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                128778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                130173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                130148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                130012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                129848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                128337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                128210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                127539                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                132796                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                 40795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                  9606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                  4655                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                  2642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                  1422                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                   861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                   436                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                   264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                   144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                    94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                    45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples       119748                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     35.672813                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev    45.492364                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-255       119715     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::256-511           27      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::512-767            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1024-1279            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::14592-14847            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total       119748                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples       119748                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     16.694868                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    16.621055                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     1.744203                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16           94272     78.73%     78.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17            3361      2.81%     81.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18           10515      8.78%     90.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19            2802      2.34%     92.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            4301      3.59%     96.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21            1037      0.87%     97.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22            1570      1.31%     98.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23             283      0.24%     98.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24             670      0.56%     99.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25              90      0.08%     99.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26             340      0.28%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27              34      0.03%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28             204      0.17%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29              19      0.02%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30             134      0.11%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31              10      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32              33      0.03%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::33               8      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34              31      0.03%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::35               8      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36              12      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::38               3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::39               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::40               4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::41               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::42               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::44               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::46               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total       119748                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                    864                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys              148058752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            63974528                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             2030691480.45085835                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             877439038.35867059                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  72910189750                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     22007.17                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu00.inst        36096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu00.data     20511008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.data      8500736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.data      8501824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.data      8500160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.data      8499648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.data      8499584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.data      8502656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.data      8500224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.data      8499584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.data      8499584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.data      8501824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.data      8501184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.data      8500544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.data      8499520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.data      8501696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.data      8500288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     63973664                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu00.inst 495072.656551597756                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu00.data 281317575.884061217308                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.inst 5266.730388846785                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.data 116591366.194697558880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.inst 2633.365194423392                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.data 116606288.597465947270                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.data 116583466.099114283919                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.inst 1755.576796282262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.data 116576443.791929155588                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.inst 1755.576796282262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.data 116575566.003531008959                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.inst 1755.576796282262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.data 116617699.846641793847                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.inst 1755.576796282262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.data 116584343.887512430549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.data 116575566.003531008959                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.inst 1755.576796282262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.data 116575566.003531008959                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.data 116606288.597465947270                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.inst 1755.576796282262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.data 116597510.713484540582                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.data 116588732.829503133893                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.data 116574688.215132877231                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.data 116604533.020669668913                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.inst 1755.576796282262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.data 116585221.675910562277                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 877427188.215295672417                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu00.inst         1128                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu00.data       640996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.data       265648                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.data       265682                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.data       265630                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.data       265614                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.data       265612                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.data       265708                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.data       265632                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.data       265612                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.data       265612                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.data       265682                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.data       265662                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.data       265642                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.data       265610                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.data       265678                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.data       265634                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      1999204                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu00.inst     41927998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu00.data  31659990227                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.inst       466500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.data  15318475822                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.data  14891779648                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.data  14087102486                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.data  14387018410                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.inst       157500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.data  15306867042                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.data  15645114907                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.inst       167500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.data  14342987426                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.data  14886632974                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.data  15149036152                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.data  15552866024                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.data  14581632846                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.data  14723221768                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.data  14958255693                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.data  15222178725                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.data  14313476825                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 1289209940415                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu00.inst     37170.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu00.data     49391.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.inst     38875.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.data     57664.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.data     56051.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.data     53032.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.data     54165.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.inst     39375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.data     57628.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.data     58880.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.inst     41875.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.data     53995.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.data     56046.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.data     57034.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.data     58539.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.data     54887.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.data     55425.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.data     56316.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.data     57295.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.data     53884.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks    644861.63                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu00.inst        36096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu00.data     20511872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.data      8500736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.data      8501824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.data      8500160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.data      8499648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.data      8499584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.data      8502656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.data      8500224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.data      8499584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.data      8499584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.data      8501824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.data      8501184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.data      8500544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.data      8499520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.data      8501696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.data      8500288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total     148058752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu00.inst        36096                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu01.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu02.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu03.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu04.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu05.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu06.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu07.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu08.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu09.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu10.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu11.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu12.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu15.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        37824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     63974528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     63974528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu00.inst          564                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu00.data       320498                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.data       132824                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.data       132841                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.data       132815                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.data       132807                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.data       132806                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.data       132854                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.data       132816                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.data       132806                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.data       132806                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.data       132841                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.data       132831                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.data       132821                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.data       132805                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.data       132839                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.data       132817                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        2313418                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       999602                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        999602                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu00.inst       495073                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu00.data    281329426                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.inst         5267                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.data    116591366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.inst         2633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.data    116606289                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.data    116583466                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.inst         1756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.data    116576444                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.inst         1756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.data    116575566                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.inst         1756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.data    116617700                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.inst         1756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.data    116584344                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.data    116575566                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.inst         1756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.data    116575566                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.data    116606289                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.inst         1756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.data    116597511                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.data    116588733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.data    116574688                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.data    116604533                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.inst         1756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.data    116585222                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       2030691480                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu00.inst       495073                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu01.inst         5267                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu02.inst         2633                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu03.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu04.inst         1756                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu05.inst         1756                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu06.inst         1756                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu07.inst         1756                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu08.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu09.inst         1756                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu10.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu11.inst         1756                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu12.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu15.inst         1756                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       518773                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    877439038                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       877439038                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    877439038                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.inst       495073                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.data    281329426                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.inst         5267                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.data    116591366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.inst         2633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.data    116606289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.data    116583466                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.inst         1756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.data    116576444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.inst         1756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.data    116575566                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.inst         1756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.data    116617700                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.inst         1756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.data    116584344                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.data    116575566                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.inst         1756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.data    116575566                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.data    116606289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.inst         1756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.data    116597511                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.data    116588733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.data    116574688                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.data    116604533                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.inst         1756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.data    116585222                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      2908130519                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             4626809                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            1999177                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       289226                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       288971                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       288882                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       288948                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       288948                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       289390                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       289400                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       289298                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       289390                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       289308                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       289366                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       289476                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       289014                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       288970                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       288914                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       289308                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0       125062                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1       124827                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2       124804                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3       124848                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4       124860                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5       125060                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6       125064                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7       124962                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8       124954                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9       124954                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10       125008                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11       125124                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12       124860                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13       124850                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14       124808                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15       125132                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat           162534315473                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           9253618000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      255070495473                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               35128.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          55128.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits            2310777                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits           1199574                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          60.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      3115635                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    68.054041                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    66.200975                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    18.337532                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        95382      3.06%      3.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127      2811493     90.24%     93.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191       203989      6.55%     99.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255         4328      0.14%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319          334      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383           83      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447           13      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      3115635                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead            148057888                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          63973664                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            2030.679630                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             877.427188                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  18.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              12.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              5.48                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              52.98                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  20910067057                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   4127640000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  47872803193                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples   1999468.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu00.inst::samples      1098.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu00.data::samples    641255.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu01.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu01.data::samples    265624.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu02.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu02.data::samples    265622.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu03.data::samples    265680.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu04.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu04.data::samples    265638.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu05.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu05.data::samples    265648.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu06.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu06.data::samples    265620.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu07.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu07.data::samples    265686.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu08.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu08.data::samples    265636.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu09.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu09.data::samples    265620.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu10.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu10.data::samples    265652.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu11.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu11.data::samples    265686.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu12.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu12.data::samples    265646.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu13.data::samples    265612.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu14.data::samples    265614.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu15.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu15.data::samples    265710.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000101787000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds       119801                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds       119801                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            6964330                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState           1887026                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                    2313551                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    999734                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                  4627102                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                 1999468                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                    17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      6.38                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     24.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5              4627102                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5             1999468                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 273917                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                 316918                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                 610897                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                 658139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                 664158                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                 652609                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                 397970                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                 363349                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                 208288                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                 185767                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                 97775                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                 85870                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                 40409                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                 34540                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                 14531                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                 12103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                  4380                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                  3392                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                   973                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                   684                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                   205                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                   151                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                    37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                    19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 18942                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 22831                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 60950                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 74910                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                102701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                112806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                123497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                125692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                129410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                129038                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                130192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                130162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                129940                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                129835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                128470                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                128304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                127598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                132745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                 41246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                  9517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                  4726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                  2641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                  1425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                   855                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                   430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                   256                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                   135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                    85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                    40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples       119801                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     35.661021                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean    32.041337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev    46.033517                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-255       119774     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::256-511           22      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::768-1023            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::14848-15103            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total       119801                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples       119801                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     16.689752                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    16.616200                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     1.740643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16           94539     78.91%     78.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17            3320      2.77%     81.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18           10491      8.76%     90.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19            2752      2.30%     92.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20            4226      3.53%     96.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21            1024      0.85%     97.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22            1482      1.24%     98.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23             318      0.27%     98.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24             683      0.57%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::25             102      0.09%     99.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26             373      0.31%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::27              38      0.03%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::28             191      0.16%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::29              18      0.02%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::30             122      0.10%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::31              13      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::32              43      0.04%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::33               7      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::34              31      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::36              15      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::37               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::38               5      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::40               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::41               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::42               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::44               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::46               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total       119801                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                    544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys              148067264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            63982976                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             2030808226.30781126                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             877554906.42722523                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  72909937250                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     22005.33                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu00.inst        35136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu00.data     20520160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu01.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu01.data      8499968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu02.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu02.data      8499904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu03.data      8501760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu04.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu04.data      8500416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu05.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu05.data      8500736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu06.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu06.data      8499840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu07.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu07.data      8501952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu08.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu08.data      8500352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu09.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu09.data      8499840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu10.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu10.data      8500864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu11.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu11.data      8501952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu12.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu12.data      8500672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu13.data      8499584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu14.data      8499648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu15.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu15.data      8502720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     63982368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu00.inst 481905.830579480797                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu00.data 281443099.624995410442                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu01.inst 2633.365194423392                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu01.data 116580832.733919858932                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu02.inst 1755.576796282262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu02.data 116579954.945521712303                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu03.data 116605410.809067815542                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu04.inst 2633.365194423392                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu04.data 116586977.252706840634                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu05.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu05.data 116591366.194697558880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu06.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu06.data 116579077.157123580575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu07.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu07.data 116608044.174262240529                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu08.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu08.data 116586099.464308708906                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu09.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu09.data 116579077.157123580575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu10.inst 1755.576796282262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu10.data 116593121.771493837237                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu11.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu11.data 116608044.174262240529                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu12.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu12.data 116590488.406299412251                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu13.data 116575566.003531008959                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu14.data 116576443.791929155588                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu15.inst 1755.576796282262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu15.data 116618577.635039925575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 877546567.437442898750                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu00.inst         1098                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu00.data       641272                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu01.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu01.data       265624                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu02.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu02.data       265622                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu03.data       265680                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu04.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu04.data       265638                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu05.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu05.data       265648                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu06.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu06.data       265620                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu07.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu07.data       265686                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu08.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu08.data       265636                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu09.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu09.data       265620                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu10.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu10.data       265652                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu11.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu11.data       265686                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu12.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu12.data       265646                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu13.data       265612                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu14.data       265614                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu15.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu15.data       265710                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks      1999468                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu00.inst     44598004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu00.data  28801006238                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu01.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu01.data  15400849242                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu02.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu02.data  14919315610                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu03.data  14162708462                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu04.inst       281500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu04.data  14306985218                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu05.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu05.data  15323208276                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu06.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu06.data  15604283447                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu07.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu07.data  14438992923                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu08.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu08.data  14870890596                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu09.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu09.data  15135927111                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu10.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu10.data  15506472397                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu11.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu11.data  14626489411                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu12.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu12.data  14758323366                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu13.data  15029447360                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu14.data  15163498206                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu15.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu15.data  14354359936                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 1290678082582                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu00.inst     40617.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu00.data     44912.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu01.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu01.data     57979.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu02.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu02.data     56167.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu03.data     53307.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu04.inst     46916.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu04.data     53858.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu05.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu05.data     57682.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu06.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu06.data     58746.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu07.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu07.data     54346.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu08.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu08.data     55982.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu09.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu09.data     56983.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu10.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu10.data     58371.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu11.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu11.data     55051.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu12.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu12.data     55556.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu13.data     56584.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu14.data     57088.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu15.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu15.data     54022.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks    645510.75                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu00.inst        35136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu00.data     20520704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu01.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu01.data      8499968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu02.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu02.data      8499904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu03.data      8501760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu04.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu04.data      8500416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu05.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu05.data      8500736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu06.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu06.data      8499840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu07.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu07.data      8501952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu08.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu08.data      8500352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu09.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu09.data      8499840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu10.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu10.data      8500864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu11.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu11.data      8501952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu12.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu12.data      8500672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu13.data      8499584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu14.data      8499648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu15.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu15.data      8502720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total     148067264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu00.inst        35136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu01.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu02.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu04.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu05.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu06.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu07.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu08.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu09.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu10.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu11.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu12.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu15.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        36352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     63982976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     63982976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu00.inst          549                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu00.data       320636                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu01.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu01.data       132812                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu02.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu02.data       132811                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu03.data       132840                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu04.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu04.data       132819                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu05.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu05.data       132824                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu06.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu06.data       132810                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu07.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu07.data       132843                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu08.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu08.data       132818                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu09.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu09.data       132810                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu10.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu10.data       132826                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu11.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu11.data       132843                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu12.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu12.data       132823                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu13.data       132806                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu14.data       132807                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu15.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu15.data       132855                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total        2313551                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       999734                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        999734                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu00.inst       481906                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu00.data    281450561                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu01.inst         2633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu01.data    116580833                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu02.inst         1756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu02.data    116579955                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu03.data    116605411                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu04.inst         2633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu04.data    116586977                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu05.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu05.data    116591366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu06.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu06.data    116579077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu07.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu07.data    116608044                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu08.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu08.data    116586099                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu09.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu09.data    116579077                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu10.inst         1756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu10.data    116593122                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu11.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu11.data    116608044                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu12.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu12.data    116590488                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu13.data    116575566                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu14.data    116576444                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu15.inst         1756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu15.data    116618578                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total       2030808226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu00.inst       481906                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu01.inst         2633                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu02.inst         1756                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu04.inst         2633                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu05.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu06.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu07.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu08.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu09.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu10.inst         1756                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu11.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu12.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu15.inst         1756                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       498584                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks    877554906                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total       877554906                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks    877554906                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu00.inst       481906                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu00.data    281450561                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu01.inst         2633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu01.data    116580833                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu02.inst         1756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu02.data    116579955                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu03.data    116605411                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu04.inst         2633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu04.data    116586977                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu05.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu05.data    116591366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu06.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu06.data    116579077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu07.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu07.data    116608044                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu08.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu08.data    116586099                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu09.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu09.data    116579077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu10.inst         1756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu10.data    116593122                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu11.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu11.data    116608044                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu12.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu12.data    116590488                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu13.data    116575566                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu14.data    116576444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu15.inst         1756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu15.data    116618578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total      2908363133                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts             4627085                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts            1999449                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0       289246                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1       288992                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2       288915                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3       288954                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4       289008                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5       289418                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6       289450                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7       289306                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8       289422                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9       289310                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10       289422                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11       289438                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12       289076                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13       288952                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14       288976                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15       289200                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0       125112                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1       124838                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2       124805                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3       124848                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4       124892                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5       125072                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6       125112                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7       124972                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8       124994                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9       124960                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10       125076                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11       125114                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12       124914                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13       124844                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14       124860                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15       125036                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat           159907009303                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           9254170000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat      252448709303                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               34558.91                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          54558.91                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits            2310942                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits           1199616                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           49.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          60.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples      3115976                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    68.052221                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    66.197144                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    18.331432                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-63        95815      3.07%      3.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-127      2810835     90.21%     93.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-191       204655      6.57%     99.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-255         4283      0.14%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-319          284      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-383           86      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-447            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::448-511            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-575            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total      3115976                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead            148066720                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          63982368                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW            2030.800765                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW             877.546567                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                  18.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead              12.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              5.48                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              52.98                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  20870269872                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   4127640000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  47912600378                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples   1999630.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu00.inst::samples      1152.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu00.data::samples    641511.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu01.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu01.data::samples    265642.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu02.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu02.data::samples    265618.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu03.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu03.data::samples    265640.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu04.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu04.data::samples    265712.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu05.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu05.data::samples    265636.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu06.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu06.data::samples    265614.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu07.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu07.data::samples    265614.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu08.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu08.data::samples    265688.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu09.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu09.data::samples    265668.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu10.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu10.data::samples    265616.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu11.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu11.data::samples    265618.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu12.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu12.data::samples    265690.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu13.data::samples    265632.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu14.data::samples    265646.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu15.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu15.data::samples    265616.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000260917000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds       119730                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds       119730                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            6968416                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState           1887625                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                    2313682                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    999815                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                  4627364                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                 1999630                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                    17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      6.37                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     23.47                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5              4627364                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5             1999630                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 274252                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                 317202                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                 612477                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                 659944                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                 664856                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                 653046                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                 397681                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                 362861                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                 207126                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                 185111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                 97458                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                 85434                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                 40001                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                 34088                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                 14328                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                 11778                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                  4235                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                  3281                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                  1025                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                   775                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                   199                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                   129                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                    32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                    23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 19109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 23131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 61927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 75156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                102927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                112896                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                123299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                125351                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                129238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                129046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                130248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                130263                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                129939                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                129710                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                128353                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                128272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                127559                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                132617                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                 40512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                  9432                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                  4615                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                  2677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                  1439                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                   858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                   439                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                   280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                   137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                    77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                    43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples       119730                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     35.696367                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev    46.274904                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-255       119705     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::256-511           18      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::512-767            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::768-1023            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::14848-15103            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total       119730                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples       119730                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     16.701019                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    16.626253                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     1.755405                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16           94255     78.72%     78.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17            3245      2.71%     81.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18           10454      8.73%     90.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19            2802      2.34%     92.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20            4452      3.72%     96.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21             991      0.83%     97.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22            1550      1.29%     98.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::23             328      0.27%     98.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24             689      0.58%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::25              87      0.07%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26             366      0.31%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::27              35      0.03%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::28             216      0.18%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::29               8      0.01%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::30             146      0.12%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::31              12      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::32              34      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::33               2      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::34              27      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::35               5      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::36              13      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::38               4      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::40               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::41               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::42               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::44               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::46               3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::47               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total       119730                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                    544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys              148075648                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            63988160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             2030923216.58796763                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             877626007.28747463                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  72910007500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     22003.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu00.inst        36864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu00.data     20528352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu01.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu01.data      8500544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu02.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu02.data      8499776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu03.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu03.data      8500480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu04.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu04.data      8502784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu05.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu05.data      8500352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu06.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu06.data      8499648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu07.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu07.data      8499648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu08.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu08.data      8502016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu09.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu09.data      8501376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu10.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu10.data      8499712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu11.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu11.data      8499776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu12.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu12.data      8502080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu13.data      8500224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu14.data      8500672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu15.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu15.data      8499712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     63987616                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu00.inst 505606.117329291301                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu00.data 281555456.539957463741                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu01.inst 1755.576796282262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu01.data 116588732.829503133893                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu02.inst 2633.365194423392                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu02.data 116578199.368725433946                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu03.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu03.data 116587855.041104987264                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu04.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu04.data 116619455.423438072205                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu05.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu05.data 116586099.464308708906                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu06.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu06.data 116576443.791929155588                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu07.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu07.data 116576443.791929155588                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu08.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu08.data 116608921.962660372257                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu09.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu09.data 116600144.078678965569                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu10.inst 1755.576796282262                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu10.data 116577321.580327302217                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu11.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu11.data 116578199.368725433946                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu12.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu12.data 116609799.751058518887                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu13.data 116584343.887512430549                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu14.data 116590488.406299412251                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu15.inst 877.788398141131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu15.data 116577321.580327302217                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 877618546.086090445518                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu00.inst         1152                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu00.data       641528                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu01.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu01.data       265642                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu02.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu02.data       265618                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu03.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu03.data       265640                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu04.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu04.data       265712                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu05.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu05.data       265636                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu06.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu06.data       265614                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu07.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu07.data       265614                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu08.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu08.data       265688                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu09.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu09.data       265668                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu10.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu10.data       265616                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu11.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu11.data       265618                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu12.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu12.data       265690                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu13.data       265632                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu14.data       265646                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu15.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu15.data       265616                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks      1999630                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu00.inst     44225992                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu00.data  32099876550                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu01.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu01.data  15298154822                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu02.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu02.data  14835134911                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu03.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu03.data  14131626007                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu04.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu04.data  14363087712                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu05.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu05.data  15274401331                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu06.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu06.data  15588746793                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu07.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu07.data  14352888278                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu08.inst        95000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu08.data  14935159136                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu09.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu09.data  15135858100                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu10.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu10.data  15603232490                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu11.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu11.data  14549057510                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu12.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu12.data  14735867848                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu13.data  14964898195                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu14.data  15182752057                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu15.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu15.data  14343925027                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 1291475210091                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu00.inst     38390.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu00.data     50036.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu01.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu01.data     57589.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu02.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu02.data     55851.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu03.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu03.data     53198.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu04.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu04.data     54055.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu05.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu05.data     57501.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu06.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu06.data     58689.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu07.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu07.data     54036.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu08.inst     47500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu08.data     56213.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu09.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu09.data     56972.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu10.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu10.data     58743.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu11.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu11.data     54774.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu12.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu12.data     55462.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu13.data     56336.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu14.data     57154.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu15.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu15.data     54002.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks    645857.09                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu00.inst        36864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu00.data     20528896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu01.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu01.data      8500544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu02.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu02.data      8499776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu03.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu03.data      8500480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu04.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu04.data      8502784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu05.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu05.data      8500352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu06.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu06.data      8499648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu07.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu07.data      8499648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu08.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu08.data      8502016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu09.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu09.data      8501376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu10.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu10.data      8499712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu11.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu11.data      8499776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu12.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu12.data      8502080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu13.data      8500224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu14.data      8500672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu15.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu15.data      8499712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total     148075648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu00.inst        36864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu01.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu02.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu03.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu04.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu05.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu06.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu07.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu08.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu09.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu10.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu11.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu12.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu15.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        37952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     63988160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     63988160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu00.inst          576                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu00.data       320764                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu01.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu01.data       132821                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu02.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu02.data       132809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu03.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu03.data       132820                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu04.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu04.data       132856                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu05.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu05.data       132818                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu06.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu06.data       132807                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu07.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu07.data       132807                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu08.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu08.data       132844                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu09.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu09.data       132834                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu10.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu10.data       132808                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu11.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu11.data       132809                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu12.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu12.data       132845                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu13.data       132816                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu14.data       132823                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu15.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu15.data       132808                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total        2313682                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       999815                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        999815                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu00.inst       505606                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu00.data    281562918                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu01.inst         1756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu01.data    116588733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu02.inst         2633                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu02.data    116578199                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu03.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu03.data    116587855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu04.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu04.data    116619455                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu05.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu05.data    116586099                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu06.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu06.data    116576444                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu07.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu07.data    116576444                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu08.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu08.data    116608922                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu09.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu09.data    116600144                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu10.inst         1756                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu10.data    116577322                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu11.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu11.data    116578199                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu12.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu12.data    116609800                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu13.data    116584344                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu14.data    116590488                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu15.inst          878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu15.data    116577322                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total       2030923217                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu00.inst       505606                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu01.inst         1756                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu02.inst         2633                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu03.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu04.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu05.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu06.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu07.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu08.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu09.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu10.inst         1756                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu11.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu12.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu15.inst          878                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total       520529                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks    877626007                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total       877626007                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks    877626007                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu00.inst       505606                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu00.data    281562918                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu01.inst         1756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu01.data    116588733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu02.inst         2633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu02.data    116578199                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu03.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu03.data    116587855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu04.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu04.data    116619455                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu05.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu05.data    116586099                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu06.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu06.data    116576444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu07.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu07.data    116576444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu08.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu08.data    116608922                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu09.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu09.data    116600144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu10.inst         1756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu10.data    116577322                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu11.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu11.data    116578199                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu12.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu12.data    116609800                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu13.data    116584344                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu14.data    116590488                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu15.inst          878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu15.data    116577322                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total      2908549224                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts             4627347                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts            1999613                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0       289216                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1       289021                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2       288918                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3       288988                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4       289030                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5       289476                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6       289412                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7       289300                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8       289418                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9       289324                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10       289416                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11       289444                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12       289094                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13       288958                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14       288996                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15       289336                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0       125090                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1       124843                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2       124808                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3       124854                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4       124902                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5       125060                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6       125082                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7       124956                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8       124984                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9       124980                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10       125106                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11       125086                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12       124932                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13       124864                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14       124884                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15       125182                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat           162893119759                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           9254694000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat      255440059759                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               35202.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          55202.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits            2311096                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits           1199595                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           49.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          59.99                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples      3116269                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    68.050197                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    66.197991                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    18.324378                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-63        95470      3.06%      3.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-127      2811926     90.23%     93.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-191       204145      6.55%     99.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-255         4361      0.14%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-319          249      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-383           97      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-447           10      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-511            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-575            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total      3116269                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead            148075104                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          63987616                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW            2030.915755                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW             877.618546                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                  18.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead              12.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              5.49                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              52.98                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  20884987150                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   4127640000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  47897883100                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             5501921                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       3998928                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           5196627                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               215                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            3752350                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           3752349                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        5501921                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls0.port      6926187                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls1.port      6925539                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls2.port      6926159                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls3.port      6926426                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     27704311                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                27704311                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls0.port    212057344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls1.port    212033280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls2.port    212050240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls3.port    212063808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    848204672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                848204672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              215                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            9254486                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  9254486    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              9254486                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer32.occupancy         9467117460                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer32.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer33.occupancy         9465986045                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer33.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer34.occupancy         9464320480                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer34.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer35.occupancy         9466731017                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer35.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        46386725136                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       18450041                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      9206818                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            5512393                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadRespWithInvalidate           10                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      7998536                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2527                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         11633259                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              380                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             380                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           3753476                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          3753476                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           4205                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       5508199                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu00.icache.mem_side_port::system.l2.cpu_side_port         8606                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu00.dcache.mem_side_port::system.l2.cpu_side_port      3858529                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu01.icache.mem_side_port::system.l2.cpu_side_port          239                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu01.dcache.mem_side_port::system.l2.cpu_side_port      1593690                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu02.icache.mem_side_port::system.l2.cpu_side_port          141                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu02.dcache.mem_side_port::system.l2.cpu_side_port      1593444                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu03.icache.mem_side_port::system.l2.cpu_side_port          132                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu03.dcache.mem_side_port::system.l2.cpu_side_port      1593420                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu04.icache.mem_side_port::system.l2.cpu_side_port          147                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu04.dcache.mem_side_port::system.l2.cpu_side_port      1593458                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu05.icache.mem_side_port::system.l2.cpu_side_port          145                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu05.dcache.mem_side_port::system.l2.cpu_side_port      1593449                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu06.icache.mem_side_port::system.l2.cpu_side_port          145                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu06.dcache.mem_side_port::system.l2.cpu_side_port      1593451                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu07.icache.mem_side_port::system.l2.cpu_side_port          147                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu07.dcache.mem_side_port::system.l2.cpu_side_port      1593457                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu08.icache.mem_side_port::system.l2.cpu_side_port          143                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu08.dcache.mem_side_port::system.l2.cpu_side_port      1593452                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu09.icache.mem_side_port::system.l2.cpu_side_port          145                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu09.dcache.mem_side_port::system.l2.cpu_side_port      1593437                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu10.icache.mem_side_port::system.l2.cpu_side_port          143                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu10.dcache.mem_side_port::system.l2.cpu_side_port      1593446                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu11.icache.mem_side_port::system.l2.cpu_side_port          149                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu11.dcache.mem_side_port::system.l2.cpu_side_port      1593447                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu12.icache.mem_side_port::system.l2.cpu_side_port          143                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu12.dcache.mem_side_port::system.l2.cpu_side_port      1593450                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu13.icache.mem_side_port::system.l2.cpu_side_port          135                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu13.dcache.mem_side_port::system.l2.cpu_side_port      1593424                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu14.icache.mem_side_port::system.l2.cpu_side_port          135                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu14.dcache.mem_side_port::system.l2.cpu_side_port      1593424                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu15.icache.mem_side_port::system.l2.cpu_side_port          149                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu15.dcache.mem_side_port::system.l2.cpu_side_port      1593445                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               27771267                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu00.icache.mem_side_port::system.l2.cpu_side_port       355584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu00.dcache.mem_side_port::system.l2.cpu_side_port     98343488                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu01.icache.mem_side_port::system.l2.cpu_side_port         7552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu01.dcache.mem_side_port::system.l2.cpu_side_port     50003008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu02.icache.mem_side_port::system.l2.cpu_side_port         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu02.dcache.mem_side_port::system.l2.cpu_side_port     49995008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu03.icache.mem_side_port::system.l2.cpu_side_port         4096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu03.dcache.mem_side_port::system.l2.cpu_side_port     49994432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu04.icache.mem_side_port::system.l2.cpu_side_port         4544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu04.dcache.mem_side_port::system.l2.cpu_side_port     49997632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu05.icache.mem_side_port::system.l2.cpu_side_port         4480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu05.dcache.mem_side_port::system.l2.cpu_side_port     49997760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu06.icache.mem_side_port::system.l2.cpu_side_port         4480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu06.dcache.mem_side_port::system.l2.cpu_side_port     49997440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu07.icache.mem_side_port::system.l2.cpu_side_port         4544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu07.dcache.mem_side_port::system.l2.cpu_side_port     49997824                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu08.icache.mem_side_port::system.l2.cpu_side_port         4416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu08.dcache.mem_side_port::system.l2.cpu_side_port     49997376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu09.icache.mem_side_port::system.l2.cpu_side_port         4480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu09.dcache.mem_side_port::system.l2.cpu_side_port     49994944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu10.icache.mem_side_port::system.l2.cpu_side_port         4416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu10.dcache.mem_side_port::system.l2.cpu_side_port     49995008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu11.icache.mem_side_port::system.l2.cpu_side_port         4608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu11.dcache.mem_side_port::system.l2.cpu_side_port     49995136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu12.icache.mem_side_port::system.l2.cpu_side_port         4416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu12.dcache.mem_side_port::system.l2.cpu_side_port     49995008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu13.icache.mem_side_port::system.l2.cpu_side_port         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu13.dcache.mem_side_port::system.l2.cpu_side_port     49994496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu14.icache.mem_side_port::system.l2.cpu_side_port         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu14.dcache.mem_side_port::system.l2.cpu_side_port     49994560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu15.icache.mem_side_port::system.l2.cpu_side_port         4608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu15.dcache.mem_side_port::system.l2.cpu_side_port     49994688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               848712704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        10395574                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 256371584                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          23653564                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.094436                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.320067                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                21454101     90.70%     90.70% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 2195031      9.28%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     688      0.00%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     250      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     247      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     240      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     244      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     241      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                     238      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                     237      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                    239      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                    244      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                    234      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                    220      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                    242      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                    803      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                     64      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::33                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::34                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::35                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::36                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::37                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::38                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::39                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::40                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::41                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::42                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::43                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::44                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::45                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::46                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::47                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::48                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::49                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::50                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::51                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::52                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::53                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::54                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::55                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::56                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::57                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::58                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::59                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::60                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::61                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::62                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::63                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::64                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              17                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            23653564                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  72910510250                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        10365806402                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2287497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         966042857                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            54436                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        398694902                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy            59685                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy        398698599                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy            58448                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy        398694682                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy            59429                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy        398694681                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy            58952                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy        398695632                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer32.occupancy            57943                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer33.occupancy        398694182                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer36.occupancy            60180                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer37.occupancy        398697894                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy             93976                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer40.occupancy            58436                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer41.occupancy        398696772                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer41.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer44.occupancy            61174                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer45.occupancy        398698200                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer48.occupancy            58919                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer49.occupancy        398700144                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer49.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         398764434                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer52.occupancy            55930                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer53.occupancy        398696620                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer53.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer56.occupancy            55914                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer57.occupancy        398695869                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer57.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer60.occupancy            60679                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer61.occupancy        398697434                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer61.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             58932                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         398700160                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      26002955                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     12737266                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        22767                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         2177676                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      2177078                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          598                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
