{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636486105566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636486105566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 16:28:25 2021 " "Processing started: Tue Nov 09 16:28:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636486105566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636486105566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off motor_unipolar -c motor_unipolar " "Command: quartus_map --read_settings_files=on --write_settings_files=off motor_unipolar -c motor_unipolar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636486105566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636486106085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636486106085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_unipolar.sv 1 1 " "Found 1 design units, including 1 entities, in source file motor_unipolar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motor_unipolar " "Found entity 1: motor_unipolar" {  } { { "motor_unipolar.sv" "" { Text "D:/Projetos/motor_unipolar/motor_unipolar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636486114427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636486114427 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X motor_unipolar.sv(43) " "Verilog HDL error at motor_unipolar.sv(43): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "motor_unipolar.sv" "" { Text "D:/Projetos/motor_unipolar/motor_unipolar.sv" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636486114428 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X motor_unipolar.sv(46) " "Verilog HDL error at motor_unipolar.sv(46): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "motor_unipolar.sv" "" { Text "D:/Projetos/motor_unipolar/motor_unipolar.sv" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636486114428 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X motor_unipolar.sv(52) " "Verilog HDL error at motor_unipolar.sv(52): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "motor_unipolar.sv" "" { Text "D:/Projetos/motor_unipolar/motor_unipolar.sv" 52 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636486114428 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X motor_unipolar.sv(54) " "Verilog HDL error at motor_unipolar.sv(54): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "motor_unipolar.sv" "" { Text "D:/Projetos/motor_unipolar/motor_unipolar.sv" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636486114429 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X motor_unipolar.sv(57) " "Verilog HDL error at motor_unipolar.sv(57): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "motor_unipolar.sv" "" { Text "D:/Projetos/motor_unipolar/motor_unipolar.sv" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636486114429 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X motor_unipolar.sv(63) " "Verilog HDL error at motor_unipolar.sv(63): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "motor_unipolar.sv" "" { Text "D:/Projetos/motor_unipolar/motor_unipolar.sv" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636486114429 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X motor_unipolar.sv(65) " "Verilog HDL error at motor_unipolar.sv(65): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "motor_unipolar.sv" "" { Text "D:/Projetos/motor_unipolar/motor_unipolar.sv" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636486114429 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X motor_unipolar.sv(68) " "Verilog HDL error at motor_unipolar.sv(68): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "motor_unipolar.sv" "" { Text "D:/Projetos/motor_unipolar/motor_unipolar.sv" 68 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636486114429 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X motor_unipolar.sv(74) " "Verilog HDL error at motor_unipolar.sv(74): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "motor_unipolar.sv" "" { Text "D:/Projetos/motor_unipolar/motor_unipolar.sv" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636486114429 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X motor_unipolar.sv(76) " "Verilog HDL error at motor_unipolar.sv(76): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "motor_unipolar.sv" "" { Text "D:/Projetos/motor_unipolar/motor_unipolar.sv" 76 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636486114429 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "X motor_unipolar.sv(79) " "Verilog HDL error at motor_unipolar.sv(79): object \"X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "motor_unipolar.sv" "" { Text "D:/Projetos/motor_unipolar/motor_unipolar.sv" 79 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1636486114430 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636486114514 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 09 16:28:34 2021 " "Processing ended: Tue Nov 09 16:28:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636486114514 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636486114514 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636486114514 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636486114514 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636486115151 ""}
