#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563ca4e7f360 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x563ca4ee9530_0 .var "clk", 0 0;
v0x563ca4ee95d0_0 .var/i "count", 31 0;
v0x563ca4ee9670_0 .var/i "fp_w", 31 0;
v0x563ca4ee9710_0 .var "rst_n", 0 0;
S_0x563ca4dbb400 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_0x563ca4e7f360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
L_0x563ca4ee98c0 .functor NOT 1, v0x563ca4ed80d0_0, C4<0>, C4<0>, C4<0>;
v0x563ca4ee5240_0 .net "ALUOp", 1 0, v0x563ca4ed7e70_0;  1 drivers
v0x563ca4ee5350_0 .net "ALUResult", 31 0, v0x563ca4ee4d70_0;  1 drivers
v0x563ca4ee5440_0 .net "ALUSrc", 0 0, v0x563ca4ed7f70_0;  1 drivers
v0x563ca4ee5510_0 .net "ALUSrc1_o", 31 0, v0x563ca4ee04c0_0;  1 drivers
v0x563ca4ee5600_0 .net "ALUSrc2_o", 31 0, v0x563ca4ee0d00_0;  1 drivers
v0x563ca4ee5740_0 .net "ALU_Ctrl_o", 3 0, v0x563ca4eb9310_0;  1 drivers
v0x563ca4ee5850_0 .net "ALU_zero", 0 0, v0x563ca4ee50d0_0;  1 drivers
v0x563ca4ee5940_0 .net "Branch", 0 0, v0x563ca4ed8030_0;  1 drivers
v0x563ca4ee59e0_0 .net "Branch_zero", 0 0, L_0x563ca4efa280;  1 drivers
v0x563ca4ee5b10_0 .net "DM_o", 31 0, L_0x563ca4f00e80;  1 drivers
v0x563ca4ee5bb0_0 .net "EXEMEM_ALUResult_o", 31 0, v0x563ca4ed9420_0;  1 drivers
v0x563ca4ee5c50_0 .net "EXEMEM_Instr_11_7_o", 4 0, v0x563ca4ed9260_0;  1 drivers
v0x563ca4ee5d10_0 .net "EXEMEM_Instr_o", 31 0, v0x563ca4ed96b0_0;  1 drivers
v0x563ca4ee5dd0_0 .net "EXEMEM_Mem_o", 1 0, v0x563ca4ed8eb0_0;  1 drivers
v0x563ca4ee5e70_0 .net "EXEMEM_PC_Add4_o", 31 0, v0x563ca4ed9870_0;  1 drivers
v0x563ca4ee5f60_0 .net "EXEMEM_RTdata_o", 31 0, v0x563ca4ed9af0_0;  1 drivers
v0x563ca4ee6070_0 .net "EXEMEM_WB_o", 2 0, v0x563ca4ed9050_0;  1 drivers
v0x563ca4ee6290_0 .net "EXEMEM_Zero_o", 0 0, v0x563ca4ed9d60_0;  1 drivers
v0x563ca4ee6330_0 .net "ForwardA", 1 0, v0x563ca4eda550_0;  1 drivers
v0x563ca4ee6420_0 .net "ForwardB", 1 0, v0x563ca4eda640_0;  1 drivers
v0x563ca4ee6530_0 .net "IDEXE_Exe_o", 2 0, v0x563ca4edbb10_0;  1 drivers
v0x563ca4ee65f0_0 .net "IDEXE_ImmGen_o", 31 0, v0x563ca4edc780_0;  1 drivers
v0x563ca4ee66e0_0 .net "IDEXE_Instr_11_7_o", 4 0, v0x563ca4edc030_0;  1 drivers
v0x563ca4ee67a0_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v0x563ca4edc140_0;  1 drivers
v0x563ca4ee68b0_0 .net "IDEXE_Instr_o", 31 0, v0x563ca4edca60_0;  1 drivers
v0x563ca4ee69c0_0 .net "IDEXE_Mem_o", 1 0, v0x563ca4edbcb0_0;  1 drivers
v0x563ca4ee6ad0_0 .net "IDEXE_PC_add4_o", 31 0, v0x563ca4edcbf0_0;  1 drivers
v0x563ca4ee6be0_0 .net "IDEXE_RSdata_o", 31 0, v0x563ca4edc440_0;  1 drivers
v0x563ca4ee6cf0_0 .net "IDEXE_RTdata_o", 31 0, v0x563ca4edc600_0;  1 drivers
v0x563ca4ee6db0_0 .net "IDEXE_WB_o", 2 0, v0x563ca4edbeb0_0;  1 drivers
v0x563ca4ee6ec0_0 .net "IFID_Flush", 0 0, v0x563ca4ed80d0_0;  1 drivers
v0x563ca4ee6fb0_0 .net "IFID_Instr_i", 31 0, L_0x563ca4ef9b20;  1 drivers
v0x563ca4ee70c0_0 .net "IFID_Instr_o", 31 0, v0x563ca4edd790_0;  1 drivers
v0x563ca4ee7390_0 .net "IFID_PC_Add4_o", 31 0, v0x563ca4edd980_0;  1 drivers
v0x563ca4ee7450_0 .net "IFID_PC_o", 31 0, v0x563ca4edd4b0_0;  1 drivers
v0x563ca4ee7560_0 .net "IFID_Write", 0 0, v0x563ca4edb270_0;  1 drivers
v0x563ca4ee7650_0 .net "Imm_Gen_o", 31 0, v0x563ca4ede770_0;  1 drivers
v0x563ca4ee7710_0 .net "Jump", 0 0, v0x563ca4ed8190_0;  1 drivers
v0x563ca4ee77b0_0 .net "MEMWB_ALUresult_o", 31 0, v0x563ca4edf3a0_0;  1 drivers
v0x563ca4ee78a0_0 .net "MEMWB_DM_o", 31 0, v0x563ca4edee10_0;  1 drivers
v0x563ca4ee79b0_0 .net "MEMWB_Instr_11_7_o", 4 0, v0x563ca4edf1f0_0;  1 drivers
v0x563ca4ee7a70_0 .net "MEMWB_PC_Add4_o", 31 0, v0x563ca4edf700_0;  1 drivers
v0x563ca4ee7b80_0 .net "MEMWB_WB_o", 2 0, v0x563ca4edefd0_0;  1 drivers
v0x563ca4ee7c40_0 .net "MUXALUSrc_o", 31 0, v0x563ca4edfd80_0;  1 drivers
v0x563ca4ee7d30_0 .net "MUXControl", 0 0, v0x563ca4edb440_0;  1 drivers
v0x563ca4ee7e20_0 .net "MUXMemtoReg_o", 31 0, v0x563ca4ee14f0_0;  1 drivers
v0x563ca4ee7f70_0 .net "MUX_control_o", 31 0, v0x563ca4ee2380_0;  1 drivers
v0x563ca4ee8030_0 .net "MemRead", 0 0, v0x563ca4ed82a0_0;  1 drivers
v0x563ca4ee80d0_0 .net "MemWrite", 0 0, v0x563ca4ed8360_0;  1 drivers
v0x563ca4ee8170_0 .net "MemtoReg", 0 0, v0x563ca4ed8420_0;  1 drivers
v0x563ca4ee8210_0 .net "PC_Add4", 31 0, v0x563ca4ee3140_0;  1 drivers
v0x563ca4ee82b0_0 .net "PC_Add_Immediate", 31 0, v0x563ca4ec23c0_0;  1 drivers
v0x563ca4ee8350_0 .net "PC_i", 31 0, v0x563ca4ee1ca0_0;  1 drivers
v0x563ca4ee8440_0 .net "PC_o", 31 0, v0x563ca4ee2ab0_0;  1 drivers
v0x563ca4ee8570_0 .net "PC_write", 0 0, v0x563ca4edb380_0;  1 drivers
v0x563ca4ee8610_0 .net "RSdata_o", 31 0, L_0x563ca4efa720;  1 drivers
v0x563ca4ee8720_0 .net "RTdata_o", 31 0, L_0x563ca4efa970;  1 drivers
v0x563ca4ee8830_0 .net "RegWrite", 0 0, v0x563ca4ed84e0_0;  1 drivers
v0x563ca4ee88d0_0 .net "SL1_o", 31 0, v0x563ca4ee4870_0;  1 drivers
L_0x7f4e3373d0a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ca4ee89c0_0 .net/2u *"_s10", 23 0, L_0x7f4e3373d0a8;  1 drivers
v0x563ca4ee8aa0_0 .net *"_s16", 0 0, L_0x563ca4efa190;  1 drivers
L_0x7f4e3373d138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563ca4ee8b60_0 .net/2u *"_s18", 0 0, L_0x7f4e3373d138;  1 drivers
L_0x7f4e3373d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563ca4ee8c40_0 .net/2u *"_s20", 0 0, L_0x7f4e3373d180;  1 drivers
v0x563ca4ee8d20_0 .net *"_s37", 0 0, L_0x563ca4efb250;  1 drivers
v0x563ca4ee8e00_0 .net *"_s39", 2 0, L_0x563ca4efb2f0;  1 drivers
v0x563ca4ee92b0_0 .net *"_s61", 0 0, L_0x563ca4f013e0;  1 drivers
v0x563ca4ee9350_0 .net *"_s63", 0 0, L_0x563ca4f01480;  1 drivers
v0x563ca4ee93f0_0 .net "clk_i", 0 0, v0x563ca4ee9530_0;  1 drivers
v0x563ca4ee9490_0 .net "rst_i", 0 0, v0x563ca4ee9710_0;  1 drivers
L_0x563ca4ef9be0 .part v0x563ca4edd790_0, 15, 5;
L_0x563ca4ef9c80 .part v0x563ca4edd790_0, 20, 5;
L_0x563ca4ef9d20 .part v0x563ca4edbcb0_0, 1, 1;
LS_0x563ca4ef9df0_0_0 .concat [ 1 2 1 1], v0x563ca4ed7f70_0, v0x563ca4ed7e70_0, v0x563ca4ed8360_0, v0x563ca4ed82a0_0;
LS_0x563ca4ef9df0_0_4 .concat [ 1 1 1 24], v0x563ca4ed8190_0, v0x563ca4ed84e0_0, v0x563ca4ed8420_0, L_0x7f4e3373d0a8;
L_0x563ca4ef9df0 .concat [ 5 27 0 0], LS_0x563ca4ef9df0_0_0, LS_0x563ca4ef9df0_0_4;
L_0x563ca4efa190 .cmp/eq 32, L_0x563ca4efa720, L_0x563ca4efa970;
L_0x563ca4efa280 .functor MUXZ 1, L_0x7f4e3373d180, L_0x7f4e3373d138, L_0x563ca4efa190, C4<>;
L_0x563ca4efa9e0 .part v0x563ca4edd790_0, 15, 5;
L_0x563ca4efabe0 .part v0x563ca4edd790_0, 20, 5;
L_0x563ca4efad20 .part v0x563ca4edefd0_0, 1, 1;
L_0x563ca4efaf50 .part v0x563ca4ee2380_0, 5, 3;
L_0x563ca4efb0a0 .part v0x563ca4ee2380_0, 3, 2;
L_0x563ca4efb140 .part v0x563ca4ee2380_0, 0, 3;
L_0x563ca4efb250 .part v0x563ca4edd790_0, 30, 1;
L_0x563ca4efb2f0 .part v0x563ca4edd790_0, 12, 3;
L_0x563ca4efb410 .concat [ 3 1 0 0], L_0x563ca4efb2f0, L_0x563ca4efb250;
L_0x563ca4efb4b0 .part v0x563ca4edd790_0, 7, 5;
L_0x563ca4efb5e0 .part v0x563ca4edbb10_0, 0, 1;
L_0x563ca4efb6d0 .part v0x563ca4edca60_0, 15, 5;
L_0x563ca4efb810 .part v0x563ca4edca60_0, 20, 5;
L_0x563ca4efb8b0 .part v0x563ca4ed9050_0, 1, 1;
L_0x563ca4efb770 .part v0x563ca4edefd0_0, 1, 1;
L_0x563ca4efbb30 .part v0x563ca4edbb10_0, 1, 2;
L_0x563ca4f01130 .part v0x563ca4ed8eb0_0, 1, 1;
L_0x563ca4f01270 .part v0x563ca4ed8eb0_0, 0, 1;
L_0x563ca4f013e0 .part v0x563ca4edefd0_0, 0, 1;
L_0x563ca4f01480 .part v0x563ca4edefd0_0, 2, 1;
L_0x563ca4f01600 .concat [ 1 1 0 0], L_0x563ca4f01480, L_0x563ca4f013e0;
S_0x563ca4db98a0 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 249, 4 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o"
v0x563ca4e62030_0 .net "ALUOp", 1 0, L_0x563ca4efbb30;  1 drivers
v0x563ca4eb9310_0 .var "ALU_Ctrl_o", 3 0;
v0x563ca4e65600_0 .net "func3", 2 0, L_0x563ca4efba60;  1 drivers
v0x563ca4e7a4f0_0 .net "instr", 3 0, v0x563ca4edc140_0;  alias, 1 drivers
E_0x563ca4ed15f0 .event edge, v0x563ca4e62030_0, v0x563ca4e7a4f0_0, v0x563ca4e65600_0;
L_0x563ca4efba60 .part v0x563ca4edc140_0, 0, 3;
S_0x563ca4ed4450 .scope module, "Branch_Adder" "Adder" 3 183, 5 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x563ca4e86ea0_0 .net "src1_i", 31 0, v0x563ca4ee4870_0;  alias, 1 drivers
v0x563ca4df2150_0 .net "src2_i", 31 0, v0x563ca4edd4b0_0;  alias, 1 drivers
v0x563ca4ec23c0_0 .var "sum_o", 31 0;
E_0x563ca4ed1730 .event edge, v0x563ca4e86ea0_0, v0x563ca4df2150_0;
S_0x563ca4ed47f0 .scope module, "Data_Memory" "Data_Memory" 3 287, 6 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x563ca4ed4a80 .array "Mem", 127 0, 7 0;
v0x563ca4ed5f50_0 .net "MemRead_i", 0 0, L_0x563ca4f01130;  1 drivers
v0x563ca4ed6010_0 .net "MemWrite_i", 0 0, L_0x563ca4f01270;  1 drivers
v0x563ca4ed60b0_0 .net *"_s224", 7 0, L_0x563ca4effd50;  1 drivers
v0x563ca4ed6190_0 .net *"_s226", 32 0, L_0x563ca4effe50;  1 drivers
L_0x7f4e3373d258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563ca4ed62c0_0 .net *"_s229", 0 0, L_0x7f4e3373d258;  1 drivers
L_0x7f4e3373d2a0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x563ca4ed63a0_0 .net/2u *"_s230", 32 0, L_0x7f4e3373d2a0;  1 drivers
v0x563ca4ed6480_0 .net *"_s232", 32 0, L_0x563ca4f00070;  1 drivers
v0x563ca4ed6560_0 .net *"_s234", 7 0, L_0x563ca4f00160;  1 drivers
v0x563ca4ed6640_0 .net *"_s236", 32 0, L_0x563ca4efff50;  1 drivers
L_0x7f4e3373d2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563ca4ed6720_0 .net *"_s239", 0 0, L_0x7f4e3373d2e8;  1 drivers
L_0x7f4e3373d330 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x563ca4ed6800_0 .net/2u *"_s240", 32 0, L_0x7f4e3373d330;  1 drivers
v0x563ca4ed68e0_0 .net *"_s242", 32 0, L_0x563ca4f00330;  1 drivers
v0x563ca4ed69c0_0 .net *"_s244", 7 0, L_0x563ca4f00600;  1 drivers
v0x563ca4ed6aa0_0 .net *"_s246", 32 0, L_0x563ca4f006a0;  1 drivers
L_0x7f4e3373d378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563ca4ed6b80_0 .net *"_s249", 0 0, L_0x7f4e3373d378;  1 drivers
L_0x7f4e3373d3c0 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563ca4ed6c60_0 .net/2u *"_s250", 32 0, L_0x7f4e3373d3c0;  1 drivers
v0x563ca4ed6d40_0 .net *"_s252", 32 0, L_0x563ca4f00910;  1 drivers
v0x563ca4ed6e20_0 .net *"_s254", 7 0, L_0x563ca4f00aa0;  1 drivers
v0x563ca4ed6f00_0 .net *"_s256", 31 0, L_0x563ca4f00ca0;  1 drivers
L_0x7f4e3373d408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ca4ed6fe0_0 .net/2u *"_s258", 31 0, L_0x7f4e3373d408;  1 drivers
v0x563ca4ed70c0_0 .net "addr_i", 31 0, v0x563ca4ed9420_0;  alias, 1 drivers
v0x563ca4ed71a0_0 .net "clk_i", 0 0, v0x563ca4ee9530_0;  alias, 1 drivers
v0x563ca4ed7260_0 .net "data_i", 31 0, v0x563ca4ed9af0_0;  alias, 1 drivers
v0x563ca4ed7340_0 .net "data_o", 31 0, L_0x563ca4f00e80;  alias, 1 drivers
v0x563ca4ed7420_0 .var/i "i", 31 0;
v0x563ca4ed7500 .array "memory", 31 0;
v0x563ca4ed7500_0 .net v0x563ca4ed7500 0, 31 0, L_0x563ca4efbcc0; 1 drivers
v0x563ca4ed7500_1 .net v0x563ca4ed7500 1, 31 0, L_0x563ca4efbe80; 1 drivers
v0x563ca4ed7500_2 .net v0x563ca4ed7500 2, 31 0, L_0x563ca4efc040; 1 drivers
v0x563ca4ed7500_3 .net v0x563ca4ed7500 3, 31 0, L_0x563ca4efc200; 1 drivers
v0x563ca4ed7500_4 .net v0x563ca4ed7500 4, 31 0, L_0x563ca4efc3f0; 1 drivers
v0x563ca4ed7500_5 .net v0x563ca4ed7500 5, 31 0, L_0x563ca4efc5b0; 1 drivers
v0x563ca4ed7500_6 .net v0x563ca4ed7500 6, 31 0, L_0x563ca4efc7b0; 1 drivers
v0x563ca4ed7500_7 .net v0x563ca4ed7500 7, 31 0, L_0x563ca4efc940; 1 drivers
v0x563ca4ed7500_8 .net v0x563ca4ed7500 8, 31 0, L_0x563ca4efcb50; 1 drivers
v0x563ca4ed7500_9 .net v0x563ca4ed7500 9, 31 0, L_0x563ca4efcd10; 1 drivers
v0x563ca4ed7500_10 .net v0x563ca4ed7500 10, 31 0, L_0x563ca4efcf30; 1 drivers
v0x563ca4ed7500_11 .net v0x563ca4ed7500 11, 31 0, L_0x563ca4efd0f0; 1 drivers
v0x563ca4ed7500_12 .net v0x563ca4ed7500 12, 31 0, L_0x563ca4efd320; 1 drivers
v0x563ca4ed7500_13 .net v0x563ca4ed7500 13, 31 0, L_0x563ca4efd4e0; 1 drivers
v0x563ca4ed7500_14 .net v0x563ca4ed7500 14, 31 0, L_0x563ca4efd720; 1 drivers
v0x563ca4ed7500_15 .net v0x563ca4ed7500 15, 31 0, L_0x563ca4efd8e0; 1 drivers
v0x563ca4ed7500_16 .net v0x563ca4ed7500 16, 31 0, L_0x563ca4efdb30; 1 drivers
v0x563ca4ed7500_17 .net v0x563ca4ed7500 17, 31 0, L_0x563ca4efdcf0; 1 drivers
v0x563ca4ed7500_18 .net v0x563ca4ed7500 18, 31 0, L_0x563ca4efdf50; 1 drivers
v0x563ca4ed7500_19 .net v0x563ca4ed7500 19, 31 0, L_0x563ca4efe110; 1 drivers
v0x563ca4ed7500_20 .net v0x563ca4ed7500 20, 31 0, L_0x563ca4efdeb0; 1 drivers
v0x563ca4ed7500_21 .net v0x563ca4ed7500 21, 31 0, L_0x563ca4efe4a0; 1 drivers
v0x563ca4ed7500_22 .net v0x563ca4ed7500 22, 31 0, L_0x563ca4efe720; 1 drivers
v0x563ca4ed7500_23 .net v0x563ca4ed7500 23, 31 0, L_0x563ca4efe8e0; 1 drivers
v0x563ca4ed7500_24 .net v0x563ca4ed7500 24, 31 0, L_0x563ca4efeb70; 1 drivers
v0x563ca4ed7500_25 .net v0x563ca4ed7500 25, 31 0, L_0x563ca4efed30; 1 drivers
v0x563ca4ed7500_26 .net v0x563ca4ed7500 26, 31 0, L_0x563ca4efefd0; 1 drivers
v0x563ca4ed7500_27 .net v0x563ca4ed7500 27, 31 0, L_0x563ca4eff190; 1 drivers
v0x563ca4ed7500_28 .net v0x563ca4ed7500 28, 31 0, L_0x563ca4eff440; 1 drivers
v0x563ca4ed7500_29 .net v0x563ca4ed7500 29, 31 0, L_0x563ca4eff600; 1 drivers
v0x563ca4ed7500_30 .net v0x563ca4ed7500 30, 31 0, L_0x563ca4eff8c0; 1 drivers
v0x563ca4ed7500_31 .net v0x563ca4ed7500 31, 31 0, L_0x563ca4effa80; 1 drivers
E_0x563ca4ed17d0 .event posedge, v0x563ca4ed71a0_0;
v0x563ca4ed4a80_0 .array/port v0x563ca4ed4a80, 0;
v0x563ca4ed4a80_1 .array/port v0x563ca4ed4a80, 1;
v0x563ca4ed4a80_2 .array/port v0x563ca4ed4a80, 2;
v0x563ca4ed4a80_3 .array/port v0x563ca4ed4a80, 3;
L_0x563ca4efbcc0 .concat [ 8 8 8 8], v0x563ca4ed4a80_0, v0x563ca4ed4a80_1, v0x563ca4ed4a80_2, v0x563ca4ed4a80_3;
v0x563ca4ed4a80_4 .array/port v0x563ca4ed4a80, 4;
v0x563ca4ed4a80_5 .array/port v0x563ca4ed4a80, 5;
v0x563ca4ed4a80_6 .array/port v0x563ca4ed4a80, 6;
v0x563ca4ed4a80_7 .array/port v0x563ca4ed4a80, 7;
L_0x563ca4efbe80 .concat [ 8 8 8 8], v0x563ca4ed4a80_4, v0x563ca4ed4a80_5, v0x563ca4ed4a80_6, v0x563ca4ed4a80_7;
v0x563ca4ed4a80_8 .array/port v0x563ca4ed4a80, 8;
v0x563ca4ed4a80_9 .array/port v0x563ca4ed4a80, 9;
v0x563ca4ed4a80_10 .array/port v0x563ca4ed4a80, 10;
v0x563ca4ed4a80_11 .array/port v0x563ca4ed4a80, 11;
L_0x563ca4efc040 .concat [ 8 8 8 8], v0x563ca4ed4a80_8, v0x563ca4ed4a80_9, v0x563ca4ed4a80_10, v0x563ca4ed4a80_11;
v0x563ca4ed4a80_12 .array/port v0x563ca4ed4a80, 12;
v0x563ca4ed4a80_13 .array/port v0x563ca4ed4a80, 13;
v0x563ca4ed4a80_14 .array/port v0x563ca4ed4a80, 14;
v0x563ca4ed4a80_15 .array/port v0x563ca4ed4a80, 15;
L_0x563ca4efc200 .concat [ 8 8 8 8], v0x563ca4ed4a80_12, v0x563ca4ed4a80_13, v0x563ca4ed4a80_14, v0x563ca4ed4a80_15;
v0x563ca4ed4a80_16 .array/port v0x563ca4ed4a80, 16;
v0x563ca4ed4a80_17 .array/port v0x563ca4ed4a80, 17;
v0x563ca4ed4a80_18 .array/port v0x563ca4ed4a80, 18;
v0x563ca4ed4a80_19 .array/port v0x563ca4ed4a80, 19;
L_0x563ca4efc3f0 .concat [ 8 8 8 8], v0x563ca4ed4a80_16, v0x563ca4ed4a80_17, v0x563ca4ed4a80_18, v0x563ca4ed4a80_19;
v0x563ca4ed4a80_20 .array/port v0x563ca4ed4a80, 20;
v0x563ca4ed4a80_21 .array/port v0x563ca4ed4a80, 21;
v0x563ca4ed4a80_22 .array/port v0x563ca4ed4a80, 22;
v0x563ca4ed4a80_23 .array/port v0x563ca4ed4a80, 23;
L_0x563ca4efc5b0 .concat [ 8 8 8 8], v0x563ca4ed4a80_20, v0x563ca4ed4a80_21, v0x563ca4ed4a80_22, v0x563ca4ed4a80_23;
v0x563ca4ed4a80_24 .array/port v0x563ca4ed4a80, 24;
v0x563ca4ed4a80_25 .array/port v0x563ca4ed4a80, 25;
v0x563ca4ed4a80_26 .array/port v0x563ca4ed4a80, 26;
v0x563ca4ed4a80_27 .array/port v0x563ca4ed4a80, 27;
L_0x563ca4efc7b0 .concat [ 8 8 8 8], v0x563ca4ed4a80_24, v0x563ca4ed4a80_25, v0x563ca4ed4a80_26, v0x563ca4ed4a80_27;
v0x563ca4ed4a80_28 .array/port v0x563ca4ed4a80, 28;
v0x563ca4ed4a80_29 .array/port v0x563ca4ed4a80, 29;
v0x563ca4ed4a80_30 .array/port v0x563ca4ed4a80, 30;
v0x563ca4ed4a80_31 .array/port v0x563ca4ed4a80, 31;
L_0x563ca4efc940 .concat [ 8 8 8 8], v0x563ca4ed4a80_28, v0x563ca4ed4a80_29, v0x563ca4ed4a80_30, v0x563ca4ed4a80_31;
v0x563ca4ed4a80_32 .array/port v0x563ca4ed4a80, 32;
v0x563ca4ed4a80_33 .array/port v0x563ca4ed4a80, 33;
v0x563ca4ed4a80_34 .array/port v0x563ca4ed4a80, 34;
v0x563ca4ed4a80_35 .array/port v0x563ca4ed4a80, 35;
L_0x563ca4efcb50 .concat [ 8 8 8 8], v0x563ca4ed4a80_32, v0x563ca4ed4a80_33, v0x563ca4ed4a80_34, v0x563ca4ed4a80_35;
v0x563ca4ed4a80_36 .array/port v0x563ca4ed4a80, 36;
v0x563ca4ed4a80_37 .array/port v0x563ca4ed4a80, 37;
v0x563ca4ed4a80_38 .array/port v0x563ca4ed4a80, 38;
v0x563ca4ed4a80_39 .array/port v0x563ca4ed4a80, 39;
L_0x563ca4efcd10 .concat [ 8 8 8 8], v0x563ca4ed4a80_36, v0x563ca4ed4a80_37, v0x563ca4ed4a80_38, v0x563ca4ed4a80_39;
v0x563ca4ed4a80_40 .array/port v0x563ca4ed4a80, 40;
v0x563ca4ed4a80_41 .array/port v0x563ca4ed4a80, 41;
v0x563ca4ed4a80_42 .array/port v0x563ca4ed4a80, 42;
v0x563ca4ed4a80_43 .array/port v0x563ca4ed4a80, 43;
L_0x563ca4efcf30 .concat [ 8 8 8 8], v0x563ca4ed4a80_40, v0x563ca4ed4a80_41, v0x563ca4ed4a80_42, v0x563ca4ed4a80_43;
v0x563ca4ed4a80_44 .array/port v0x563ca4ed4a80, 44;
v0x563ca4ed4a80_45 .array/port v0x563ca4ed4a80, 45;
v0x563ca4ed4a80_46 .array/port v0x563ca4ed4a80, 46;
v0x563ca4ed4a80_47 .array/port v0x563ca4ed4a80, 47;
L_0x563ca4efd0f0 .concat [ 8 8 8 8], v0x563ca4ed4a80_44, v0x563ca4ed4a80_45, v0x563ca4ed4a80_46, v0x563ca4ed4a80_47;
v0x563ca4ed4a80_48 .array/port v0x563ca4ed4a80, 48;
v0x563ca4ed4a80_49 .array/port v0x563ca4ed4a80, 49;
v0x563ca4ed4a80_50 .array/port v0x563ca4ed4a80, 50;
v0x563ca4ed4a80_51 .array/port v0x563ca4ed4a80, 51;
L_0x563ca4efd320 .concat [ 8 8 8 8], v0x563ca4ed4a80_48, v0x563ca4ed4a80_49, v0x563ca4ed4a80_50, v0x563ca4ed4a80_51;
v0x563ca4ed4a80_52 .array/port v0x563ca4ed4a80, 52;
v0x563ca4ed4a80_53 .array/port v0x563ca4ed4a80, 53;
v0x563ca4ed4a80_54 .array/port v0x563ca4ed4a80, 54;
v0x563ca4ed4a80_55 .array/port v0x563ca4ed4a80, 55;
L_0x563ca4efd4e0 .concat [ 8 8 8 8], v0x563ca4ed4a80_52, v0x563ca4ed4a80_53, v0x563ca4ed4a80_54, v0x563ca4ed4a80_55;
v0x563ca4ed4a80_56 .array/port v0x563ca4ed4a80, 56;
v0x563ca4ed4a80_57 .array/port v0x563ca4ed4a80, 57;
v0x563ca4ed4a80_58 .array/port v0x563ca4ed4a80, 58;
v0x563ca4ed4a80_59 .array/port v0x563ca4ed4a80, 59;
L_0x563ca4efd720 .concat [ 8 8 8 8], v0x563ca4ed4a80_56, v0x563ca4ed4a80_57, v0x563ca4ed4a80_58, v0x563ca4ed4a80_59;
v0x563ca4ed4a80_60 .array/port v0x563ca4ed4a80, 60;
v0x563ca4ed4a80_61 .array/port v0x563ca4ed4a80, 61;
v0x563ca4ed4a80_62 .array/port v0x563ca4ed4a80, 62;
v0x563ca4ed4a80_63 .array/port v0x563ca4ed4a80, 63;
L_0x563ca4efd8e0 .concat [ 8 8 8 8], v0x563ca4ed4a80_60, v0x563ca4ed4a80_61, v0x563ca4ed4a80_62, v0x563ca4ed4a80_63;
v0x563ca4ed4a80_64 .array/port v0x563ca4ed4a80, 64;
v0x563ca4ed4a80_65 .array/port v0x563ca4ed4a80, 65;
v0x563ca4ed4a80_66 .array/port v0x563ca4ed4a80, 66;
v0x563ca4ed4a80_67 .array/port v0x563ca4ed4a80, 67;
L_0x563ca4efdb30 .concat [ 8 8 8 8], v0x563ca4ed4a80_64, v0x563ca4ed4a80_65, v0x563ca4ed4a80_66, v0x563ca4ed4a80_67;
v0x563ca4ed4a80_68 .array/port v0x563ca4ed4a80, 68;
v0x563ca4ed4a80_69 .array/port v0x563ca4ed4a80, 69;
v0x563ca4ed4a80_70 .array/port v0x563ca4ed4a80, 70;
v0x563ca4ed4a80_71 .array/port v0x563ca4ed4a80, 71;
L_0x563ca4efdcf0 .concat [ 8 8 8 8], v0x563ca4ed4a80_68, v0x563ca4ed4a80_69, v0x563ca4ed4a80_70, v0x563ca4ed4a80_71;
v0x563ca4ed4a80_72 .array/port v0x563ca4ed4a80, 72;
v0x563ca4ed4a80_73 .array/port v0x563ca4ed4a80, 73;
v0x563ca4ed4a80_74 .array/port v0x563ca4ed4a80, 74;
v0x563ca4ed4a80_75 .array/port v0x563ca4ed4a80, 75;
L_0x563ca4efdf50 .concat [ 8 8 8 8], v0x563ca4ed4a80_72, v0x563ca4ed4a80_73, v0x563ca4ed4a80_74, v0x563ca4ed4a80_75;
v0x563ca4ed4a80_76 .array/port v0x563ca4ed4a80, 76;
v0x563ca4ed4a80_77 .array/port v0x563ca4ed4a80, 77;
v0x563ca4ed4a80_78 .array/port v0x563ca4ed4a80, 78;
v0x563ca4ed4a80_79 .array/port v0x563ca4ed4a80, 79;
L_0x563ca4efe110 .concat [ 8 8 8 8], v0x563ca4ed4a80_76, v0x563ca4ed4a80_77, v0x563ca4ed4a80_78, v0x563ca4ed4a80_79;
v0x563ca4ed4a80_80 .array/port v0x563ca4ed4a80, 80;
v0x563ca4ed4a80_81 .array/port v0x563ca4ed4a80, 81;
v0x563ca4ed4a80_82 .array/port v0x563ca4ed4a80, 82;
v0x563ca4ed4a80_83 .array/port v0x563ca4ed4a80, 83;
L_0x563ca4efdeb0 .concat [ 8 8 8 8], v0x563ca4ed4a80_80, v0x563ca4ed4a80_81, v0x563ca4ed4a80_82, v0x563ca4ed4a80_83;
v0x563ca4ed4a80_84 .array/port v0x563ca4ed4a80, 84;
v0x563ca4ed4a80_85 .array/port v0x563ca4ed4a80, 85;
v0x563ca4ed4a80_86 .array/port v0x563ca4ed4a80, 86;
v0x563ca4ed4a80_87 .array/port v0x563ca4ed4a80, 87;
L_0x563ca4efe4a0 .concat [ 8 8 8 8], v0x563ca4ed4a80_84, v0x563ca4ed4a80_85, v0x563ca4ed4a80_86, v0x563ca4ed4a80_87;
v0x563ca4ed4a80_88 .array/port v0x563ca4ed4a80, 88;
v0x563ca4ed4a80_89 .array/port v0x563ca4ed4a80, 89;
v0x563ca4ed4a80_90 .array/port v0x563ca4ed4a80, 90;
v0x563ca4ed4a80_91 .array/port v0x563ca4ed4a80, 91;
L_0x563ca4efe720 .concat [ 8 8 8 8], v0x563ca4ed4a80_88, v0x563ca4ed4a80_89, v0x563ca4ed4a80_90, v0x563ca4ed4a80_91;
v0x563ca4ed4a80_92 .array/port v0x563ca4ed4a80, 92;
v0x563ca4ed4a80_93 .array/port v0x563ca4ed4a80, 93;
v0x563ca4ed4a80_94 .array/port v0x563ca4ed4a80, 94;
v0x563ca4ed4a80_95 .array/port v0x563ca4ed4a80, 95;
L_0x563ca4efe8e0 .concat [ 8 8 8 8], v0x563ca4ed4a80_92, v0x563ca4ed4a80_93, v0x563ca4ed4a80_94, v0x563ca4ed4a80_95;
v0x563ca4ed4a80_96 .array/port v0x563ca4ed4a80, 96;
v0x563ca4ed4a80_97 .array/port v0x563ca4ed4a80, 97;
v0x563ca4ed4a80_98 .array/port v0x563ca4ed4a80, 98;
v0x563ca4ed4a80_99 .array/port v0x563ca4ed4a80, 99;
L_0x563ca4efeb70 .concat [ 8 8 8 8], v0x563ca4ed4a80_96, v0x563ca4ed4a80_97, v0x563ca4ed4a80_98, v0x563ca4ed4a80_99;
v0x563ca4ed4a80_100 .array/port v0x563ca4ed4a80, 100;
v0x563ca4ed4a80_101 .array/port v0x563ca4ed4a80, 101;
v0x563ca4ed4a80_102 .array/port v0x563ca4ed4a80, 102;
v0x563ca4ed4a80_103 .array/port v0x563ca4ed4a80, 103;
L_0x563ca4efed30 .concat [ 8 8 8 8], v0x563ca4ed4a80_100, v0x563ca4ed4a80_101, v0x563ca4ed4a80_102, v0x563ca4ed4a80_103;
v0x563ca4ed4a80_104 .array/port v0x563ca4ed4a80, 104;
v0x563ca4ed4a80_105 .array/port v0x563ca4ed4a80, 105;
v0x563ca4ed4a80_106 .array/port v0x563ca4ed4a80, 106;
v0x563ca4ed4a80_107 .array/port v0x563ca4ed4a80, 107;
L_0x563ca4efefd0 .concat [ 8 8 8 8], v0x563ca4ed4a80_104, v0x563ca4ed4a80_105, v0x563ca4ed4a80_106, v0x563ca4ed4a80_107;
v0x563ca4ed4a80_108 .array/port v0x563ca4ed4a80, 108;
v0x563ca4ed4a80_109 .array/port v0x563ca4ed4a80, 109;
v0x563ca4ed4a80_110 .array/port v0x563ca4ed4a80, 110;
v0x563ca4ed4a80_111 .array/port v0x563ca4ed4a80, 111;
L_0x563ca4eff190 .concat [ 8 8 8 8], v0x563ca4ed4a80_108, v0x563ca4ed4a80_109, v0x563ca4ed4a80_110, v0x563ca4ed4a80_111;
v0x563ca4ed4a80_112 .array/port v0x563ca4ed4a80, 112;
v0x563ca4ed4a80_113 .array/port v0x563ca4ed4a80, 113;
v0x563ca4ed4a80_114 .array/port v0x563ca4ed4a80, 114;
v0x563ca4ed4a80_115 .array/port v0x563ca4ed4a80, 115;
L_0x563ca4eff440 .concat [ 8 8 8 8], v0x563ca4ed4a80_112, v0x563ca4ed4a80_113, v0x563ca4ed4a80_114, v0x563ca4ed4a80_115;
v0x563ca4ed4a80_116 .array/port v0x563ca4ed4a80, 116;
v0x563ca4ed4a80_117 .array/port v0x563ca4ed4a80, 117;
v0x563ca4ed4a80_118 .array/port v0x563ca4ed4a80, 118;
v0x563ca4ed4a80_119 .array/port v0x563ca4ed4a80, 119;
L_0x563ca4eff600 .concat [ 8 8 8 8], v0x563ca4ed4a80_116, v0x563ca4ed4a80_117, v0x563ca4ed4a80_118, v0x563ca4ed4a80_119;
v0x563ca4ed4a80_120 .array/port v0x563ca4ed4a80, 120;
v0x563ca4ed4a80_121 .array/port v0x563ca4ed4a80, 121;
v0x563ca4ed4a80_122 .array/port v0x563ca4ed4a80, 122;
v0x563ca4ed4a80_123 .array/port v0x563ca4ed4a80, 123;
L_0x563ca4eff8c0 .concat [ 8 8 8 8], v0x563ca4ed4a80_120, v0x563ca4ed4a80_121, v0x563ca4ed4a80_122, v0x563ca4ed4a80_123;
v0x563ca4ed4a80_124 .array/port v0x563ca4ed4a80, 124;
v0x563ca4ed4a80_125 .array/port v0x563ca4ed4a80, 125;
v0x563ca4ed4a80_126 .array/port v0x563ca4ed4a80, 126;
v0x563ca4ed4a80_127 .array/port v0x563ca4ed4a80, 127;
L_0x563ca4effa80 .concat [ 8 8 8 8], v0x563ca4ed4a80_124, v0x563ca4ed4a80_125, v0x563ca4ed4a80_126, v0x563ca4ed4a80_127;
L_0x563ca4effd50 .array/port v0x563ca4ed4a80, L_0x563ca4f00070;
L_0x563ca4effe50 .concat [ 32 1 0 0], v0x563ca4ed9420_0, L_0x7f4e3373d258;
L_0x563ca4f00070 .arith/sum 33, L_0x563ca4effe50, L_0x7f4e3373d2a0;
L_0x563ca4f00160 .array/port v0x563ca4ed4a80, L_0x563ca4f00330;
L_0x563ca4efff50 .concat [ 32 1 0 0], v0x563ca4ed9420_0, L_0x7f4e3373d2e8;
L_0x563ca4f00330 .arith/sum 33, L_0x563ca4efff50, L_0x7f4e3373d330;
L_0x563ca4f00600 .array/port v0x563ca4ed4a80, L_0x563ca4f00910;
L_0x563ca4f006a0 .concat [ 32 1 0 0], v0x563ca4ed9420_0, L_0x7f4e3373d378;
L_0x563ca4f00910 .arith/sum 33, L_0x563ca4f006a0, L_0x7f4e3373d3c0;
L_0x563ca4f00aa0 .array/port v0x563ca4ed4a80, v0x563ca4ed9420_0;
L_0x563ca4f00ca0 .concat [ 8 8 8 8], L_0x563ca4f00aa0, L_0x563ca4f00600, L_0x563ca4f00160, L_0x563ca4effd50;
L_0x563ca4f00e80 .functor MUXZ 32, L_0x7f4e3373d408, L_0x563ca4f00ca0, L_0x563ca4f01130, C4<>;
S_0x563ca4ed7b90 .scope module, "Decoder" "Decoder" 3 147, 7 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /INPUT 1 "branch_i"
    .port_info 2 /OUTPUT 1 "Branch"
    .port_info 3 /OUTPUT 1 "ALUSrc"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 2 "ALUOp"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "MemtoReg"
    .port_info 9 /OUTPUT 1 "Jump"
    .port_info 10 /OUTPUT 1 "Flush"
v0x563ca4ed7e70_0 .var "ALUOp", 1 0;
v0x563ca4ed7f70_0 .var "ALUSrc", 0 0;
v0x563ca4ed8030_0 .var "Branch", 0 0;
v0x563ca4ed80d0_0 .var "Flush", 0 0;
v0x563ca4ed8190_0 .var "Jump", 0 0;
v0x563ca4ed82a0_0 .var "MemRead", 0 0;
v0x563ca4ed8360_0 .var "MemWrite", 0 0;
v0x563ca4ed8420_0 .var "MemtoReg", 0 0;
v0x563ca4ed84e0_0 .var "RegWrite", 0 0;
v0x563ca4ed85a0_0 .net "branch_i", 0 0, L_0x563ca4efa280;  alias, 1 drivers
v0x563ca4ed8660_0 .net "instr_i", 31 0, v0x563ca4edd790_0;  alias, 1 drivers
v0x563ca4ed8740_0 .net "opcode", 6 0, L_0x563ca4efa4a0;  1 drivers
E_0x563ca4ed1770 .event edge, v0x563ca4ed8740_0, v0x563ca4ed85a0_0, v0x563ca4ed8030_0, v0x563ca4ed8190_0;
L_0x563ca4efa4a0 .part v0x563ca4edd790_0, 0, 7;
S_0x563ca4ed8980 .scope module, "EXEtoMEM" "EXEMEM_register" 3 264, 8 2 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 1 "zero_i"
    .port_info 6 /INPUT 32 "alu_ans_i"
    .port_info 7 /INPUT 32 "rtdata_i"
    .port_info 8 /INPUT 5 "WBreg_i"
    .port_info 9 /INPUT 32 "pc_add4_i"
    .port_info 10 /OUTPUT 32 "instr_o"
    .port_info 11 /OUTPUT 3 "WB_o"
    .port_info 12 /OUTPUT 2 "Mem_o"
    .port_info 13 /OUTPUT 1 "zero_o"
    .port_info 14 /OUTPUT 32 "alu_ans_o"
    .port_info 15 /OUTPUT 32 "rtdata_o"
    .port_info 16 /OUTPUT 5 "WBreg_o"
    .port_info 17 /OUTPUT 32 "pc_add4_o"
v0x563ca4ed8db0_0 .net "Mem_i", 1 0, v0x563ca4edbcb0_0;  alias, 1 drivers
v0x563ca4ed8eb0_0 .var "Mem_o", 1 0;
v0x563ca4ed8f90_0 .net "WB_i", 2 0, v0x563ca4edbeb0_0;  alias, 1 drivers
v0x563ca4ed9050_0 .var "WB_o", 2 0;
v0x563ca4ed9130_0 .net "WBreg_i", 4 0, v0x563ca4edc030_0;  alias, 1 drivers
v0x563ca4ed9260_0 .var "WBreg_o", 4 0;
v0x563ca4ed9340_0 .net "alu_ans_i", 31 0, v0x563ca4ee4d70_0;  alias, 1 drivers
v0x563ca4ed9420_0 .var "alu_ans_o", 31 0;
v0x563ca4ed94e0_0 .net "clk_i", 0 0, v0x563ca4ee9530_0;  alias, 1 drivers
v0x563ca4ed9610_0 .net "instr_i", 31 0, v0x563ca4edca60_0;  alias, 1 drivers
v0x563ca4ed96b0_0 .var "instr_o", 31 0;
v0x563ca4ed9790_0 .net "pc_add4_i", 31 0, v0x563ca4edcbf0_0;  alias, 1 drivers
v0x563ca4ed9870_0 .var "pc_add4_o", 31 0;
v0x563ca4ed9950_0 .net "rst_i", 0 0, v0x563ca4ee9710_0;  alias, 1 drivers
v0x563ca4ed9a10_0 .net "rtdata_i", 31 0, v0x563ca4edc600_0;  alias, 1 drivers
v0x563ca4ed9af0_0 .var "rtdata_o", 31 0;
v0x563ca4ed9bb0_0 .net "zero_i", 0 0, v0x563ca4ee50d0_0;  alias, 1 drivers
v0x563ca4ed9d60_0 .var "zero_o", 0 0;
S_0x563ca4eda100 .scope module, "FWUnit" "ForwardingUnit" 3 222, 9 2 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1"
    .port_info 1 /INPUT 5 "IDEXE_RS2"
    .port_info 2 /INPUT 5 "EXEMEM_RD"
    .port_info 3 /INPUT 5 "MEMWB_RD"
    .port_info 4 /INPUT 1 "EXEMEM_RegWrite"
    .port_info 5 /INPUT 1 "MEMWB_RegWrite"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x563ca4ed8b50_0 .net "EXEMEM_RD", 4 0, v0x563ca4ed9260_0;  alias, 1 drivers
v0x563ca4eda4b0_0 .net "EXEMEM_RegWrite", 0 0, L_0x563ca4efb8b0;  1 drivers
v0x563ca4eda550_0 .var "ForwardA", 1 0;
v0x563ca4eda640_0 .var "ForwardB", 1 0;
v0x563ca4eda720_0 .net "IDEXE_RS1", 4 0, L_0x563ca4efb6d0;  1 drivers
v0x563ca4eda850_0 .net "IDEXE_RS2", 4 0, L_0x563ca4efb810;  1 drivers
v0x563ca4eda930_0 .net "MEMWB_RD", 4 0, v0x563ca4edf1f0_0;  alias, 1 drivers
v0x563ca4edaa10_0 .net "MEMWB_RegWrite", 0 0, L_0x563ca4efb770;  1 drivers
E_0x563ca4eda3a0/0 .event edge, v0x563ca4eda4b0_0, v0x563ca4ed9260_0, v0x563ca4eda720_0, v0x563ca4edaa10_0;
E_0x563ca4eda3a0/1 .event edge, v0x563ca4eda930_0, v0x563ca4eda850_0;
E_0x563ca4eda3a0 .event/or E_0x563ca4eda3a0/0, E_0x563ca4eda3a0/1;
S_0x563ca4edac20 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 129, 10 2 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs"
    .port_info 1 /INPUT 5 "IFID_regRt"
    .port_info 2 /INPUT 5 "IDEXE_regRd"
    .port_info 3 /INPUT 1 "IDEXE_memRead"
    .port_info 4 /OUTPUT 1 "PC_write"
    .port_info 5 /OUTPUT 1 "IFID_write"
    .port_info 6 /OUTPUT 1 "control_output_select"
v0x563ca4edaf20_0 .net "IDEXE_memRead", 0 0, L_0x563ca4ef9d20;  1 drivers
v0x563ca4edb000_0 .net "IDEXE_regRd", 4 0, v0x563ca4edc030_0;  alias, 1 drivers
v0x563ca4edb0c0_0 .net "IFID_regRs", 4 0, L_0x563ca4ef9be0;  1 drivers
v0x563ca4edb190_0 .net "IFID_regRt", 4 0, L_0x563ca4ef9c80;  1 drivers
v0x563ca4edb270_0 .var "IFID_write", 0 0;
v0x563ca4edb380_0 .var "PC_write", 0 0;
v0x563ca4edb440_0 .var "control_output_select", 0 0;
E_0x563ca4edae90 .event edge, v0x563ca4edaf20_0, v0x563ca4ed9130_0, v0x563ca4edb0c0_0, v0x563ca4edb190_0;
S_0x563ca4edb620 .scope module, "IDtoEXE" "IDEXE_register" 3 189, 11 2 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 3 "Exe_i"
    .port_info 6 /INPUT 32 "data1_i"
    .port_info 7 /INPUT 32 "data2_i"
    .port_info 8 /INPUT 32 "immgen_i"
    .port_info 9 /INPUT 4 "alu_ctrl_instr"
    .port_info 10 /INPUT 5 "WBreg_i"
    .port_info 11 /INPUT 32 "pc_add4_i"
    .port_info 12 /OUTPUT 32 "instr_o"
    .port_info 13 /OUTPUT 3 "WB_o"
    .port_info 14 /OUTPUT 2 "Mem_o"
    .port_info 15 /OUTPUT 3 "Exe_o"
    .port_info 16 /OUTPUT 32 "data1_o"
    .port_info 17 /OUTPUT 32 "data2_o"
    .port_info 18 /OUTPUT 32 "immgen_o"
    .port_info 19 /OUTPUT 4 "alu_ctrl_input"
    .port_info 20 /OUTPUT 5 "WBreg_o"
    .port_info 21 /OUTPUT 32 "pc_add4_o"
v0x563ca4edba10_0 .net "Exe_i", 2 0, L_0x563ca4efb140;  1 drivers
v0x563ca4edbb10_0 .var "Exe_o", 2 0;
v0x563ca4edbbf0_0 .net "Mem_i", 1 0, L_0x563ca4efb0a0;  1 drivers
v0x563ca4edbcb0_0 .var "Mem_o", 1 0;
v0x563ca4edbda0_0 .net "WB_i", 2 0, L_0x563ca4efaf50;  1 drivers
v0x563ca4edbeb0_0 .var "WB_o", 2 0;
v0x563ca4edbf70_0 .net "WBreg_i", 4 0, L_0x563ca4efb4b0;  1 drivers
v0x563ca4edc030_0 .var "WBreg_o", 4 0;
v0x563ca4edc140_0 .var "alu_ctrl_input", 3 0;
v0x563ca4edc200_0 .net "alu_ctrl_instr", 3 0, L_0x563ca4efb410;  1 drivers
v0x563ca4edc2c0_0 .net "clk_i", 0 0, v0x563ca4ee9530_0;  alias, 1 drivers
v0x563ca4edc360_0 .net "data1_i", 31 0, L_0x563ca4efa720;  alias, 1 drivers
v0x563ca4edc440_0 .var "data1_o", 31 0;
v0x563ca4edc520_0 .net "data2_i", 31 0, L_0x563ca4efa970;  alias, 1 drivers
v0x563ca4edc600_0 .var "data2_o", 31 0;
v0x563ca4edc6c0_0 .net "immgen_i", 31 0, v0x563ca4ede770_0;  alias, 1 drivers
v0x563ca4edc780_0 .var "immgen_o", 31 0;
v0x563ca4edc970_0 .net "instr_i", 31 0, v0x563ca4edd790_0;  alias, 1 drivers
v0x563ca4edca60_0 .var "instr_o", 31 0;
v0x563ca4edcb30_0 .net "pc_add4_i", 31 0, v0x563ca4edd980_0;  alias, 1 drivers
v0x563ca4edcbf0_0 .var "pc_add4_o", 31 0;
v0x563ca4edcce0_0 .net "rst_i", 0 0, v0x563ca4ee9710_0;  alias, 1 drivers
S_0x563ca4edd030 .scope module, "IFtoID" "IFID_register" 3 114, 12 2 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "IFID_write"
    .port_info 4 /INPUT 32 "address_i"
    .port_info 5 /INPUT 32 "instr_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 32 "address_o"
    .port_info 8 /OUTPUT 32 "instr_o"
    .port_info 9 /OUTPUT 32 "pc_add4_o"
v0x563ca4edd300_0 .net "IFID_write", 0 0, v0x563ca4edb270_0;  alias, 1 drivers
v0x563ca4edd3f0_0 .net "address_i", 31 0, v0x563ca4ee2ab0_0;  alias, 1 drivers
v0x563ca4edd4b0_0 .var "address_o", 31 0;
v0x563ca4edd5b0_0 .net "clk_i", 0 0, v0x563ca4ee9530_0;  alias, 1 drivers
v0x563ca4edd650_0 .net "flush", 0 0, v0x563ca4ed80d0_0;  alias, 1 drivers
v0x563ca4edd6f0_0 .net "instr_i", 31 0, L_0x563ca4ef9b20;  alias, 1 drivers
v0x563ca4edd790_0 .var "instr_o", 31 0;
v0x563ca4edd8a0_0 .net "pc_add4_i", 31 0, v0x563ca4ee3140_0;  alias, 1 drivers
v0x563ca4edd980_0 .var "pc_add4_o", 31 0;
v0x563ca4eddad0_0 .net "rst_i", 0 0, v0x563ca4ee9710_0;  alias, 1 drivers
S_0x563ca4eddc90 .scope module, "IM" "Instr_Memory" 3 109, 13 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x563ca4ef9b20 .functor BUFZ 32, L_0x563ca4ef9940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563ca4edde80_0 .net *"_s0", 31 0, L_0x563ca4ef9940;  1 drivers
L_0x7f4e3373d060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563ca4eddf80_0 .net/2u *"_s2", 31 0, L_0x7f4e3373d060;  1 drivers
v0x563ca4ede060_0 .net *"_s4", 31 0, L_0x563ca4ef99e0;  1 drivers
v0x563ca4ede120_0 .net "addr_i", 31 0, v0x563ca4ee2ab0_0;  alias, 1 drivers
v0x563ca4ede210_0 .var/i "i", 31 0;
v0x563ca4ede320_0 .net "instr_o", 31 0, L_0x563ca4ef9b20;  alias, 1 drivers
v0x563ca4ede3e0 .array "instruction_file", 31 0, 31 0;
L_0x563ca4ef9940 .array/port v0x563ca4ede3e0, L_0x563ca4ef99e0;
L_0x563ca4ef99e0 .arith/div 32, v0x563ca4ee2ab0_0, L_0x7f4e3373d060;
S_0x563ca4ede4e0 .scope module, "ImmGen" "Imm_Gen" 3 173, 14 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 32 "Imm_Gen_o"
v0x563ca4ede770_0 .var "Imm_Gen_o", 31 0;
v0x563ca4ede880_0 .net "func3", 2 0, L_0x563ca4efaeb0;  1 drivers
v0x563ca4ede940_0 .net "instr_i", 31 0, v0x563ca4edd790_0;  alias, 1 drivers
v0x563ca4edea10_0 .net "opcode", 6 0, L_0x563ca4efae10;  1 drivers
E_0x563ca4ede6f0 .event edge, v0x563ca4edea10_0, v0x563ca4ed8660_0;
L_0x563ca4efae10 .part v0x563ca4edd790_0, 0, 7;
L_0x563ca4efaeb0 .part v0x563ca4edd790_0, 12, 3;
S_0x563ca4edeb50 .scope module, "MEMtoWB" "MEMWB_register" 3 296, 15 2 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 3 "WB_i"
    .port_info 3 /INPUT 32 "DM_i"
    .port_info 4 /INPUT 32 "alu_ans_i"
    .port_info 5 /INPUT 5 "WBreg_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 3 "WB_o"
    .port_info 8 /OUTPUT 32 "DM_o"
    .port_info 9 /OUTPUT 32 "alu_ans_o"
    .port_info 10 /OUTPUT 5 "WBreg_o"
    .port_info 11 /OUTPUT 32 "pc_add4_o"
v0x563ca4eded20_0 .net "DM_i", 31 0, L_0x563ca4f00e80;  alias, 1 drivers
v0x563ca4edee10_0 .var "DM_o", 31 0;
v0x563ca4edeed0_0 .net "WB_i", 2 0, v0x563ca4ed9050_0;  alias, 1 drivers
v0x563ca4edefd0_0 .var "WB_o", 2 0;
v0x563ca4edf090_0 .net "WBreg_i", 4 0, v0x563ca4ed9260_0;  alias, 1 drivers
v0x563ca4edf1f0_0 .var "WBreg_o", 4 0;
v0x563ca4edf2b0_0 .net "alu_ans_i", 31 0, v0x563ca4ed9420_0;  alias, 1 drivers
v0x563ca4edf3a0_0 .var "alu_ans_o", 31 0;
v0x563ca4edf480_0 .net "clk_i", 0 0, v0x563ca4ee9530_0;  alias, 1 drivers
v0x563ca4edf640_0 .net "pc_add4_i", 31 0, v0x563ca4ed9870_0;  alias, 1 drivers
v0x563ca4edf700_0 .var "pc_add4_o", 31 0;
v0x563ca4edf7c0_0 .net "rst_i", 0 0, v0x563ca4ee9710_0;  alias, 1 drivers
S_0x563ca4edf9e0 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 215, 16 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x563ca4edfbe0_0 .net "data0_i", 31 0, v0x563ca4edc600_0;  alias, 1 drivers
v0x563ca4edfcc0_0 .net "data1_i", 31 0, v0x563ca4edc780_0;  alias, 1 drivers
v0x563ca4edfd80_0 .var "data_o", 31 0;
v0x563ca4edfe50_0 .net "select_i", 0 0, L_0x563ca4efb5e0;  1 drivers
E_0x563ca4edfb60 .event edge, v0x563ca4edfe50_0, v0x563ca4ed9a10_0, v0x563ca4edc780_0;
S_0x563ca4edffc0 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 233, 17 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x563ca4ee0220_0 .net "data0_i", 31 0, v0x563ca4edc440_0;  alias, 1 drivers
v0x563ca4ee0330_0 .net "data1_i", 31 0, v0x563ca4ee14f0_0;  alias, 1 drivers
v0x563ca4ee03f0_0 .net "data2_i", 31 0, v0x563ca4ed9420_0;  alias, 1 drivers
v0x563ca4ee04c0_0 .var "data_o", 31 0;
v0x563ca4ee05a0_0 .net "select_i", 1 0, v0x563ca4eda550_0;  alias, 1 drivers
E_0x563ca4ee0190 .event edge, v0x563ca4eda550_0, v0x563ca4edc440_0, v0x563ca4ee0330_0, v0x563ca4ed70c0_0;
S_0x563ca4ee0760 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 241, 17 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x563ca4ee09c0_0 .net "data0_i", 31 0, v0x563ca4edfd80_0;  alias, 1 drivers
v0x563ca4ee0ad0_0 .net "data1_i", 31 0, v0x563ca4ee14f0_0;  alias, 1 drivers
v0x563ca4ee0ba0_0 .net "data2_i", 31 0, v0x563ca4ed9420_0;  alias, 1 drivers
v0x563ca4ee0d00_0 .var "data_o", 31 0;
v0x563ca4ee0dc0_0 .net "select_i", 1 0, v0x563ca4eda640_0;  alias, 1 drivers
E_0x563ca4ee0930 .event edge, v0x563ca4eda640_0, v0x563ca4edfd80_0, v0x563ca4ee0330_0, v0x563ca4ed70c0_0;
S_0x563ca4ee0f30 .scope module, "MUX_MemtoReg" "MUX_3to1" 3 313, 17 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x563ca4ee1210_0 .net "data0_i", 31 0, v0x563ca4edf3a0_0;  alias, 1 drivers
v0x563ca4ee1320_0 .net "data1_i", 31 0, v0x563ca4edee10_0;  alias, 1 drivers
v0x563ca4ee13f0_0 .net "data2_i", 31 0, v0x563ca4edf700_0;  alias, 1 drivers
v0x563ca4ee14f0_0 .var "data_o", 31 0;
v0x563ca4ee15e0_0 .net "select_i", 1 0, L_0x563ca4f01600;  1 drivers
E_0x563ca4ee1180 .event edge, v0x563ca4ee15e0_0, v0x563ca4edf3a0_0, v0x563ca4edee10_0, v0x563ca4edf700_0;
S_0x563ca4ee1790 .scope module, "MUX_PCSrc" "MUX_2to1" 3 88, 16 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x563ca4ee1af0_0 .net "data0_i", 31 0, v0x563ca4ec23c0_0;  alias, 1 drivers
v0x563ca4ee1bd0_0 .net "data1_i", 31 0, v0x563ca4ee3140_0;  alias, 1 drivers
v0x563ca4ee1ca0_0 .var "data_o", 31 0;
v0x563ca4ee1d70_0 .net "select_i", 0 0, L_0x563ca4ee98c0;  1 drivers
E_0x563ca4ee1a70 .event edge, v0x563ca4ee1d70_0, v0x563ca4ec23c0_0, v0x563ca4edd8a0_0;
S_0x563ca4ee1ee0 .scope module, "MUX_control" "MUX_2to1" 3 139, 16 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x563ca4ee21a0_0 .net "data0_i", 31 0, L_0x563ca4ef9df0;  1 drivers
L_0x7f4e3373d0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563ca4ee22a0_0 .net "data1_i", 31 0, L_0x7f4e3373d0f0;  1 drivers
v0x563ca4ee2380_0 .var "data_o", 31 0;
v0x563ca4ee2470_0 .net "select_i", 0 0, v0x563ca4edb440_0;  alias, 1 drivers
E_0x563ca4ee2120 .event edge, v0x563ca4edb440_0, v0x563ca4ee21a0_0, v0x563ca4ee22a0_0;
S_0x563ca4ee25d0 .scope module, "PC" "ProgramCounter" 3 95, 18 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "PCWrite"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x563ca4ee2820_0 .net "PCWrite", 0 0, v0x563ca4edb380_0;  alias, 1 drivers
v0x563ca4ee2910_0 .net "clk_i", 0 0, v0x563ca4ee9530_0;  alias, 1 drivers
v0x563ca4ee29b0_0 .net "pc_i", 31 0, v0x563ca4ee1ca0_0;  alias, 1 drivers
v0x563ca4ee2ab0_0 .var "pc_o", 31 0;
v0x563ca4ee2ba0_0 .net "rst_i", 0 0, v0x563ca4ee9710_0;  alias, 1 drivers
S_0x563ca4ee2d10 .scope module, "PC_plus_4_Adder" "Adder" 3 103, 5 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x563ca4ee2f80_0 .net "src1_i", 31 0, v0x563ca4ee2ab0_0;  alias, 1 drivers
L_0x7f4e3373d018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563ca4ee3060_0 .net "src2_i", 31 0, L_0x7f4e3373d018;  1 drivers
v0x563ca4ee3140_0 .var "sum_o", 31 0;
E_0x563ca4ee2f00 .event edge, v0x563ca4edd3f0_0, v0x563ca4ee3060_0;
S_0x563ca4ee32b0 .scope module, "RF" "Reg_File" 3 161, 19 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_0x563ca4efa720 .functor BUFZ 32, L_0x563ca4efa540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563ca4efa970 .functor BUFZ 32, L_0x563ca4efa790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563ca4ee3610_0 .net "RDaddr_i", 4 0, v0x563ca4edf1f0_0;  alias, 1 drivers
v0x563ca4ee3740_0 .net "RDdata_i", 31 0, v0x563ca4ee14f0_0;  alias, 1 drivers
v0x563ca4ee3800_0 .net "RSaddr_i", 4 0, L_0x563ca4efa9e0;  1 drivers
v0x563ca4ee38c0_0 .net "RSdata_o", 31 0, L_0x563ca4efa720;  alias, 1 drivers
v0x563ca4ee3980_0 .net "RTaddr_i", 4 0, L_0x563ca4efabe0;  1 drivers
v0x563ca4ee3a90_0 .net "RTdata_o", 31 0, L_0x563ca4efa970;  alias, 1 drivers
v0x563ca4ee3b50_0 .net "RegWrite_i", 0 0, L_0x563ca4efad20;  1 drivers
v0x563ca4ee3bf0 .array/s "Reg_File", 31 0, 31 0;
v0x563ca4ee3cb0_0 .net *"_s0", 31 0, L_0x563ca4efa540;  1 drivers
v0x563ca4ee3e20_0 .net *"_s10", 6 0, L_0x563ca4efa830;  1 drivers
L_0x7f4e3373d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563ca4ee3f00_0 .net *"_s13", 1 0, L_0x7f4e3373d210;  1 drivers
v0x563ca4ee3fe0_0 .net *"_s2", 6 0, L_0x563ca4efa5e0;  1 drivers
L_0x7f4e3373d1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563ca4ee40c0_0 .net *"_s5", 1 0, L_0x7f4e3373d1c8;  1 drivers
v0x563ca4ee41a0_0 .net *"_s8", 31 0, L_0x563ca4efa790;  1 drivers
v0x563ca4ee4280_0 .net "clk_i", 0 0, v0x563ca4ee9530_0;  alias, 1 drivers
v0x563ca4ee4320_0 .net "rst_i", 0 0, v0x563ca4ee9710_0;  alias, 1 drivers
E_0x563ca4ee35b0 .event negedge, v0x563ca4ed71a0_0;
L_0x563ca4efa540 .array/port v0x563ca4ee3bf0, L_0x563ca4efa5e0;
L_0x563ca4efa5e0 .concat [ 5 2 0 0], L_0x563ca4efa9e0, L_0x7f4e3373d1c8;
L_0x563ca4efa790 .array/port v0x563ca4ee3bf0, L_0x563ca4efa830;
L_0x563ca4efa830 .concat [ 5 2 0 0], L_0x563ca4efabe0, L_0x7f4e3373d210;
S_0x563ca4ee44e0 .scope module, "SL1" "Shift_Left_1" 3 178, 20 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x563ca4ee4740_0 .net "data_i", 31 0, v0x563ca4ede770_0;  alias, 1 drivers
v0x563ca4ee4870_0 .var "data_o", 31 0;
E_0x563ca4ee46c0 .event edge, v0x563ca4edc6c0_0;
S_0x563ca4ee4970 .scope module, "alu" "alu" 3 255, 21 3 0, S_0x563ca4dbb400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 32 "src1"
    .port_info 2 /INPUT 32 "src2"
    .port_info 3 /INPUT 4 "ALU_control"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "zero"
v0x563ca4ee4c90_0 .net "ALU_control", 3 0, v0x563ca4eb9310_0;  alias, 1 drivers
v0x563ca4ee4d70_0 .var "result", 31 0;
v0x563ca4ee4e40_0 .net "rst_n", 0 0, v0x563ca4ee9710_0;  alias, 1 drivers
v0x563ca4ee4f10_0 .net "src1", 31 0, v0x563ca4ee04c0_0;  alias, 1 drivers
v0x563ca4ee4fe0_0 .net "src2", 31 0, v0x563ca4ee0d00_0;  alias, 1 drivers
v0x563ca4ee50d0_0 .var "zero", 0 0;
E_0x563ca4ee4c20/0 .event edge, v0x563ca4ed9950_0, v0x563ca4eb9310_0, v0x563ca4ee04c0_0, v0x563ca4ee0d00_0;
E_0x563ca4ee4c20/1 .event edge, v0x563ca4ed9340_0;
E_0x563ca4ee4c20 .event/or E_0x563ca4ee4c20/0, E_0x563ca4ee4c20/1;
    .scope S_0x563ca4ee1790;
T_0 ;
    %wait E_0x563ca4ee1a70;
    %load/vec4 v0x563ca4ee1d70_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x563ca4ee1af0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x563ca4ee1bd0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x563ca4ee1ca0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x563ca4ee25d0;
T_1 ;
    %wait E_0x563ca4ed17d0;
    %load/vec4 v0x563ca4ee2ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4ee2ab0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563ca4ee2820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x563ca4ee29b0_0;
    %assign/vec4 v0x563ca4ee2ab0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563ca4ee2d10;
T_2 ;
    %wait E_0x563ca4ee2f00;
    %load/vec4 v0x563ca4ee2f80_0;
    %load/vec4 v0x563ca4ee3060_0;
    %add;
    %assign/vec4 v0x563ca4ee3140_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x563ca4eddc90;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563ca4ede210_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x563ca4ede210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x563ca4ede210_0;
    %store/vec4a v0x563ca4ede3e0, 4, 0;
    %load/vec4 v0x563ca4ede210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563ca4ede210_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data13.txt", v0x563ca4ede3e0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x563ca4edd030;
T_4 ;
    %wait E_0x563ca4ed17d0;
    %load/vec4 v0x563ca4eddad0_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x563ca4edd650_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4edd4b0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x563ca4edd790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4edd980_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563ca4edd300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x563ca4edd3f0_0;
    %assign/vec4 v0x563ca4edd4b0_0, 0;
    %load/vec4 v0x563ca4edd6f0_0;
    %assign/vec4 v0x563ca4edd790_0, 0;
    %load/vec4 v0x563ca4edd8a0_0;
    %assign/vec4 v0x563ca4edd980_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563ca4edac20;
T_5 ;
    %wait E_0x563ca4edae90;
    %load/vec4 v0x563ca4edaf20_0;
    %load/vec4 v0x563ca4edb000_0;
    %load/vec4 v0x563ca4edb0c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563ca4edb000_0;
    %load/vec4 v0x563ca4edb190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ca4edb380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ca4edb270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ca4edb440_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ca4edb380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563ca4edb270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ca4edb440_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x563ca4ee1ee0;
T_6 ;
    %wait E_0x563ca4ee2120;
    %load/vec4 v0x563ca4ee2470_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x563ca4ee21a0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x563ca4ee22a0_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x563ca4ee2380_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x563ca4ed7b90;
T_7 ;
    %wait E_0x563ca4ed1770;
    %load/vec4 v0x563ca4ed8740_0;
    %parti/s 4, 2, 3;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %assign/vec4 v0x563ca4ed84e0_0, 0;
    %load/vec4 v0x563ca4ed8740_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563ca4ed85a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %assign/vec4 v0x563ca4ed8030_0, 0;
    %load/vec4 v0x563ca4ed8740_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x563ca4ed8190_0, 0;
    %load/vec4 v0x563ca4ed8740_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %pad/s 1;
    %assign/vec4 v0x563ca4ed8420_0, 0;
    %load/vec4 v0x563ca4ed8740_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %assign/vec4 v0x563ca4ed82a0_0, 0;
    %load/vec4 v0x563ca4ed8740_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %pad/s 1;
    %assign/vec4 v0x563ca4ed8360_0, 0;
    %load/vec4 v0x563ca4ed8740_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x563ca4ed8740_0;
    %parti/s 3, 4, 4;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %assign/vec4 v0x563ca4ed7f70_0, 0;
    %load/vec4 v0x563ca4ed8740_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %load/vec4 v0x563ca4ed8740_0;
    %parti/s 2, 4, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_7.14, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.15, 9;
T_7.14 ; End of true expr.
    %load/vec4 v0x563ca4ed8740_0;
    %parti/s 1, 4, 4;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_7.16, 10;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.17, 10;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.17, 10;
 ; End of false expr.
    %blend;
T_7.17;
    %jmp/0 T_7.15, 9;
 ; End of false expr.
    %blend;
T_7.15;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %assign/vec4 v0x563ca4ed7e70_0, 0;
    %load/vec4 v0x563ca4ed8030_0;
    %load/vec4 v0x563ca4ed8190_0;
    %or;
    %assign/vec4 v0x563ca4ed80d0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563ca4ee32b0;
T_8 ;
    %wait E_0x563ca4ee35b0;
    %load/vec4 v0x563ca4ee4320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563ca4ee3b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x563ca4ee3740_0;
    %load/vec4 v0x563ca4ee3610_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x563ca4ee3610_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x563ca4ee3bf0, 4;
    %load/vec4 v0x563ca4ee3610_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ee3bf0, 0, 4;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563ca4ede4e0;
T_9 ;
    %wait E_0x563ca4ede6f0;
    %load/vec4 v0x563ca4edea10_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4ede770_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563ca4ede770_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563ca4ede770_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563ca4ede770_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563ca4ede770_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x563ca4ede770_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563ca4ede940_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x563ca4ede770_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x563ca4ee44e0;
T_10 ;
    %wait E_0x563ca4ee46c0;
    %load/vec4 v0x563ca4ee4740_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x563ca4ee4870_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x563ca4ed4450;
T_11 ;
    %wait E_0x563ca4ed1730;
    %load/vec4 v0x563ca4e86ea0_0;
    %load/vec4 v0x563ca4df2150_0;
    %add;
    %assign/vec4 v0x563ca4ec23c0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x563ca4edb620;
T_12 ;
    %wait E_0x563ca4ed17d0;
    %load/vec4 v0x563ca4edcce0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4edca60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563ca4edbeb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563ca4edbcb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563ca4edbb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4edc440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4edc600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4edc780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563ca4edc140_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563ca4edc030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4edcbf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x563ca4edc970_0;
    %assign/vec4 v0x563ca4edca60_0, 0;
    %load/vec4 v0x563ca4edbda0_0;
    %assign/vec4 v0x563ca4edbeb0_0, 0;
    %load/vec4 v0x563ca4edbbf0_0;
    %assign/vec4 v0x563ca4edbcb0_0, 0;
    %load/vec4 v0x563ca4edba10_0;
    %assign/vec4 v0x563ca4edbb10_0, 0;
    %load/vec4 v0x563ca4edc360_0;
    %assign/vec4 v0x563ca4edc440_0, 0;
    %load/vec4 v0x563ca4edc520_0;
    %assign/vec4 v0x563ca4edc600_0, 0;
    %load/vec4 v0x563ca4edc6c0_0;
    %assign/vec4 v0x563ca4edc780_0, 0;
    %load/vec4 v0x563ca4edc200_0;
    %assign/vec4 v0x563ca4edc140_0, 0;
    %load/vec4 v0x563ca4edbf70_0;
    %assign/vec4 v0x563ca4edc030_0, 0;
    %load/vec4 v0x563ca4edcb30_0;
    %assign/vec4 v0x563ca4edcbf0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x563ca4edf9e0;
T_13 ;
    %wait E_0x563ca4edfb60;
    %load/vec4 v0x563ca4edfe50_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0x563ca4edfbe0_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x563ca4edfcc0_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v0x563ca4edfd80_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x563ca4eda100;
T_14 ;
    %wait E_0x563ca4eda3a0;
    %load/vec4 v0x563ca4eda4b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563ca4ed8b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x563ca4eda720_0;
    %load/vec4 v0x563ca4ed8b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563ca4eda550_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x563ca4edaa10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563ca4eda930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x563ca4eda720_0;
    %load/vec4 v0x563ca4eda930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563ca4eda550_0, 0, 2;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563ca4eda550_0, 0, 2;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0x563ca4eda4b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563ca4ed8b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x563ca4eda850_0;
    %load/vec4 v0x563ca4ed8b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563ca4eda640_0, 0, 2;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x563ca4edaa10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563ca4eda930_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x563ca4eda850_0;
    %load/vec4 v0x563ca4eda930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563ca4eda640_0, 0, 2;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563ca4eda640_0, 0, 2;
T_14.7 ;
T_14.5 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x563ca4edffc0;
T_15 ;
    %wait E_0x563ca4ee0190;
    %load/vec4 v0x563ca4ee05a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x563ca4ee0220_0;
    %assign/vec4 v0x563ca4ee04c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x563ca4ee05a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x563ca4ee0330_0;
    %assign/vec4 v0x563ca4ee04c0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x563ca4ee05a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x563ca4ee03f0_0;
    %assign/vec4 v0x563ca4ee04c0_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x563ca4ee0760;
T_16 ;
    %wait E_0x563ca4ee0930;
    %load/vec4 v0x563ca4ee0dc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x563ca4ee09c0_0;
    %assign/vec4 v0x563ca4ee0d00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x563ca4ee0dc0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x563ca4ee0ad0_0;
    %assign/vec4 v0x563ca4ee0d00_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x563ca4ee0dc0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0x563ca4ee0ba0_0;
    %assign/vec4 v0x563ca4ee0d00_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x563ca4db98a0;
T_17 ;
    %wait E_0x563ca4ed15f0;
    %load/vec4 v0x563ca4e62030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x563ca4e7a4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %jmp T_17.13;
T_17.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.13;
T_17.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.13;
T_17.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.13;
T_17.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.13;
T_17.9 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.13;
T_17.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.13;
T_17.11 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.13;
T_17.13 ;
    %pop/vec4 1;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x563ca4e65600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %jmp T_17.18;
T_17.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.18;
T_17.15 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.18;
T_17.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.18;
T_17.17 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x563ca4eb9310_0, 0;
    %jmp T_17.18;
T_17.18 ;
    %pop/vec4 1;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x563ca4ee4970;
T_18 ;
    %wait E_0x563ca4ee4c20;
    %load/vec4 v0x563ca4ee4e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4ee4d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ca4ee50d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x563ca4ee4c90_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %jmp T_18.11;
T_18.2 ;
    %load/vec4 v0x563ca4ee4f10_0;
    %load/vec4 v0x563ca4ee4fe0_0;
    %add;
    %assign/vec4 v0x563ca4ee4d70_0, 0;
    %jmp T_18.11;
T_18.3 ;
    %load/vec4 v0x563ca4ee4f10_0;
    %load/vec4 v0x563ca4ee4fe0_0;
    %sub;
    %assign/vec4 v0x563ca4ee4d70_0, 0;
    %jmp T_18.11;
T_18.4 ;
    %load/vec4 v0x563ca4ee4f10_0;
    %load/vec4 v0x563ca4ee4fe0_0;
    %and;
    %assign/vec4 v0x563ca4ee4d70_0, 0;
    %jmp T_18.11;
T_18.5 ;
    %load/vec4 v0x563ca4ee4f10_0;
    %load/vec4 v0x563ca4ee4fe0_0;
    %or;
    %assign/vec4 v0x563ca4ee4d70_0, 0;
    %jmp T_18.11;
T_18.6 ;
    %load/vec4 v0x563ca4ee4f10_0;
    %load/vec4 v0x563ca4ee4fe0_0;
    %xor;
    %assign/vec4 v0x563ca4ee4d70_0, 0;
    %jmp T_18.11;
T_18.7 ;
    %pushi/vec4 0, 0, 31;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563ca4ee4d70_0, 4, 5;
    %load/vec4 v0x563ca4ee4f10_0;
    %load/vec4 v0x563ca4ee4fe0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563ca4ee4d70_0, 4, 5;
    %jmp T_18.11;
T_18.8 ;
    %load/vec4 v0x563ca4ee4f10_0;
    %ix/getv 4, v0x563ca4ee4fe0_0;
    %shiftl 4;
    %assign/vec4 v0x563ca4ee4d70_0, 0;
    %jmp T_18.11;
T_18.9 ;
    %load/vec4 v0x563ca4ee4f10_0;
    %ix/getv 4, v0x563ca4ee4fe0_0;
    %shiftr 4;
    %assign/vec4 v0x563ca4ee4d70_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x563ca4ee4f10_0;
    %ix/getv 4, v0x563ca4ee4fe0_0;
    %shiftr 4;
    %assign/vec4 v0x563ca4ee4d70_0, 0;
    %jmp T_18.11;
T_18.11 ;
    %pop/vec4 1;
    %load/vec4 v0x563ca4ee4d70_0;
    %or/r;
    %inv;
    %assign/vec4 v0x563ca4ee50d0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x563ca4ed8980;
T_19 ;
    %wait E_0x563ca4ed17d0;
    %load/vec4 v0x563ca4ed9950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4ed96b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563ca4ed9050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563ca4ed8eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563ca4ed9d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4ed9420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4ed9af0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563ca4ed9260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4ed9870_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x563ca4ed9610_0;
    %assign/vec4 v0x563ca4ed96b0_0, 0;
    %load/vec4 v0x563ca4ed8f90_0;
    %assign/vec4 v0x563ca4ed9050_0, 0;
    %load/vec4 v0x563ca4ed8db0_0;
    %assign/vec4 v0x563ca4ed8eb0_0, 0;
    %load/vec4 v0x563ca4ed9bb0_0;
    %assign/vec4 v0x563ca4ed9d60_0, 0;
    %load/vec4 v0x563ca4ed9340_0;
    %assign/vec4 v0x563ca4ed9420_0, 0;
    %load/vec4 v0x563ca4ed9a10_0;
    %assign/vec4 v0x563ca4ed9af0_0, 0;
    %load/vec4 v0x563ca4ed9130_0;
    %assign/vec4 v0x563ca4ed9260_0, 0;
    %load/vec4 v0x563ca4ed9790_0;
    %assign/vec4 v0x563ca4ed9870_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x563ca4ed47f0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563ca4ed7420_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x563ca4ed7420_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x563ca4ed7420_0;
    %store/vec4a v0x563ca4ed4a80, 4, 0;
    %load/vec4 v0x563ca4ed7420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563ca4ed7420_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563ca4ed4a80, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x563ca4ed47f0;
T_21 ;
    %wait E_0x563ca4ed17d0;
    %load/vec4 v0x563ca4ed6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x563ca4ed7260_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x563ca4ed70c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ed4a80, 0, 4;
    %load/vec4 v0x563ca4ed7260_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x563ca4ed70c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ed4a80, 0, 4;
    %load/vec4 v0x563ca4ed7260_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x563ca4ed70c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ed4a80, 0, 4;
    %load/vec4 v0x563ca4ed7260_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x563ca4ed70c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563ca4ed4a80, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x563ca4edeb50;
T_22 ;
    %wait E_0x563ca4ed17d0;
    %load/vec4 v0x563ca4edf7c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563ca4edefd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4edee10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4edf3a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563ca4edf1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563ca4edf700_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x563ca4edeed0_0;
    %assign/vec4 v0x563ca4edefd0_0, 0;
    %load/vec4 v0x563ca4eded20_0;
    %assign/vec4 v0x563ca4edee10_0, 0;
    %load/vec4 v0x563ca4edf2b0_0;
    %assign/vec4 v0x563ca4edf3a0_0, 0;
    %load/vec4 v0x563ca4edf090_0;
    %assign/vec4 v0x563ca4edf1f0_0, 0;
    %load/vec4 v0x563ca4edf640_0;
    %assign/vec4 v0x563ca4edf700_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x563ca4ee0f30;
T_23 ;
    %wait E_0x563ca4ee1180;
    %load/vec4 v0x563ca4ee15e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x563ca4ee1210_0;
    %assign/vec4 v0x563ca4ee14f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x563ca4ee15e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v0x563ca4ee1320_0;
    %assign/vec4 v0x563ca4ee14f0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x563ca4ee15e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x563ca4ee13f0_0;
    %assign/vec4 v0x563ca4ee14f0_0, 0;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x563ca4e7f360;
T_24 ;
    %delay 25000, 0;
    %load/vec4 v0x563ca4ee9530_0;
    %inv;
    %store/vec4 v0x563ca4ee9530_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x563ca4e7f360;
T_25 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563ca4e7f360 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x563ca4e7f360;
T_26 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v0x563ca4ee9670_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ca4ee9530_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563ca4ee95d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563ca4ee9710_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563ca4ee9710_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v0x563ca4ee9670_0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x563ca4e7f360;
T_27 ;
    %wait E_0x563ca4ed17d0;
    %load/vec4 v0x563ca4ee95d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563ca4ee95d0_0, 0, 32;
    %load/vec4 v0x563ca4ee95d0_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v0x563ca4ee2ab0_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x563ca4ed7500_0, v0x563ca4ed7500_1, v0x563ca4ed7500_2, v0x563ca4ed7500_3, v0x563ca4ed7500_4, v0x563ca4ed7500_5, v0x563ca4ed7500_6, v0x563ca4ed7500_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x563ca4ed7500_8, v0x563ca4ed7500_9, v0x563ca4ed7500_10, v0x563ca4ed7500_11, v0x563ca4ed7500_12, v0x563ca4ed7500_13, v0x563ca4ed7500_14, v0x563ca4ed7500_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x563ca4ed7500_16, v0x563ca4ed7500_17, v0x563ca4ed7500_18, v0x563ca4ed7500_19, v0x563ca4ed7500_20, v0x563ca4ed7500_21, v0x563ca4ed7500_22, v0x563ca4ed7500_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x563ca4ed7500_24, v0x563ca4ed7500_25, v0x563ca4ed7500_26, v0x563ca4ed7500_27, v0x563ca4ed7500_28, v0x563ca4ed7500_29, v0x563ca4ed7500_30, v0x563ca4ed7500_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x563ca4ee3bf0, 0>, &A<v0x563ca4ee3bf0, 1>, &A<v0x563ca4ee3bf0, 2>, &A<v0x563ca4ee3bf0, 3>, &A<v0x563ca4ee3bf0, 4>, &A<v0x563ca4ee3bf0, 5>, &A<v0x563ca4ee3bf0, 6>, &A<v0x563ca4ee3bf0, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x563ca4ee3bf0, 8>, &A<v0x563ca4ee3bf0, 9>, &A<v0x563ca4ee3bf0, 10>, &A<v0x563ca4ee3bf0, 11>, &A<v0x563ca4ee3bf0, 12>, &A<v0x563ca4ee3bf0, 13>, &A<v0x563ca4ee3bf0, 14>, &A<v0x563ca4ee3bf0, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x563ca4ee3bf0, 16>, &A<v0x563ca4ee3bf0, 17>, &A<v0x563ca4ee3bf0, 18>, &A<v0x563ca4ee3bf0, 19>, &A<v0x563ca4ee3bf0, 20>, &A<v0x563ca4ee3bf0, 21>, &A<v0x563ca4ee3bf0, 22>, &A<v0x563ca4ee3bf0, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x563ca4ee3bf0, 24>, &A<v0x563ca4ee3bf0, 25>, &A<v0x563ca4ee3bf0, 26>, &A<v0x563ca4ee3bf0, 27>, &A<v0x563ca4ee3bf0, 28>, &A<v0x563ca4ee3bf0, 29>, &A<v0x563ca4ee3bf0, 30>, &A<v0x563ca4ee3bf0, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v0x563ca4ee9670_0, "PC = %d\012", v0x563ca4ee2ab0_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v0x563ca4ee9670_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x563ca4ed7500_0, v0x563ca4ed7500_1, v0x563ca4ed7500_2, v0x563ca4ed7500_3, v0x563ca4ed7500_4, v0x563ca4ed7500_5, v0x563ca4ed7500_6, v0x563ca4ed7500_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v0x563ca4ee9670_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x563ca4ed7500_8, v0x563ca4ed7500_9, v0x563ca4ed7500_10, v0x563ca4ed7500_11, v0x563ca4ed7500_12, v0x563ca4ed7500_13, v0x563ca4ed7500_14, v0x563ca4ed7500_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v0x563ca4ee9670_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x563ca4ed7500_16, v0x563ca4ed7500_17, v0x563ca4ed7500_18, v0x563ca4ed7500_19, v0x563ca4ed7500_20, v0x563ca4ed7500_21, v0x563ca4ed7500_22, v0x563ca4ed7500_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v0x563ca4ee9670_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x563ca4ed7500_24, v0x563ca4ed7500_25, v0x563ca4ed7500_26, v0x563ca4ed7500_27, v0x563ca4ed7500_28, v0x563ca4ed7500_29, v0x563ca4ed7500_30, v0x563ca4ed7500_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v0x563ca4ee9670_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v0x563ca4ee9670_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v0x563ca4ee3bf0, 0>, &A<v0x563ca4ee3bf0, 1>, &A<v0x563ca4ee3bf0, 2>, &A<v0x563ca4ee3bf0, 3>, &A<v0x563ca4ee3bf0, 4>, &A<v0x563ca4ee3bf0, 5>, &A<v0x563ca4ee3bf0, 6>, &A<v0x563ca4ee3bf0, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v0x563ca4ee9670_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v0x563ca4ee3bf0, 8>, &A<v0x563ca4ee3bf0, 9>, &A<v0x563ca4ee3bf0, 10>, &A<v0x563ca4ee3bf0, 11>, &A<v0x563ca4ee3bf0, 12>, &A<v0x563ca4ee3bf0, 13>, &A<v0x563ca4ee3bf0, 14>, &A<v0x563ca4ee3bf0, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v0x563ca4ee9670_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v0x563ca4ee3bf0, 16>, &A<v0x563ca4ee3bf0, 17>, &A<v0x563ca4ee3bf0, 18>, &A<v0x563ca4ee3bf0, 19>, &A<v0x563ca4ee3bf0, 20>, &A<v0x563ca4ee3bf0, 21>, &A<v0x563ca4ee3bf0, 22>, &A<v0x563ca4ee3bf0, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v0x563ca4ee9670_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x563ca4ee3bf0, 24>, &A<v0x563ca4ee3bf0, 25>, &A<v0x563ca4ee3bf0, 26>, &A<v0x563ca4ee3bf0, 27>, &A<v0x563ca4ee3bf0, 28>, &A<v0x563ca4ee3bf0, 29>, &A<v0x563ca4ee3bf0, 30>, &A<v0x563ca4ee3bf0, 31> {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
