

================================================================
== Synthesis Summary Report of 'pynqrypt_encrypt'
================================================================
+ General Information: 
    * Date:           Sat Dec 10 12:09:53 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        pynqrypt-vitis-hls
    * Solution:       pynqrypt (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020i-clg400-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |                          Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |            |     |
    |                          & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |     LUT    | URAM|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |+ pynqrypt_encrypt                                         |     -|  0.00|        -|          -|         -|        -|     -|        no|  11 (3%)|   -|  4150 (3%)|  6671 (12%)|    -|
    | + pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys  |     -|  0.79|       82|    820.000|         -|       82|     -|        no|        -|   -|  277 (~0%)|   427 (~0%)|    -|
    |  o loop_aes_generate_round_keys                           |    II|  7.30|       80|    800.000|         8|        8|    10|       yes|        -|   -|          -|           -|    -|
    | + pynqrypt_encrypt_Pipeline_VITIS_LOOP_157_1              |     -|  0.79|       24|    240.000|         -|       24|     -|        no|        -|   -|   86 (~0%)|   140 (~0%)|    -|
    |  o VITIS_LOOP_157_1                                       |    II|  7.30|       22|    220.000|         3|        2|    11|       yes|        -|   -|          -|           -|    -|
    | + ctr_encrypt                                             |     -|  0.00|        -|          -|         -|        -|     -|        no|   4 (1%)|   -|  2123 (1%)|   3396 (6%)|    -|
    |  o loop_ctr_encrypt                                       |     -|  7.30|        -|          -|       152|        -|     -|        no|        -|   -|          -|           -|    -|
    |   + aes_encrypt_block                                     |     -|  0.79|      148|  1.480e+03|         -|      148|     -|        no|   4 (1%)|   -|  1538 (1%)|   3039 (5%)|    -|
    |    + aes_encrypt_block_Pipeline_loop_aes_encrypt_block    |     -|  0.79|       92|    920.000|         -|       92|     -|        no|   3 (1%)|   -|  737 (~0%)|    937 (1%)|    -|
    |     o loop_aes_encrypt_block                              |    II|  7.30|       90|    900.000|        10|       10|     9|       yes|        -|   -|          -|           -|    -|
    |    + aes_encrypt_block_Pipeline_loop_aes_sub_bytes        |     -|  0.79|       50|    500.000|         -|       50|     -|        no|  1 (~0%)|   -|  408 (~0%)|   1761 (3%)|    -|
    |     o loop_aes_sub_bytes                                  |    II|  7.30|       48|    480.000|         4|        3|    16|       yes|        -|   -|          -|           -|    -|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 128 -> 128 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | key_1              | 0x10   | 32    | W      | Data signal of key               |                                                                      |
| s_axi_control | key_2              | 0x14   | 32    | W      | Data signal of key               |                                                                      |
| s_axi_control | key_3              | 0x18   | 32    | W      | Data signal of key               |                                                                      |
| s_axi_control | key_4              | 0x1c   | 32    | W      | Data signal of key               |                                                                      |
| s_axi_control | nonce_1            | 0x24   | 32    | W      | Data signal of nonce             |                                                                      |
| s_axi_control | nonce_2            | 0x28   | 32    | W      | Data signal of nonce             |                                                                      |
| s_axi_control | nonce_3            | 0x2c   | 32    | W      | Data signal of nonce             |                                                                      |
| s_axi_control | plaintext_length_1 | 0x34   | 32    | W      | Data signal of plaintext_length  |                                                                      |
| s_axi_control | plaintext_length_2 | 0x38   | 32    | W      | Data signal of plaintext_length  |                                                                      |
| s_axi_control | plaintext_1        | 0x40   | 32    | W      | Data signal of plaintext         |                                                                      |
| s_axi_control | plaintext_2        | 0x44   | 32    | W      | Data signal of plaintext         |                                                                      |
| s_axi_control | ciphertext_1       | 0x4c   | 32    | W      | Data signal of ciphertext        |                                                                      |
| s_axi_control | ciphertext_2       | 0x50   | 32    | W      | Data signal of ciphertext        |                                                                      |
+---------------+--------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------------+-----------+-------------------+
| Argument         | Direction | Datatype          |
+------------------+-----------+-------------------+
| key              | in        | ap_uint<128>      |
| nonce            | in        | ap_uint<96>       |
| plaintext_length | in        | long unsigned int |
| plaintext        | inout     | ap_uint<128>*     |
| ciphertext       | inout     | ap_uint<128>*     |
+------------------+-----------+-------------------+

* SW-to-HW Mapping
+------------------+---------------+-----------+----------+----------------------------------------------+
| Argument         | HW Interface  | HW Type   | HW Usage | HW Info                                      |
+------------------+---------------+-----------+----------+----------------------------------------------+
| key              | s_axi_control | register  |          | name=key_1 offset=0x10 range=32              |
| key              | s_axi_control | register  |          | name=key_2 offset=0x14 range=32              |
| key              | s_axi_control | register  |          | name=key_3 offset=0x18 range=32              |
| key              | s_axi_control | register  |          | name=key_4 offset=0x1c range=32              |
| nonce            | s_axi_control | register  |          | name=nonce_1 offset=0x24 range=32            |
| nonce            | s_axi_control | register  |          | name=nonce_2 offset=0x28 range=32            |
| nonce            | s_axi_control | register  |          | name=nonce_3 offset=0x2c range=32            |
| plaintext_length | s_axi_control | register  |          | name=plaintext_length_1 offset=0x34 range=32 |
| plaintext_length | s_axi_control | register  |          | name=plaintext_length_2 offset=0x38 range=32 |
| plaintext        | m_axi_gmem    | interface |          |                                              |
| plaintext        | s_axi_control | register  | offset   | name=plaintext_1 offset=0x40 range=32        |
| plaintext        | s_axi_control | register  | offset   | name=plaintext_2 offset=0x44 range=32        |
| ciphertext       | m_axi_gmem    | interface |          |                                              |
| ciphertext       | s_axi_control | register  | offset   | name=ciphertext_1 offset=0x4c range=32       |
| ciphertext       | s_axi_control | register  | offset   | name=ciphertext_2 offset=0x50 range=32       |
+------------------+---------------+-----------+----------+----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+------------------+-----------+----------+-------+--------------------------------+
| HW Interface | Loop             | Direction | Length   | Width | Location                       |
+--------------+------------------+-----------+----------+-------+--------------------------------+
| m_axi_gmem   | loop_ctr_encrypt | read      | variable | 128   | hw-impl/src/pynqrypt.cpp:18:23 |
| m_axi_gmem   | loop_ctr_encrypt | write     | variable | 128   | hw-impl/src/pynqrypt.cpp:18:23 |
+--------------+------------------+-----------+----------+-------+--------------------------------+

* Inferred Bursts and Widening Missed
+--------------+------------+------------------+--------------------------------------------------------------------------------------------------------+------------+--------------------------------+
| HW Interface | Variable   | Loop             | Problem                                                                                                | Resolution | Location                       |
+--------------+------------+------------------+--------------------------------------------------------------------------------------------------------+------------+--------------------------------+
| m_axi_gmem   | plaintext  | loop_ctr_encrypt | Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | hw-impl/src/pynqrypt.cpp:18:23 |
| m_axi_gmem   | ciphertext | loop_ctr_encrypt | Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | hw-impl/src/pynqrypt.cpp:18:23 |
+--------------+------------+------------------+--------------------------------------------------------------------------------------------------------+------------+--------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                                      | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-----------------------------------------------------------+-----+--------+-----------+-----+--------+---------+
| + pynqrypt_encrypt                                        | 0   |        |           |     |        |         |
|  + pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys | 0   |        |           |     |        |         |
|    add_ln145_fu_209_p2                                    | -   |        | add_ln145 | add | fabric | 0       |
|    add_ln149_fu_230_p2                                    | -   |        | add_ln149 | add | fabric | 0       |
|    add_ln151_fu_241_p2                                    | -   |        | add_ln151 | add | fabric | 0       |
|    add_ln152_fu_291_p2                                    | -   |        | add_ln152 | add | fabric | 0       |
|    add_ln153_fu_301_p2                                    | -   |        | add_ln153 | add | fabric | 0       |
|    add_ln144_fu_391_p2                                    | -   |        | add_ln144 | add | fabric | 0       |
|  + pynqrypt_encrypt_Pipeline_VITIS_LOOP_157_1             | 0   |        |           |     |        |         |
|    add_ln157_fu_161_p2                                    | -   |        | add_ln157 | add | fabric | 0       |
|  + ctr_encrypt                                            | 0   |        |           |     |        |         |
|    i_fu_279_p2                                            | -   |        | i         | add | fabric | 0       |
|   + aes_encrypt_block                                     | 0   |        |           |     |        |         |
|    + aes_encrypt_block_Pipeline_loop_aes_encrypt_block    | 0   |        |           |     |        |         |
|      add_ln52_fu_740_p2                                   | -   |        | add_ln52  | add | fabric | 0       |
|    + aes_encrypt_block_Pipeline_loop_aes_sub_bytes        | 0   |        |           |     |        |         |
|      i_4_fu_97_p2                                         | -   |        | i_4       | add | fabric | 0       |
+-----------------------------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| Name                                                      | BRAM | URAM | Pragma | Variable              | Storage | Impl | Latency |
+-----------------------------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| + pynqrypt_encrypt                                        | 11   | 0    |        |                       |         |      |         |
|   p_round_key_V_U                                         | 2    | -    |        | p_round_key_V         | ram_t2p | auto | 1       |
|   pynqrypt_round_keys_V_U                                 | 8    | -    |        | pynqrypt_round_keys_V | ram_1p  | auto | 1       |
|   crypto_aes_sbox_V_U                                     | 1    | -    |        | crypto_aes_sbox_V     | rom_2p  | auto | 1       |
|  + pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys | 0    | 0    |        |                       |         |      |         |
|    crypto_aes_rcon_V_U                                    | -    | -    |        | crypto_aes_rcon_V     | rom_1p  | auto | 1       |
|  + ctr_encrypt                                            | 4    | 0    |        |                       |         |      |         |
|   + aes_encrypt_block                                     | 4    | 0    |        |                       |         |      |         |
|    + aes_encrypt_block_Pipeline_loop_aes_encrypt_block    | 3    | 0    |        |                       |         |      |         |
|      crypto_aes_sbox_V_U                                  | 1    | -    |        | crypto_aes_sbox_V     | rom_2p  | auto | 1       |
|      crypto_aes_mul2_V_U                                  | 1    | -    |        | crypto_aes_mul2_V     | rom_2p  | auto | 1       |
|      crypto_aes_mul3_V_U                                  | 1    | -    |        | crypto_aes_mul3_V     | rom_2p  | auto | 1       |
|    + aes_encrypt_block_Pipeline_loop_aes_sub_bytes        | 1    | 0    |        |                       |         |      |         |
|      crypto_aes_sbox_V_U                                  | 1    | -    |        | crypto_aes_sbox_V     | rom_1p  | auto | 1       |
+-----------------------------------------------------------+------+------+--------+-----------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------------------------+-----------------------------------------------------------------------+
| Type      | Options                                                        | Location                                                              |
+-----------+----------------------------------------------------------------+-----------------------------------------------------------------------+
| interface | mode=m_axi port=plaintext offset=slave bundle=gmem depth=1024  | hw-impl/src/pynqrypt_hls.cpp:10 in pynqrypt_encrypt, plaintext        |
| interface | mode=m_axi port=ciphertext offset=slave bundle=gmem depth=1024 | hw-impl/src/pynqrypt_hls.cpp:11 in pynqrypt_encrypt, ciphertext       |
| interface | mode=s_axilite port=key bundle=control                         | hw-impl/src/pynqrypt_hls.cpp:13 in pynqrypt_encrypt, key              |
| interface | mode=s_axilite port=nonce bundle=control                       | hw-impl/src/pynqrypt_hls.cpp:14 in pynqrypt_encrypt, nonce            |
| interface | mode=s_axilite port=plaintext_length bundle=control            | hw-impl/src/pynqrypt_hls.cpp:15 in pynqrypt_encrypt, plaintext_length |
| interface | mode=s_axilite port=plaintext bundle=control                   | hw-impl/src/pynqrypt_hls.cpp:16 in pynqrypt_encrypt, plaintext        |
| interface | mode=s_axilite port=ciphertext bundle=control                  | hw-impl/src/pynqrypt_hls.cpp:17 in pynqrypt_encrypt, ciphertext       |
| interface | mode=s_axilite port=return bundle=control                      | hw-impl/src/pynqrypt_hls.cpp:18 in pynqrypt_encrypt, return           |
+-----------+----------------------------------------------------------------+-----------------------------------------------------------------------+


