FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C29xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0117)     ;---------------------------------------------------
                                        (0118)     ; Insert your custom code below this banner
                                        (0119)     ;---------------------------------------------------
                                        (0120) 
                                        (0121)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0122)     halt                           ;Stop execution if power falls too low
                                        (0123) 
                                        (0124)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0125)     // call	void_handler
0008: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0129)     // call	void_handler
000C: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0133)     // call	void_handler
0010: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0137)     // call	void_handler
0014: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   18h                      ;VC3 Interrupt Vector
                                        (0141)     // call	void_handler
0018: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0145)     // call	void_handler
001C: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                        (0149)     // call	void_handler
0020: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
0024: 7D 03 FE LJMP  _Timer_ISR         (0153)     ljmp	_Timer_ISR
0027: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
                                        (0157)     // call	void_handler
0028: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
002C: 7D 04 66 LJMP  _Timer2_ISR        (0161)     ljmp	_Timer2_ISR
002F: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0165)     // call	void_handler
0030: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
0034: 7D 04 02 LJMP  _Timer3_ISR        (0169)     ljmp	_Timer3_ISR
0037: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0173)     // call	void_handler
0038: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0177)     // call	void_handler
003C: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   40h                      ;PSoC Block DBB20 Interrupt Vector
                                        (0181)     // call	void_handler
0040: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   44h                      ;PSoC Block DBB21 Interrupt Vector
0044: 7D 05 87 LJMP  _PWM1_ISR          (0185)     ljmp	_PWM1_ISR
0047: 7E       RETI                     (0186)     reti
                                        (0187) 
                                        (0188)     org   48h                      ;PSoC Block DCB22 Interrupt Vector
                                        (0189)     // call	void_handler
0048: 7E       RETI                     (0190)     reti
                                        (0191) 
                                        (0192)     org   4Ch                      ;PSoC Block DCB23 Interrupt Vector
004C: 7D 05 2A LJMP  _PWM2_ISR          (0193)     ljmp	_PWM2_ISR
004F: 7E       RETI                     (0194)     reti
                                        (0195) 
                                        (0196)     org   50h                      ;PSoC Block DBB30 Interrupt Vector
                                        (0197)     // call	void_handler
0050: 7E       RETI                     (0198)     reti
                                        (0199) 
                                        (0200)     org   54h                      ;PSoC Block DBB31 Interrupt Vector
                                        (0201)     // call	void_handler
0054: 7E       RETI                     (0202)     reti
                                        (0203) 
                                        (0204)     org   58h                      ;PSoC Block DCB32 Interrupt Vector
                                        (0205)     // call	void_handler
0058: 7E       RETI                     (0206)     reti
                                        (0207) 
                                        (0208)     org   5Ch                      ;PSoC Block DCB33 Interrupt Vector
                                        (0209)     // call	void_handler
005C: 7E       RETI                     (0210)     reti
                                        (0211) 
                                        (0212)     org   60h                      ;PSoC I2C Interrupt Vector
                                        (0213)     // call	void_handler
0060: 7E       RETI                     (0214)     reti
                                        (0215) 
                                        (0216)     org   64h                      ;Sleep Timer Interrupt Vector
                                        (0217)     // call	void_handler
0064: 7E       RETI                     (0218)     reti
0068: 71 10    OR    F,0x10             
                                        (0219)     ;---------------------------------------------------
                                        (0220)     ; Insert your custom code above this banner
                                        (0221)     ;---------------------------------------------------
                                        (0222)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0223) 
                                        (0224) ;-----------------------------------------------------------------------------
                                        (0225) ;  Start of Execution.
                                        (0226) ;-----------------------------------------------------------------------------
                                        (0227) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0228) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0229) ;
                                        (0230) 
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232)  	AREA PD_startup(CODE, REL, CON)
                                        (0233) ELSE
                                        (0234)     org 68h
                                        (0235) ENDIF
                                        (0236) __Start:
                                        (0237) 
                                        (0238)     ; initialize SMP values for voltage stabilization, if required,
                                        (0239)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0240)     ; least for now. 
                                        (0241)     ;
                                        (0242)     M8C_SetBank1
006A: 62 FA 00 MOV   REG[0xFA],0x0      (0243)     mov reg[0FAh], 0				;Reset flash location
006D: 62 E3 87 MOV   REG[0xE3],0x87     (0244)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0070: 70 EF    AND   F,0xEF             
                                        (0245)     M8C_SetBank0
                                        (0246) 
                                        (0247)     ; %53%20%46%46% Apply Erratum 001-05137 workaround
0072: 50 20    MOV   A,0x20             (0248)     mov   A, 20h
0074: 28       ROMX                     (0249)     romx
0075: 50 40    MOV   A,0x40             (0250)     mov   A, 40h
0077: 28       ROMX                     (0251)     romx
0078: 50 60    MOV   A,0x60             (0252)     mov   A, 60h
007A: 28       ROMX                     (0253)     romx
007B: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0254)     ; %45%20%46%46% End workaround
                                        (0255) 
                                        (0256) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0257) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0258)     M8C_EnableWatchDog
                                        (0259) ENDIF
                                        (0260) 
                                        (0261) IF ( SELECT_32K )
                                        (0262)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0263) ELSE
007E: 41 FE FB AND   REG[0xFE],0xFB     (0264)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0265) ENDIF
                                        (0266) 
                                        (0267)     ;---------------------------
                                        (0268)     ; Set up the Temporary stack
                                        (0269)     ;---------------------------
                                        (0270)     ; A temporary stack is set up for the SSC instructions.
                                        (0271)     ; The real stack start will be assigned later.
                                        (0272)     ;
                                        (0273) _stack_start:          equ 80h
0081: 50 80    MOV   A,0x80             (0274)     mov   A, _stack_start          ; Set top of stack to end of used RAM
0083: 4E       SWAP  SP,A               (0275)     swap  SP, A                    ; This is only temporary if going to LMM
0084: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0276) 
                                        (0277)     ;-----------------------------------------------
                                        (0278)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0279)     ;-----------------------------------------------
                                        (0280) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0281) 
                                        (0282) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0283)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0284)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0285)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0286)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0287)   IF ( AGND_BYPASS )
                                        (0288)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0289)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0290)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0291)     ; value using the proper trim values.
                                        (0292)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0293)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0294)   ENDIF
                                        (0295)  ENDIF
                                        (0296) ENDIF ; 5.0 V Operation
                                        (0297) 
                                        (0298) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0299)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0300)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0301)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0302)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0303)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0304)  ENDIF
                                        (0305) ENDIF ; 3.3 Volt Operation
                                        (0306) 
0087: 55 F8 00 MOV   [done+209],0x0     (0307)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
008A: 55 F9 00 MOV   [done+210],0x0     (0308)     mov  [bSSC_KEYSP], 0
008D: 71 10    OR    F,0x10             
                                        (0309) 
                                        (0310)     ;---------------------------------------
                                        (0311)     ; Initialize Crystal Oscillator and PLL
                                        (0312)     ;---------------------------------------
                                        (0313) 
                                        (0314) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0315)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0316)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0317)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0318)     ; the ECO to stabilize.
                                        (0319)     ;
                                        (0320)     M8C_SetBank1
                                        (0321)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0322)     M8C_SetBank0
                                        (0323)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0324)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0325)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0326) .WaitFor1s:
                                        (0327)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0328)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0329)                                           ;   since interrupts are not globally enabled
                                        (0330) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0331)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0332)     M8C_SetBank1
008F: 62 E0 02 MOV   REG[0xE0],0x2      (0333)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
0092: 70 EF    AND   F,0xEF             
0094: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0334)     M8C_SetBank0
                                        (0335)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0336) 
                                        (0337) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0338) 
                                        (0339) IF ( PLL_MODE )
                                        (0340)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0341)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0342)     ;
                                        (0343)     M8C_SetBank1
                                        (0344)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0345)     M8C_SetBank0
                                        (0346)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0347)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0348) 
                                        (0349) .WaitFor16ms:
                                        (0350)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0351)     jz   .WaitFor16ms
                                        (0352)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0353)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0354)     M8C_SetBank0
                                        (0355) 
                                        (0356) IF      ( WAIT_FOR_32K )
                                        (0357) ELSE ; !( WAIT_FOR_32K )
                                        (0358)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0359)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0360) ENDIF ;(WAIT_FOR_32K)
                                        (0361) ENDIF ;(PLL_MODE)
                                        (0362) 
                                        (0363) 	;-------------------------------------------------------
                                        (0364)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0365)     ;-------------------------------------------------------
                                        (0366) 
                                        (0367)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0368) 
                                        (0369) IF (SYSCLK_SOURCE)
                                        (0370)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0371) ENDIF
                                        (0372)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0373) 
                                        (0374)     ;------------------------
                                        (0375)     ; Close CT leakage path.
                                        (0376)     ;------------------------
0097: 62 71 05 MOV   REG[0x71],0x5      (0377)     mov   reg[ACB00CR0], 05h
009A: 62 75 05 MOV   REG[0x75],0x5      (0378)     mov   reg[ACB01CR0], 05h
009D: 62 79 05 MOV   REG[0x79],0x5      (0379)     mov   reg[ACB02CR0], 05h
00A0: 62 7D 05 MOV   REG[0x7D],0x5      (0380)     mov   reg[ACB03CR0], 05h
00A3: 62 D1 07 MOV   REG[0xD1],0x7      
                                        (0381) 
                                        (0382) 
                                        (0383) IF	(TOOLCHAIN & HITECH)
                                        (0384)     ;---------------------------------------------
                                        (0385)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0386)     ;---------------------------------------------
                                        (0387) 	global		__Lstackps
                                        (0388) 	mov     a,low __Lstackps
                                        (0389) 	swap    a,sp
                                        (0390) 
                                        (0391) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0392)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0393)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0394)     RAM_SETPAGE_CUR 0
                                        (0395)     RAM_SETPAGE_MVW 0
                                        (0396)     RAM_SETPAGE_MVR 0
                                        (0397)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0398)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0399)     ELSE
                                        (0400)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0401)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0402) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0403) ELSE
                                        (0404)     ;---------------------------------------------
                                        (0405)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0406)     ;---------------------------------------------
                                        (0407) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0408)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00A6: 50 00    MOV   A,0x0              (0409)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00A8: 4E       SWAP  SP,A               (0410)     swap  A, SP
00A9: 62 D3 07 MOV   REG[0xD3],0x7      
00AC: 62 D0 00 MOV   REG[0xD0],0x0      
00AF: 62 D5 00 MOV   REG[0xD5],0x0      
00B2: 62 D4 00 MOV   REG[0xD4],0x0      
                                        (0411)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0412)     RAM_SETPAGE_CUR 0
                                        (0413)     RAM_SETPAGE_MVW 0
                                        (0414)     RAM_SETPAGE_MVR 0
                                        (0415) 
                                        (0416)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00B5: 71 C0    OR    F,0xC0             (0417)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0418)   ELSE
                                        (0419)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0420)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0421) ELSE
                                        (0422)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0423)     swap  SP, A
                                        (0424) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0425) ENDIF ;	TOOLCHAIN
                                        (0426) 
                                        (0427)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0428)     ;---------------------------------------------------
                                        (0429)     ; Insert your custom code below this banner
                                        (0430)     ;---------------------------------------------------
                                        (0431) 
                                        (0432)     ;---------------------------------------------------
                                        (0433)     ; Insert your custom code above this banner
                                        (0434)     ;---------------------------------------------------
                                        (0435)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0436) 
                                        (0437)     ;-------------------------
                                        (0438)     ; Load Base Configuration
                                        (0439)     ;-------------------------
                                        (0440)     ; Load global parameter settings and load the user modules in the
                                        (0441)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0442)     ; to minimize start up time; (2) We may still need to play with the
                                        (0443)     ; Sleep Timer.
                                        (0444)     ;
00B7: 7C 03 93 LCALL 0x0393             (0445)     lcall LoadConfigInit
                                        (0446) 
                                        (0447)     ;-----------------------------------
                                        (0448)     ; Initialize C Run-Time Environment
                                        (0449)     ;-----------------------------------
                                        (0450) IF ( C_LANGUAGE_SUPPORT )
                                        (0451) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0452)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0453)     mov  [__r0],<__bss_start
                                        (0454) BssLoop:
                                        (0455)     cmp  [__r0],<__bss_end
                                        (0456)     jz   BssDone
                                        (0457)     mvi  [__r0],A
                                        (0458)     jmp  BssLoop
                                        (0459) BssDone:
                                        (0460)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0461)     mov  X,<__idata_start
                                        (0462)     mov  [__r0],<__data_start
                                        (0463) IDataLoop:
                                        (0464)     cmp  [__r0],<__data_end
                                        (0465)     jz   C_RTE_Done
                                        (0466)     push A
                                        (0467)     romx
                                        (0468)     mvi  [__r0],A
                                        (0469)     pop  A
                                        (0470)     inc  X
                                        (0471)     adc  A,0
                                        (0472)     jmp  IDataLoop
                                        (0473) 
                                        (0474) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0475) 
                                        (0476) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00BA: 62 D0 00 MOV   REG[0xD0],0x0      (0477)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0478)                                        ; to use the Virtual Register page.
                                        (0479) 
                                        (0480)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0481)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0482)     ; text segment and may have been relocated by the Code Compressor.
                                        (0483)     ;
00BD: 50 02    MOV   A,0x2              (0484)     mov   A, >__pXIData                ; Get the address of the flash
00BF: 57 8C    MOV   X,0x8C             (0485)     mov   X, <__pXIData                ;   pointer to the xidata area.
00C1: 08       PUSH  A                  (0486)     push  A
00C2: 28       ROMX                     (0487)     romx                               ; get the MSB of xidata's address
00C3: 53 11    MOV   [__r0],A           (0488)     mov   [__r0], A
00C5: 18       POP   A                  (0489)     pop   A
00C6: 75       INC   X                  (0490)     inc   X
00C7: 09 00    ADC   A,0x0              (0491)     adc   A, 0
00C9: 28       ROMX                     (0492)     romx                               ; get the LSB of xidata's address
00CA: 4B       SWAP  A,X                (0493)     swap  A, X
00CB: 51 11    MOV   A,[__r0]           (0494)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0495)                                        ;   XIData structure list in flash
00CD: 80 04    JMP   0x00D2             (0496)     jmp   .AccessStruct
                                        (0497) 
                                        (0498)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0499)     ; values of C variables. Each structure contains 3 member elements.
                                        (0500)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0501)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0502)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0503)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0504)     ; value in the second member element, an unsigned byte:
                                        (0505)     ; (1) If the value of the second element is non-zero, it represents
                                        (0506)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0507)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0508)     ; the bytes are copied to the block of RAM.
                                        (0509)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0510)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0511)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0512) 
                                        (0513) .AccessNextStructLoop:
00CF: 75       INC   X                  (0514)     inc   X                            ; pXIData++
00D0: 09 00    ADC   A,0x0              (0515)     adc   A, 0
00D2: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0516) .AccessStruct:                         ; Entry point for first block
                                        (0517)     ;
                                        (0518)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0519)     ;
                                        (0520)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00D5: 08       PUSH  A                  (0521)     push  A
00D6: 28       ROMX                     (0522)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00D7: 60 D5    MOV   REG[0xD5],A        (0523)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00D9: 74       INC   A                  (0524)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00DA: A0 4B    JZ    0x0126             (0525)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00DC: 18       POP   A                  (0526)     pop   A                            ; restore pXIData to [A,X]
00DD: 75       INC   X                  (0527)     inc   X                            ; pXIData++
00DE: 09 00    ADC   A,0x0              (0528)     adc   A, 0
00E0: 08       PUSH  A                  (0529)     push  A
00E1: 28       ROMX                     (0530)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00E2: 53 11    MOV   [__r0],A           (0531)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00E4: 18       POP   A                  (0532)     pop   A                            ; restore pXIData to [A,X]
00E5: 75       INC   X                  (0533)     inc   X                            ; pXIData++ (point to size)
00E6: 09 00    ADC   A,0x0              (0534)     adc   A, 0
00E8: 08       PUSH  A                  (0535)     push  A
00E9: 28       ROMX                     (0536)     romx                               ; Get the size (CPU.A <- *pXIData)
00EA: A0 1C    JZ    0x0107             (0537)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00EC: 53 10    MOV   [__r1],A           (0538)     mov   [__r1], A                    ;             else downcount in __r1
00EE: 18       POP   A                  (0539)     pop   A                            ; restore pXIData to [A,X]
                                        (0540) 
                                        (0541) .CopyNextByteLoop:
                                        (0542)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0543)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0544)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0545)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0546)     ;
00EF: 75       INC   X                  (0547)     inc   X                            ; pXIData++ (point to next data byte)
00F0: 09 00    ADC   A,0x0              (0548)     adc   A, 0
00F2: 08       PUSH  A                  (0549)     push  A
00F3: 28       ROMX                     (0550)     romx                               ; Get the data value (CPU.A <- *pXIData)
00F4: 3F 11    MVI   [__r0],A           (0551)     mvi   [__r0], A                    ; Transfer the data to RAM
00F6: 47 11 FF TST   [__r0],0xFF        (0552)     tst   [__r0], 0xff                 ; Check for page crossing
00F9: B0 06    JNZ   0x0100             (0553)     jnz   .CopyLoopTail                ;   No crossing, keep going
00FB: 5D D5    MOV   A,REG[0xD5]        (0554)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
00FD: 74       INC   A                  (0555)     inc   A
00FE: 60 D5    MOV   REG[0xD5],A        (0556)     mov   reg[ MVW_PP], A
                                        (0557) .CopyLoopTail:
0100: 18       POP   A                  (0558)     pop   A                            ; restore pXIData to [A,X]
0101: 7A 10    DEC   [__r1]             (0559)     dec   [__r1]                       ; End of this array in flash?
0103: BF EB    JNZ   0x00EF             (0560)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
0105: 8F C9    JMP   0x00CF             (0561)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0562) 
                                        (0563) .ClearRAMBlockToZero:
0107: 18       POP   A                  (0564)     pop   A                            ; restore pXIData to [A,X]
0108: 75       INC   X                  (0565)     inc   X                            ; pXIData++ (point to next data byte)
0109: 09 00    ADC   A,0x0              (0566)     adc   A, 0
010B: 08       PUSH  A                  (0567)     push  A
010C: 28       ROMX                     (0568)     romx                               ; Get the run length (CPU.A <- *pXIData)
010D: 53 10    MOV   [__r1],A           (0569)     mov   [__r1], A                    ; Initialize downcounter
010F: 50 00    MOV   A,0x0              (0570)     mov   A, 0                         ; Initialize source data
                                        (0571) 
                                        (0572) .ClearRAMBlockLoop:
                                        (0573)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0574)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0575)     ;
0111: 3F 11    MVI   [__r0],A           (0576)     mvi   [__r0], A                    ; Clear a byte
0113: 47 11 FF TST   [__r0],0xFF        (0577)     tst   [__r0], 0xff                 ; Check for page crossing
0116: B0 08    JNZ   0x011F             (0578)     jnz   .ClearLoopTail               ;   No crossing, keep going
0118: 5D D5    MOV   A,REG[0xD5]        (0579)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
011A: 74       INC   A                  (0580)     inc   A
011B: 60 D5    MOV   REG[0xD5],A        (0581)     mov   reg[ MVW_PP], A
011D: 50 00    MOV   A,0x0              (0582)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0583) .ClearLoopTail:
011F: 7A 10    DEC   [__r1]             (0584)     dec   [__r1]                       ; Was this the last byte?
0121: BF EF    JNZ   0x0111             (0585)     jnz   .ClearRAMBlockLoop           ;   No,  continue
0123: 18       POP   A                  (0586)     pop   A                            ;   Yes, restore pXIData to [A,X] and
0124: 8F AA    JMP   0x00CF             (0587)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0588) 
                                        (0589) .C_RTE_WrapUp:
0126: 18       POP   A                  (0590)     pop   A                            ; balance stack
0127: 71 10    OR    F,0x10             
0129: 70 EF    AND   F,0xEF             
                                        (0591) 
                                        (0592) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0593) 
                                        (0594) C_RTE_Done:
                                        (0595) 
                                        (0596) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0597) 
                                        (0598)     ;-------------------------------
                                        (0599)     ; Voltage Stabilization for SMP
                                        (0600)     ;-------------------------------
                                        (0601) 
                                        (0602) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0603) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0604)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0605)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0606)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0607)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0608)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0609)     M8C_SetBank1
                                        (0610)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0611)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0612)     M8C_SetBank0
                                        (0613)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0614)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0615) .WaitFor2ms:
                                        (0616)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0617)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0618) ENDIF ; SMP is operational
                                        (0619) ENDIF ; 5.0V Operation
                                        (0620) 
                                        (0621)     ;-------------------------------
                                        (0622)     ; Set Power-On Reset (POR) Level
                                        (0623)     ;-------------------------------
                                        (0624)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0625)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0626)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0627)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0628)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0629) 
                                        (0630)     M8C_SetBank1
                                        (0631) 
                                        (0632) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0633)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0634)  ELSE                                       ;    No, fast mode
                                        (0635)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0636)                                             ;       no, set midpoint POR in user code, if desired
                                        (0637)   ELSE ; 24HMz                              ;
                                        (0638)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
                                        (0639)   ENDIF ; 24MHz
                                        (0640)  ENDIF ; Slow Mode
                                        (0641) ENDIF ; 5.0V Operation
                                        (0642) 
                                        (0643)     M8C_SetBank0
                                        (0644) 
                                        (0645)     ;----------------------------
                                        (0646)     ; Wrap up and invoke "main"
                                        (0647)     ;----------------------------
                                        (0648) 
                                        (0649)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0650)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0651)     ;
012B: 62 E0 00 MOV   REG[0xE0],0x0      (0652)     mov  reg[INT_MSK0],0
012E: 71 10    OR    F,0x10             
                                        (0653) 
                                        (0654)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0655)     ; And put decimator in full mode so it does not consume too much current.
                                        (0656)     ;
                                        (0657)     M8C_SetBank1
0130: 62 E0 00 MOV   REG[0xE0],0x0      (0658)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
0133: 43 E7 80 OR    REG[0xE7],0x80     (0659)     or   reg[DEC_CR2],80h                    ; Put decimator in full mode
0136: 70 EF    AND   F,0xEF             
                                        (0660)     M8C_SetBank0
                                        (0661) 
                                        (0662)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0663)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0664)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0665)     ;
0138: 62 E2 00 MOV   REG[0xE2],0x0      (0666)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0667)                                    ; have been set during the boot process.
                                        (0668) IF	(TOOLCHAIN & HITECH)
                                        (0669) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0670) ELSE
                                        (0671) IF ENABLE_LJMP_TO_MAIN
                                        (0672)     ljmp  _main                    ; goto main (no return)
                                        (0673) ELSE
013B: 7C 08 73 LCALL __UserModules_end|__text_start|_main|_main(0674)     lcall _main                    ; call main
                                        (0675) .Exit:
013E: 8F FF    JMP   0x013E             (0676)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0677) ENDIF
                                        (0678) ENDIF ; TOOLCHAIN
                                        (0679) 
                                        (0680)     ;---------------------------------
                                        (0681)     ; Library Access to Global Parms
                                        (0682)     ;---------------------------------
                                        (0683)     ;
                                        (0684)  bGetPowerSetting:
                                        (0685) _bGetPowerSetting:
                                        (0686)     ; Returns value of POWER_SETTING in the A register.
                                        (0687)     ; No inputs. No Side Effects.
                                        (0688)     ;
0140: 50 10    MOV   A,0x10             (0689)     mov   A, POWER_SETTING
0142: 7F       RET                      (0690)     ret
                                        (0691) 
                                        (0692) IF	(TOOLCHAIN & HITECH)
                                        (0693) ELSE
                                        (0694)     ;---------------------------------
                                        (0695)     ; Order Critical RAM & ROM AREAs
                                        (0696)     ;---------------------------------
                                        (0697)     ;  'TOP' is all that has been defined so far...
                                        (0698) 
                                        (0699)     ;  ROM AREAs for C CONST, static & global items
                                        (0700)     ;
                                        (0701)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0702)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0703) __idata_start:
                                        (0704) 
                                        (0705)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0706) __func_lit_start:
                                        (0707) 
                                        (0708) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0709)     ; We use the func_lit area to store a pointer to extended initialized
                                        (0710)     ; data (xidata) area that follows the text area. Func_lit isn't
                                        (0711)     ; relocated by the code compressor, but the text area may shrink and
                                        (0712)     ; that moves xidata around.
                                        (0713)     ;
                                        (0714) __pXIData:         word __text_end           ; ptr to extended idata
                                        (0715) ENDIF
                                        (0716) 
                                        (0717)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0718)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0719) 
                                        (0720)     ; CODE segment for general use
                                        (0721)     ;
                                        (0722)     AREA text (ROM, REL, CON)
                                        (0723) __text_start:
                                        (0724) 
                                        (0725)     ; RAM area usage
                                        (0726)     ;
                                        (0727)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0728) __data_start:
                                        (0729) 
                                        (0730)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0731)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0732)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0733) __bss_start:
                                        (0734) 
                                        (0735) ENDIF ; TOOLCHAIN
                                        (0736) 
                                        (0737) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.3191
028E: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_psoc_robot_Bank1
                                        (0019) export LoadConfigTBL_psoc_robot_Bank0
                                        (0020) export LoadConfigTBL_psoc_robot_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_psoc_robot_Bank0:
                                        (0023) ;  Instance name LCD, User Module LCD
                                        (0024) ;  Instance name PWM1, User Module PWM16
                                        (0025) ;       Instance name PWM1, Block Name PWM16_LSB(DBB20)
                                        (0026) 	db		43h, 00h		;PWM1_CONTROL_LSB_REG(DBB20CR0)
                                        (0027) 	db		41h, e7h		;PWM1_PERIOD_LSB_REG(DBB20DR1)
                                        (0028) 	db		42h, 00h		;PWM1_COMPARE_LSB_REG(DBB20DR2)
                                        (0029) ;       Instance name PWM1, Block Name PWM16_MSB(DBB21)
                                        (0030) 	db		47h, 00h		;PWM1_CONTROL_MSB_REG(DBB21CR0)
                                        (0031) 	db		45h, 03h		;PWM1_PERIOD_MSB_REG(DBB21DR1)
                                        (0032) 	db		46h, 00h		;PWM1_COMPARE_MSB_REG(DBB21DR2)
                                        (0033) ;  Instance name PWM2, User Module PWM16
                                        (0034) ;       Instance name PWM2, Block Name PWM16_LSB(DCB22)
                                        (0035) 	db		4bh, 00h		;PWM2_CONTROL_LSB_REG(DCB22CR0)
                                        (0036) 	db		49h, e7h		;PWM2_PERIOD_LSB_REG(DCB22DR1)
                                        (0037) 	db		4ah, 00h		;PWM2_COMPARE_LSB_REG(DCB22DR2)
                                        (0038) ;       Instance name PWM2, Block Name PWM16_MSB(DCB23)
                                        (0039) 	db		4fh, 00h		;PWM2_CONTROL_MSB_REG(DCB23CR0)
                                        (0040) 	db		4dh, 03h		;PWM2_PERIOD_MSB_REG(DCB23DR1)
                                        (0041) 	db		4eh, 00h		;PWM2_COMPARE_MSB_REG(DCB23DR2)
                                        (0042) ;  Instance name Timer, User Module Timer16
                                        (0043) ;       Instance name Timer, Block Name TIMER16_LSB(DBB00)
                                        (0044) 	db		23h, 00h		;Timer_CONTROL_LSB_REG(DBB00CR0)
                                        (0045) 	db		21h, ffh		;Timer_PERIOD_LSB_REG(DBB00DR1)
                                        (0046) 	db		22h, 00h		;Timer_COMPARE_LSB_REG(DBB00DR2)
                                        (0047) ;       Instance name Timer, Block Name TIMER16_MSB(DBB01)
                                        (0048) 	db		27h, 06h		;Timer_CONTROL_MSB_REG(DBB01CR0)
                                        (0049) 	db		25h, ffh		;Timer_PERIOD_MSB_REG(DBB01DR1)
                                        (0050) 	db		26h, 00h		;Timer_COMPARE_MSB_REG(DBB01DR2)
                                        (0051) ;  Instance name Timer2, User Module Timer16
                                        (0052) ;       Instance name Timer2, Block Name TIMER16_LSB(DCB02)
                                        (0053) 	db		2bh, 00h		;Timer2_CONTROL_LSB_REG(DCB02CR0)
                                        (0054) 	db		29h, ffh		;Timer2_PERIOD_LSB_REG(DCB02DR1)
                                        (0055) 	db		2ah, 00h		;Timer2_COMPARE_LSB_REG(DCB02DR2)
                                        (0056) ;       Instance name Timer2, Block Name TIMER16_MSB(DCB03)
                                        (0057) 	db		2fh, 06h		;Timer2_CONTROL_MSB_REG(DCB03CR0)
                                        (0058) 	db		2dh, ffh		;Timer2_PERIOD_MSB_REG(DCB03DR1)
                                        (0059) 	db		2eh, 00h		;Timer2_COMPARE_MSB_REG(DCB03DR2)
                                        (0060) ;  Instance name Timer3, User Module Timer16
                                        (0061) ;       Instance name Timer3, Block Name TIMER16_LSB(DBB10)
                                        (0062) 	db		33h, 00h		;Timer3_CONTROL_LSB_REG(DBB10CR0)
                                        (0063) 	db		31h, ffh		;Timer3_PERIOD_LSB_REG(DBB10DR1)
                                        (0064) 	db		32h, 00h		;Timer3_COMPARE_LSB_REG(DBB10DR2)
                                        (0065) ;       Instance name Timer3, Block Name TIMER16_MSB(DBB11)
                                        (0066) 	db		37h, 06h		;Timer3_CONTROL_MSB_REG(DBB11CR0)
                                        (0067) 	db		35h, ffh		;Timer3_PERIOD_MSB_REG(DBB11DR1)
                                        (0068) 	db		36h, 00h		;Timer3_COMPARE_MSB_REG(DBB11DR2)
                                        (0069) ;  Global Register values Bank 0
                                        (0070) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0071) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0072) 	db		63h, 05h		; AnalogReferenceControl register (ARF_CR)
                                        (0073) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0074) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0075) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0076) 	db		d6h, 00h		; I2CConfig register (I2C_CFG)
                                        (0077) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0078) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0079) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0080) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0081) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0082) 	db		b5h, 00h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0083) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0084) 	db		b8h, 15h		; Row_1_InputMux register (RDI1RI)
                                        (0085) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0086) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0087) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0088) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0089) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0090) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0091) 	db		c0h, 00h		; Row_2_InputMux register (RDI2RI)
                                        (0092) 	db		c1h, 00h		; Row_2_InputSync register (RDI2SYN)
                                        (0093) 	db		c2h, 20h		; Row_2_LogicInputAMux register (RDI2IS)
                                        (0094) 	db		c3h, 33h		; Row_2_LogicSelect_0 register (RDI2LT0)
                                        (0095) 	db		c4h, 33h		; Row_2_LogicSelect_1 register (RDI3LT1)
                                        (0096) 	db		c5h, 22h		; Row_2_OutputDrive_0 register (RDI2SRO0)
                                        (0097) 	db		c6h, 00h		; Row_2_OutputDrive_1 register (RDI2SRO1)
                                        (0098) 	db		c8h, 56h		; Row_3_InputMux register (RDI3RI)
                                        (0099) 	db		c9h, 00h		; Row_3_InputSync register (RDI3SYN)
                                        (0100) 	db		cah, 30h		; Row_3_LogicInputAMux register (RDI3IS)
                                        (0101) 	db		cbh, 33h		; Row_3_LogicSelect_0 register (RDI3LT0)
                                        (0102) 	db		cch, 33h		; Row_3_LogicSelect_1 register (RDI3LT1)
                                        (0103) 	db		cdh, 00h		; Row_3_OutputDrive_0 register (RDI3SRO0)
                                        (0104) 	db		ceh, 00h		; Row_3_OutputDrive_1 register (RDI3SRO1)
                                        (0105) 	db		6ch, 00h		; TMP_DR0 register (TMP_DR0)
                                        (0106) 	db		6dh, 00h		; TMP_DR1 register (TMP_DR1)
                                        (0107) 	db		6eh, 00h		; TMP_DR2 register (TMP_DR2)
                                        (0108) 	db		6fh, 00h		; TMP_DR3 register (TMP_DR3)
                                        (0109) 	db		ffh
                                        (0110) LoadConfigTBL_psoc_robot_Bank1:
                                        (0111) ;  Instance name LCD, User Module LCD
                                        (0112) ;  Instance name PWM1, User Module PWM16
                                        (0113) ;       Instance name PWM1, Block Name PWM16_LSB(DBB20)
                                        (0114) 	db		40h, 11h		;PWM1_FUNC_LSB_REG(DBB20FN)
                                        (0115) 	db		41h, 11h		;PWM1_INPUT_LSB_REG(DBA20IN)
                                        (0116) 	db		42h, 40h		;PWM1_OUTPUT_LSB_REG(DBA20OU)
                                        (0117) ;       Instance name PWM1, Block Name PWM16_MSB(DBB21)
                                        (0118) 	db		44h, 31h		;PWM1_FUNC_MSB_REG(DBB21FN)
                                        (0119) 	db		45h, 31h		;PWM1_INPUT_MSB_REG(DBB21IN)
                                        (0120) 	db		46h, 44h		;PWM1_OUTPUT_MSB_REG(DBB21OU)
                                        (0121) ;  Instance name PWM2, User Module PWM16
                                        (0122) ;       Instance name PWM2, Block Name PWM16_LSB(DCB22)
                                        (0123) 	db		48h, 11h		;PWM2_FUNC_LSB_REG(DCB22FN)
                                        (0124) 	db		49h, 16h		;PWM2_INPUT_LSB_REG(DCB22IN)
                                        (0125) 	db		4ah, 00h		;PWM2_OUTPUT_LSB_REG(DCB22OU)
                                        (0126) ;       Instance name PWM2, Block Name PWM16_MSB(DCB23)
                                        (0127) 	db		4ch, 31h		;PWM2_FUNC_MSB_REG(DCB23FN)
                                        (0128) 	db		4dh, 36h		;PWM2_INPUT_MSB_REG(DCB23IN)
                                        (0129) 	db		4eh, 05h		;PWM2_OUTPUT_MSB_REG(DCB23OU)
                                        (0130) ;  Instance name Timer, User Module Timer16
                                        (0131) ;       Instance name Timer, Block Name TIMER16_LSB(DBB00)
                                        (0132) 	db		20h, 00h		;Timer_FUNC_LSB_REG(DBB00FN)
                                        (0133) 	db		21h, c6h		;Timer_INPUT_LSB_REG(DBB00IN)
                                        (0134) 	db		22h, 40h		;Timer_OUTPUT_LSB_REG(DBB00OU)
                                        (0135) ;       Instance name Timer, Block Name TIMER16_MSB(DBB01)
                                        (0136) 	db		24h, 20h		;Timer_FUNC_MSB_REG(DBB01FN)
                                        (0137) 	db		25h, 36h		;Timer_INPUT_MSB_REG(DBB01IN)
                                        (0138) 	db		26h, 40h		;Timer_OUTPUT_MSB_REG(DBB01OU)
                                        (0139) ;  Instance name Timer2, User Module Timer16
                                        (0140) ;       Instance name Timer2, Block Name TIMER16_LSB(DCB02)
                                        (0141) 	db		28h, 00h		;Timer2_FUNC_LSB_REG(DCB02FN)
                                        (0142) 	db		29h, d6h		;Timer2_INPUT_LSB_REG(DCB02IN)
                                        (0143) 	db		2ah, 40h		;Timer2_OUTPUT_LSB_REG(DCB02OU)
                                        (0144) ;       Instance name Timer2, Block Name TIMER16_MSB(DCB03)
                                        (0145) 	db		2ch, 20h		;Timer2_FUNC_MSB_REG(DCB03FN)
                                        (0146) 	db		2dh, 36h		;Timer2_INPUT_MSB_REG(DCB03IN)
                                        (0147) 	db		2eh, 40h		;Timer2_OUTPUT_MSB_REG(DCB03OU)
                                        (0148) ;  Instance name Timer3, User Module Timer16
                                        (0149) ;       Instance name Timer3, Block Name TIMER16_LSB(DBB10)
                                        (0150) 	db		30h, 00h		;Timer3_FUNC_LSB_REG(DBB10FN)
                                        (0151) 	db		31h, f6h		;Timer3_INPUT_LSB_REG(DBB10IN)
                                        (0152) 	db		32h, 40h		;Timer3_OUTPUT_LSB_REG(DBB10OU)
                                        (0153) ;       Instance name Timer3, Block Name TIMER16_MSB(DBB11)
                                        (0154) 	db		34h, 20h		;Timer3_FUNC_MSB_REG(DBB11FN)
                                        (0155) 	db		35h, 36h		;Timer3_INPUT_MSB_REG(DBB11IN)
                                        (0156) 	db		36h, 40h		;Timer3_OUTPUT_MSB_REG(DBB11OU)
                                        (0157) ;  Global Register values Bank 1
                                        (0158) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0159) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0160) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0161) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0162) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0163) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0164) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0165) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0166) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0167) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0168) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0169) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0170) 	db		e1h, ffh		; OscillatorControl_1 register (OSC_CR1)
                                        (0171) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0172) 	db		dfh, ffh		; OscillatorControl_3 register (OSC_CR3)
                                        (0173) 	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
                                        (0174) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0175) 	db		e7h, 00h		; Type2Decimator_Control register (DEC_CR2)
                                        (0176) 	db		ffh
                                        (0177) AREA psoc_config(rom, rel)
                                        (0178) LoadConfigTBL_psoc_robot_Ordered:
                                        (0179) ;  Ordered Global Register values
                                        (0180) 	M8C_SetBank0
0290: 62 00 00 MOV   REG[0x0],0x0       (0181) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
0293: 71 10    OR    F,0x10             
                                        (0182) 	M8C_SetBank1
0295: 62 00 70 MOV   REG[0x0],0x70      (0183) 	mov	reg[00h], 70h		; Port_0_DriveMode_0 register (PRT0DM0)
0298: 62 01 8F MOV   REG[0x1],0x8F      (0184) 	mov	reg[01h], 8fh		; Port_0_DriveMode_1 register (PRT0DM1)
029B: 70 EF    AND   F,0xEF             
                                        (0185) 	M8C_SetBank0
029D: 62 03 84 MOV   REG[0x3],0x84      (0186) 	mov	reg[03h], 84h		; Port_0_DriveMode_2 register (PRT0DM2)
02A0: 62 02 7B MOV   REG[0x2],0x7B      (0187) 	mov	reg[02h], 7bh		; Port_0_GlobalSelect register (PRT0GS)
02A3: 71 10    OR    F,0x10             
                                        (0188) 	M8C_SetBank1
02A5: 62 02 00 MOV   REG[0x2],0x0       (0189) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
02A8: 62 03 00 MOV   REG[0x3],0x0       (0190) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
02AB: 70 EF    AND   F,0xEF             
                                        (0191) 	M8C_SetBank0
02AD: 62 01 00 MOV   REG[0x1],0x0       (0192) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
02B0: 62 04 00 MOV   REG[0x4],0x0       (0193) 	mov	reg[04h], 00h		; Port_1_Data register (PRT1DR)
02B3: 71 10    OR    F,0x10             
                                        (0194) 	M8C_SetBank1
02B5: 62 04 01 MOV   REG[0x4],0x1       (0195) 	mov	reg[04h], 01h		; Port_1_DriveMode_0 register (PRT1DM0)
02B8: 62 05 FE MOV   REG[0x5],0xFE      (0196) 	mov	reg[05h], feh		; Port_1_DriveMode_1 register (PRT1DM1)
02BB: 70 EF    AND   F,0xEF             
                                        (0197) 	M8C_SetBank0
02BD: 62 07 FE MOV   REG[0x7],0xFE      (0198) 	mov	reg[07h], feh		; Port_1_DriveMode_2 register (PRT1DM2)
02C0: 62 06 00 MOV   REG[0x6],0x0       (0199) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
02C3: 71 10    OR    F,0x10             
                                        (0200) 	M8C_SetBank1
02C5: 62 06 00 MOV   REG[0x6],0x0       (0201) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
02C8: 62 07 00 MOV   REG[0x7],0x0       (0202) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
02CB: 70 EF    AND   F,0xEF             
                                        (0203) 	M8C_SetBank0
02CD: 62 05 00 MOV   REG[0x5],0x0       (0204) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
02D0: 62 08 00 MOV   REG[0x8],0x0       (0205) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
02D3: 71 10    OR    F,0x10             
                                        (0206) 	M8C_SetBank1
02D5: 62 08 7F MOV   REG[0x8],0x7F      (0207) 	mov	reg[08h], 7fh		; Port_2_DriveMode_0 register (PRT2DM0)
02D8: 62 09 80 MOV   REG[0x9],0x80      (0208) 	mov	reg[09h], 80h		; Port_2_DriveMode_1 register (PRT2DM1)
02DB: 70 EF    AND   F,0xEF             
                                        (0209) 	M8C_SetBank0
02DD: 62 0B 80 MOV   REG[0xB],0x80      (0210) 	mov	reg[0bh], 80h		; Port_2_DriveMode_2 register (PRT2DM2)
02E0: 62 0A 00 MOV   REG[0xA],0x0       (0211) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
02E3: 71 10    OR    F,0x10             
                                        (0212) 	M8C_SetBank1
02E5: 62 0A 00 MOV   REG[0xA],0x0       (0213) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
02E8: 62 0B 00 MOV   REG[0xB],0x0       (0214) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
02EB: 70 EF    AND   F,0xEF             
                                        (0215) 	M8C_SetBank0
02ED: 62 09 00 MOV   REG[0x9],0x0       (0216) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
02F0: 62 0C 00 MOV   REG[0xC],0x0       (0217) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
02F3: 71 10    OR    F,0x10             
                                        (0218) 	M8C_SetBank1
02F5: 62 0C 00 MOV   REG[0xC],0x0       (0219) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
02F8: 62 0D 00 MOV   REG[0xD],0x0       (0220) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
02FB: 70 EF    AND   F,0xEF             
                                        (0221) 	M8C_SetBank0
02FD: 62 0F 00 MOV   REG[0xF],0x0       (0222) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
0300: 62 0E 00 MOV   REG[0xE],0x0       (0223) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
0303: 71 10    OR    F,0x10             
                                        (0224) 	M8C_SetBank1
0305: 62 0E 00 MOV   REG[0xE],0x0       (0225) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
0308: 62 0F 00 MOV   REG[0xF],0x0       (0226) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
030B: 70 EF    AND   F,0xEF             
                                        (0227) 	M8C_SetBank0
030D: 62 0D 00 MOV   REG[0xD],0x0       (0228) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
0310: 62 10 00 MOV   REG[0x10],0x0      (0229) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
0313: 71 10    OR    F,0x10             
                                        (0230) 	M8C_SetBank1
0315: 62 10 00 MOV   REG[0x10],0x0      (0231) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
0318: 62 11 00 MOV   REG[0x11],0x0      (0232) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
031B: 70 EF    AND   F,0xEF             
                                        (0233) 	M8C_SetBank0
031D: 62 13 00 MOV   REG[0x13],0x0      (0234) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
0320: 62 12 00 MOV   REG[0x12],0x0      (0235) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
0323: 71 10    OR    F,0x10             
                                        (0236) 	M8C_SetBank1
0325: 62 12 00 MOV   REG[0x12],0x0      (0237) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
0328: 62 13 00 MOV   REG[0x13],0x0      (0238) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
032B: 70 EF    AND   F,0xEF             
                                        (0239) 	M8C_SetBank0
032D: 62 11 00 MOV   REG[0x11],0x0      (0240) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
0330: 62 14 00 MOV   REG[0x14],0x0      (0241) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
0333: 71 10    OR    F,0x10             
                                        (0242) 	M8C_SetBank1
0335: 62 14 00 MOV   REG[0x14],0x0      (0243) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
0338: 62 15 00 MOV   REG[0x15],0x0      (0244) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
033B: 70 EF    AND   F,0xEF             
                                        (0245) 	M8C_SetBank0
033D: 62 17 00 MOV   REG[0x17],0x0      (0246) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
0340: 62 16 00 MOV   REG[0x16],0x0      (0247) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
0343: 71 10    OR    F,0x10             
                                        (0248) 	M8C_SetBank1
0345: 62 16 00 MOV   REG[0x16],0x0      (0249) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
0348: 62 17 00 MOV   REG[0x17],0x0      (0250) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
034B: 70 EF    AND   F,0xEF             
                                        (0251) 	M8C_SetBank0
034D: 62 15 00 MOV   REG[0x15],0x0      (0252) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
0350: 62 18 00 MOV   REG[0x18],0x0      (0253) 	mov	reg[18h], 00h		; Port_6_Data register (PRT6DR)
0353: 71 10    OR    F,0x10             
                                        (0254) 	M8C_SetBank1
0355: 62 18 00 MOV   REG[0x18],0x0      (0255) 	mov	reg[18h], 00h		; Port_6_DriveMode_0 register (PRT6DM0)
0358: 62 19 00 MOV   REG[0x19],0x0      (0256) 	mov	reg[19h], 00h		; Port_6_DriveMode_1 register (PRT6DM1)
035B: 70 EF    AND   F,0xEF             
                                        (0257) 	M8C_SetBank0
035D: 62 1B 00 MOV   REG[0x1B],0x0      (0258) 	mov	reg[1bh], 00h		; Port_6_DriveMode_2 register (PRT6DM2)
0360: 62 1A 00 MOV   REG[0x1A],0x0      (0259) 	mov	reg[1ah], 00h		; Port_6_GlobalSelect register (PRT6GS)
0363: 71 10    OR    F,0x10             
                                        (0260) 	M8C_SetBank1
0365: 62 1A 00 MOV   REG[0x1A],0x0      (0261) 	mov	reg[1ah], 00h		; Port_6_IntCtrl_0 register (PRT6IC0)
0368: 62 1B 00 MOV   REG[0x1B],0x0      (0262) 	mov	reg[1bh], 00h		; Port_6_IntCtrl_1 register (PRT6IC1)
036B: 70 EF    AND   F,0xEF             
                                        (0263) 	M8C_SetBank0
036D: 62 19 00 MOV   REG[0x19],0x0      (0264) 	mov	reg[19h], 00h		; Port_6_IntEn register (PRT6IE)
0370: 62 1C 00 MOV   REG[0x1C],0x0      (0265) 	mov	reg[1ch], 00h		; Port_7_Data register (PRT7DR)
0373: 71 10    OR    F,0x10             
                                        (0266) 	M8C_SetBank1
0375: 62 1C 00 MOV   REG[0x1C],0x0      (0267) 	mov	reg[1ch], 00h		; Port_7_DriveMode_0 register (PRT7DM0)
0378: 62 1D 00 MOV   REG[0x1D],0x0      (0268) 	mov	reg[1dh], 00h		; Port_7_DriveMode_1 register (PRT7DM1)
037B: 70 EF    AND   F,0xEF             
                                        (0269) 	M8C_SetBank0
037D: 62 1F 00 MOV   REG[0x1F],0x0      (0270) 	mov	reg[1fh], 00h		; Port_7_DriveMode_2 register (PRT7DM2)
0380: 62 1E 00 MOV   REG[0x1E],0x0      (0271) 	mov	reg[1eh], 00h		; Port_7_GlobalSelect register (PRT7GS)
0383: 71 10    OR    F,0x10             
                                        (0272) 	M8C_SetBank1
0385: 62 1E 00 MOV   REG[0x1E],0x0      (0273) 	mov	reg[1eh], 00h		; Port_7_IntCtrl_0 register (PRT7IC0)
0388: 62 1F 00 MOV   REG[0x1F],0x0      (0274) 	mov	reg[1fh], 00h		; Port_7_IntCtrl_1 register (PRT7IC1)
038B: 70 EF    AND   F,0xEF             
                                        (0275) 	M8C_SetBank0
038D: 62 1D 00 MOV   REG[0x1D],0x0      (0276) 	mov	reg[1dh], 00h		; Port_7_IntEn register (PRT7IE)
0390: 70 EF    AND   F,0xEF             
                                        (0277) 	M8C_SetBank0
0392: 7F       RET                      (0278) 	ret
                                        (0279) 
                                        (0280) 
                                        (0281) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_psoc_robot
                                        (0026) export _LoadConfig_psoc_robot
                                        (0027) export Port_2_Data_SHADE
                                        (0028) export _Port_2_Data_SHADE
                                        (0029) export Port_2_DriveMode_0_SHADE
                                        (0030) export _Port_2_DriveMode_0_SHADE
                                        (0031) export Port_2_DriveMode_1_SHADE
                                        (0032) export _Port_2_DriveMode_1_SHADE
                                        (0033) 
                                        (0034) 
                                        (0035) export NO_SHADOW
                                        (0036) export _NO_SHADOW
                                        (0037) 
                                        (0038) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0039) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0040) 
                                        (0041) AREA psoc_config(rom, rel)
                                        (0042) 
                                        (0043) ;---------------------------------------------------------------------------
                                        (0044) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0045) ;                  parameters handled by boot code, like CPU speed). This
                                        (0046) ;                  function can be called from user code, but typically it
                                        (0047) ;                  is only called from boot.
                                        (0048) ;
                                        (0049) ;       INPUTS: None.
                                        (0050) ;      RETURNS: Nothing.
                                        (0051) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0052) ;               In the large memory model currently only the page
                                        (0053) ;               pointer registers listed below are modified.  This does
                                        (0054) ;               not guarantee that in future implementations of this
                                        (0055) ;               function other page pointer registers will not be
                                        (0056) ;               modified.
                                        (0057) ;          
                                        (0058) ;               Page Pointer Registers Modified: 
                                        (0059) ;               CUR_PP
                                        (0060) ;
                                        (0061) _LoadConfigInit:
                                        (0062)  LoadConfigInit:
                                        (0063)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0064)     
0393: 55 00 00 MOV   [0x0],0x0          (0065) 	mov		[Port_2_Data_SHADE], 0h
0396: 55 01 7F MOV   [0x1],0x7F         (0066) 	mov		[Port_2_DriveMode_0_SHADE], 7fh
0399: 55 02 80 MOV   [0x2],0x80         (0067) 	mov		[Port_2_DriveMode_1_SHADE], 80h
                                        (0068) 
039C: 7C 03 A3 LCALL 0x03A3             (0069) 	lcall	LoadConfig_psoc_robot
039F: 7C 02 8E LCALL 0x028E             (0070) 	lcall	LoadConfigTBL_psoc_robot_Ordered
                                        (0071) 
                                        (0072) 
                                        (0073)     RAM_EPILOGUE RAM_USE_CLASS_4
03A2: 7F       RET                      (0074)     ret
                                        (0075) 
                                        (0076) ;---------------------------------------------------------------------------
                                        (0077) ; Load Configuration psoc_robot
                                        (0078) ;
                                        (0079) ;    Load configuration registers for psoc_robot.
                                        (0080) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0081) ;
                                        (0082) ;       INPUTS: None.
                                        (0083) ;      RETURNS: Nothing.
                                        (0084) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0085) ;               modified as may the Page Pointer registers!
                                        (0086) ;               In the large memory model currently only the page
                                        (0087) ;               pointer registers listed below are modified.  This does
                                        (0088) ;               not guarantee that in future implementations of this
                                        (0089) ;               function other page pointer registers will not be
                                        (0090) ;               modified.
                                        (0091) ;          
                                        (0092) ;               Page Pointer Registers Modified: 
                                        (0093) ;               CUR_PP
                                        (0094) ;
                                        (0095) _LoadConfig_psoc_robot:
                                        (0096)  LoadConfig_psoc_robot:
                                        (0097)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0098) 
03A3: 10       PUSH  X                  (0099) 	push	x
03A4: 70 EF    AND   F,0xEF             
                                        (0100)     M8C_SetBank0                    ; Force bank 0
03A6: 50 00    MOV   A,0x0              (0101)     mov     a, 0                    ; Specify bank 0
03A8: 67       ASR   A                  (0102)     asr     a                       ; Store in carry flag
                                        (0103)                                     ; Load bank 0 table:
03A9: 50 01    MOV   A,0x1              (0104)     mov     A, >LoadConfigTBL_psoc_robot_Bank0
03AB: 57 A0    MOV   X,0xA0             (0105)     mov     X, <LoadConfigTBL_psoc_robot_Bank0
03AD: 7C 03 BE LCALL 0x03BE             (0106)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0107) 
03B0: 50 01    MOV   A,0x1              (0108)     mov     a, 1                    ; Specify bank 1
03B2: 67       ASR   A                  (0109)     asr     a                       ; Store in carry flag
                                        (0110)                                     ; Load bank 1 table:
03B3: 50 02    MOV   A,0x2              (0111)     mov     A, >LoadConfigTBL_psoc_robot_Bank1
03B5: 57 2B    MOV   X,0x2B             (0112)     mov     X, <LoadConfigTBL_psoc_robot_Bank1
03B7: 7C 03 BE LCALL 0x03BE             (0113)     lcall   LoadConfig              ; Load the bank 1 values
03BA: 70 EF    AND   F,0xEF             
                                        (0114) 
                                        (0115)     M8C_SetBank0                    ; Force return to bank 0
03BC: 20       POP   X                  (0116) 	pop		x
                                        (0117) 
                                        (0118)     RAM_EPILOGUE RAM_USE_CLASS_4
03BD: 7F       RET                      (0119)     ret
                                        (0120) 
                                        (0121) 
                                        (0122) 
                                        (0123) 
                                        (0124) ;---------------------------------------------------------------------------
                                        (0125) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0126) ;              pairs. Terminate on address=0xFF.
                                        (0127) ;
                                        (0128) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0129) ;           Flag Register Carry bit encodes the Register Bank
                                        (0130) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0131) ;
                                        (0132) ;  RETURNS: nothing.
                                        (0133) ;
                                        (0134) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0135) ;                X-3 Temporary store for register address
                                        (0136) ;                X-2 LSB of config table address
                                        (0137) ;                X-1 MSB of config table address
                                        (0138) ;
                                        (0139) LoadConfig:
                                        (0140)     RAM_PROLOGUE RAM_USE_CLASS_2
03BE: 38 02    ADD   SP,0x2             (0141)     add     SP, 2                   ; Set up local vars
03C0: 10       PUSH  X                  (0142)     push    X                       ; Save config table address on stack
03C1: 08       PUSH  A                  (0143)     push    A
03C2: 4F       MOV   X,SP               (0144)     mov     X, SP
03C3: 56 FC 00 MOV   [X-4],0x0          (0145)     mov     [X-4], 0                ; Set default Destination to Bank 0
03C6: D0 04    JNC   0x03CB             (0146)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
03C8: 56 FC 01 MOV   [X-4],0x1          (0147)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0148) .BankSelectSaved:
03CB: 18       POP   A                  (0149)     pop     A
03CC: 20       POP   X                  (0150)     pop     X
03CD: 70 EF    AND   F,0xEF             
03CF: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0151) 
                                        (0152) LoadConfigLp:
                                        (0153)     M8C_SetBank0                    ; Switch to bank 0
                                        (0154)     M8C_ClearWDT                    ; Clear the watchdog for long inits
03D2: 10       PUSH  X                  (0155)     push    X                       ; Preserve the config table address
03D3: 08       PUSH  A                  (0156)     push    A
03D4: 28       ROMX                     (0157)     romx                            ; Load register address from table
03D5: 39 FF    CMP   A,0xFF             (0158)     cmp     A, END_CONFIG_TABLE     ; End of table?
03D7: A0 1F    JZ    0x03F7             (0159)     jz      EndLoadConfig           ;   Yes, go wrap it up
03D9: 4F       MOV   X,SP               (0160)     mov     X, SP                   ;
03DA: 48 FC 01 TST   [X-4],0x1          (0161)     tst     [X-4], 1                ; Loading IO Bank 1?
03DD: A0 03    JZ    0x03E1             (0162)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
03DF: 71 10    OR    F,0x10             
                                        (0163)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0164) .IOBankNowSet:
03E1: 54 FD    MOV   [X-3],A            (0165)     mov     [X-3], A                ; Stash the register address
03E3: 18       POP   A                  (0166)     pop     A                       ; Retrieve the table address
03E4: 20       POP   X                  (0167)     pop     X
03E5: 75       INC   X                  (0168)     inc     X                       ; Advance to the data byte
03E6: 09 00    ADC   A,0x0              (0169)     adc     A, 0
03E8: 10       PUSH  X                  (0170)     push    X                       ; Save the config table address again
03E9: 08       PUSH  A                  (0171)     push    A
03EA: 28       ROMX                     (0172)     romx                            ; load config data from the table
03EB: 4F       MOV   X,SP               (0173)     mov     X, SP                   ; retrieve the register address
03EC: 59 FD    MOV   X,[X-3]            (0174)     mov     X, [X-3]
03EE: 61 00    MOV   REG[X+0x0],A       (0175)     mov     reg[X], A               ; Configure the register
03F0: 18       POP   A                  (0176)     pop     A                       ; retrieve the table address
03F1: 20       POP   X                  (0177)     pop     X
03F2: 75       INC   X                  (0178)     inc     X                       ; advance to next table entry
03F3: 09 00    ADC   A,0x0              (0179)     adc     A, 0
03F5: 8F D7    JMP   0x03CD             (0180)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0181) EndLoadConfig:
03F7: 38 FC    ADD   SP,0xFC            (0182)     add     SP, -4
03F9: 70 3F    AND   F,0x3F             
03FB: 71 C0    OR    F,0xC0             
                                        (0183)     RAM_EPILOGUE RAM_USE_CLASS_2
03FD: 7F       RET                      (0184)     ret
                                        (0185) 
                                        (0186) AREA InterruptRAM(ram, rel)
                                        (0187) 
                                        (0188) NO_SHADOW:
                                        (0189) _NO_SHADOW:
                                        (0190) ; write only register shadows
                                        (0191) _Port_2_Data_SHADE:
                                        (0192) Port_2_Data_SHADE:	BLK	1
                                        (0193) _Port_2_DriveMode_0_SHADE:
                                        (0194) Port_2_DriveMode_0_SHADE:	BLK	1
                                        (0195) _Port_2_DriveMode_1_SHADE:
                                        (0196) Port_2_DriveMode_1_SHADE:	BLK	1
                                        (0197) 
FILE: lib\timerint.asm                  (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: TimerINT.asm
                                        (0004) ;;   Version: 2.6, Updated on 2015/3/4 at 22:27:47
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer16 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "memory.inc"
                                        (0015) include "Timer.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _Timer_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _Timer_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _Timer_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
03FE: 7D 08 AC LJMP  _TimerCaptureISR   (0070)    ljmp _TimerCaptureISR
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
0401: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file TimerINT.asm
FILE: lib\timer3int.asm                 (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Timer3INT.asm
                                        (0004) ;;   Version: 2.6, Updated on 2015/3/4 at 22:27:47
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer16 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "memory.inc"
                                        (0015) include "Timer3.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _Timer3_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _Timer3_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _Timer3_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
0402: 7D 0A 8A LJMP  _Timer3CaptureISR  (0070)   ljmp _Timer3CaptureISR; added to serv the ultrasoon sensor echo pin, er moet ook een _ voor staan wilt dit naar behoren werken 
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
0405: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file Timer3INT.asm
FILE: lib\timer3.asm                    (0001) ;;*****************************************************************************
0406: 43 E1 20 OR    REG[0xE1],0x20     (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Timer3.asm
                                        (0004) ;;   Version: 2.6, Updated on 2015/3/4 at 22:27:47
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "Timer3.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  Timer3_EnableInt
                                        (0030) export _Timer3_EnableInt
                                        (0031) export  Timer3_DisableInt
                                        (0032) export _Timer3_DisableInt
                                        (0033) export  Timer3_Start
                                        (0034) export _Timer3_Start
                                        (0035) export  Timer3_Stop
                                        (0036) export _Timer3_Stop
                                        (0037) export  Timer3_WritePeriod
                                        (0038) export _Timer3_WritePeriod
                                        (0039) export  Timer3_WriteCompareValue
                                        (0040) export _Timer3_WriteCompareValue
                                        (0041) export  Timer3_wReadCompareValue
                                        (0042) export _Timer3_wReadCompareValue
                                        (0043) export  Timer3_wReadTimer
                                        (0044) export _Timer3_wReadTimer
                                        (0045) export  Timer3_wReadTimerSaveCV
                                        (0046) export _Timer3_wReadTimerSaveCV
                                        (0047) 
                                        (0048) ; The following functions are deprecated and subject to omission in future releases
                                        (0049) ;
                                        (0050) export  wTimer3_ReadCompareValue  ; deprecated
                                        (0051) export _wTimer3_ReadCompareValue  ; deprecated
                                        (0052) export  wTimer3_ReadTimer         ; deprecated
                                        (0053) export _wTimer3_ReadTimer         ; deprecated
                                        (0054) export  wTimer3_ReadTimerSaveCV   ; deprecated
                                        (0055) export _wTimer3_ReadTimerSaveCV   ; deprecated
                                        (0056) 
                                        (0057) export  wTimer3_ReadCounter       ; obsolete
                                        (0058) export _wTimer3_ReadCounter       ; obsolete
                                        (0059) export  wTimer3_CaptureCounter    ; obsolete
                                        (0060) export _wTimer3_CaptureCounter    ; obsolete
                                        (0061) 
                                        (0062) 
                                        (0063) AREA psoc_robot_RAM (RAM,REL)
                                        (0064) 
                                        (0065) ;-----------------------------------------------
                                        (0066) ;  Constant Definitions
                                        (0067) ;-----------------------------------------------
                                        (0068) 
                                        (0069) 
                                        (0070) ;-----------------------------------------------
                                        (0071) ; Variable Allocation
                                        (0072) ;-----------------------------------------------
                                        (0073) 
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) 
                                        (0077) .SECTION
                                        (0078) ;-----------------------------------------------------------------------------
                                        (0079) ;  FUNCTION NAME: Timer3_EnableInt
                                        (0080) ;
                                        (0081) ;  DESCRIPTION:
                                        (0082) ;     Enables this timer's interrupt by setting the interrupt enable mask bit
                                        (0083) ;     associated with this User Module. This function has no effect until and
                                        (0084) ;     unless the global interrupts are enabled (for example by using the
                                        (0085) ;     macro M8C_EnableGInt).
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;
                                        (0088) ;  ARGUMENTS:    None.
                                        (0089) ;  RETURNS:      Nothing.
                                        (0090) ;  SIDE EFFECTS: 
                                        (0091) ;    The A and X registers may be modified by this or future implementations
                                        (0092) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0093) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0094) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0095) ;    functions.
                                        (0096) ;
                                        (0097)  Timer3_EnableInt:
                                        (0098) _Timer3_EnableInt:
                                        (0099)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0100)    Timer3_EnableInt_M
                                        (0101)    RAM_EPILOGUE RAM_USE_CLASS_1
0409: 7F       RET                      (0102)    ret
040A: 41 E1 DF AND   REG[0xE1],0xDF     
                                        (0103) 
                                        (0104) .ENDSECTION
                                        (0105) 
                                        (0106) 
                                        (0107) .SECTION
                                        (0108) ;-----------------------------------------------------------------------------
                                        (0109) ;  FUNCTION NAME: Timer3_DisableInt
                                        (0110) ;
                                        (0111) ;  DESCRIPTION:
                                        (0112) ;     Disables this timer's interrupt by clearing the interrupt enable
                                        (0113) ;     mask bit associated with this User Module.
                                        (0114) ;-----------------------------------------------------------------------------
                                        (0115) ;
                                        (0116) ;  ARGUMENTS:    None
                                        (0117) ;  RETURNS:      Nothing
                                        (0118) ;  SIDE EFFECTS: 
                                        (0119) ;    The A and X registers may be modified by this or future implementations
                                        (0120) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0121) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0122) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0123) ;    functions.
                                        (0124) ;
                                        (0125)  Timer3_DisableInt:
                                        (0126) _Timer3_DisableInt:
                                        (0127)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0128)    Timer3_DisableInt_M
                                        (0129)    RAM_EPILOGUE RAM_USE_CLASS_1
040D: 7F       RET                      (0130)    ret
040E: 43 33 01 OR    REG[0x33],0x1      
                                        (0131) 
                                        (0132) .ENDSECTION
                                        (0133) 
                                        (0134) 
                                        (0135) .SECTION
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;  FUNCTION NAME: Timer3_Start
                                        (0138) ;
                                        (0139) ;  DESCRIPTION:
                                        (0140) ;     Sets the start bit in the Control register of this user module.  The
                                        (0141) ;     timer will begin counting on the next input clock.
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) ;
                                        (0144) ;  ARGUMENTS:    None
                                        (0145) ;  RETURNS:      Nothing
                                        (0146) ;  SIDE EFFECTS: 
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0150) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0151) ;    functions.
                                        (0152) ;
                                        (0153)  Timer3_Start:
                                        (0154) _Timer3_Start:
                                        (0155)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0156)    Timer3_Start_M
                                        (0157)    RAM_EPILOGUE RAM_USE_CLASS_1
0411: 7F       RET                      (0158)    ret
0412: 41 33 FE AND   REG[0x33],0xFE     
                                        (0159) 
                                        (0160) .ENDSECTION
                                        (0161) 
                                        (0162) 
                                        (0163) .SECTION
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;  FUNCTION NAME: Timer3_Stop
                                        (0166) ;
                                        (0167) ;  DESCRIPTION:
                                        (0168) ;     Disables timer operation by clearing the start bit in the Control
                                        (0169) ;     register of the LSB block.
                                        (0170) ;-----------------------------------------------------------------------------
                                        (0171) ;
                                        (0172) ;  ARGUMENTS:    None
                                        (0173) ;  RETURNS:      Nothing
                                        (0174) ;  SIDE EFFECTS: 
                                        (0175) ;    The A and X registers may be modified by this or future implementations
                                        (0176) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0177) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0178) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0179) ;    functions.
                                        (0180) ;
                                        (0181)  Timer3_Stop:
                                        (0182) _Timer3_Stop:
                                        (0183)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0184)    Timer3_Stop_M
                                        (0185)    RAM_EPILOGUE RAM_USE_CLASS_1
0415: 7F       RET                      (0186)    ret
                                        (0187) 
                                        (0188) .ENDSECTION
                                        (0189) 
                                        (0190) 
                                        (0191) .SECTION
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  FUNCTION NAME: Timer3_WritePeriod
                                        (0194) ;
                                        (0195) ;  DESCRIPTION:
                                        (0196) ;     Write the 16-bit period value into the Period register (DR1). If the
                                        (0197) ;     Timer user module is stopped, then this value will also be latched
                                        (0198) ;     into the Count register (DR0).
                                        (0199) ;-----------------------------------------------------------------------------
                                        (0200) ;
                                        (0201) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0202) ;  RETURNS:   Nothing
                                        (0203) ;  SIDE EFFECTS:
                                        (0204) ;    The A and X registers may be modified by this or future implementations
                                        (0205) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0206) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0207) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0208) ;    functions.
                                        (0209) ;
                                        (0210)  Timer3_WritePeriod:
                                        (0211) _Timer3_WritePeriod:
                                        (0212)    RAM_PROLOGUE RAM_USE_CLASS_1
0416: 60 31    MOV   REG[0x31],A        (0213)    mov   reg[Timer3_PERIOD_LSB_REG], A
0418: 5B       MOV   A,X                (0214)    mov   A, X
0419: 60 35    MOV   REG[0x35],A        (0215)    mov   reg[Timer3_PERIOD_MSB_REG], A
                                        (0216)    RAM_EPILOGUE RAM_USE_CLASS_1
041B: 7F       RET                      (0217)    ret
                                        (0218) 
                                        (0219) .ENDSECTION
                                        (0220) 
                                        (0221) 
                                        (0222) .SECTION
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;  FUNCTION NAME: Timer3_WriteCompareValue
                                        (0225) ;
                                        (0226) ;  DESCRIPTION:
                                        (0227) ;     Writes compare value into the Compare register (DR2).
                                        (0228) ;
                                        (0229) ;     NOTE! The Timer user module must be STOPPED in order to write the
                                        (0230) ;           Compare register. (Call Timer3_Stop to disable).
                                        (0231) ;-----------------------------------------------------------------------------
                                        (0232) ;
                                        (0233) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0234) ;  RETURNS:      Nothing
                                        (0235) ;  SIDE EFFECTS: 
                                        (0236) ;    The A and X registers may be modified by this or future implementations
                                        (0237) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0238) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0239) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0240) ;    functions.
                                        (0241) ;
                                        (0242)  Timer3_WriteCompareValue:
                                        (0243) _Timer3_WriteCompareValue:
                                        (0244)    RAM_PROLOGUE RAM_USE_CLASS_1
041C: 60 32    MOV   REG[0x32],A        (0245)    mov   reg[Timer3_COMPARE_LSB_REG], A
041E: 5B       MOV   A,X                (0246)    mov   A, X
041F: 60 36    MOV   REG[0x36],A        (0247)    mov   reg[Timer3_COMPARE_MSB_REG], A
                                        (0248)    RAM_EPILOGUE RAM_USE_CLASS_1
0421: 7F       RET                      (0249)    ret
                                        (0250) 
                                        (0251) .ENDSECTION
                                        (0252) 
                                        (0253) 
                                        (0254) .SECTION
                                        (0255) ;-----------------------------------------------------------------------------
                                        (0256) ;  FUNCTION NAME: Timer3_wReadCompareValue
                                        (0257) ;
                                        (0258) ;  DESCRIPTION:
                                        (0259) ;     Reads the Compare registers.
                                        (0260) ;-----------------------------------------------------------------------------
                                        (0261) ;
                                        (0262) ;  ARGUMENTS:    None
                                        (0263) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0264) ;  SIDE EFFECTS: 
                                        (0265) ;    The A and X registers may be modified by this or future implementations
                                        (0266) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0267) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0268) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0269) ;    functions.
                                        (0270) ;
                                        (0271)  Timer3_wReadCompareValue:
                                        (0272) _Timer3_wReadCompareValue:
                                        (0273)  wTimer3_ReadCompareValue:                       ; this name deprecated
                                        (0274) _wTimer3_ReadCompareValue:                       ; this name deprecated
                                        (0275)    RAM_PROLOGUE RAM_USE_CLASS_1
0422: 5D 36    MOV   A,REG[0x36]        (0276)    mov   A, reg[Timer3_COMPARE_MSB_REG]
0424: 5C       MOV   X,A                (0277)    mov   X, A
0425: 5D 32    MOV   A,REG[0x32]        (0278)    mov   A, reg[Timer3_COMPARE_LSB_REG]
                                        (0279)    RAM_EPILOGUE RAM_USE_CLASS_1
0427: 7F       RET                      (0280)    ret
                                        (0281) 
                                        (0282) .ENDSECTION
                                        (0283) 
                                        (0284) 
                                        (0285) .SECTION
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;  FUNCTION NAME: Timer3_wReadTimerSaveCV
                                        (0288) ;
                                        (0289) ;  DESCRIPTION:
                                        (0290) ;     Returns the value in the Count register (DR0), preserving the
                                        (0291) ;     value in the compare register (DR2).
                                        (0292) ;-----------------------------------------------------------------------------
                                        (0293) ;
                                        (0294) ;  ARGUMENTS: None
                                        (0295) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0296) ;  SIDE EFFECTS:
                                        (0297) ;     1) May cause an interrupt, if interrupt on Compare is enabled.
                                        (0298) ;     2) If enabled, Global interrupts are momentarily disabled.
                                        (0299) ;     3) The user module is stopped momentarily while the compare value is
                                        (0300) ;        restored.  This may cause the Count register to miss one or more
                                        (0301) ;        counts depending on the input clock speed.
                                        (0302) ;     4) The A and X registers may be modified by this or future implementations
                                        (0303) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0304) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0305) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0306) ;        functions.
                                        (0307) ;
                                        (0308) ;  THEORY of OPERATION:
                                        (0309) ;     1) Read and save the Compare register.
                                        (0310) ;     2) Read the Count register, causing its data to be latched into
                                        (0311) ;        the Compare register.
                                        (0312) ;     3) Read and save the Counter value, now in the Compare register,
                                        (0313) ;        to the buffer.
                                        (0314) ;     4) Disable global interrupts
                                        (0315) ;     5) Halt the timer
                                        (0316) ;     6) Restore the Compare register values
                                        (0317) ;     7) Start the Timer again
                                        (0318) ;     8) Restore global interrupt state
                                        (0319) ;
                                        (0320)  Timer3_wReadTimerSaveCV:
                                        (0321) _Timer3_wReadTimerSaveCV:
                                        (0322)  wTimer3_ReadTimerSaveCV:                        ; this name deprecated
                                        (0323) _wTimer3_ReadTimerSaveCV:                        ; this name deprecated
                                        (0324)  wTimer3_ReadCounter:                            ; this name deprecated
                                        (0325) _wTimer3_ReadCounter:                            ; this name deprecated
                                        (0326) 
                                        (0327) CpuFlags:      equ   0
                                        (0328) wCount_MSB:    equ   1
                                        (0329) wCount_LSB:    equ   2
                                        (0330) 
                                        (0331)    RAM_PROLOGUE RAM_USE_CLASS_2
0428: 4F       MOV   X,SP               (0332)    mov   X, SP                                   ; X <- stack frame pointer
0429: 38 03    ADD   SP,0x3             (0333)    add   SP, 3                                   ; Reserve space for flags, count
042B: 5D 33    MOV   A,REG[0x33]        (0334)    mov   A, reg[Timer3_CONTROL_LSB_REG]          ; save the Control register
042D: 08       PUSH  A                  (0335)    push  A
042E: 5D 32    MOV   A,REG[0x32]        (0336)    mov   A, reg[Timer3_COMPARE_LSB_REG]          ; save the Compare register
0430: 08       PUSH  A                  (0337)    push  A
0431: 5D 36    MOV   A,REG[0x36]        (0338)    mov   A, reg[Timer3_COMPARE_MSB_REG]
0433: 08       PUSH  A                  (0339)    push  A
0434: 5D 30    MOV   A,REG[0x30]        (0340)    mov   A, reg[Timer3_COUNTER_LSB_REG]          ; synchronous copy DR2 <- DR0
                                        (0341)                                                  ; This may cause an interrupt!
0436: 5D 36    MOV   A,REG[0x36]        (0342)    mov   A, reg[Timer3_COMPARE_MSB_REG]          ; Now grab DR2 (DR0) and save
0438: 54 01    MOV   [X+1],A            (0343)    mov   [X+wCount_MSB], A
043A: 5D 32    MOV   A,REG[0x32]        (0344)    mov   A, reg[Timer3_COMPARE_LSB_REG]
043C: 54 02    MOV   [X+2],A            (0345)    mov   [X+wCount_LSB], A
043E: 50 00    MOV   A,0x0              (0346)    mov   A, 0                                    ; Guess the global interrupt state
0440: 49 F7 01 TST   REG[0xF7],0x1      (0347)    tst   reg[CPU_F], FLAG_GLOBAL_IE              ; Currently Disabled?
0443: A0 03    JZ    0x0447             (0348)    jz    .SetupStatusFlag                        ;   Yes, guess was correct
0445: 50 01    MOV   A,0x1              (0349)    mov   A, FLAG_GLOBAL_IE                       ;    No, modify our guess
                                        (0350) .SetupStatusFlag:                                ; and ...
0447: 54 00    MOV   [X+0],A            (0351)    mov   [X+CpuFlags], A                         ;   StackFrame[0] <- Flag Reg image
0449: 70 FE    AND   F,0xFE             
044B: 41 33 FE AND   REG[0x33],0xFE     
                                        (0352)    M8C_DisableGInt                               ; Disable interrupts globally
                                        (0353)    Timer3_Stop_M                                 ; Disable (stop) the timer
044E: 18       POP   A                  (0354)    pop   A                                       ; Restore the Compare register
044F: 60 36    MOV   REG[0x36],A        (0355)    mov   reg[Timer3_COMPARE_MSB_REG], A
0451: 18       POP   A                  (0356)    pop   A
0452: 60 32    MOV   REG[0x32],A        (0357)    mov   reg[Timer3_COMPARE_LSB_REG], A
0454: 18       POP   A                  (0358)    pop   A                                       ; restore start state of the timer
0455: 60 33    MOV   REG[0x33],A        (0359)    mov   reg[Timer3_CONTROL_LSB_REG], A
0457: 18       POP   A                  (0360)    pop   A                                       ; Return result stored in stack frame
0458: 20       POP   X                  (0361)    pop   X
0459: 70 3F    AND   F,0x3F             
045B: 71 C0    OR    F,0xC0             
                                        (0362)    RAM_EPILOGUE RAM_USE_CLASS_2
045D: 7E       RETI                     (0363)    reti                                          ; Flag Reg <- StackFrame[0]
                                        (0364) 
                                        (0365) .ENDSECTION
                                        (0366) 
                                        (0367) 
                                        (0368) .SECTION
                                        (0369) ;-----------------------------------------------------------------------------
                                        (0370) ;  FUNCTION NAME: Timer3_wReadTimer
                                        (0371) ;
                                        (0372) ;  DESCRIPTION:
                                        (0373) ;     Performs a software capture of the Count register.  A synchronous
                                        (0374) ;     read of the Count register is performed.  The timer is NOT stopped.
                                        (0375) ;
                                        (0376) ;     WARNING - this will cause loss of data in the Compare register.
                                        (0377) ;-----------------------------------------------------------------------------
                                        (0378) ;
                                        (0379) ;  ARGUMENTS:    None
                                        (0380) ;  RETURNS:      fastcall16 WORD wCount, (value of DR0 in the X & A registers)
                                        (0381) ;  SIDE EFFECTS:
                                        (0382) ;    May cause an interrupt.
                                        (0383) ;
                                        (0384) ;    The A and X registers may be modified by this or future implementations
                                        (0385) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0386) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0387) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0388) ;    functions.
                                        (0389) ;
                                        (0390) ;  THEORY of OPERATION:
                                        (0391) ;     1) Read the Count register - this causes the count value to be
                                        (0392) ;        latched into the Compare registers.
                                        (0393) ;     2) Read and return the Count register values from the Compare
                                        (0394) ;        registers into the return buffer.
                                        (0395) ;
                                        (0396)  Timer3_wReadTimer:
                                        (0397) _Timer3_wReadTimer:
                                        (0398)  wTimer3_ReadTimer:                              ; this name deprecated
                                        (0399) _wTimer3_ReadTimer:                              ; this name deprecated
                                        (0400)  wTimer3_CaptureCounter:                         ; this name deprecated
                                        (0401) _wTimer3_CaptureCounter:                         ; this name deprecated
                                        (0402) 
                                        (0403)    RAM_PROLOGUE RAM_USE_CLASS_1
045E: 5D 30    MOV   A,REG[0x30]        (0404)    mov   A, reg[Timer3_COUNTER_LSB_REG]          ; synchronous copy DR2 <- DR0
                                        (0405)                                                  ; This may cause an interrupt!
                                        (0406) 
0460: 5D 36    MOV   A,REG[0x36]        (0407)    mov   A, reg[Timer3_COMPARE_MSB_REG]          ; Return DR2 (actually DR0)
0462: 5C       MOV   X,A                (0408)    mov   X, A
0463: 5D 32    MOV   A,REG[0x32]        (0409)    mov   A, reg[Timer3_COMPARE_LSB_REG]
                                        (0410)    RAM_EPILOGUE RAM_USE_CLASS_1
0465: 7F       RET                      (0411)    ret
                                        (0412) 
                                        (0413) .ENDSECTION
                                        (0414) 
                                        (0415) ; End of File Timer3.asm
FILE: lib\timer2int.asm                 (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Timer2INT.asm
                                        (0004) ;;   Version: 2.6, Updated on 2015/3/4 at 22:27:47
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer16 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "memory.inc"
                                        (0015) include "Timer2.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _Timer2_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _Timer2_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _Timer2_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
0466: 7D 09 9B LJMP  _Timer2CaptureISR  (0070)       ljmp _Timer2CaptureISR;added for motorcontroll2
                                        (0071) 
                                        (0072)    ;---------------------------------------------------
                                        (0073)    ; Insert your custom assembly code above this banner
                                        (0074)    ;---------------------------------------------------
                                        (0075)    
                                        (0076)    ;---------------------------------------------------
                                        (0077)    ; Insert a lcall to a C function below this banner
                                        (0078)    ; and un-comment the lines between these banners
                                        (0079)    ;---------------------------------------------------
                                        (0080)    
                                        (0081)    ;PRESERVE_CPU_CONTEXT
                                        (0082)    ;lcall _My_C_Function
                                        (0083)    ;RESTORE_CPU_CONTEXT
                                        (0084)    
                                        (0085)    ;---------------------------------------------------
                                        (0086)    ; Insert a lcall to a C function above this banner
                                        (0087)    ; and un-comment the lines between these banners
                                        (0088)    ;---------------------------------------------------
                                        (0089)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0090) 
0469: 7E       RETI                     (0091)    reti
                                        (0092) 
                                        (0093) 
                                        (0094) ; end of file Timer2INT.asm
FILE: lib\timer2.asm                    (0001) ;;*****************************************************************************
046A: 43 E1 08 OR    REG[0xE1],0x8      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Timer2.asm
                                        (0004) ;;   Version: 2.6, Updated on 2015/3/4 at 22:27:47
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "Timer2.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  Timer2_EnableInt
                                        (0030) export _Timer2_EnableInt
                                        (0031) export  Timer2_DisableInt
                                        (0032) export _Timer2_DisableInt
                                        (0033) export  Timer2_Start
                                        (0034) export _Timer2_Start
                                        (0035) export  Timer2_Stop
                                        (0036) export _Timer2_Stop
                                        (0037) export  Timer2_WritePeriod
                                        (0038) export _Timer2_WritePeriod
                                        (0039) export  Timer2_WriteCompareValue
                                        (0040) export _Timer2_WriteCompareValue
                                        (0041) export  Timer2_wReadCompareValue
                                        (0042) export _Timer2_wReadCompareValue
                                        (0043) export  Timer2_wReadTimer
                                        (0044) export _Timer2_wReadTimer
                                        (0045) export  Timer2_wReadTimerSaveCV
                                        (0046) export _Timer2_wReadTimerSaveCV
                                        (0047) 
                                        (0048) ; The following functions are deprecated and subject to omission in future releases
                                        (0049) ;
                                        (0050) export  wTimer2_ReadCompareValue  ; deprecated
                                        (0051) export _wTimer2_ReadCompareValue  ; deprecated
                                        (0052) export  wTimer2_ReadTimer         ; deprecated
                                        (0053) export _wTimer2_ReadTimer         ; deprecated
                                        (0054) export  wTimer2_ReadTimerSaveCV   ; deprecated
                                        (0055) export _wTimer2_ReadTimerSaveCV   ; deprecated
                                        (0056) 
                                        (0057) export  wTimer2_ReadCounter       ; obsolete
                                        (0058) export _wTimer2_ReadCounter       ; obsolete
                                        (0059) export  wTimer2_CaptureCounter    ; obsolete
                                        (0060) export _wTimer2_CaptureCounter    ; obsolete
                                        (0061) 
                                        (0062) 
                                        (0063) AREA psoc_robot_RAM (RAM,REL)
                                        (0064) 
                                        (0065) ;-----------------------------------------------
                                        (0066) ;  Constant Definitions
                                        (0067) ;-----------------------------------------------
                                        (0068) 
                                        (0069) 
                                        (0070) ;-----------------------------------------------
                                        (0071) ; Variable Allocation
                                        (0072) ;-----------------------------------------------
                                        (0073) 
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) 
                                        (0077) .SECTION
                                        (0078) ;-----------------------------------------------------------------------------
                                        (0079) ;  FUNCTION NAME: Timer2_EnableInt
                                        (0080) ;
                                        (0081) ;  DESCRIPTION:
                                        (0082) ;     Enables this timer's interrupt by setting the interrupt enable mask bit
                                        (0083) ;     associated with this User Module. This function has no effect until and
                                        (0084) ;     unless the global interrupts are enabled (for example by using the
                                        (0085) ;     macro M8C_EnableGInt).
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;
                                        (0088) ;  ARGUMENTS:    None.
                                        (0089) ;  RETURNS:      Nothing.
                                        (0090) ;  SIDE EFFECTS: 
                                        (0091) ;    The A and X registers may be modified by this or future implementations
                                        (0092) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0093) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0094) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0095) ;    functions.
                                        (0096) ;
                                        (0097)  Timer2_EnableInt:
                                        (0098) _Timer2_EnableInt:
                                        (0099)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0100)    Timer2_EnableInt_M
                                        (0101)    RAM_EPILOGUE RAM_USE_CLASS_1
046D: 7F       RET                      (0102)    ret
046E: 41 E1 F7 AND   REG[0xE1],0xF7     
                                        (0103) 
                                        (0104) .ENDSECTION
                                        (0105) 
                                        (0106) 
                                        (0107) .SECTION
                                        (0108) ;-----------------------------------------------------------------------------
                                        (0109) ;  FUNCTION NAME: Timer2_DisableInt
                                        (0110) ;
                                        (0111) ;  DESCRIPTION:
                                        (0112) ;     Disables this timer's interrupt by clearing the interrupt enable
                                        (0113) ;     mask bit associated with this User Module.
                                        (0114) ;-----------------------------------------------------------------------------
                                        (0115) ;
                                        (0116) ;  ARGUMENTS:    None
                                        (0117) ;  RETURNS:      Nothing
                                        (0118) ;  SIDE EFFECTS: 
                                        (0119) ;    The A and X registers may be modified by this or future implementations
                                        (0120) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0121) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0122) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0123) ;    functions.
                                        (0124) ;
                                        (0125)  Timer2_DisableInt:
                                        (0126) _Timer2_DisableInt:
                                        (0127)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0128)    Timer2_DisableInt_M
                                        (0129)    RAM_EPILOGUE RAM_USE_CLASS_1
0471: 7F       RET                      (0130)    ret
0472: 43 2B 01 OR    REG[0x2B],0x1      
                                        (0131) 
                                        (0132) .ENDSECTION
                                        (0133) 
                                        (0134) 
                                        (0135) .SECTION
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;  FUNCTION NAME: Timer2_Start
                                        (0138) ;
                                        (0139) ;  DESCRIPTION:
                                        (0140) ;     Sets the start bit in the Control register of this user module.  The
                                        (0141) ;     timer will begin counting on the next input clock.
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) ;
                                        (0144) ;  ARGUMENTS:    None
                                        (0145) ;  RETURNS:      Nothing
                                        (0146) ;  SIDE EFFECTS: 
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0150) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0151) ;    functions.
                                        (0152) ;
                                        (0153)  Timer2_Start:
                                        (0154) _Timer2_Start:
                                        (0155)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0156)    Timer2_Start_M
                                        (0157)    RAM_EPILOGUE RAM_USE_CLASS_1
0475: 7F       RET                      (0158)    ret
0476: 41 2B FE AND   REG[0x2B],0xFE     
                                        (0159) 
                                        (0160) .ENDSECTION
                                        (0161) 
                                        (0162) 
                                        (0163) .SECTION
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;  FUNCTION NAME: Timer2_Stop
                                        (0166) ;
                                        (0167) ;  DESCRIPTION:
                                        (0168) ;     Disables timer operation by clearing the start bit in the Control
                                        (0169) ;     register of the LSB block.
                                        (0170) ;-----------------------------------------------------------------------------
                                        (0171) ;
                                        (0172) ;  ARGUMENTS:    None
                                        (0173) ;  RETURNS:      Nothing
                                        (0174) ;  SIDE EFFECTS: 
                                        (0175) ;    The A and X registers may be modified by this or future implementations
                                        (0176) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0177) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0178) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0179) ;    functions.
                                        (0180) ;
                                        (0181)  Timer2_Stop:
                                        (0182) _Timer2_Stop:
                                        (0183)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0184)    Timer2_Stop_M
                                        (0185)    RAM_EPILOGUE RAM_USE_CLASS_1
0479: 7F       RET                      (0186)    ret
                                        (0187) 
                                        (0188) .ENDSECTION
                                        (0189) 
                                        (0190) 
                                        (0191) .SECTION
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  FUNCTION NAME: Timer2_WritePeriod
                                        (0194) ;
                                        (0195) ;  DESCRIPTION:
                                        (0196) ;     Write the 16-bit period value into the Period register (DR1). If the
                                        (0197) ;     Timer user module is stopped, then this value will also be latched
                                        (0198) ;     into the Count register (DR0).
                                        (0199) ;-----------------------------------------------------------------------------
                                        (0200) ;
                                        (0201) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0202) ;  RETURNS:   Nothing
                                        (0203) ;  SIDE EFFECTS:
                                        (0204) ;    The A and X registers may be modified by this or future implementations
                                        (0205) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0206) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0207) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0208) ;    functions.
                                        (0209) ;
                                        (0210)  Timer2_WritePeriod:
                                        (0211) _Timer2_WritePeriod:
                                        (0212)    RAM_PROLOGUE RAM_USE_CLASS_1
047A: 60 29    MOV   REG[0x29],A        (0213)    mov   reg[Timer2_PERIOD_LSB_REG], A
047C: 5B       MOV   A,X                (0214)    mov   A, X
047D: 60 2D    MOV   REG[0x2D],A        (0215)    mov   reg[Timer2_PERIOD_MSB_REG], A
                                        (0216)    RAM_EPILOGUE RAM_USE_CLASS_1
047F: 7F       RET                      (0217)    ret
                                        (0218) 
                                        (0219) .ENDSECTION
                                        (0220) 
                                        (0221) 
                                        (0222) .SECTION
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;  FUNCTION NAME: Timer2_WriteCompareValue
                                        (0225) ;
                                        (0226) ;  DESCRIPTION:
                                        (0227) ;     Writes compare value into the Compare register (DR2).
                                        (0228) ;
                                        (0229) ;     NOTE! The Timer user module must be STOPPED in order to write the
                                        (0230) ;           Compare register. (Call Timer2_Stop to disable).
                                        (0231) ;-----------------------------------------------------------------------------
                                        (0232) ;
                                        (0233) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0234) ;  RETURNS:      Nothing
                                        (0235) ;  SIDE EFFECTS: 
                                        (0236) ;    The A and X registers may be modified by this or future implementations
                                        (0237) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0238) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0239) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0240) ;    functions.
                                        (0241) ;
                                        (0242)  Timer2_WriteCompareValue:
                                        (0243) _Timer2_WriteCompareValue:
                                        (0244)    RAM_PROLOGUE RAM_USE_CLASS_1
0480: 60 2A    MOV   REG[0x2A],A        (0245)    mov   reg[Timer2_COMPARE_LSB_REG], A
0482: 5B       MOV   A,X                (0246)    mov   A, X
0483: 60 2E    MOV   REG[0x2E],A        (0247)    mov   reg[Timer2_COMPARE_MSB_REG], A
                                        (0248)    RAM_EPILOGUE RAM_USE_CLASS_1
0485: 7F       RET                      (0249)    ret
                                        (0250) 
                                        (0251) .ENDSECTION
                                        (0252) 
                                        (0253) 
                                        (0254) .SECTION
                                        (0255) ;-----------------------------------------------------------------------------
                                        (0256) ;  FUNCTION NAME: Timer2_wReadCompareValue
                                        (0257) ;
                                        (0258) ;  DESCRIPTION:
                                        (0259) ;     Reads the Compare registers.
                                        (0260) ;-----------------------------------------------------------------------------
                                        (0261) ;
                                        (0262) ;  ARGUMENTS:    None
                                        (0263) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0264) ;  SIDE EFFECTS: 
                                        (0265) ;    The A and X registers may be modified by this or future implementations
                                        (0266) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0267) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0268) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0269) ;    functions.
                                        (0270) ;
                                        (0271)  Timer2_wReadCompareValue:
                                        (0272) _Timer2_wReadCompareValue:
                                        (0273)  wTimer2_ReadCompareValue:                       ; this name deprecated
                                        (0274) _wTimer2_ReadCompareValue:                       ; this name deprecated
                                        (0275)    RAM_PROLOGUE RAM_USE_CLASS_1
0486: 5D 2E    MOV   A,REG[0x2E]        (0276)    mov   A, reg[Timer2_COMPARE_MSB_REG]
0488: 5C       MOV   X,A                (0277)    mov   X, A
0489: 5D 2A    MOV   A,REG[0x2A]        (0278)    mov   A, reg[Timer2_COMPARE_LSB_REG]
                                        (0279)    RAM_EPILOGUE RAM_USE_CLASS_1
048B: 7F       RET                      (0280)    ret
                                        (0281) 
                                        (0282) .ENDSECTION
                                        (0283) 
                                        (0284) 
                                        (0285) .SECTION
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;  FUNCTION NAME: Timer2_wReadTimerSaveCV
                                        (0288) ;
                                        (0289) ;  DESCRIPTION:
                                        (0290) ;     Returns the value in the Count register (DR0), preserving the
                                        (0291) ;     value in the compare register (DR2).
                                        (0292) ;-----------------------------------------------------------------------------
                                        (0293) ;
                                        (0294) ;  ARGUMENTS: None
                                        (0295) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0296) ;  SIDE EFFECTS:
                                        (0297) ;     1) May cause an interrupt, if interrupt on Compare is enabled.
                                        (0298) ;     2) If enabled, Global interrupts are momentarily disabled.
                                        (0299) ;     3) The user module is stopped momentarily while the compare value is
                                        (0300) ;        restored.  This may cause the Count register to miss one or more
                                        (0301) ;        counts depending on the input clock speed.
                                        (0302) ;     4) The A and X registers may be modified by this or future implementations
                                        (0303) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0304) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0305) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0306) ;        functions.
                                        (0307) ;
                                        (0308) ;  THEORY of OPERATION:
                                        (0309) ;     1) Read and save the Compare register.
                                        (0310) ;     2) Read the Count register, causing its data to be latched into
                                        (0311) ;        the Compare register.
                                        (0312) ;     3) Read and save the Counter value, now in the Compare register,
                                        (0313) ;        to the buffer.
                                        (0314) ;     4) Disable global interrupts
                                        (0315) ;     5) Halt the timer
                                        (0316) ;     6) Restore the Compare register values
                                        (0317) ;     7) Start the Timer again
                                        (0318) ;     8) Restore global interrupt state
                                        (0319) ;
                                        (0320)  Timer2_wReadTimerSaveCV:
                                        (0321) _Timer2_wReadTimerSaveCV:
                                        (0322)  wTimer2_ReadTimerSaveCV:                        ; this name deprecated
                                        (0323) _wTimer2_ReadTimerSaveCV:                        ; this name deprecated
                                        (0324)  wTimer2_ReadCounter:                            ; this name deprecated
                                        (0325) _wTimer2_ReadCounter:                            ; this name deprecated
                                        (0326) 
                                        (0327) CpuFlags:      equ   0
                                        (0328) wCount_MSB:    equ   1
                                        (0329) wCount_LSB:    equ   2
                                        (0330) 
                                        (0331)    RAM_PROLOGUE RAM_USE_CLASS_2
048C: 4F       MOV   X,SP               (0332)    mov   X, SP                                   ; X <- stack frame pointer
048D: 38 03    ADD   SP,0x3             (0333)    add   SP, 3                                   ; Reserve space for flags, count
048F: 5D 2B    MOV   A,REG[0x2B]        (0334)    mov   A, reg[Timer2_CONTROL_LSB_REG]          ; save the Control register
0491: 08       PUSH  A                  (0335)    push  A
0492: 5D 2A    MOV   A,REG[0x2A]        (0336)    mov   A, reg[Timer2_COMPARE_LSB_REG]          ; save the Compare register
0494: 08       PUSH  A                  (0337)    push  A
0495: 5D 2E    MOV   A,REG[0x2E]        (0338)    mov   A, reg[Timer2_COMPARE_MSB_REG]
0497: 08       PUSH  A                  (0339)    push  A
0498: 5D 28    MOV   A,REG[0x28]        (0340)    mov   A, reg[Timer2_COUNTER_LSB_REG]          ; synchronous copy DR2 <- DR0
                                        (0341)                                                  ; This may cause an interrupt!
049A: 5D 2E    MOV   A,REG[0x2E]        (0342)    mov   A, reg[Timer2_COMPARE_MSB_REG]          ; Now grab DR2 (DR0) and save
049C: 54 01    MOV   [X+1],A            (0343)    mov   [X+wCount_MSB], A
049E: 5D 2A    MOV   A,REG[0x2A]        (0344)    mov   A, reg[Timer2_COMPARE_LSB_REG]
04A0: 54 02    MOV   [X+2],A            (0345)    mov   [X+wCount_LSB], A
04A2: 50 00    MOV   A,0x0              (0346)    mov   A, 0                                    ; Guess the global interrupt state
04A4: 49 F7 01 TST   REG[0xF7],0x1      (0347)    tst   reg[CPU_F], FLAG_GLOBAL_IE              ; Currently Disabled?
04A7: A0 03    JZ    0x04AB             (0348)    jz    .SetupStatusFlag                        ;   Yes, guess was correct
04A9: 50 01    MOV   A,0x1              (0349)    mov   A, FLAG_GLOBAL_IE                       ;    No, modify our guess
                                        (0350) .SetupStatusFlag:                                ; and ...
04AB: 54 00    MOV   [X+0],A            (0351)    mov   [X+CpuFlags], A                         ;   StackFrame[0] <- Flag Reg image
04AD: 70 FE    AND   F,0xFE             
04AF: 41 2B FE AND   REG[0x2B],0xFE     
                                        (0352)    M8C_DisableGInt                               ; Disable interrupts globally
                                        (0353)    Timer2_Stop_M                                 ; Disable (stop) the timer
04B2: 18       POP   A                  (0354)    pop   A                                       ; Restore the Compare register
04B3: 60 2E    MOV   REG[0x2E],A        (0355)    mov   reg[Timer2_COMPARE_MSB_REG], A
04B5: 18       POP   A                  (0356)    pop   A
04B6: 60 2A    MOV   REG[0x2A],A        (0357)    mov   reg[Timer2_COMPARE_LSB_REG], A
04B8: 18       POP   A                  (0358)    pop   A                                       ; restore start state of the timer
04B9: 60 2B    MOV   REG[0x2B],A        (0359)    mov   reg[Timer2_CONTROL_LSB_REG], A
04BB: 18       POP   A                  (0360)    pop   A                                       ; Return result stored in stack frame
04BC: 20       POP   X                  (0361)    pop   X
04BD: 70 3F    AND   F,0x3F             
04BF: 71 C0    OR    F,0xC0             
                                        (0362)    RAM_EPILOGUE RAM_USE_CLASS_2
04C1: 7E       RETI                     (0363)    reti                                          ; Flag Reg <- StackFrame[0]
                                        (0364) 
                                        (0365) .ENDSECTION
                                        (0366) 
                                        (0367) 
                                        (0368) .SECTION
                                        (0369) ;-----------------------------------------------------------------------------
                                        (0370) ;  FUNCTION NAME: Timer2_wReadTimer
                                        (0371) ;
                                        (0372) ;  DESCRIPTION:
                                        (0373) ;     Performs a software capture of the Count register.  A synchronous
                                        (0374) ;     read of the Count register is performed.  The timer is NOT stopped.
                                        (0375) ;
                                        (0376) ;     WARNING - this will cause loss of data in the Compare register.
                                        (0377) ;-----------------------------------------------------------------------------
                                        (0378) ;
                                        (0379) ;  ARGUMENTS:    None
                                        (0380) ;  RETURNS:      fastcall16 WORD wCount, (value of DR0 in the X & A registers)
                                        (0381) ;  SIDE EFFECTS:
                                        (0382) ;    May cause an interrupt.
                                        (0383) ;
                                        (0384) ;    The A and X registers may be modified by this or future implementations
                                        (0385) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0386) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0387) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0388) ;    functions.
                                        (0389) ;
                                        (0390) ;  THEORY of OPERATION:
                                        (0391) ;     1) Read the Count register - this causes the count value to be
                                        (0392) ;        latched into the Compare registers.
                                        (0393) ;     2) Read and return the Count register values from the Compare
                                        (0394) ;        registers into the return buffer.
                                        (0395) ;
                                        (0396)  Timer2_wReadTimer:
                                        (0397) _Timer2_wReadTimer:
                                        (0398)  wTimer2_ReadTimer:                              ; this name deprecated
                                        (0399) _wTimer2_ReadTimer:                              ; this name deprecated
                                        (0400)  wTimer2_CaptureCounter:                         ; this name deprecated
                                        (0401) _wTimer2_CaptureCounter:                         ; this name deprecated
                                        (0402) 
                                        (0403)    RAM_PROLOGUE RAM_USE_CLASS_1
04C2: 5D 28    MOV   A,REG[0x28]        (0404)    mov   A, reg[Timer2_COUNTER_LSB_REG]          ; synchronous copy DR2 <- DR0
                                        (0405)                                                  ; This may cause an interrupt!
                                        (0406) 
04C4: 5D 2E    MOV   A,REG[0x2E]        (0407)    mov   A, reg[Timer2_COMPARE_MSB_REG]          ; Return DR2 (actually DR0)
04C6: 5C       MOV   X,A                (0408)    mov   X, A
04C7: 5D 2A    MOV   A,REG[0x2A]        (0409)    mov   A, reg[Timer2_COMPARE_LSB_REG]
                                        (0410)    RAM_EPILOGUE RAM_USE_CLASS_1
04C9: 7F       RET                      (0411)    ret
                                        (0412) 
                                        (0413) .ENDSECTION
                                        (0414) 
                                        (0415) ; End of File Timer2.asm
FILE: lib\timer.asm                     (0001) ;;*****************************************************************************
04CA: 43 E1 02 OR    REG[0xE1],0x2      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: Timer.asm
                                        (0004) ;;   Version: 2.6, Updated on 2015/3/4 at 22:27:47
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: Timer16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "Timer.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  Timer_EnableInt
                                        (0030) export _Timer_EnableInt
                                        (0031) export  Timer_DisableInt
                                        (0032) export _Timer_DisableInt
                                        (0033) export  Timer_Start
                                        (0034) export _Timer_Start
                                        (0035) export  Timer_Stop
                                        (0036) export _Timer_Stop
                                        (0037) export  Timer_WritePeriod
                                        (0038) export _Timer_WritePeriod
                                        (0039) export  Timer_WriteCompareValue
                                        (0040) export _Timer_WriteCompareValue
                                        (0041) export  Timer_wReadCompareValue
                                        (0042) export _Timer_wReadCompareValue
                                        (0043) export  Timer_wReadTimer
                                        (0044) export _Timer_wReadTimer
                                        (0045) export  Timer_wReadTimerSaveCV
                                        (0046) export _Timer_wReadTimerSaveCV
                                        (0047) 
                                        (0048) ; The following functions are deprecated and subject to omission in future releases
                                        (0049) ;
                                        (0050) export  wTimer_ReadCompareValue  ; deprecated
                                        (0051) export _wTimer_ReadCompareValue  ; deprecated
                                        (0052) export  wTimer_ReadTimer         ; deprecated
                                        (0053) export _wTimer_ReadTimer         ; deprecated
                                        (0054) export  wTimer_ReadTimerSaveCV   ; deprecated
                                        (0055) export _wTimer_ReadTimerSaveCV   ; deprecated
                                        (0056) 
                                        (0057) export  wTimer_ReadCounter       ; obsolete
                                        (0058) export _wTimer_ReadCounter       ; obsolete
                                        (0059) export  wTimer_CaptureCounter    ; obsolete
                                        (0060) export _wTimer_CaptureCounter    ; obsolete
                                        (0061) 
                                        (0062) 
                                        (0063) AREA psoc_robot_RAM (RAM,REL)
                                        (0064) 
                                        (0065) ;-----------------------------------------------
                                        (0066) ;  Constant Definitions
                                        (0067) ;-----------------------------------------------
                                        (0068) 
                                        (0069) 
                                        (0070) ;-----------------------------------------------
                                        (0071) ; Variable Allocation
                                        (0072) ;-----------------------------------------------
                                        (0073) 
                                        (0074) 
                                        (0075) AREA UserModules (ROM, REL)
                                        (0076) 
                                        (0077) .SECTION
                                        (0078) ;-----------------------------------------------------------------------------
                                        (0079) ;  FUNCTION NAME: Timer_EnableInt
                                        (0080) ;
                                        (0081) ;  DESCRIPTION:
                                        (0082) ;     Enables this timer's interrupt by setting the interrupt enable mask bit
                                        (0083) ;     associated with this User Module. This function has no effect until and
                                        (0084) ;     unless the global interrupts are enabled (for example by using the
                                        (0085) ;     macro M8C_EnableGInt).
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;
                                        (0088) ;  ARGUMENTS:    None.
                                        (0089) ;  RETURNS:      Nothing.
                                        (0090) ;  SIDE EFFECTS: 
                                        (0091) ;    The A and X registers may be modified by this or future implementations
                                        (0092) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0093) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0094) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0095) ;    functions.
                                        (0096) ;
                                        (0097)  Timer_EnableInt:
                                        (0098) _Timer_EnableInt:
                                        (0099)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0100)    Timer_EnableInt_M
                                        (0101)    RAM_EPILOGUE RAM_USE_CLASS_1
04CD: 7F       RET                      (0102)    ret
04CE: 41 E1 FD AND   REG[0xE1],0xFD     
                                        (0103) 
                                        (0104) .ENDSECTION
                                        (0105) 
                                        (0106) 
                                        (0107) .SECTION
                                        (0108) ;-----------------------------------------------------------------------------
                                        (0109) ;  FUNCTION NAME: Timer_DisableInt
                                        (0110) ;
                                        (0111) ;  DESCRIPTION:
                                        (0112) ;     Disables this timer's interrupt by clearing the interrupt enable
                                        (0113) ;     mask bit associated with this User Module.
                                        (0114) ;-----------------------------------------------------------------------------
                                        (0115) ;
                                        (0116) ;  ARGUMENTS:    None
                                        (0117) ;  RETURNS:      Nothing
                                        (0118) ;  SIDE EFFECTS: 
                                        (0119) ;    The A and X registers may be modified by this or future implementations
                                        (0120) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0121) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0122) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0123) ;    functions.
                                        (0124) ;
                                        (0125)  Timer_DisableInt:
                                        (0126) _Timer_DisableInt:
                                        (0127)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0128)    Timer_DisableInt_M
                                        (0129)    RAM_EPILOGUE RAM_USE_CLASS_1
04D1: 7F       RET                      (0130)    ret
04D2: 43 23 01 OR    REG[0x23],0x1      
                                        (0131) 
                                        (0132) .ENDSECTION
                                        (0133) 
                                        (0134) 
                                        (0135) .SECTION
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;  FUNCTION NAME: Timer_Start
                                        (0138) ;
                                        (0139) ;  DESCRIPTION:
                                        (0140) ;     Sets the start bit in the Control register of this user module.  The
                                        (0141) ;     timer will begin counting on the next input clock.
                                        (0142) ;-----------------------------------------------------------------------------
                                        (0143) ;
                                        (0144) ;  ARGUMENTS:    None
                                        (0145) ;  RETURNS:      Nothing
                                        (0146) ;  SIDE EFFECTS: 
                                        (0147) ;    The A and X registers may be modified by this or future implementations
                                        (0148) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0149) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0150) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0151) ;    functions.
                                        (0152) ;
                                        (0153)  Timer_Start:
                                        (0154) _Timer_Start:
                                        (0155)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0156)    Timer_Start_M
                                        (0157)    RAM_EPILOGUE RAM_USE_CLASS_1
04D5: 7F       RET                      (0158)    ret
04D6: 41 23 FE AND   REG[0x23],0xFE     
                                        (0159) 
                                        (0160) .ENDSECTION
                                        (0161) 
                                        (0162) 
                                        (0163) .SECTION
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;  FUNCTION NAME: Timer_Stop
                                        (0166) ;
                                        (0167) ;  DESCRIPTION:
                                        (0168) ;     Disables timer operation by clearing the start bit in the Control
                                        (0169) ;     register of the LSB block.
                                        (0170) ;-----------------------------------------------------------------------------
                                        (0171) ;
                                        (0172) ;  ARGUMENTS:    None
                                        (0173) ;  RETURNS:      Nothing
                                        (0174) ;  SIDE EFFECTS: 
                                        (0175) ;    The A and X registers may be modified by this or future implementations
                                        (0176) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0177) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0178) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0179) ;    functions.
                                        (0180) ;
                                        (0181)  Timer_Stop:
                                        (0182) _Timer_Stop:
                                        (0183)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0184)    Timer_Stop_M
                                        (0185)    RAM_EPILOGUE RAM_USE_CLASS_1
04D9: 7F       RET                      (0186)    ret
                                        (0187) 
                                        (0188) .ENDSECTION
                                        (0189) 
                                        (0190) 
                                        (0191) .SECTION
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  FUNCTION NAME: Timer_WritePeriod
                                        (0194) ;
                                        (0195) ;  DESCRIPTION:
                                        (0196) ;     Write the 16-bit period value into the Period register (DR1). If the
                                        (0197) ;     Timer user module is stopped, then this value will also be latched
                                        (0198) ;     into the Count register (DR0).
                                        (0199) ;-----------------------------------------------------------------------------
                                        (0200) ;
                                        (0201) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0202) ;  RETURNS:   Nothing
                                        (0203) ;  SIDE EFFECTS:
                                        (0204) ;    The A and X registers may be modified by this or future implementations
                                        (0205) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0206) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0207) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0208) ;    functions.
                                        (0209) ;
                                        (0210)  Timer_WritePeriod:
                                        (0211) _Timer_WritePeriod:
                                        (0212)    RAM_PROLOGUE RAM_USE_CLASS_1
04DA: 60 21    MOV   REG[0x21],A        (0213)    mov   reg[Timer_PERIOD_LSB_REG], A
04DC: 5B       MOV   A,X                (0214)    mov   A, X
04DD: 60 25    MOV   REG[0x25],A        (0215)    mov   reg[Timer_PERIOD_MSB_REG], A
                                        (0216)    RAM_EPILOGUE RAM_USE_CLASS_1
04DF: 7F       RET                      (0217)    ret
                                        (0218) 
                                        (0219) .ENDSECTION
                                        (0220) 
                                        (0221) 
                                        (0222) .SECTION
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;  FUNCTION NAME: Timer_WriteCompareValue
                                        (0225) ;
                                        (0226) ;  DESCRIPTION:
                                        (0227) ;     Writes compare value into the Compare register (DR2).
                                        (0228) ;
                                        (0229) ;     NOTE! The Timer user module must be STOPPED in order to write the
                                        (0230) ;           Compare register. (Call Timer_Stop to disable).
                                        (0231) ;-----------------------------------------------------------------------------
                                        (0232) ;
                                        (0233) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0234) ;  RETURNS:      Nothing
                                        (0235) ;  SIDE EFFECTS: 
                                        (0236) ;    The A and X registers may be modified by this or future implementations
                                        (0237) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0238) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0239) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0240) ;    functions.
                                        (0241) ;
                                        (0242)  Timer_WriteCompareValue:
                                        (0243) _Timer_WriteCompareValue:
                                        (0244)    RAM_PROLOGUE RAM_USE_CLASS_1
04E0: 60 22    MOV   REG[0x22],A        (0245)    mov   reg[Timer_COMPARE_LSB_REG], A
04E2: 5B       MOV   A,X                (0246)    mov   A, X
04E3: 60 26    MOV   REG[0x26],A        (0247)    mov   reg[Timer_COMPARE_MSB_REG], A
                                        (0248)    RAM_EPILOGUE RAM_USE_CLASS_1
04E5: 7F       RET                      (0249)    ret
                                        (0250) 
                                        (0251) .ENDSECTION
                                        (0252) 
                                        (0253) 
                                        (0254) .SECTION
                                        (0255) ;-----------------------------------------------------------------------------
                                        (0256) ;  FUNCTION NAME: Timer_wReadCompareValue
                                        (0257) ;
                                        (0258) ;  DESCRIPTION:
                                        (0259) ;     Reads the Compare registers.
                                        (0260) ;-----------------------------------------------------------------------------
                                        (0261) ;
                                        (0262) ;  ARGUMENTS:    None
                                        (0263) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0264) ;  SIDE EFFECTS: 
                                        (0265) ;    The A and X registers may be modified by this or future implementations
                                        (0266) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0267) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0268) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0269) ;    functions.
                                        (0270) ;
                                        (0271)  Timer_wReadCompareValue:
                                        (0272) _Timer_wReadCompareValue:
                                        (0273)  wTimer_ReadCompareValue:                        ; this name deprecated
                                        (0274) _wTimer_ReadCompareValue:                        ; this name deprecated
                                        (0275)    RAM_PROLOGUE RAM_USE_CLASS_1
04E6: 5D 26    MOV   A,REG[0x26]        (0276)    mov   A, reg[Timer_COMPARE_MSB_REG]
04E8: 5C       MOV   X,A                (0277)    mov   X, A
04E9: 5D 22    MOV   A,REG[0x22]        (0278)    mov   A, reg[Timer_COMPARE_LSB_REG]
                                        (0279)    RAM_EPILOGUE RAM_USE_CLASS_1
04EB: 7F       RET                      (0280)    ret
                                        (0281) 
                                        (0282) .ENDSECTION
                                        (0283) 
                                        (0284) 
                                        (0285) .SECTION
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;  FUNCTION NAME: Timer_wReadTimerSaveCV
                                        (0288) ;
                                        (0289) ;  DESCRIPTION:
                                        (0290) ;     Returns the value in the Count register (DR0), preserving the
                                        (0291) ;     value in the compare register (DR2).
                                        (0292) ;-----------------------------------------------------------------------------
                                        (0293) ;
                                        (0294) ;  ARGUMENTS: None
                                        (0295) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0296) ;  SIDE EFFECTS:
                                        (0297) ;     1) May cause an interrupt, if interrupt on Compare is enabled.
                                        (0298) ;     2) If enabled, Global interrupts are momentarily disabled.
                                        (0299) ;     3) The user module is stopped momentarily while the compare value is
                                        (0300) ;        restored.  This may cause the Count register to miss one or more
                                        (0301) ;        counts depending on the input clock speed.
                                        (0302) ;     4) The A and X registers may be modified by this or future implementations
                                        (0303) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0304) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0305) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0306) ;        functions.
                                        (0307) ;
                                        (0308) ;  THEORY of OPERATION:
                                        (0309) ;     1) Read and save the Compare register.
                                        (0310) ;     2) Read the Count register, causing its data to be latched into
                                        (0311) ;        the Compare register.
                                        (0312) ;     3) Read and save the Counter value, now in the Compare register,
                                        (0313) ;        to the buffer.
                                        (0314) ;     4) Disable global interrupts
                                        (0315) ;     5) Halt the timer
                                        (0316) ;     6) Restore the Compare register values
                                        (0317) ;     7) Start the Timer again
                                        (0318) ;     8) Restore global interrupt state
                                        (0319) ;
                                        (0320)  Timer_wReadTimerSaveCV:
                                        (0321) _Timer_wReadTimerSaveCV:
                                        (0322)  wTimer_ReadTimerSaveCV:                         ; this name deprecated
                                        (0323) _wTimer_ReadTimerSaveCV:                         ; this name deprecated
                                        (0324)  wTimer_ReadCounter:                             ; this name deprecated
                                        (0325) _wTimer_ReadCounter:                             ; this name deprecated
                                        (0326) 
                                        (0327) CpuFlags:      equ   0
                                        (0328) wCount_MSB:    equ   1
                                        (0329) wCount_LSB:    equ   2
                                        (0330) 
                                        (0331)    RAM_PROLOGUE RAM_USE_CLASS_2
04EC: 4F       MOV   X,SP               (0332)    mov   X, SP                                   ; X <- stack frame pointer
04ED: 38 03    ADD   SP,0x3             (0333)    add   SP, 3                                   ; Reserve space for flags, count
04EF: 5D 23    MOV   A,REG[0x23]        (0334)    mov   A, reg[Timer_CONTROL_LSB_REG]           ; save the Control register
04F1: 08       PUSH  A                  (0335)    push  A
04F2: 5D 22    MOV   A,REG[0x22]        (0336)    mov   A, reg[Timer_COMPARE_LSB_REG]           ; save the Compare register
04F4: 08       PUSH  A                  (0337)    push  A
04F5: 5D 26    MOV   A,REG[0x26]        (0338)    mov   A, reg[Timer_COMPARE_MSB_REG]
04F7: 08       PUSH  A                  (0339)    push  A
04F8: 5D 20    MOV   A,REG[0x20]        (0340)    mov   A, reg[Timer_COUNTER_LSB_REG]           ; synchronous copy DR2 <- DR0
                                        (0341)                                                  ; This may cause an interrupt!
04FA: 5D 26    MOV   A,REG[0x26]        (0342)    mov   A, reg[Timer_COMPARE_MSB_REG]           ; Now grab DR2 (DR0) and save
04FC: 54 01    MOV   [X+1],A            (0343)    mov   [X+wCount_MSB], A
04FE: 5D 22    MOV   A,REG[0x22]        (0344)    mov   A, reg[Timer_COMPARE_LSB_REG]
0500: 54 02    MOV   [X+2],A            (0345)    mov   [X+wCount_LSB], A
0502: 50 00    MOV   A,0x0              (0346)    mov   A, 0                                    ; Guess the global interrupt state
0504: 49 F7 01 TST   REG[0xF7],0x1      (0347)    tst   reg[CPU_F], FLAG_GLOBAL_IE              ; Currently Disabled?
0507: A0 03    JZ    0x050B             (0348)    jz    .SetupStatusFlag                        ;   Yes, guess was correct
0509: 50 01    MOV   A,0x1              (0349)    mov   A, FLAG_GLOBAL_IE                       ;    No, modify our guess
                                        (0350) .SetupStatusFlag:                                ; and ...
050B: 54 00    MOV   [X+0],A            (0351)    mov   [X+CpuFlags], A                         ;   StackFrame[0] <- Flag Reg image
050D: 70 FE    AND   F,0xFE             
050F: 41 23 FE AND   REG[0x23],0xFE     
                                        (0352)    M8C_DisableGInt                               ; Disable interrupts globally
                                        (0353)    Timer_Stop_M                                  ; Disable (stop) the timer
0512: 18       POP   A                  (0354)    pop   A                                       ; Restore the Compare register
0513: 60 26    MOV   REG[0x26],A        (0355)    mov   reg[Timer_COMPARE_MSB_REG], A
0515: 18       POP   A                  (0356)    pop   A
0516: 60 22    MOV   REG[0x22],A        (0357)    mov   reg[Timer_COMPARE_LSB_REG], A
0518: 18       POP   A                  (0358)    pop   A                                       ; restore start state of the timer
0519: 60 23    MOV   REG[0x23],A        (0359)    mov   reg[Timer_CONTROL_LSB_REG], A
051B: 18       POP   A                  (0360)    pop   A                                       ; Return result stored in stack frame
051C: 20       POP   X                  (0361)    pop   X
051D: 70 3F    AND   F,0x3F             
051F: 71 C0    OR    F,0xC0             
                                        (0362)    RAM_EPILOGUE RAM_USE_CLASS_2
0521: 7E       RETI                     (0363)    reti                                          ; Flag Reg <- StackFrame[0]
                                        (0364) 
                                        (0365) .ENDSECTION
                                        (0366) 
                                        (0367) 
                                        (0368) .SECTION
                                        (0369) ;-----------------------------------------------------------------------------
                                        (0370) ;  FUNCTION NAME: Timer_wReadTimer
                                        (0371) ;
                                        (0372) ;  DESCRIPTION:
                                        (0373) ;     Performs a software capture of the Count register.  A synchronous
                                        (0374) ;     read of the Count register is performed.  The timer is NOT stopped.
                                        (0375) ;
                                        (0376) ;     WARNING - this will cause loss of data in the Compare register.
                                        (0377) ;-----------------------------------------------------------------------------
                                        (0378) ;
                                        (0379) ;  ARGUMENTS:    None
                                        (0380) ;  RETURNS:      fastcall16 WORD wCount, (value of DR0 in the X & A registers)
                                        (0381) ;  SIDE EFFECTS:
                                        (0382) ;    May cause an interrupt.
                                        (0383) ;
                                        (0384) ;    The A and X registers may be modified by this or future implementations
                                        (0385) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0386) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0387) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0388) ;    functions.
                                        (0389) ;
                                        (0390) ;  THEORY of OPERATION:
                                        (0391) ;     1) Read the Count register - this causes the count value to be
                                        (0392) ;        latched into the Compare registers.
                                        (0393) ;     2) Read and return the Count register values from the Compare
                                        (0394) ;        registers into the return buffer.
                                        (0395) ;
                                        (0396)  Timer_wReadTimer:
                                        (0397) _Timer_wReadTimer:
                                        (0398)  wTimer_ReadTimer:                               ; this name deprecated
                                        (0399) _wTimer_ReadTimer:                               ; this name deprecated
                                        (0400)  wTimer_CaptureCounter:                          ; this name deprecated
                                        (0401) _wTimer_CaptureCounter:                          ; this name deprecated
                                        (0402) 
                                        (0403)    RAM_PROLOGUE RAM_USE_CLASS_1
0522: 5D 20    MOV   A,REG[0x20]        (0404)    mov   A, reg[Timer_COUNTER_LSB_REG]           ; synchronous copy DR2 <- DR0
                                        (0405)                                                  ; This may cause an interrupt!
                                        (0406) 
0524: 5D 26    MOV   A,REG[0x26]        (0407)    mov   A, reg[Timer_COMPARE_MSB_REG]           ; Return DR2 (actually DR0)
0526: 5C       MOV   X,A                (0408)    mov   X, A
0527: 5D 22    MOV   A,REG[0x22]        (0409)    mov   A, reg[Timer_COMPARE_LSB_REG]
                                        (0410)    RAM_EPILOGUE RAM_USE_CLASS_1
0529: 7F       RET                      (0411)    ret
                                        (0412) 
                                        (0413) .ENDSECTION
                                        (0414) 
                                        (0415) ; End of File Timer.asm
FILE: lib\pwm2int.asm                   (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM2INT.asm
                                        (0004) ;;   Version: 2.5, Updated on 2015/3/4 at 22:26:51
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "PWM2.inc"
                                        (0015) include "memory.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _PWM2_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _PWM2_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _PWM2_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
052A: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file PWM2INT.asm
FILE: lib\pwm2.asm                      (0001) ;;*****************************************************************************
052B: 43 DF 08 OR    REG[0xDF],0x8      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM2.asm
                                        (0004) ;;   Version: 2.5, Updated on 2015/3/4 at 22:26:51
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM2.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM2_EnableInt
                                        (0030) export _PWM2_EnableInt
                                        (0031) export  PWM2_DisableInt
                                        (0032) export _PWM2_DisableInt
                                        (0033) export  PWM2_Start
                                        (0034) export _PWM2_Start
                                        (0035) export  PWM2_Stop
                                        (0036) export _PWM2_Stop
                                        (0037) export  PWM2_WritePeriod
                                        (0038) export _PWM2_WritePeriod
                                        (0039) export  PWM2_WritePulseWidth
                                        (0040) export _PWM2_WritePulseWidth
                                        (0041) export  PWM2_wReadPulseWidth
                                        (0042) export _PWM2_wReadPulseWidth
                                        (0043) export  PWM2_wReadCounter
                                        (0044) export _PWM2_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM2_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM2_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM2_ReadCounter       ; deprecated
                                        (0051) export _wPWM2_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA psoc_robot_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM2_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM2_EnableInt:
                                        (0091) _PWM2_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM2_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
052E: 7F       RET                      (0095)    ret
052F: 41 DF F7 AND   REG[0xDF],0xF7     
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM2_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM2_DisableInt:
                                        (0119) _PWM2_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM2_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
0532: 7F       RET                      (0123)    ret
0533: 43 4B 01 OR    REG[0x4B],0x1      
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM2_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM2_Start:
                                        (0148) _PWM2_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM2_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
0536: 7F       RET                      (0152)    ret
0537: 41 4B FE AND   REG[0x4B],0xFE     
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM2_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM2_Stop:
                                        (0176) _PWM2_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM2_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
053A: 7F       RET                      (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM2_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM2_WritePeriod:
                                        (0206) _PWM2_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
053B: 60 49    MOV   REG[0x49],A        (0208)    mov   reg[PWM2_PERIOD_LSB_REG], A
053D: 5B       MOV   A,X                (0209)    mov   A, X
053E: 60 4D    MOV   REG[0x4D],A        (0210)    mov   reg[PWM2_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
0540: 7F       RET                      (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM2_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM2_WritePulseWidth:
                                        (0235) _PWM2_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
0541: 60 4A    MOV   REG[0x4A],A        (0237)    mov   reg[PWM2_COMPARE_LSB_REG], A
0543: 5B       MOV   A,X                (0238)    mov   A, X
0544: 60 4E    MOV   REG[0x4E],A        (0239)    mov   reg[PWM2_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
0546: 7F       RET                      (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM2_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM2_wReadPulseWidth:
                                        (0264) _PWM2_wReadPulseWidth:
                                        (0265)  wPWM2_ReadPulseWidth:                           ; this name deprecated
                                        (0266) _wPWM2_ReadPulseWidth:                           ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
0547: 5D 4E    MOV   A,REG[0x4E]        (0268)    mov   A, reg[PWM2_COMPARE_MSB_REG]
0549: 5C       MOV   X,A                (0269)    mov   X, A
054A: 5D 4A    MOV   A,REG[0x4A]        (0270)    mov   A, reg[PWM2_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
054C: 7F       RET                      (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM2_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM2_wReadCounter:
                                        (0299) _PWM2_wReadCounter:
                                        (0300)  wPWM2_ReadCounter:                              ; this name deprecated
                                        (0301) _wPWM2_ReadCounter:                              ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
054D: 4F       MOV   X,SP               (0309)    mov   X, SP                                      ; X <-  stack frame pointer
054E: 5D 4E    MOV   A,REG[0x4E]        (0310)    mov   A, reg[PWM2_COMPARE_MSB_REG]            ; Save the Compare register on the stack
0550: 08       PUSH  A                  (0311)    push  A                                          ;
0551: 5D 4A    MOV   A,REG[0x4A]        (0312)    mov   A, reg[PWM2_COMPARE_LSB_REG]            ;
0553: 08       PUSH  A                  (0313)    push  A                                          ;  -stack frame now 2 bytes-
0554: 41 4B FE AND   REG[0x4B],0xFE     
0557: 71 10    OR    F,0x10             
                                        (0314)    PWM2_Stop_M                                   ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
0559: 5D 49    MOV   A,REG[0x49]        (0316)    mov   A, reg[PWM2_INPUT_LSB_REG]              ; save the LSB clock input setting
055B: 08       PUSH  A                  (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
055C: 62 49 00 MOV   REG[0x49],0x0      (0319)    mov   reg[PWM2_INPUT_LSB_REG], INPUT_REG_NULL
055F: 70 EF    AND   F,0xEF             
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
0561: 5D 4C    MOV   A,REG[0x4C]        (0321)    mov   A, reg[PWM2_COUNTER_MSB_REG]            ; DR2 <- DR0 (in the MSB block)
0563: 5D 4E    MOV   A,REG[0x4E]        (0322)    mov   A, reg[PWM2_COMPARE_MSB_REG]            ; Stash the Count MSB on the stack
0565: 08       PUSH  A                  (0323)    push  A                                          ;  -stack frame is now 4 bytes
0566: 5D 48    MOV   A,REG[0x48]        (0324)    mov   A, reg[PWM2_COUNTER_LSB_REG]            ; DR2 <- DR0 (in the LSB block)
0568: 5D 4A    MOV   A,REG[0x4A]        (0325)    mov   A, reg[PWM2_COMPARE_LSB_REG]            ; Stash the Count LSB on the stack
056A: 08       PUSH  A                  (0326)    push  A                                          ;   -stack frame is now 5 bytes-
056B: 52 00    MOV   A,[X+0]            (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
056D: 60 4E    MOV   REG[0x4E],A        (0328)    mov   reg[PWM2_COMPARE_MSB_REG], A            ;
056F: 52 01    MOV   A,[X+1]            (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
0571: 60 4A    MOV   REG[0x4A],A        (0330)    mov   reg[PWM2_COMPARE_LSB_REG], A            ;
0573: 71 10    OR    F,0x10             
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
0575: 52 02    MOV   A,[X+2]            (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
0577: 60 49    MOV   REG[0x49],A        (0333)    mov   reg[PWM2_INPUT_LSB_REG], A              ;    and restore it
0579: 70 EF    AND   F,0xEF             
057B: 43 4B 01 OR    REG[0x4B],0x1      
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM2_Start_M                                  ; Now re-enable the PWM function
057E: 18       POP   A                  (0336)    pop   A                                          ; Setup the return value
057F: 20       POP   X                  (0337)    pop   X                                          ;
0580: 38 FD    ADD   SP,0xFD            (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
0582: 70 3F    AND   F,0x3F             
0584: 71 C0    OR    F,0xC0             
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
0586: 7F       RET                      (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM2.asm
FILE: lib\pwm1int.asm                   (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM1INT.asm
                                        (0004) ;;   Version: 2.5, Updated on 2015/3/4 at 22:26:51
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 Interrupt Service Routine
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) include "m8c.inc"
                                        (0014) include "PWM1.inc"
                                        (0015) include "memory.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _PWM1_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) AREA InterruptRAM (RAM,REL,CON)
                                        (0025) 
                                        (0026) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0027) ;---------------------------------------------------
                                        (0028) ; Insert your custom declarations below this banner
                                        (0029) ;---------------------------------------------------
                                        (0030) 
                                        (0031) ;------------------------
                                        (0032) ; Includes
                                        (0033) ;------------------------
                                        (0034) 
                                        (0035) 	
                                        (0036) ;------------------------
                                        (0037) ;  Constant Definitions
                                        (0038) ;------------------------
                                        (0039) 
                                        (0040) 
                                        (0041) ;------------------------
                                        (0042) ; Variable Allocation
                                        (0043) ;------------------------
                                        (0044) 
                                        (0045) 
                                        (0046) ;---------------------------------------------------
                                        (0047) ; Insert your custom declarations above this banner
                                        (0048) ;---------------------------------------------------
                                        (0049) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0050) 
                                        (0051) 
                                        (0052) AREA UserModules (ROM, REL)
                                        (0053) 
                                        (0054) ;-----------------------------------------------------------------------------
                                        (0055) ;  FUNCTION NAME: _PWM1_ISR
                                        (0056) ;
                                        (0057) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0058) ;
                                        (0059) ;-----------------------------------------------------------------------------
                                        (0060) ;
                                        (0061) 
                                        (0062) _PWM1_ISR:
                                        (0063) 
                                        (0064)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0065)    ;---------------------------------------------------
                                        (0066)    ; Insert your custom assembly code below this banner
                                        (0067)    ;---------------------------------------------------
                                        (0068)    ;   NOTE: interrupt service routines must preserve
                                        (0069)    ;   the values of the A and X CPU registers.
                                        (0070)    
                                        (0071)    ;---------------------------------------------------
                                        (0072)    ; Insert your custom assembly code above this banner
                                        (0073)    ;---------------------------------------------------
                                        (0074)    
                                        (0075)    ;---------------------------------------------------
                                        (0076)    ; Insert a lcall to a C function below this banner
                                        (0077)    ; and un-comment the lines between these banners
                                        (0078)    ;---------------------------------------------------
                                        (0079)    
                                        (0080)    ;PRESERVE_CPU_CONTEXT
                                        (0081)    ;lcall _My_C_Function
                                        (0082)    ;RESTORE_CPU_CONTEXT
                                        (0083)    
                                        (0084)    ;---------------------------------------------------
                                        (0085)    ; Insert a lcall to a C function above this banner
                                        (0086)    ; and un-comment the lines between these banners
                                        (0087)    ;---------------------------------------------------
                                        (0088)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0089) 
0587: 7E       RETI                     (0090)    reti
                                        (0091) 
                                        (0092) 
                                        (0093) ; end of file PWM1INT.asm
FILE: lib\pwm1.asm                      (0001) ;;*****************************************************************************
0588: 43 DF 02 OR    REG[0xDF],0x2      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM1.asm
                                        (0004) ;;   Version: 2.5, Updated on 2015/3/4 at 22:26:51
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM1.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM1_EnableInt
                                        (0030) export _PWM1_EnableInt
                                        (0031) export  PWM1_DisableInt
                                        (0032) export _PWM1_DisableInt
                                        (0033) export  PWM1_Start
                                        (0034) export _PWM1_Start
                                        (0035) export  PWM1_Stop
                                        (0036) export _PWM1_Stop
                                        (0037) export  PWM1_WritePeriod
                                        (0038) export _PWM1_WritePeriod
                                        (0039) export  PWM1_WritePulseWidth
                                        (0040) export _PWM1_WritePulseWidth
                                        (0041) export  PWM1_wReadPulseWidth
                                        (0042) export _PWM1_wReadPulseWidth
                                        (0043) export  PWM1_wReadCounter
                                        (0044) export _PWM1_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM1_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM1_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM1_ReadCounter       ; deprecated
                                        (0051) export _wPWM1_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA psoc_robot_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM1_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM1_EnableInt:
                                        (0091) _PWM1_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM1_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
058B: 7F       RET                      (0095)    ret
058C: 41 DF FD AND   REG[0xDF],0xFD     
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM1_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM1_DisableInt:
                                        (0119) _PWM1_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM1_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
058F: 7F       RET                      (0123)    ret
0590: 43 43 01 OR    REG[0x43],0x1      
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM1_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM1_Start:
                                        (0148) _PWM1_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM1_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
0593: 7F       RET                      (0152)    ret
0594: 41 43 FE AND   REG[0x43],0xFE     
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM1_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM1_Stop:
                                        (0176) _PWM1_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM1_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
0597: 7F       RET                      (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM1_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM1_WritePeriod:
                                        (0206) _PWM1_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
0598: 60 41    MOV   REG[0x41],A        (0208)    mov   reg[PWM1_PERIOD_LSB_REG], A
059A: 5B       MOV   A,X                (0209)    mov   A, X
059B: 60 45    MOV   REG[0x45],A        (0210)    mov   reg[PWM1_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
059D: 7F       RET                      (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM1_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM1_WritePulseWidth:
                                        (0235) _PWM1_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
059E: 60 42    MOV   REG[0x42],A        (0237)    mov   reg[PWM1_COMPARE_LSB_REG], A
05A0: 5B       MOV   A,X                (0238)    mov   A, X
05A1: 60 46    MOV   REG[0x46],A        (0239)    mov   reg[PWM1_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
05A3: 7F       RET                      (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM1_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM1_wReadPulseWidth:
                                        (0264) _PWM1_wReadPulseWidth:
                                        (0265)  wPWM1_ReadPulseWidth:                           ; this name deprecated
                                        (0266) _wPWM1_ReadPulseWidth:                           ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
05A4: 5D 46    MOV   A,REG[0x46]        (0268)    mov   A, reg[PWM1_COMPARE_MSB_REG]
05A6: 5C       MOV   X,A                (0269)    mov   X, A
05A7: 5D 42    MOV   A,REG[0x42]        (0270)    mov   A, reg[PWM1_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
05A9: 7F       RET                      (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM1_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM1_wReadCounter:
                                        (0299) _PWM1_wReadCounter:
                                        (0300)  wPWM1_ReadCounter:                              ; this name deprecated
                                        (0301) _wPWM1_ReadCounter:                              ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
05AA: 4F       MOV   X,SP               (0309)    mov   X, SP                                      ; X <-  stack frame pointer
05AB: 5D 46    MOV   A,REG[0x46]        (0310)    mov   A, reg[PWM1_COMPARE_MSB_REG]            ; Save the Compare register on the stack
05AD: 08       PUSH  A                  (0311)    push  A                                          ;
05AE: 5D 42    MOV   A,REG[0x42]        (0312)    mov   A, reg[PWM1_COMPARE_LSB_REG]            ;
05B0: 08       PUSH  A                  (0313)    push  A                                          ;  -stack frame now 2 bytes-
05B1: 41 43 FE AND   REG[0x43],0xFE     
05B4: 71 10    OR    F,0x10             
                                        (0314)    PWM1_Stop_M                                   ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
05B6: 5D 41    MOV   A,REG[0x41]        (0316)    mov   A, reg[PWM1_INPUT_LSB_REG]              ; save the LSB clock input setting
05B8: 08       PUSH  A                  (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
05B9: 62 41 00 MOV   REG[0x41],0x0      (0319)    mov   reg[PWM1_INPUT_LSB_REG], INPUT_REG_NULL
05BC: 70 EF    AND   F,0xEF             
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
05BE: 5D 44    MOV   A,REG[0x44]        (0321)    mov   A, reg[PWM1_COUNTER_MSB_REG]            ; DR2 <- DR0 (in the MSB block)
05C0: 5D 46    MOV   A,REG[0x46]        (0322)    mov   A, reg[PWM1_COMPARE_MSB_REG]            ; Stash the Count MSB on the stack
05C2: 08       PUSH  A                  (0323)    push  A                                          ;  -stack frame is now 4 bytes
05C3: 5D 40    MOV   A,REG[0x40]        (0324)    mov   A, reg[PWM1_COUNTER_LSB_REG]            ; DR2 <- DR0 (in the LSB block)
05C5: 5D 42    MOV   A,REG[0x42]        (0325)    mov   A, reg[PWM1_COMPARE_LSB_REG]            ; Stash the Count LSB on the stack
05C7: 08       PUSH  A                  (0326)    push  A                                          ;   -stack frame is now 5 bytes-
05C8: 52 00    MOV   A,[X+0]            (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
05CA: 60 46    MOV   REG[0x46],A        (0328)    mov   reg[PWM1_COMPARE_MSB_REG], A            ;
05CC: 52 01    MOV   A,[X+1]            (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
05CE: 60 42    MOV   REG[0x42],A        (0330)    mov   reg[PWM1_COMPARE_LSB_REG], A            ;
05D0: 71 10    OR    F,0x10             
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
05D2: 52 02    MOV   A,[X+2]            (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
05D4: 60 41    MOV   REG[0x41],A        (0333)    mov   reg[PWM1_INPUT_LSB_REG], A              ;    and restore it
05D6: 70 EF    AND   F,0xEF             
05D8: 43 43 01 OR    REG[0x43],0x1      
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM1_Start_M                                  ; Now re-enable the PWM function
05DB: 18       POP   A                  (0336)    pop   A                                          ; Setup the return value
05DC: 20       POP   X                  (0337)    pop   X                                          ;
05DD: 38 FD    ADD   SP,0xFD            (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
05DF: 70 3F    AND   F,0x3F             
05E1: 71 C0    OR    F,0xC0             
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
05E3: 7F       RET                      (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM1.asm
FILE: lib\lcd.asm                       (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   LCD.asm
                                        (0004) ;;  Version: 1.60, Updated on 2015/3/4 at 22:26:36
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LCD User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;; This set of functions is written for the common 2 and 4 line
                                        (0010) ;; LCDs that use the Hitachi HD44780A controller.
                                        (0011) ;;
                                        (0012) ;;  LCD connections to PSoC port
                                        (0013) ;;
                                        (0014) ;;    PX.0 ==> LCD D4
                                        (0015) ;;    PX.1 ==> LCD D5
                                        (0016) ;;    PX.2 ==> LCD D6
                                        (0017) ;;    PX.3 ==> LCD D7
                                        (0018) ;;    PX.4 ==> LCD E
                                        (0019) ;;    PX.5 ==> LCD RS
                                        (0020) ;;    PX.6 ==> LCD R/W
                                        (0021) ;;
                                        (0022) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0023) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0024) ;;        This means it is the caller's responsibility to preserve any values
                                        (0025) ;;        in the X and A registers that are still needed after the API functions
                                        (0026) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0027) ;;        responsibility to preserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0028) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0029) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0030) ;;-----------------------------------------------------------------------------
                                        (0031) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0032) ;;*****************************************************************************
                                        (0033) ;;*****************************************************************************
                                        (0034) 
                                        (0035) include "m8c.inc"
                                        (0036) include "memory.inc"
                                        (0037) include "LCD.inc"
                                        (0038) 
                                        (0039) ;-----------------------------------------------
                                        (0040) ;  Global Symbols
                                        (0041) ;-----------------------------------------------
                                        (0042) 
                                        (0043) export   LCD_Start
                                        (0044) export  _LCD_Start
                                        (0045) export   LCD_Init
                                        (0046) export  _LCD_Init
                                        (0047) 
                                        (0048) export   LCD_WriteData
                                        (0049) export  _LCD_WriteData
                                        (0050) 
                                        (0051) export   LCD_Control
                                        (0052) export  _LCD_Control
                                        (0053) 
                                        (0054) export  LCD_PrString
                                        (0055) export _LCD_PrString
                                        (0056) 
                                        (0057) export  LCD_PrCString
                                        (0058) export _LCD_PrCString
                                        (0059) 
                                        (0060) export  LCD_Position
                                        (0061) export _LCD_Position
                                        (0062) 
                                        (0063) export  LCD_PrHexByte
                                        (0064) export _LCD_PrHexByte
                                        (0065) 
                                        (0066) export  LCD_PrHexInt
                                        (0067) export _LCD_PrHexInt
                                        (0068) 
                                        (0069) export  LCD_Delay50uTimes
                                        (0070) export _LCD_Delay50uTimes
                                        (0071) 
                                        (0072) export  LCD_Delay50u
                                        (0073) export _LCD_Delay50u
                                        (0074) 
                                        (0075) ;-----------------------------------------------
                                        (0076) ; If bargraph functions not required, don't
                                        (0077) ; export the function names.
                                        (0078) ;-----------------------------------------------
                                        (0079) 
                                        (0080) IF (LCD_BARGRAPH_ENABLE)
                                        (0081) export  LCD_InitBG
                                        (0082) export _LCD_InitBG
                                        (0083) 
                                        (0084) export  LCD_InitVBG
                                        (0085) export _LCD_InitVBG
                                        (0086) 
                                        (0087) ; NOTE: The two functions,
                                        (0088) ;
                                        (0089) ;    LCD_DrawVBG and
                                        (0090) ;    LCD_DrawBG
                                        (0091) ;
                                        (0092) ; are implemented using both fastcall16 and legacy fastcall16 because they
                                        (0093) ; fall into a special and rare case where the calling sequences specified
                                        (0094) ; by the two disciplines are incompatible. The fastcall16 versions are
                                        (0095) ; provided for both C and Assembly users in all memory models. The legacy
                                        (0096) ; fastcall16 versions are provided only to support existing small memory
                                        (0097) ; model assembly language code---they do not work in the large memory
                                        (0098) ; model.
                                        (0099) ;
                                        (0100) ; ** The legacy fastcall16 versions are provided on a temporary basis to
                                        (0101) ; ** ease the transition to the 4.2 release of PSoC Designer. Their use is
                                        (0102) ; ** deprecated and their status is "No Further Maintenance".
                                        (0103) ;
                                        (0104) ; The fastcall16 versions of these functions are distinguished by a
                                        (0105) ; leading underscore in the name. The legacy fastcall16 names (which appear
                                        (0106) ; in this comment) do not have the leading underscore. Details on the
                                        (0107) ; calling sequence to be used for fastcall16 are given in the user module
                                        (0108) ; datasheet.
                                        (0109) ;
                                        (0110) ; Fastcall16 versions:
                                        (0111) export _LCD_DrawVBG
                                        (0112) export _LCD_DrawBG
                                        (0113) 
                                        (0114) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0115) ; Legacy Fastcall versions:
                                        (0116) export  LCD_DrawVBG
                                        (0117) export  LCD_DrawBG
                                        (0118) ENDIF  ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0119) 
                                        (0120) ENDIF  ; BARGRAPH_ENABLE
                                        (0121) 
                                        (0122) ;
                                        (0123) ; The following functions are deprecated and will be eliminated in a future
                                        (0124) ; version of PSoC Designer.
                                        (0125) ;
                                        (0126) export   LCD_Write_Data
                                        (0127) export  _LCD_Write_Data
                                        (0128) 
                                        (0129) 
                                        (0130) ;-----------------------------------------------
                                        (0131) ;  EQUATES
                                        (0132) ;-----------------------------------------------
                                        (0133) 
                                        (0134) LCD_Port:           equ    PRT2DR
                                        (0135) LCD_PortMode0:      equ    PRT2DM0
                                        (0136) LCD_PortMode1:      equ    PRT2DM1
                                        (0137) 
                                        (0138) LCD_E:              equ    10h
                                        (0139) LCD_RW:             equ    40h
                                        (0140) LCD_RS:             equ    20h
                                        (0141) 
                                        (0142) LCD_DATA_MASK:      equ    0Fh
                                        (0143) LCD_READY_BIT:      equ    08h
                                        (0144) 
                                        (0145) LCD_DATA_READ:      equ    ( LCD_E | LCD_RW | LCD_RS )
                                        (0146) LCD_CNTL_READ:      equ    ( LCD_E | LCD_RW )
                                        (0147) LCD_PORT_WRITE:     equ    7Fh
                                        (0148) LCD_PORT_MASK:      equ    7Fh
                                        (0149) 
                                        (0150) LCD_DISP_INC:       equ    03h
                                        (0151) LCD_DISP_OFF:       equ    08h
                                        (0152) LCD_DISP_ON:        equ    0Ch
                                        (0153) LCD_4BIT_2LINE:     equ    2Ch
                                        (0154) 
                                        (0155) 
                                        (0156) ;-----------------------------------------------
                                        (0157) ;      Bargraph definitions
                                        (0158) ;-----------------------------------------------
                                        (0159) 
                                        (0160) LCD_BG_CHAR_WIDTH:  equ    16     ; 16 characters in width
                                        (0161) LCD_BG_SEG_WIDTH:   equ    80     ; 16 * 5 = 80
                                        (0162) LCD_BG_COL_START:   equ     0     ; Always start in the left most column
                                        (0163) 
                                        (0164)                                   ; Offsets for 2x16, 2x20, 4x20
                                        (0165)                                   ; Change these values for a custom LCD
                                        (0166) 
                                        (0167) LCD_ROW1_OFFSET:    equ    80h    ; Address/command offset for row 1
                                        (0168) LCD_ROW2_OFFSET:    equ    C0h    ; Address/command offset for row 2
                                        (0169) LCD_ROW3_OFFSET:    equ    94h    ; Address/command offset for row 1
                                        (0170) LCD_ROW4_OFFSET:    equ    D4h    ; Address/command offset for row 2
                                        (0171) 
                                        (0172) LCD_BG_ROW1_OFFSET: equ    80h    ; Address/command offset for row 1
                                        (0173) LCD_BG_ROW2_OFFSET: equ    C0h    ; Address/command offset for row 2
                                        (0174) 
                                        (0175) LCD_CG_RAM_OFFSET:  equ    40h    ; Offset to character RAM
                                        (0176) 
                                        (0177) AREA UserModules (ROM, REL)
                                        (0178) 
                                        (0179) .SECTION
                                        (0180) ;-----------------------------------------------------------------------------
                                        (0181) ;  FUNCTION NAME: LCD_PrCString
                                        (0182) ;
                                        (0183) ;  DESCRIPTION:
                                        (0184) ;    Print constant (ROM) string to LCD
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;
                                        (0187) ;  ARGUMENTS:
                                        (0188) ;     A:X  Pointer to String
                                        (0189) ;          A contains MSB of string address
                                        (0190) ;          X contains LSB of string address
                                        (0191) ;
                                        (0192) ;  RETURNS:  none
                                        (0193) ;
                                        (0194) ;  SIDE EFFECTS:
                                        (0195) ;    The A and X registers may be modified by this or future implementations
                                        (0196) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0197) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0198) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0199) ;    functions.
                                        (0200) ;          
                                        (0201) ;    Currently only the page pointer registers listed below are modified: 
                                        (0202) ;          CUR_PP
                                        (0203) ;
                                        (0204)  LCD_PrCString:
                                        (0205) _LCD_PrCString:
                                        (0206)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0207)  .Loop_PrCString:
05E4: 08       PUSH  A                  (0208)     push  A                            ; Store ROM pointer
05E5: 10       PUSH  X                  (0209)     push  X
05E6: 28       ROMX                     (0210)     romx                               ; Get character from ROM
05E7: B0 04    JNZ   0x05EC             (0211)     jnz   .LCD_PrCString_WR            ; print character and advance pointer
05E9: 20       POP   X                  (0212)     pop   X                            ; Restore the stack
05EA: 18       POP   A                  (0213)     pop   A
                                        (0214)     RAM_EPILOGUE RAM_USE_CLASS_1
05EB: 7F       RET                      (0215)     ret                                ; Return
                                        (0216) 
                                        (0217) .LCD_PrCString_WR:
05EC: 90 44    CALL  LCD_Write_Data|LCD_WriteData|_LCD_Write_Data|_LCD_WriteData(0218)     call  LCD_WriteData                ; Write data to LCD
05EE: 20       POP   X                  (0219)     pop   X                            ; Get ROM pointer
05EF: 18       POP   A                  (0220)     pop   A
05F0: 75       INC   X                  (0221)     inc   X                            ; Inc LSB of pointer
05F1: DF F2    JNC   _LCD_PrCString     (0222)     jnc   .Loop_PrCString
05F3: 74       INC   A                  (0223)     inc   A                            ; Inc MSB of pointer if LSB overflow
05F4: 8F EF    JMP   _LCD_PrCString     (0224)     jmp   .Loop_PrCString
                                        (0225) 
                                        (0226) .ENDSECTION
                                        (0227) 
                                        (0228) ;-----------------------------------------------------------------------------
                                        (0229) ;  FUNCTION NAME: LCD_PrHexByte
                                        (0230) ;
                                        (0231) ;  DESCRIPTION:
                                        (0232) ;     Print a byte in Hex (two characters) to current LCD position
                                        (0233) ;
                                        (0234) ;-----------------------------------------------------------------------------
                                        (0235) ;
                                        (0236) ;  ARGUMENTS:
                                        (0237) ;     A  => (BYTE) Data/char to be printed
                                        (0238) ;
                                        (0239) ;  RETURNS: none
                                        (0240) ;
                                        (0241) ;  SIDE EFFECTS:
                                        (0242) ;    The A and X registers may be modified by this or future implementations
                                        (0243) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0244) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0245) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0246) ;    functions.
                                        (0247) ;          
                                        (0248) ;    Currently only the page pointer registers listed below are modified: 
                                        (0249) ;          CUR_PP
                                        (0250) ;
                                        (0251) .LITERAL
                                        (0252) LCD_HEX_STR::
                                        (0253)      DS    "0123456789ABCDEF"
                                        (0254) .ENDLITERAL
                                        (0255) .SECTION
                                        (0256) 
                                        (0257)  LCD_PrHexByte:
                                        (0258) _LCD_PrHexByte:
                                        (0259)     RAM_PROLOGUE RAM_USE_CLASS_1
0606: 08       PUSH  A                  (0260)     push  A                            ; Save lower nibble
0607: 67       ASR   A                  (0261)     asr   A                            ; Shift high nibble to right
0608: 67       ASR   A                  (0262)     asr   A
0609: 67       ASR   A                  (0263)     asr   A
060A: 67       ASR   A                  (0264)     asr   A
060B: 21 0F    AND   A,0xF              (0265)     and   A,0Fh                        ; Mask off nibble
060D: FF E7    INDEX LCD_HEX_STR        (0266)     index LCD_HEX_STR                  ; Get Hex value
060F: 90 21    CALL  LCD_Write_Data|LCD_WriteData|_LCD_Write_Data|_LCD_WriteData(0267)     call  LCD_WriteData                ; Write data to screen
0611: 18       POP   A                  (0268)     pop   A                            ; Restore value
0612: 21 0F    AND   A,0xF              (0269)     and   A,0Fh                        ; Mask off lower nibble
0614: FF E0    INDEX LCD_HEX_STR        (0270)     index LCD_HEX_STR                  ; Get Hex value
0616: 90 1A    CALL  LCD_Write_Data|LCD_WriteData|_LCD_Write_Data|_LCD_WriteData(0271)     call  LCD_WriteData                ; Write data to screen
                                        (0272)     RAM_EPILOGUE RAM_USE_CLASS_1
0618: 7F       RET                      (0273)     ret
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) .SECTION
                                        (0277) ;-----------------------------------------------------------------------------
                                        (0278) ;  FUNCTION NAME: LCD_PrHexInt
                                        (0279) ;
                                        (0280) ;  DESCRIPTION:
                                        (0281) ;     Print an Int in Hex (four characters) to current LCD position
                                        (0282) ;
                                        (0283) ;-----------------------------------------------------------------------------
                                        (0284) ;
                                        (0285) ;  ARGUMENTS:
                                        (0286) ;     A:X Integer value
                                        (0287) ;         A  contains LSB of Int
                                        (0288) ;         X  contains MSB of Int
                                        (0289) ;
                                        (0290) ;  RETURNS: none
                                        (0291) ;
                                        (0292) ;  SIDE EFFECTS:
                                        (0293) ;    The A and X registers may be modified by this or future implementations
                                        (0294) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0295) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0296) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0297) ;    functions.
                                        (0298) ;          
                                        (0299) ;    Currently only the page pointer registers listed below are modified: 
                                        (0300) ;          CUR_PP
                                        (0301) ;
                                        (0302)  LCD_PrHexInt:
                                        (0303) _LCD_PrHexInt:
                                        (0304)     RAM_PROLOGUE RAM_USE_CLASS_1
0619: 4B       SWAP  A,X                (0305)     swap  A,X
061A: 9F EA    CALL  _LCD_PrHexByte     (0306)     call  LCD_PrHexByte                ; Print MSB
061C: 5B       MOV   A,X                (0307)     mov   A,X                          ; Move LSB into position
061D: 9F E7    CALL  _LCD_PrHexByte     (0308)     call  LCD_PrHexByte                ; Print LSB
                                        (0309)     RAM_EPILOGUE RAM_USE_CLASS_1
061F: 7F       RET                      (0310)     ret
0620: 70 BF    AND   F,0xBF             
0622: 60 D3    MOV   REG[0xD3],A        
                                        (0311) .ENDSECTION
                                        (0312) 
                                        (0313) .SECTION
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;  FUNCTION NAME: LCD_PrString
                                        (0316) ;
                                        (0317) ;  DESCRIPTION:
                                        (0318) ;     Print (RAM) ASCII string to LCD
                                        (0319) ;
                                        (0320) ;-----------------------------------------------------------------------------
                                        (0321) ;
                                        (0322) ;  ARGUMENTS:
                                        (0323) ;     A:X contains pointer to string
                                        (0324) ;         X  contains LSB of string pointer
                                        (0325) ;         A  contains MSB or page of string pointer (not used at this time)
                                        (0326) ;
                                        (0327) ;  RETURNS:
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;          IDX_PP
                                        (0339) ;
                                        (0340) ;
                                        (0341)  LCD_PrString:
                                        (0342) _LCD_PrString:
                                        (0343)     RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0344)     RAM_SETPAGE_IDX A
                                        (0345)  .Loop_PrString:
0624: 52 00    MOV   A,[X+0]            (0346)     mov   A,[X]                        ; Get value pointed to by X
0626: A0 06    JZ    0x062D             (0347)     jz    .End_LCD_PrString            ; Check for end of string
                                        (0348)     ;LCD_writeData is known not to modify X so no need to preserve
0628: 90 08    CALL  LCD_Write_Data|LCD_WriteData|_LCD_Write_Data|_LCD_WriteData(0349)     call  LCD_WriteData                ; Write data to screen
062A: 75       INC   X                  (0350)     inc   X                            ; Advance pointer to next character
062B: 8F F8    JMP   0x0624             (0351)     jmp   .Loop_PrString               ; Go get next character
062D: 70 3F    AND   F,0x3F             
062F: 71 C0    OR    F,0xC0             
                                        (0352) .End_LCD_PrString:
                                        (0353)     RAM_EPILOGUE RAM_USE_CLASS_3
0631: 7F       RET                      (0354)     ret
                                        (0355) .ENDSECTION
                                        (0356) 
                                        (0357) .SECTION
                                        (0358) ;-----------------------------------------------------------------------------
                                        (0359) ;  FUNCTION NAME: LCD_WriteData
                                        (0360) ;
                                        (0361) ;  DESCRIPTION:
                                        (0362) ;     Write a byte to the LCD's data register.
                                        (0363) ;
                                        (0364) ;-----------------------------------------------------------------------------
                                        (0365) ;
                                        (0366) ;  ARGUMENTS:
                                        (0367) ;    A contains byte to be written to LCD data register
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378) ;    Currently only the page pointer registers listed below are modified: 
                                        (0379) ;          CUR_PP
                                        (0380) ;
                                        (0381)  LCD_WriteData:
                                        (0382) _LCD_WriteData:
                                        (0383)  LCD_Write_Data:   ; Do not use
                                        (0384) _LCD_Write_Data:   ; Do not use
                                        (0385)     RAM_PROLOGUE RAM_USE_CLASS_1
0632: 90 65    CALL  0x0699             (0386)     call  LCD_Check_Ready              ; Make sure controller is ready
                                        (0387)                                        ; A is preserved in LCD_Check_Ready
0634: 08       PUSH  A                  (0388)     push  A                            ; Save copy of character
0635: 67       ASR   A                  (0389)     asr   A                            ; Shift high nibble to right
0636: 67       ASR   A                  (0390)     asr   A
0637: 67       ASR   A                  (0391)     asr   A
0638: 67       ASR   A                  (0392)     asr   A
0639: 21 0F    AND   A,0xF              (0393)     and   A,0Fh                        ; Mask off high nibble
063B: 90 3B    CALL  0x0678             (0394)     call  LCD_WDATA_Nibble             ; Write Upper nibble
063D: 18       POP   A                  (0395)     pop   A                            ; Retrieve copy of character
063E: 21 0F    AND   A,0xF              (0396)     and   A,0Fh                        ; Mask off high nibble
0640: 40       NOP                      (0397)     nop
0641: 40       NOP                      (0398)     nop
0642: 40       NOP                      (0399)     nop
0643: 90 33    CALL  0x0678             (0400)     call  LCD_WDATA_Nibble   ; Write Lower nibble
                                        (0401)     RAM_EPILOGUE RAM_USE_CLASS_1
0645: 7F       RET                      (0402)     ret
                                        (0403) .ENDSECTION
                                        (0404) 
                                        (0405) .SECTION
                                        (0406) ;-----------------------------------------------------------------------------
                                        (0407) ;  FUNCTION NAME: LCD_Control
                                        (0408) ;
                                        (0409) ;  DESCRIPTION:
                                        (0410) ;     Write a byte to the LCD's control register.
                                        (0411) ;
                                        (0412) ;-----------------------------------------------------------------------------
                                        (0413) ;
                                        (0414) ;  ARGUMENTS:
                                        (0415) ;     A contains data to be written to LCD control register.
                                        (0416) ;
                                        (0417) ;  RETURNS: none
                                        (0418) ;
                                        (0419) ;  SIDE EFFECTS:
                                        (0420) ;    The A and X registers may be modified by this or future implementations
                                        (0421) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0422) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0423) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0424) ;    functions.
                                        (0425) ;          
                                        (0426) ;    Currently only the page pointer registers listed below are modified: 
                                        (0427) ;          CUR_PP
                                        (0428) ;
                                        (0429)  LCD_Control:
                                        (0430) _LCD_Control:
                                        (0431)     RAM_PROLOGUE RAM_USE_CLASS_1
0646: 90 51    CALL  0x0699             (0432)     call  LCD_Check_Ready              ; Make sure controller is ready
                                        (0433)                                        ; A is preserved in LCD_Check_Ready
0648: 08       PUSH  A                  (0434)     push  A                            ; Save copy of byte
0649: 67       ASR   A                  (0435)     asr   A                            ; Shift Upper Nibble to right
064A: 67       ASR   A                  (0436)     asr   A
064B: 67       ASR   A                  (0437)     asr   A
064C: 67       ASR   A                  (0438)     asr   A
064D: 21 0F    AND   A,0xF              (0439)     and   A,0Fh                        ; Mask off, just in case
064F: 90 09    CALL  0x065A             (0440)     call  LCD_WCNTL_Nibble             ; Write high nibble
0651: 18       POP   A                  (0441)     pop   A                            ; Restore copy of byte
0652: 21 0F    AND   A,0xF              (0442)     and   A,0Fh                        ; Mask off high nibble
0654: 40       NOP                      (0443)     nop
0655: 40       NOP                      (0444)     nop
0656: 40       NOP                      (0445)     nop
0657: 90 01    CALL  0x065A             (0446)     call  LCD_WCNTL_Nibble             ; Write Lower nibble
                                        (0447)     RAM_EPILOGUE RAM_USE_CLASS_1
0659: 7F       RET                      (0448)     ret
                                        (0449) .ENDSECTION
                                        (0450) 
                                        (0451) .SECTION
                                        (0452) ;-----------------------------------------------------------------------------
                                        (0453) ;  FUNCTION NAME: LCD_WCNTL_Nibble
                                        (0454) ;
                                        (0455) ;  DESCRIPTION:
                                        (0456) ;     Write a single nibble to the LCD's command register
                                        (0457) ;
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;
                                        (0460) ;  ARGUMENTS:
                                        (0461) ;     A[3:0]   Contains Nibble to be written to command register
                                        (0462) ;
                                        (0463) ;  RETURNS: none
                                        (0464) ;
                                        (0465) ;  SIDE EFFECTS:
                                        (0466) ;    The A and X registers may be modified by this or future implementations
                                        (0467) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0468) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0469) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0470) ;    functions.
                                        (0471) ;          
                                        (0472) ;    Currently only the page pointer registers listed below are modified: 
                                        (0473) ;          CUR_PP
                                        (0474) ;
                                        (0475)  LCD_WCNTL_Nibble:
                                        (0476)     RAM_PROLOGUE RAM_USE_CLASS_4
065A: 08       PUSH  A                  (0477)     push  A
065B: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0478)     RAM_SETPAGE_CUR >Port_2_Data_SHADE           ; Set CUR_PP to LCD variable address
065E: 26 00 80 AND   [0x0],0x80         (0479)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
0661: 51 00    MOV   A,[0x0]            (0480)     mov   A,[Port_2_Data_SHADE]
0663: 60 08    MOV   REG[0x8],A         (0481)     mov   reg[LCD_Port],A                        ; Reset control lines
                                        (0482) 
0665: 18       POP   A                  (0483)     pop   A
0666: 21 0F    AND   A,0xF              (0484)     and   A,LCD_DATA_MASK                        ; Make sure no bogus data in MSN
0668: 29 10    OR    A,0x10             (0485)     or    A,LCD_E                                ; Bring "E" Enable line high
066A: 2A 00    OR    A,[0x0]            (0486)     or    A,[Port_2_Data_SHADE]                  ; OR in bit 7 just
066C: 60 08    MOV   REG[0x8],A         (0487)     mov   reg[LCD_Port], A                       ; Write data
066E: 53 00    MOV   [0x0],A            (0488)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
0670: 40       NOP                      (0489)     nop
0671: 21 8F    AND   A,0x8F             (0490)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK)       ; Disable E signal and leave data on bus.
0673: 53 00    MOV   [0x0],A            (0491)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
0675: 60 08    MOV   REG[0x8],A         (0492)     mov   reg[LCD_Port],A
                                        (0493)     RAM_EPILOGUE RAM_USE_CLASS_4
0677: 7F       RET                      (0494)     ret
                                        (0495) .ENDSECTION
                                        (0496) 
                                        (0497) .SECTION
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;  FUNCTION NAME: LCD_WDATA_Nibble
                                        (0500) ;
                                        (0501) ;  DESCRIPTION:
                                        (0502) ;     Write a single nibble to the LCD's DATA register
                                        (0503) ;
                                        (0504) ;-----------------------------------------------------------------------------
                                        (0505) ;
                                        (0506) ;  ARGUMENTS:
                                        (0507) ;     A[3:0]   Contains Nibble to be written to data register
                                        (0508) ;
                                        (0509) ;  RETURNS: none
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS:
                                        (0512) ;    The A and X registers may be modified by this or future implementations
                                        (0513) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0514) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0515) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0516) ;    functions.
                                        (0517) ;          
                                        (0518) ;    Currently only the page pointer registers listed below are modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) LCD_WDATA_Nibble:
                                        (0522)     RAM_PROLOGUE RAM_USE_CLASS_4
0678: 08       PUSH  A                  (0523)     push  A
0679: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0524)     RAM_SETPAGE_CUR >Port_2_Data_SHADE          ; Set CUR_PP to LCD variable address
067C: 26 00 80 AND   [0x0],0x80         (0525)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK
067F: 2E 00 20 OR    [0x0],0x20         (0526)     or    [Port_2_Data_SHADE],LCD_RS                  ; Raise RS to signify a Data Write
0682: 51 00    MOV   A,[0x0]            (0527)     mov   A,[Port_2_Data_SHADE]
0684: 60 08    MOV   REG[0x8],A         (0528)     mov   reg[LCD_Port],A
                                        (0529) 
0686: 18       POP   A                  (0530)     pop   A
0687: 21 0F    AND   A,0xF              (0531)     and   A,LCD_DATA_MASK                             ; Make sure no bogus data in A[7:4]
0689: 29 30    OR    A,0x30             (0532)     or    A,(LCD_E | LCD_RS)                          ; Bring "E" Enable line high
068B: 2A 00    OR    A,[0x0]            (0533)     or    A,[Port_2_Data_SHADE]                       ; Keep shadow in sync
068D: 60 08    MOV   REG[0x8],A         (0534)     mov   reg[LCD_Port], A                            ; Write data
068F: 53 00    MOV   [0x0],A            (0535)     mov   [Port_2_Data_SHADE],A                       ; Keep shadow in sync
0691: 40       NOP                      (0536)     NOP
0692: 21 AF    AND   A,0xAF             (0537)     and   A,(~LCD_PORT_MASK|LCD_DATA_MASK|LCD_RS)     ; Disable E signal and leave Data on bus
0694: 53 00    MOV   [0x0],A            (0538)     mov   [Port_2_Data_SHADE],A                       ; keep shadow in sync
0696: 60 08    MOV   REG[0x8],A         (0539)     mov   reg[LCD_Port],A
                                        (0540)     RAM_EPILOGUE RAM_USE_CLASS_4
0698: 7F       RET                      (0541)     ret
                                        (0542) .ENDSECTION
                                        (0543) 
                                        (0544) .SECTION
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;  FUNCTION NAME: LCD_Check_Ready
                                        (0547) ;
                                        (0548) ;  DESCRIPTION:
                                        (0549) ;     Wait until LCD has completed last command.
                                        (0550) ;
                                        (0551) ;-----------------------------------------------------------------------------
                                        (0552) ;
                                        (0553) ;  ARGUMENTS: none
                                        (0554) ;
                                        (0555) ;  RETURNS: none
                                        (0556) ;
                                        (0557) ;  SIDE EFFECTS:
                                        (0558) ;    The A and X registers may be modified by this or future implementations
                                        (0559) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0560) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0561) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0562) ;    functions.
                                        (0563) ;          
                                        (0564) ;    Currently only the page pointer registers listed below are modified: 
                                        (0565) ;          CUR_PP
                                        (0566) ;
                                        (0567) ;     If LCD is not present, this routine may never return.
                                        (0568) ;
                                        (0569) LCD_Check_Ready:
                                        (0570)     RAM_PROLOGUE RAM_USE_CLASS_4
0699: 08       PUSH  A                  (0571)     push  A                                           ; Save Accumulator
069A: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0572)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                ; Set CUR_PP to LCD variable address
069D: 26 00 80 AND   [0x0],0x80         (0573)     and   [Port_2_Data_SHADE],~LCD_PORT_MASK          ; Mask of all LCD bits
06A0: 51 00    MOV   A,[0x0]            (0574)     mov   A,[Port_2_Data_SHADE]
06A2: 60 08    MOV   REG[0x8],A         (0575)     mov   reg[LCD_Port],A                             ; Zero LCD port bits
                                        (0576) 
06A4: 26 01 F0 AND   [0x1],0xF0         (0577)     and   [Port_2_DriveMode_0_SHADE],~LCD_DATA_MASK   ; Clear out LCD mode bits.
06A7: 51 01    MOV   A,[0x1]            (0578)     mov   A,[Port_2_DriveMode_0_SHADE]
06A9: 71 10    OR    F,0x10             
                                        (0579)     M8C_SetBank1                                      ; Change port mode to read status
06AB: 60 08    MOV   REG[0x8],A         (0580)     mov   reg[LCD_PortMode0],A                        ; Setup LCD Port for reading
06AD: 70 EF    AND   F,0xEF             
                                        (0581)     M8C_SetBank0
                                        (0582) 
06AF: 2E 00 40 OR    [0x0],0x40         (0583)     or    [Port_2_Data_SHADE],LCD_RW                  ; Raise RW to signify Read operation
06B2: 51 00    MOV   A,[0x0]            (0584)     mov   A,[Port_2_Data_SHADE]
06B4: 60 08    MOV   REG[0x8],A         (0585)     mov   reg[LCD_Port],A
06B6: 40       NOP                      (0586)     NOP
                                        (0587) 
06B7: 10       PUSH  X                  (0588)     push  X							                            ; Save 'X' register
06B8: 57 FF    MOV   X,0xFF             (0589)     mov   X,255                         			            ; 255 Attempts
                                        (0590) 
                                        (0591) .LCD_RDY_LOOP:
06BA: 2E 00 50 OR    [0x0],0x50         (0592)     or    [Port_2_Data_SHADE], LCD_CNTL_READ                    ; Raise E to start cycle
06BD: 51 00    MOV   A,[0x0]            (0593)     mov   A,[Port_2_Data_SHADE]
06BF: 60 08    MOV   REG[0x8],A         (0594)     mov   reg[LCD_Port],A
                                        (0595) 
06C1: 40       NOP                      (0596)     nop                                               ; Wait 2 nops to make sure data is ready
06C2: 40       NOP                      (0597)     nop
06C3: 5D 08    MOV   A,REG[0x8]         (0598)     mov   A,reg[LCD_Port]
                                        (0599) 
                                        (0600) ; The code below is used to work around the async read issue with the ICE with the 
                                        (0601) ; 25/26xxx family of devices.  It will help to eliminate "Invalid memory reference" 
                                        (0602) ; errors.  It is not required when running without the ICE or when using any other 
                                        (0603) ; family besides the 25/26xxx family. If not using the ICE or with any other family
                                        (0604) ; the ICE_PORT_SYNC flag should be set to 0.
                                        (0605) IF(ICE_PORT_SYNC)                          
                                        (0606)     mov   reg[ 0xfa], A                    
                                        (0607)     mov   A, reg[0xfa]                     
                                        (0608) ENDIF   
                                        (0609)                                    
06C5: 08       PUSH  A                  (0610)     push  A
06C6: 26 00 C0 AND   [0x0],0xC0         (0611)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
06C9: 51 00    MOV   A,[0x0]            (0612)     mov   A,[Port_2_Data_SHADE]
06CB: 60 08    MOV   REG[0x8],A         (0613)     mov   reg[LCD_Port],A
                                        (0614) 
06CD: 40       NOP                      (0615)     nop                                    ; Add delay for the slowest part and the
06CE: 40       NOP                      (0616)     nop                                    ; fastest PSoC
06CF: 40       NOP                      (0617)     nop
                                        (0618)                                                                 ; Get the LSBs
06D0: 2E 00 50 OR    [0x0],0x50         (0619)     or    [Port_2_Data_SHADE],LCD_CNTL_READ                     ; Raise E to start cycle
06D3: 51 00    MOV   A,[0x0]            (0620)     mov   A,[Port_2_Data_SHADE]
06D5: 60 08    MOV   REG[0x8],A         (0621)     mov   reg[LCD_Port],A
                                        (0622) 
06D7: 40       NOP                      (0623)     nop
06D8: 40       NOP                      (0624)     nop
                                        (0625) 
06D9: 26 00 C0 AND   [0x0],0xC0         (0626)     and   [Port_2_Data_SHADE],(~LCD_PORT_MASK | LCD_RW)         ; Lower E signal
06DC: 51 00    MOV   A,[0x0]            (0627)     mov   A,[Port_2_Data_SHADE]
06DE: 60 08    MOV   REG[0x8],A         (0628)     mov   reg[LCD_Port],A
                                        (0629) 
06E0: 18       POP   A                  (0630)     pop   A
06E1: 21 08    AND   A,0x8              (0631)     and   A,LCD_READY_BIT                                       ; Check busy
                                        (0632) 
06E3: A0 04    JZ    0x06E8             (0633)     jz    .UNLOCK
06E5: 79       DEC   X                  (0634)     dec   X
06E6: BF D3    JNZ   0x06BA             (0635)     jnz   .LCD_RDY_LOOP                                         ; If LCD still busy, read again for 255 times
                                        (0636) .UNLOCK:
06E8: 20       POP   X                  (0637)     pop   X							                            ; Restore 'X' register
                                        (0638) 
06E9: 2E 01 7F OR    [0x1],0x7F         (0639)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE   ; Revert Data bit to Write mode
06EC: 51 01    MOV   A,[0x1]            (0640)     mov   A,[Port_2_DriveMode_0_SHADE]
06EE: 71 10    OR    F,0x10             
                                        (0641)     M8C_SetBank1
06F0: 60 08    MOV   REG[0x8],A         (0642)     mov   reg[LCD_PortMode0],A                        ; Setup LCD Port for writing
06F2: 70 EF    AND   F,0xEF             
                                        (0643)     M8C_SetBank0
06F4: 18       POP   A                  (0644)     pop   A
                                        (0645)     RAM_EPILOGUE RAM_USE_CLASS_4                                ; Restore Accumulator
06F5: 7F       RET                      (0646)     ret
06F6: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0647) .ENDSECTION
                                        (0648) 
                                        (0649) .SECTION
                                        (0650) ;-----------------------------------------------------------------------------
                                        (0651) ;  FUNCTION NAME: LCD_Start
                                        (0652) ;  FUNCTION NAME: LCD_Init
                                        (0653) ;
                                        (0654) ;  DESCRIPTION:
                                        (0655) ;     Initialize LCD
                                        (0656) ;
                                        (0657) ;-----------------------------------------------------------------------------
                                        (0658) ;
                                        (0659) ;  ARGUMENTS: none
                                        (0660) ;
                                        (0661) ;  RETURNS: none
                                        (0662) ;
                                        (0663) ;  SIDE EFFECTS:
                                        (0664) ;    The A and X registers may be modified by this or future implementations
                                        (0665) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0666) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0667) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0668) ;    functions.
                                        (0669) ;          
                                        (0670) ;    Currently only the page pointer registers listed below are modified: 
                                        (0671) ;          CUR_PP
                                        (0672) ;
                                        (0673) ;  THEORY of OPERATION or PROCEDURE:
                                        (0674) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0675) ;    This initialization is a bit long, but it should work for
                                        (0676) ;    most 2 and 4 line LCDs.
                                        (0677) ;
                                        (0678)  LCD_Start:
                                        (0679) _LCD_Start:
                                        (0680)  LCD_Init:
                                        (0681) _LCD_Init:
                                        (0682)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0683)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                          ; Set CUR_PP to LCD variable address
                                        (0684) 
06F9: 26 01 80 AND   [0x1],0x80         (0685)     and   [Port_2_DriveMode_0_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
06FC: 2E 01 7F OR    [0x1],0x7F         (0686)     or    [Port_2_DriveMode_0_SHADE],LCD_PORT_WRITE             ; Set LCD port for writing
06FF: 26 02 80 AND   [0x2],0x80         (0687)     and   [Port_2_DriveMode_1_SHADE],~LCD_PORT_MASK             ; Mask off LCD bits
                                        (0688) 
0702: 51 01    MOV   A,[0x1]            (0689)     mov   A,[Port_2_DriveMode_0_SHADE]
0704: 71 10    OR    F,0x10             
                                        (0690)     M8C_SetBank1
0706: 60 08    MOV   REG[0x8],A         (0691)     mov   reg[LCD_PortMode0],A                                  ; Setup LCD Port for writing
0708: 51 02    MOV   A,[0x2]            (0692)     mov   A,[Port_2_DriveMode_1_SHADE]
070A: 60 09    MOV   REG[0x9],A         (0693)     mov   reg[LCD_PortMode1],A
070C: 70 EF    AND   F,0xEF             
                                        (0694)     M8C_SetBank0
                                        (0695) 
070E: 50 FA    MOV   A,0xFA             (0696)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
0710: 90 67    CALL  _LCD_Delay50uTimes (0697)     call  LCD_Delay50uTimes
0712: 50 FA    MOV   A,0xFA             (0698)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
0714: 90 63    CALL  _LCD_Delay50uTimes (0699)     call  LCD_Delay50uTimes
                                        (0700) 
0716: 50 03    MOV   A,0x3              (0701)     mov   A,03h
0718: 9F 40    CALL  0x065A             (0702)     call  LCD_WCNTL_Nibble
                                        (0703) 
071A: 50 52    MOV   A,0x52             (0704)     mov   A,82                              ; Delay for 4.1 mSec (82 * 50uSec)
071C: 90 5B    CALL  _LCD_Delay50uTimes (0705)     call  LCD_Delay50uTimes
                                        (0706) 
071E: 50 03    MOV   A,0x3              (0707)     mov   A,03h
0720: 9F 38    CALL  0x065A             (0708)     call  LCD_WCNTL_Nibble
                                        (0709) 
0722: 90 63    CALL  _LCD_Delay50u      (0710)     call  LCD_Delay50u
0724: 90 61    CALL  _LCD_Delay50u      (0711)     call  LCD_Delay50u
0726: 90 5F    CALL  _LCD_Delay50u      (0712)     call  LCD_Delay50u
                                        (0713) 
0728: 50 03    MOV   A,0x3              (0714)     mov   A,03h
072A: 9F 2E    CALL  0x065A             (0715)     call  LCD_WCNTL_Nibble
                                        (0716) 
072C: 50 5A    MOV   A,0x5A             (0717)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
072E: 90 49    CALL  _LCD_Delay50uTimes (0718)     call  LCD_Delay50uTimes
                                        (0719) 
0730: 50 02    MOV   A,0x2              (0720)     mov   A,02h
0732: 9F 26    CALL  0x065A             (0721)     call  LCD_WCNTL_Nibble
                                        (0722) 
0734: 50 5A    MOV   A,0x5A             (0723)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0736: 90 41    CALL  _LCD_Delay50uTimes (0724)     call  LCD_Delay50uTimes
                                        (0725) 
0738: 50 08    MOV   A,0x8              (0726)     mov   A,08h
073A: 9F 0A    CALL  _LCD_Control       (0727)     call  LCD_Control
073C: 50 5A    MOV   A,0x5A             (0728)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
073E: 90 39    CALL  _LCD_Delay50uTimes (0729)     call  LCD_Delay50uTimes
                                        (0730) 
0740: 50 01    MOV   A,0x1              (0731)     mov   A,01h
0742: 9F 02    CALL  _LCD_Control       (0732)     call  LCD_Control
0744: 50 5A    MOV   A,0x5A             (0733)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0746: 90 31    CALL  _LCD_Delay50uTimes (0734)     call  LCD_Delay50uTimes
                                        (0735) 
0748: 50 06    MOV   A,0x6              (0736)     mov   A,06h
074A: 9E FA    CALL  _LCD_Control       (0737)     call  LCD_Control
                                        (0738) 
074C: 50 0E    MOV   A,0xE              (0739)     mov   A,0Eh
074E: 9E F6    CALL  _LCD_Control       (0740)     call  LCD_Control
                                        (0741) 
0750: 50 2C    MOV   A,0x2C             (0742)     mov   A,LCD_4BIT_2LINE                  ; Setup for 4 bit interface, 2 line
0752: 9E F2    CALL  _LCD_Control       (0743)     call  LCD_Control
                                        (0744) 
0754: 50 08    MOV   A,0x8              (0745)     mov   A,LCD_DISP_OFF
0756: 9E EE    CALL  _LCD_Control       (0746)     call  LCD_Control
                                        (0747) 
0758: 50 0C    MOV   A,0xC              (0748)     mov   A,LCD_DISP_ON
075A: 9E EA    CALL  _LCD_Control       (0749)     call  LCD_Control
                                        (0750) 
075C: 50 03    MOV   A,0x3              (0751)     mov   A,LCD_DISP_INC
075E: 9E E6    CALL  _LCD_Control       (0752)     call  LCD_Control
                                        (0753) 
0760: 50 5A    MOV   A,0x5A             (0754)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0762: 90 15    CALL  _LCD_Delay50uTimes (0755)     call  LCD_Delay50uTimes
                                        (0756)     RAM_EPILOGUE RAM_USE_CLASS_4
0764: 7F       RET                      (0757)     ret
                                        (0758) .ENDSECTION
                                        (0759) 
                                        (0760) ;-----------------------------------------------------------------------------
                                        (0761) ;  FUNCTION NAME: LCD_Position
                                        (0762) ;
                                        (0763) ;  DESCRIPTION:
                                        (0764) ;     Position Cursor at Row and Col location
                                        (0765) ;
                                        (0766) ;-----------------------------------------------------------------------------
                                        (0767) ;
                                        (0768) ;  ARGUMENTS:
                                        (0769) ;     A => Row  0 to 3
                                        (0770) ;     X => Col  0 to 39+
                                        (0771) ;
                                        (0772) ;  RETURNS:  none
                                        (0773) ;
                                        (0774) ;  SIDE EFFECTS:
                                        (0775) ;    The A and X registers may be modified by this or future implementations
                                        (0776) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0777) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0778) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0779) ;    functions.
                                        (0780) ;
                                        (0781) .LITERAL
                                        (0782) LCD_ROW_OFFSET::
                                        (0783)      DB    LCD_ROW1_OFFSET, LCD_ROW2_OFFSET, LCD_ROW3_OFFSET, LCD_ROW4_OFFSET
                                        (0784) .ENDLITERAL
                                        (0785) 
                                        (0786) .SECTION
                                        (0787)  LCD_Position:
                                        (0788) _LCD_Position:
                                        (0789)     RAM_PROLOGUE RAM_USE_CLASS_2
0769: 21 03    AND   A,0x3              (0790)     and   A,03h                        ; Mask off 2 bits for row address 0 to 3
076B: 10       PUSH  X                  (0791)     push  X                            ; Store COL
076C: FF F7    INDEX LCD_ROW_OFFSET     (0792)     index LCD_ROW_OFFSET ; Get ROW memory offset from table
076E: 4F       MOV   X,SP               (0793)     mov   X,SP                         ; Get Stack pointer
076F: 03 FF    ADD   A,[X-1]            (0794)     add   A,[X+(-1)]                   ; Add the COL to the display pointer
0771: 20       POP   X                  (0795)     pop   X
                                        (0796) 
0772: 9E D2    CALL  _LCD_Control       (0797)     call  LCD_Control                  ; Write control byte
0774: 70 3F    AND   F,0x3F             
0776: 71 C0    OR    F,0xC0             
                                        (0798)     RAM_EPILOGUE RAM_USE_CLASS_2
0778: 7F       RET                      (0799)     ret
                                        (0800) .ENDSECTION
                                        (0801) 
                                        (0802) .SECTION
                                        (0803) ;-----------------------------------------------------------------------------
                                        (0804) ;  FUNCTION NAME: LCD_Delay50uTimes
                                        (0805) ;
                                        (0806) ;  DESCRIPTION:
                                        (0807) ;     Delay increments of 50uSeconds
                                        (0808) ;
                                        (0809) ;-----------------------------------------------------------------------------
                                        (0810) ;
                                        (0811) ;  ARGUMENTS:
                                        (0812) ;     A contains the delay multiplier
                                        (0813) ;
                                        (0814) ;  RETURNS:
                                        (0815) ;
                                        (0816) ;  SIDE EFFECTS:
                                        (0817) ;    The A and X registers may be modified by this or future implementations
                                        (0818) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0819) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0820) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0821) ;    functions.
                                        (0822) ;
                                        (0823) ;
                                        (0824)  LCD_Delay50uTimes:
                                        (0825) _LCD_Delay50uTimes:
                                        (0826)     RAM_PROLOGUE RAM_USE_CLASS_1
0779: 90 0C    CALL  _LCD_Delay50u      (0827)     call  LCD_Delay50u
077B: 78       DEC   A                  (0828)     dec   A
077C: BF FC    JNZ   _LCD_Delay50uTimes (0829)     jnz   LCD_Delay50uTimes
                                        (0830)     RAM_EPILOGUE RAM_USE_CLASS_1
077E: 7F       RET                      (0831)     ret
                                        (0832) 
                                        (0833) .ENDSECTION
                                        (0834) 
                                        (0835) ;-----------------------------------------------------------------------------
                                        (0836) ;  FUNCTION NAME: LCD_Delay50u
                                        (0837) ;
                                        (0838) ;  DESCRIPTION:
                                        (0839) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0840) ;     Slower clock frequencies the delay will be;
                                        (0841) ;           1.5
                                        (0842) ;        -------------- * 50uSec
                                        (0843) ;        clock_freq(MHz)
                                        (0844) ;
                                        (0845) ;
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS: none
                                        (0849) ;
                                        (0850) ;  RETURNS: none
                                        (0851) ;
                                        (0852) ;  SIDE EFFECTS:
                                        (0853) ;    The A and X registers may be modified by this or future implementations
                                        (0854) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0855) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0856) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0857) ;    functions.
                                        (0858) ;
                                        (0859) ;  THEORY of OPERATION or PROCEDURE:
                                        (0860) ;
                                        (0861) .LITERAL
                                        (0862)  LCD_Delay50u_Table::
                                        (0863)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0864) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0865) .ENDLITERAL
                                        (0866) .SECTION
                                        (0867) 
                                        (0868)   LCD_Delay50u:
                                        (0869)  _LCD_Delay50u:                        ; [11]  Call
                                        (0870)     RAM_PROLOGUE RAM_USE_CLASS_1
0787: 08       PUSH  A                  (0871)     push  A
0788: 71 10    OR    F,0x10             
                                        (0872)     M8C_SetBank1                         ; [4]
078A: 5D E0    MOV   A,REG[0xE0]        (0873)     mov   A, reg[OSC_CR0]                ; [6] Get delay value
078C: 70 EF    AND   F,0xEF             
                                        (0874)     M8C_SetBank0                         ; [4]
078E: 21 07    AND   A,0x7              (0875)     and   A,07h                          ; [4] Mask off only the clock bits
0790: 39 05    CMP   A,0x5              (0876)     cmp   A,05h
0792: D0 06    JNC   0x0799             (0877)     jnc   .Delay50u_End
0794: FF E9    INDEX LCD_Delay50u_Table (0878)     index LCD_Delay50u_Table ; [13] Get delay value
                                        (0879) .Delay50u_Loop:                          ;
0796: 78       DEC   A                  (0880)     dec   A                              ; [4]
0797: BF FE    JNZ   0x0796             (0881)     jnz   .Delay50u_Loop                 ; [5]
                                        (0882) .Delay50u_End:
0799: 18       POP   A                  (0883)     pop   A
                                        (0884)     RAM_EPILOGUE RAM_USE_CLASS_1
079A: 7F       RET                      (0885)     ret
                                        (0886) .ENDSECTION
                                        (0887) 
                                        (0888) 
                                        (0889) ;-----------------------------------------------------------------------------
                                        (0890) ;      If bargraph is not enabled, the following functions are not required.
                                        (0891) ;-----------------------------------------------------------------------------
                                        (0892) 
                                        (0893) IF (LCD_BARGRAPH_ENABLE)
                                        (0894) 
                                        (0895) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0896) .SECTION
                                        (0897) ;-----------------------------------------------------------------------------
                                        (0898) ;  FUNCTION NAME: LCD_DrawBG
                                        (0899) ;
                                        (0900) ;  DESCRIPTION:
                                        (0901) ;  This legacy fastcall version are provided only to support existing small
                                        (0902) ;  memory model assembly language code---it does not work in the large memory
                                        (0903) ;  model.
                                        (0904) ;
                                        (0905) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (0906) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (0907) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (0908) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                        (0909) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (0910) ;
                                        (0911) ;  Draw a horizontal bargraph on the LCD with the given parameters.  This
                                        (0912) ;  is a legacy function that is intended to support existing Assembly
                                        (0913) ;  language programs that call this function.  This should not be used for
                                        (0914) ;  new code or with Large Memory Model programs.
                                        (0915) ;-----------------------------------------------------------------------------
                                        (0916) ;
                                        (0917) ;  LEGACY FASTCALL ARGUMENTS:
                                        (0918) ;    A    => Starting row for bargraph 0 to 3
                                        (0919) ;   [X]   => Starting Column for bargraph 0 to 39+
                                        (0920) ;   [x-1] => Length of bargraph in chars 1 to 40+
                                        (0921) ;   [X-2] => Position of pointer in segments 5 times Length
                                        (0922) ;
                                        (0923) ;
                                        (0924) ;  RETURNS:  none
                                        (0925) ;
                                        (0926) ;  SIDE EFFECTS:
                                        (0927) ;    The A and X registers may be modified by this or future implementations
                                        (0928) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0929) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0930) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0931) ;    functions.
                                        (0932) ;
                                        (0933) ;    If LCD_Init is not called before this function, the
                                        (0934) ;    bargraph will not be drawn properly.
                                        (0935) ;
                                        (0936) ; Stack offset constants
                                        (0937) BG_COLX:       equ  0                   ; Stack position of Column
                                        (0938) BG_CHAR_LENX:  equ -1                   ; Stack position of Length
                                        (0939) BG_LENGTHX:    equ -2                   ; Stack position of bargraph pointer position
                                        (0940) 
                                        (0941) 
                                        (0942) LCD_DrawBG:
                                        (0943)     push  X
                                        (0944)     mov   X,[X+BG_COLX]                 ; Row in A, Col in X
                                        (0945)     call  LCD_Position                 ; Set cursor position
                                        (0946)     pop   X                             ; Restore pointer
                                        (0947) 
                                        (0948) .LCD_BG_LOOP1X:
                                        (0949)     cmp   [X+BG_LENGTHX],00h            ; Check for past end of BG
                                        (0950)     jnz   .LCD_CHECK1X
                                        (0951)     mov   A,00h                         ; Load empty character
                                        (0952)     jmp   .LCD_BG_DOITX                 ;
                                        (0953) 
                                        (0954) .LCD_CHECK1X:
                                        (0955)     cmp   [X+BG_LENGTHX],06h            ; Check if BG pointer is at this character
                                        (0956)     jnc   .LCD_CHECK2X                  ; Note yet, use full character
                                        (0957)     mov   A,[X+BG_LENGTHX]
                                        (0958)     sub   [X+BG_LENGTHX],A
                                        (0959)     jmp   .LCD_BG_DOITX
                                        (0960) 
                                        (0961) .LCD_CHECK2X:                           ; Put index to full character
                                        (0962)     mov   A, 06h
                                        (0963)     sub   [X+BG_LENGTHX],05h            ; Subtract another 5 positions
                                        (0964) 
                                        (0965) .LCD_BG_DOITX:
                                        (0966)     call  LCD_WriteData                ; Display BG character
                                        (0967) 
                                        (0968)     dec   [X+BG_CHAR_LENX]              ; Dec Char count
                                        (0969)     jnz   .LCD_BG_LOOP1X                ; Do it all over again
                                        (0970)     ret
                                        (0971) .ENDSECTION
                                        (0972) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0973) 
                                        (0974) .SECTION
                                        (0975) ;-----------------------------------------------------------------------------
                                        (0976) ;  FUNCTION NAME: LCD_DrawBG
                                        (0977) ;
                                        (0978) ;  DESCRIPTION:
                                        (0979) ;     Draw a horizontal bargraph on the LCD with the given parameters.
                                        (0980) ;
                                        (0981) ;
                                        (0982) ;-----------------------------------------------------------------------------
                                        (0983) ;
                                        (0984) ;  FASTCALL16 ARGUMENTS:
                                        (0985) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (0986) ;   [SP-4] => Starting Column for bargraph 0 to 39+
                                        (0987) ;   [SP-5] => Length of bargraph in chars 1 to 40+
                                        (0988) ;   [SP-6] => Position of pointer in segments 5 times Length
                                        (0989) ;
                                        (0990) ;
                                        (0991) ;  RETURNS:  none
                                        (0992) ;
                                        (0993) ;  SIDE EFFECTS:
                                        (0994) ;    The A and X registers may be modified by this or future implementations
                                        (0995) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0996) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0997) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0998) ;    functions.
                                        (0999) ;          
                                        (1000) ;    Currently only the page pointer registers listed below are modified: 
                                        (1001) ;          CUR_PP
                                        (1002) ;
                                        (1003) ;    If LCD_Init is not called before this function, the
                                        (1004) ;    bargraph will not be drawn properly.
                                        (1005) ;
                                        (1006) ; Stack offset constants
                                        (1007) BG_ROW:       equ -3
                                        (1008) BG_COL:       equ -4                   ; Stack position of Column
                                        (1009) BG_CHAR_LEN:  equ -5                   ; Stack position of Length
                                        (1010) BG_LENGTH:    equ -6                   ; Stack position of bargraph pointer position
                                        (1011) 
                                        (1012) 
                                        (1013) _LCD_DrawBG:
                                        (1014)     RAM_PROLOGUE RAM_USE_CLASS_2
079B: 4F       MOV   X,SP               (1015)     mov   X, SP
079C: 10       PUSH  X                  (1016)     push  X
079D: 52 FD    MOV   A,[X-3]            (1017)     mov   A,[X+BG_ROW]                 ; Row in A
079F: 59 FC    MOV   X,[X-4]            (1018)     mov   X,[X+BG_COL]                 ; Col in X
07A1: 70 3F    AND   F,0x3F             
07A3: 71 C0    OR    F,0xC0             
                                        (1019)     RAM_EPILOGUE RAM_USE_CLASS_2
07A5: 9F C2    CALL  _LCD_Position      (1020)     call  LCD_Position                 ; Set cursor position
                                        (1021)     RAM_PROLOGUE RAM_USE_CLASS_2
07A7: 20       POP   X                  (1022)     pop  X
                                        (1023) 
                                        (1024) .LCD_BG_LOOP1:
07A8: 3D FA 00 CMP   [X-6],0x0          (1025)     cmp   [X+BG_LENGTH],00h            ; Check for past end of BG
07AB: B0 05    JNZ   0x07B1             (1026)     jnz   .LCD_CHECK1
07AD: 50 00    MOV   A,0x0              (1027)     mov   A,00h                        ; Load empty character
07AF: 80 11    JMP   0x07C1             (1028)     jmp   .LCD_BG_DOIT                  ;
                                        (1029) 
                                        (1030) .LCD_CHECK1:
07B1: 3D FA 06 CMP   [X-6],0x6          (1031)     cmp   [X+BG_LENGTH],06h            ; Check if BG pointer is at this character
07B4: D0 07    JNC   0x07BC             (1032)     jnc   .LCD_CHECK2                   ; Note yet, use full character
07B6: 52 FA    MOV   A,[X-6]            (1033)     mov   A,[X+BG_LENGTH]
07B8: 15 FA    SUB   [X-6],A            (1034)     sub   [X+BG_LENGTH],A
07BA: 80 06    JMP   0x07C1             (1035)     jmp   .LCD_BG_DOIT
                                        (1036) 
                                        (1037) .LCD_CHECK2:                            ; Put index to full character
07BC: 50 06    MOV   A,0x6              (1038)     mov   A, 06h
07BE: 17 FA 05 SUB   [X-6],0x5          (1039)     sub   [X+BG_LENGTH],05h            ; Subtract another 5 positions
                                        (1040) 
                                        (1041) .LCD_BG_DOIT:
07C1: 9E 6F    CALL  LCD_Write_Data|LCD_WriteData|_LCD_Write_Data|_LCD_WriteData(1042)     call  LCD_WriteData                ; Display BG character
                                        (1043) 
07C3: 7B FB    DEC   [X-5]              (1044)     dec   [X+BG_CHAR_LEN]              ; Dec Char count
07C5: BF E2    JNZ   0x07A8             (1045)     jnz   .LCD_BG_LOOP1                 ; Do it all over again
07C7: 70 3F    AND   F,0x3F             
07C9: 71 C0    OR    F,0xC0             
                                        (1046)     RAM_EPILOGUE RAM_USE_CLASS_2
07CB: 7F       RET                      (1047)     ret
                                        (1048) .ENDSECTION
                                        (1049) 
                                        (1050) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1051) .SECTION
                                        (1052) ;-----------------------------------------------------------------------------
                                        (1053) ;  FUNCTION NAME: LCD_DrawVBG
                                        (1054) ;
                                        (1055) ;  DESCRIPTION:
                                        (1056) ;  This legacy fastcall version are provided only to support existing small
                                        (1057) ;  memory model assembly language code---it does not work in the large memory
                                        (1058) ;  model.
                                        (1059) ;
                                        (1060) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (1061) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (1062) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (1063) ;  ** function in assembly you should convert to _LCD_DrawVBG
                                        (1064) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (1065) ;
                                        (1066) ;  Draw a vertical bargraph on the LCD with the given parameters. This
                                        (1067) ;  is a legacy function that is intended to support existing Assembly
                                        (1068) ;  language programs that call this function.  This should not be used for
                                        (1069) ;  new code or with Large Memory Model programs.
                                        (1070) ;-----------------------------------------------------------------------------
                                        (1071) ;
                                        (1072) ;  LEGACY FASTCALL ARGUMENTS:
                                        (1073) ;    A    => Starting row for bargraph 0 to 3
                                        (1074) ;   [X]   => Starting Column for bargraph 0 to 40+
                                        (1075) ;   [x-1] => Height of bargraph in chars 1 - 4
                                        (1076) ;   [X-2] => Position of pointer in segments 8 times height
                                        (1077) ;  RETURNS:
                                        (1078) ;
                                        (1079) ;  SIDE EFFECTS:
                                        (1080) ;    The A and X registers may be modified by this or future implementations
                                        (1081) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1082) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1083) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1084) ;    functions.
                                        (1085) ;    
                                        (1086) ;    If LCD_Init is not called before this function, the
                                        (1087) ;    bargraph will not be drawn properly.
                                        (1088) ;
                                        (1089) ; Stack offset constants
                                        (1090) VBG_COLX:            equ  0
                                        (1091) VBG_CHAR_HEIGHTX:    equ -1
                                        (1092) VBG_SEG_HEIGHTX:     equ -2
                                        (1093) 
                                        (1094) LCD_DrawVBG:
                                        (1095) 
                                        (1096)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1097) .VBG_LOOPX:
                                        (1098)     push  A
                                        (1099)     index LCD_ROW_OFFSET  ; Get row offset
                                        (1100)     add   A,[X+VBG_COLX]                ; Add column offset to position
                                        (1101)     call  LCD_Control                  ; Position Cursor
                                        (1102)     cmp   [X+VBG_SEG_HEIGHTX],00h       ; Check for zero segs
                                        (1103)     jnz   .VBG_NZ_SEGX
                                        (1104)     mov   A,' '                        ; Load space character
                                        (1105)     jmp   .VBG_WRITE_CHARX
                                        (1106) .VBG_NZ_SEGX:
                                        (1107)     cmp   [X+VBG_SEG_HEIGHTX],09h       ; Check for full segment
                                        (1108)     jnc   .VBG_FULL_SEGX
                                        (1109)                                         ; Partial segment between 1 and 8
                                        (1110)     mov   A,[X+VBG_SEG_HEIGHTX]
                                        (1111)     dec   A
                                        (1112)     mov   [X+VBG_SEG_HEIGHTX],00h       ; Zero segment height
                                        (1113)     jmp   .VBG_WRITE_CHARX
                                        (1114) 
                                        (1115) .VBG_FULL_SEGX:                          ; Bargaph
                                        (1116)     sub   [X+VBG_SEG_HEIGHTX],08h       ; Subtract full segment
                                        (1117)     mov   A,07h                        ; Load full segment
                                        (1118) 
                                        (1119) .VBG_WRITE_CHARX:                        ; Write character to display
                                        (1120)     call  LCD_WriteData                ; Write value
                                        (1121)     pop   A
                                        (1122)     dec   A
                                        (1123)     dec   [X+VBG_CHAR_HEIGHTX]
                                        (1124)     jnz   .VBG_LOOPX
                                        (1125)     ret
                                        (1126) .ENDSECTION
                                        (1127) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (1128) 
                                        (1129) .SECTION
                                        (1130) ;-----------------------------------------------------------------------------
                                        (1131) ;  FUNCTION NAME: LCD_DrawVBG
                                        (1132) ;
                                        (1133) ;  DESCRIPTION:
                                        (1134) ;     Draw a vertical bargraph on the LCD with the given parameters.
                                        (1135) ;
                                        (1136) ;
                                        (1137) ;-----------------------------------------------------------------------------
                                        (1138) ;
                                        (1139) ;  FASTCALL16 ARGUMENTS:
                                        (1140) ;
                                        (1141) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (1142) ;   [SP-4] => Starting Column for bargraph 0 to 40+
                                        (1143) ;   [SP-5] => Height of bargraph in chars 1 - 4
                                        (1144) ;   [SP-6] => Position of pointer in segments 8 times height
                                        (1145) ;  RETURNS:
                                        (1146) ;
                                        (1147) ;  SIDE EFFECTS:
                                        (1148) ;    The A and X registers may be modified by this or future implementations
                                        (1149) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1150) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1151) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1152) ;    functions.
                                        (1153) ;          
                                        (1154) ;    Currently only the page pointer registers listed below are modified: 
                                        (1155) ;          CUR_PP
                                        (1156) ;
                                        (1157) ;    If LCD_Init is not called before this function, the
                                        (1158) ;    bargraph will not be drawn properly.
                                        (1159) ;
                                        (1160) ; Stack offset constants
                                        (1161) VBG_ROW:        equ -3
                                        (1162) VBG_COL:            equ -4
                                        (1163) VBG_CHAR_HEIGHT:    equ -5
                                        (1164) VBG_SEG_HEIGHT:     equ -6
                                        (1165) 
                                        (1166) _LCD_DrawVBG:
                                        (1167)     RAM_PROLOGUE RAM_USE_CLASS_2
07CC: 4F       MOV   X,SP               (1168)     mov   X, SP
07CD: 52 FD    MOV   A,[X-3]            (1169)     mov   A, [X+VBG_ROW]
07CF: 21 03    AND   A,0x3              (1170)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1171) .VBG_LOOP:
07D1: 08       PUSH  A                  (1172)     push  A
07D2: FF 91    INDEX LCD_ROW_OFFSET     (1173)     index LCD_ROW_OFFSET  ; Get row offset
07D4: 03 FC    ADD   A,[X-4]            (1174)     add   A,[X+VBG_COL]                ; Add column offset to position
07D6: 9E 6E    CALL  _LCD_Control       (1175)     call  LCD_Control                  ; Position Cursor
07D8: 3D FA 00 CMP   [X-6],0x0          (1176)     cmp   [X+VBG_SEG_HEIGHT],00h       ; Check for zero segs
07DB: B0 05    JNZ   0x07E1             (1177)     jnz   .VBG_NZ_SEG
07DD: 50 20    MOV   A,0x20             (1178)     mov   A,' '                        ; Load space character
07DF: 80 13    JMP   0x07F3             (1179)     jmp   .VBG_WRITE_CHAR
                                        (1180) .VBG_NZ_SEG:
07E1: 3D FA 09 CMP   [X-6],0x9          (1181)     cmp   [X+VBG_SEG_HEIGHT],09h       ; Check for full segment
07E4: D0 09    JNC   0x07EE             (1182)     jnc   .VBG_FULL_SEG
                                        (1183)                                        ; Partial segment between 1 and 8
07E6: 52 FA    MOV   A,[X-6]            (1184)     mov   A,[X+VBG_SEG_HEIGHT]
07E8: 78       DEC   A                  (1185)     dec   A
07E9: 56 FA 00 MOV   [X-6],0x0          (1186)     mov   [X+VBG_SEG_HEIGHT],00h       ; Zero segment height
07EC: 80 06    JMP   0x07F3             (1187)     jmp   .VBG_WRITE_CHAR
                                        (1188) 
                                        (1189) .VBG_FULL_SEG:                          ; Bargaph
07EE: 17 FA 08 SUB   [X-6],0x8          (1190)     sub   [X+VBG_SEG_HEIGHT],08h       ; Subtract full segment
07F1: 50 07    MOV   A,0x7              (1191)     mov   A,07h                        ; Load full segment
                                        (1192) 
                                        (1193) .VBG_WRITE_CHAR:                        ; Write character to display
07F3: 9E 3D    CALL  LCD_Write_Data|LCD_WriteData|_LCD_Write_Data|_LCD_WriteData(1194)     call  LCD_WriteData                ; Write value
07F5: 18       POP   A                  (1195)     pop   A
07F6: 78       DEC   A                  (1196)     dec   A
07F7: 7B FB    DEC   [X-5]              (1197)     dec   [X+VBG_CHAR_HEIGHT]
07F9: BF D7    JNZ   0x07D1             (1198)     jnz   .VBG_LOOP
07FB: 70 3F    AND   F,0x3F             
07FD: 71 C0    OR    F,0xC0             
                                        (1199)     RAM_EPILOGUE RAM_USE_CLASS_2
07FF: 7F       RET                      (1200)     ret
                                        (1201) .ENDSECTION
                                        (1202) 
                                        (1203) .SECTION
                                        (1204) ;-----------------------------------------------------------------------------
                                        (1205) ;  FUNCTION NAME: LCD_InitVBG
                                        (1206) ;
                                        (1207) ;  DESCRIPTION:
                                        (1208) ;     Initialize the vertical bargraph characters.
                                        (1209) ;
                                        (1210) ;-----------------------------------------------------------------------------
                                        (1211) ;
                                        (1212) ;  ARGUMENTS:  none
                                        (1213) ;
                                        (1214) ;  RETURNS:  none
                                        (1215) ;
                                        (1216) ;  SIDE EFFECTS:
                                        (1217) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (1218) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1219) ;    at a time since they each require their own set of characters.
                                        (1220) ;
                                        (1221) ;  SIDE EFFECTS:
                                        (1222) ;    The A and X registers may be modified by this or future implementations
                                        (1223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1225) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1226) ;    functions.
                                        (1227) ;          
                                        (1228) ;    Currently only the page pointer registers listed below are modified: 
                                        (1229) ;          CUR_PP
                                        (1230) ;
                                        (1231) ; Stack offset constants
                                        (1232) VBGDATA_CTR:      equ    00h           ; Char data count stack offset
                                        (1233) VBG_BYTES:        equ    01h           ; Byte counter stack offset
                                        (1234) 
                                        (1235)  LCD_InitVBG:
                                        (1236) _LCD_InitVBG:
                                        (1237)     RAM_PROLOGUE RAM_USE_CLASS_2
0800: 4F       MOV   X,SP               (1238)     mov   X,SP                         ; Get location of stack
0801: 08       PUSH  A                  (1239)     push  A                            ; Create 2 locations
0802: 08       PUSH  A                  (1240)     push  A
                                        (1241) 
0803: 50 40    MOV   A,0x40             (1242)     mov   A,LCD_CG_RAM_OFFSET              ; Setup pointer
0805: 9E 3F    CALL  _LCD_Control       (1243)     call  LCD_Control                  ; Position the CG pointer
0807: 56 00 01 MOV   [X+0],0x1          (1244)     mov   [X+VBGDATA_CTR],01h          ; Reset data counter
                                        (1245) 
                                        (1246)  .VBG_Loop1:                            ; loop once for each 8 characters
080A: 56 01 08 MOV   [X+1],0x8          (1247)     mov   [X+VBG_BYTES],08h            ; Load cycle pointer
                                        (1248)  .VBG_Loop2:                            ; Loop once for each line in character (8 times)
080D: 52 00    MOV   A,[X+0]            (1249)     mov   A,[X+VBGDATA_CTR]
080F: 3B 01    CMP   A,[X+1]            (1250)     cmp   A,[X+VBG_BYTES]
0811: D0 05    JNC   0x0817             (1251)     jnc   .VBG_SOLID
0813: 50 00    MOV   A,0x0              (1252)     mov   A,00h                        ; Empty line
0815: 80 03    JMP   0x0819             (1253)     jmp   .VBG_Load                     ; Jump to load the bargraph
                                        (1254) .VBG_SOLID:
0817: 50 FF    MOV   A,0xFF             (1255)     mov   A,FFh                        ; Load solid line
                                        (1256) .VBG_Load:
0819: 9E 17    CALL  LCD_Write_Data|LCD_WriteData|_LCD_Write_Data|_LCD_WriteData(1257)     call  LCD_WriteData                ; character data
081B: 7B 01    DEC   [X+1]              (1258)     dec   [X+VBG_BYTES]                ; Dec byte counter
081D: BF EF    JNZ   0x080D             (1259)     jnz   .VBG_Loop2                    ; End Loop 2
081F: 77 00    INC   [X+0]              (1260)     inc   [X+VBGDATA_CTR]
0821: 3D 00 09 CMP   [X+0],0x9          (1261)     cmp   [X+VBGDATA_CTR],09h
0824: BF E5    JNZ   0x080A             (1262)     jnz   .VBG_Loop1                    ; End Loop1
                                        (1263) 
0826: 18       POP   A                  (1264)     pop  A
0827: 18       POP   A                  (1265)     pop  A
0828: 50 0C    MOV   A,0xC              (1266)     mov  A,LCD_DISP_ON                    ; Turn on display, don't really
082A: 9E 1A    CALL  _LCD_Control       (1267)     call LCD_Control                   ; need this.
082C: 70 3F    AND   F,0x3F             
082E: 71 C0    OR    F,0xC0             
                                        (1268)     RAM_EPILOGUE RAM_USE_CLASS_2
0830: 7F       RET                      (1269)     ret
                                        (1270) .ENDSECTION
                                        (1271) 
                                        (1272) ;-----------------------------------------------------------------------------
                                        (1273) ;  FUNCTION NAME: LCD_InitBG
                                        (1274) ;
                                        (1275) ;  DESCRIPTION:
                                        (1276) ;     Initialize horizontal bargraph characters
                                        (1277) ;
                                        (1278) ;-----------------------------------------------------------------------------
                                        (1279) ;
                                        (1280) ;  ARGUMENTS:
                                        (1281) ;     A = type  0 = full                   |||||||||........
                                        (1282) ;               1 = single vertical line   ..........|......
                                        (1283) ;
                                        (1284) ;  RETURNS:
                                        (1285) ;
                                        (1286) ;  SIDE EFFECTS:
                                        (1287) ;    The A and X registers may be modified by this or future implementations
                                        (1288) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1289) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1290) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1291) ;    functions.
                                        (1292) ;          
                                        (1293) ;    Currently only the page pointer registers listed below are modified: 
                                        (1294) ;          CUR_PP
                                        (1295) ;
                                        (1296) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1297) ;    at a time since they each require their own set of characters.
                                        (1298) ;
                                        (1299) ;  THEORY of OPERATION or PROCEDURE:
                                        (1300) ;    This function writes to the LCD character RAM to generate 8 custom
                                        (1301) ;    characters used to generated one of two horizontal bargraphs.
                                        (1302) ;
                                        (1303) .LITERAL
                                        (1304)  LCD_BG_TYPE1:: ; ....., |...., ||..., |||.., ||||., |||||, |||||
                                        (1305)      DB    00h, 10h, 18h, 1Ch, 1Eh, 1Fh, 1Fh
                                        (1306)  LCD_BG_TYPE2:: ; ....., |...., .|..., ..|.., ...|., ....|, .....
                                        (1307)     DB  00h, 10h, 08h, 04h, 02h, 01h, 00h
                                        (1308) .ENDLITERAL
                                        (1309) 
                                        (1310) .SECTION
                                        (1311) ; Stack offset constants
                                        (1312) BGDATA_PTR:   equ    00h               ; Stack offsets
                                        (1313) BGCHARS:      equ    01h
                                        (1314) BGTYPE:       equ    02h
                                        (1315) 
                                        (1316)  LCD_InitBG:
                                        (1317) _LCD_InitBG:
                                        (1318)     RAM_PROLOGUE RAM_USE_CLASS_2
083F: 4F       MOV   X,SP               (1319)     mov   X,SP                         ; Get location of stack
0840: 38 03    ADD   SP,0x3             (1320)     add   SP,3
0842: 54 02    MOV   [X+2],A            (1321)     mov   [X+BGTYPE],A                 ; Store the bargraph type
                                        (1322) 
0844: 50 40    MOV   A,0x40             (1323)     mov   A,LCD_CG_RAM_OFFSET              ; Setup pointer
0846: 9D FE    CALL  _LCD_Control       (1324)     call  LCD_Control                  ; Position the CG pointer
0848: 56 00 00 MOV   [X+0],0x0          (1325)     mov   [X+BGDATA_PTR],00h           ; Reset pointer to BG data
                                        (1326) 
                                        (1327)  .BG_Loop1:
084B: 56 01 08 MOV   [X+1],0x8          (1328)     mov   [X+BGCHARS],08h              ; Load cycle pointer
                                        (1329)  .BG_Loop2:
084E: 52 00    MOV   A,[X+0]            (1330)     mov   A,[X+BGDATA_PTR]
0850: 3D 02 00 CMP   [X+2],0x0          (1331)     cmp   [X+BGTYPE],00h               ; Check which bargraph
0853: B0 05    JNZ   0x0859             (1332)     jnz   .BG_OTHER
0855: FF DA    INDEX LCD_BG_TYPE1       (1333)     index LCD_BG_TYPE1
0857: 80 03    JMP   0x085B             (1334)     jmp   .BG_Load
                                        (1335)  .BG_OTHER:
0859: FF DD    INDEX LCD_BG_TYPE2       (1336)     index LCD_BG_TYPE2
                                        (1337)  .BG_Load:
085B: 9D D5    CALL  LCD_Write_Data|LCD_WriteData|_LCD_Write_Data|_LCD_WriteData(1338)     call  LCD_WriteData
085D: 7B 01    DEC   [X+1]              (1339)     dec   [X+BGCHARS]                  ; Character builder counter
085F: BF EE    JNZ   0x084E             (1340)     jnz   .BG_Loop2
0861: 77 00    INC   [X+0]              (1341)     inc   [X+BGDATA_PTR]               ; Advance to next character
0863: 3D 00 07 CMP   [X+0],0x7          (1342)     cmp   [X+BGDATA_PTR],07h
0866: BF E4    JNZ   0x084B             (1343)     jnz   .BG_Loop1
                                        (1344) 
0868: 38 FD    ADD   SP,0xFD            (1345)     add   SP,-3
086A: 50 0C    MOV   A,0xC              (1346)     mov   A,LCD_DISP_ON
086C: 9D D8    CALL  _LCD_Control       (1347)     call  LCD_Control
086E: 70 3F    AND   F,0x3F             
0870: 71 C0    OR    F,0xC0             
                                        (1348)     RAM_EPILOGUE RAM_USE_CLASS_2
0872: 7F       RET                      (1349)     ret
                                        (1350) .ENDSECTION
                                        (1351) 
                                        (1352) ENDIF
                                        (1353) 
                                        (1354) ; End of File LCD.asm
FILE: C:\Users\Ben\DOCUME~1\GitHub\PSOC_R~1\PSOC_R~1\PSOC_R~1\main.c
(0001) //****************************************************************************
(0002) //*****************************************************************************
(0003) //  FILENAME: main.c
(0004) //   Made for project 2 in the second semester of school
(0005) //
(0006) //  DESCRIPTION: Main file of the Psoc_robot project.
(0007) //
(0008) //-----------------------------------------------------------------------------
(0009) // 
(0010) //*****************************************************************************
(0011) //*****************************************************************************
(0012) ////***************************************************************************************
(0013) 
(0014) //------------------------------------------------------------------------------
(0015) // Name: Psoc_robot
(0016) //------------------------------------------------------------------------------
(0017) //------------------------------------------------------------------------------
(0018) // For Device: CY8C29466
(0019) //------------------------------------------------------------------------------
(0020) // Required Software:  PSoC Designer 5.3
(0021) 
(0022) // Project Settings: 
(0023) //      
(0024) //      Power Setting [Vcc/SysClk Freq]:  5.0V/24MHz
(0025) //      CPU Clock:                        Sysclk/1  
(0026) //      VC1                               Sysclk/12
(0027) //      VC2                               VC1/2 = Sysclk/24
(0028) //      
(0029) //		Timer:				`			  For reading one joystick channel 	
(0030) //      Clock 							   VC2
(0031) //      Period                             65535
(0032) //      CompareValue                       0
(0033) //      CompareType                        Less than or equal to
(0034) //      Conected to port                   Port_0_0
(0035) //  	Timer2:				`			  For reading one joystick channel 	
(0036) //      Clock 							   VC2
(0037) //      Period                             65535
(0038) //      CompareValue                       0
(0039) //      CompareType                        Less than or equal to
(0040) //      Conected to port                   Port_0_1
(0041) //  	Timer3:				`			  For reading the  ultrasonic sensor
(0042) //      Clock 							   VC2
(0043) //      Period                             65535
(0044) //      CompareValue                       0
(0045) //      CompareTy pe                        Less than or equal to
(0046) //      Conected to port                   Port_0_3
(0047) //		
(0048) //		
(0049) //    Pwm conected to port                 Port_0_4
(0050) //    PWM:								   For contrlling one motor on one side
(0051) //      Clock                              VC2
(0052) //      Enable                             High
(0053) //      Period                             1000
(0054) //      PulseWidth                         0
(0055) //      CompareType                        Less than 
(0056) //      Interrupt Type                     Terminal count
(0057) //      LCD:
(0058) //      LCDPort                            Port_2
(0059) //      
(0060) //---------------------------------------------------------------------------------
(0061) //   Hardware Connections
(0062) // Connect P0.1 to P0.2 and press reset.
(0063) // You should note the Value of Pulse Width on the LCD.
(0064) //
(0065) //---------------------------------------------------------------------------------
(0066) 
(0067) #include <m8c.h>        // part specific constants and macros
(0068) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0069) 
(0070) 
(0071) 
(0072) // for timer 1 and motorcontrol 1
(0073) #define DATA_AVAILABLE 0x01//staat in de eerste bit van de flag 
(0074) #define FALLING_EDGE 0x02 // staat in de 2de bit van de flag 
(0075) WORD CapturePosEdge;
(0076) WORD CaptureNegEdge;
(0077) WORD PulseWidth;
(0078) BYTE Flags;
(0079) volatile BOOL done;//dit gedaan om compiler te verplichten waarde terug in te lezen (Caching tegen te gaan )
(0080) 
(0081) // for timer 2 and motor controll 2
(0082) #define DATA_AVAILABLE2 0x01 // new for motorcontroll2
(0083) #define FALLING_EDGE2 0x02    // new for motorcontroll2
(0084) WORD CapturePosEdge2;// new for motorcontroll2
(0085) WORD CaptureNegEdge2;// new for motorcontroll2
(0086) WORD PulseWidth2;// new for motorcontroll2
(0087) BYTE Flags2;// new for motorcontroll2
(0088) 
(0089) // for timer 3 and ultrasoon sensor 1
(0090) #define DATA_AVAILABLE3 0x01 
(0091) #define FALLING_EDGE3 0x02    
(0092) #define Set_Distance  50
(0093) 
(0094) WORD CapturePosEdge3;
(0095) WORD CaptureNegEdge3;
(0096) WORD PulseWidth3;
(0097) BYTE Flags3;
(0098) 
(0099) void motorControll1(void);
(0100) void motorController(void);
(0101) 
(0102) 
(0103) void ultrasoonSensor(void);//long ultrasoon sensor(void);
(0104)  
(0105) #pragma interrupt_handler TimerCaptureISR// for motorcontroll2
(0106) #pragma interrupt_handler Timer2CaptureISR// new for motorcontroll2
(0107) #pragma interrupt_handler Timer3CaptureISR
(0108) 
(0109) void main(void)
(0110) {
(0111)    // Enable Global Interrupt   
(0112)    M8C_EnableGInt;
__UserModules_end|__text_start|_main|_main:
    0873: 71 01    OR    F,0x1
(0113)    
(0114)    // Clear the flags
(0115)    Flags = 0;
    0875: 62 D0 00 MOV   REG[0xD0],0x0
    0878: 55 24 00 MOV   [Flags],0x0
(0116)    Flags2 = 0;// new for motorcontroll2
    087B: 62 D0 00 MOV   REG[0xD0],0x0
    087E: 55 25 00 MOV   [Flags2],0x0
(0117)   
(0118)    // Start timers and enable interrupt
(0119)    Timer_Start();
    0881: 10       PUSH  X
    0882: 7C 04 D2 LCALL _Timer_Start
(0120)    Timer2_Start();// new for motorcontroll2
    0885: 7C 04 72 LCALL _Timer2_Start
(0121)    Timer3_Start();
    0888: 7C 04 0E LCALL _Timer3_Start
(0122)    Timer_EnableInt();
    088B: 7C 04 CA LCALL _Timer_EnableInt
(0123)    Timer2_EnableInt();// new for motorcontroll2
    088E: 7C 04 6A LCALL _Timer2_EnableInt
(0124)    Timer3_EnableInt();
    0891: 7C 04 06 LCALL _Timer3_EnableInt
(0125)    
(0126)    PWM1_Start();	
    0894: 7C 05 90 LCALL _PWM1_Start
(0127)    PWM2_Start();
    0897: 7C 05 33 LCALL _PWM2_Start
    089A: 20       POP   X
(0128)    //LCD_Start(); wordt niet meer gebruikt wegens nood aan adc conectie 
(0129)    PRT1DR = 0x80;
    089B: 62 04 80 MOV   REG[0x4],0x80
    089E: 80 09    JMP   0x08A8
(0130) 
(0131)    while(1)
(0132)    {
(0133) 	//long OutputDistance = ultrasoonSensor();
(0134) 	ultrasoonSensor();
    08A0: 93 0D    CALL  _ultrasoonSensor
(0135) 	
(0136) 	motorControll1();//OutputDistance
    08A2: 92 DB    CALL  _motorControll1
(0137)     motorControll2();//OutputDistance
    08A4: 92 E5    CALL  _motorControll2
(0138) 	ultrasoonSensor();
    08A6: 93 07    CALL  _ultrasoonSensor
(0139)    }
    08A8: 8F F7    JMP   0x08A0
    08AA: 8F FF    JMP   0x08AA
(0140) }
(0141) 
(0142) void TimerCaptureISR(void)
(0143) {
_TimerCaptureISR:
    08AC: 71 C0    OR    F,0xC0
    08AE: 08       PUSH  A
    08AF: 5D D0    MOV   A,REG[0xD0]
    08B1: 08       PUSH  A
    08B2: 5D D3    MOV   A,REG[0xD3]
    08B4: 08       PUSH  A
    08B5: 5D D4    MOV   A,REG[0xD4]
    08B7: 08       PUSH  A
    08B8: 5D D5    MOV   A,REG[0xD5]
    08BA: 08       PUSH  A
    08BB: 62 D0 00 MOV   REG[0xD0],0x0
    08BE: 51 11    MOV   A,[__r0]
    08C0: 08       PUSH  A
    08C1: 51 10    MOV   A,[__r1]
    08C3: 08       PUSH  A
    08C4: 51 0F    MOV   A,[__r2]
    08C6: 08       PUSH  A
    08C7: 51 0E    MOV   A,[__r3]
    08C9: 08       PUSH  A
    08CA: 51 0D    MOV   A,[__r4]
    08CC: 08       PUSH  A
    08CD: 51 0C    MOV   A,[__r5]
    08CF: 08       PUSH  A
    08D0: 51 0B    MOV   A,[__r6]
    08D2: 08       PUSH  A
    08D3: 51 0A    MOV   A,[__r7]
    08D5: 08       PUSH  A
    08D6: 51 09    MOV   A,[__r8]
    08D8: 08       PUSH  A
    08D9: 51 08    MOV   A,[__r9]
    08DB: 08       PUSH  A
    08DC: 51 07    MOV   A,[__r10]
    08DE: 08       PUSH  A
    08DF: 51 06    MOV   A,[__r11]
    08E1: 08       PUSH  A
    08E2: 51 05    MOV   A,[__rX]
    08E4: 08       PUSH  A
    08E5: 51 04    MOV   A,[__rY]
    08E7: 08       PUSH  A
    08E8: 51 03    MOV   A,[__rZ]
    08EA: 08       PUSH  A
(0144)    if(Flags & FALLING_EDGE)
    08EB: 62 D0 00 MOV   REG[0xD0],0x0
    08EE: 47 24 02 TST   [Flags],0x2
    08F1: A0 49    JZ    0x093B
(0145)    {
(0146)       // Read the count on negative edge
(0147)       CaptureNegEdge = Timer_wReadCompareValue();
    08F3: 10       PUSH  X
    08F4: 7C 04 E6 LCALL _wTimer_ReadCompareValue|_Timer_wReadCompareValue|Timer_wReadCompareValue
    08F7: 62 D0 00 MOV   REG[0xD0],0x0
    08FA: 5A 11    MOV   [__r0],X
    08FC: 20       POP   X
    08FD: 08       PUSH  A
    08FE: 51 11    MOV   A,[__r0]
    0900: 62 D0 00 MOV   REG[0xD0],0x0
    0903: 53 14    MOV   [CaptureNegEdge],A
    0905: 18       POP   A
    0906: 53 15    MOV   [CaptureNegEdge+1],A
(0148) 
(0149)       // Change the capture to positive edge and clear the FALLING_EDGE flag
(0150)       Timer_FUNC_LSB_REG &= ~0x80;
    0908: 71 10    OR    F,0x10
    090A: 41 20 7F AND   REG[0x20],0x7F
(0151)       Flags &= ~FALLING_EDGE;
    090D: 70 CF    AND   F,0xCF
    090F: 62 D0 00 MOV   REG[0xD0],0x0
    0912: 26 24 FD AND   [Flags],0xFD
(0152) 
(0153)       // Calculate the pulswidth by finding difference between positive edge
(0154)       // and negative edge counts.  As both the numbers are unsigned numbers
(0155)       // the result will be correct even if there is an underflow in the counter
(0156)       // The result will be accurate as long as the total pulsewidth is less than
(0157)       // 65535 timer ticks.
(0158)       PulseWidth = CapturePosEdge - CaptureNegEdge;
    0915: 62 D0 00 MOV   REG[0xD0],0x0
    0918: 51 1F    MOV   A,[CapturePosEdge+1]
    091A: 62 D0 00 MOV   REG[0xD0],0x0
    091D: 12 15    SUB   A,[CaptureNegEdge+1]
    091F: 62 D0 00 MOV   REG[0xD0],0x0
    0922: 53 1D    MOV   [PulseWidth+1],A
    0924: 62 D0 00 MOV   REG[0xD0],0x0
    0927: 51 1E    MOV   A,[CapturePosEdge]
    0929: 62 D0 00 MOV   REG[0xD0],0x0
    092C: 1A 14    SBB   A,[CaptureNegEdge]
    092E: 62 D0 00 MOV   REG[0xD0],0x0
    0931: 53 1C    MOV   [PulseWidth],A
(0159)       
(0160)       // Set the Data available flag
(0161)       Flags |= DATA_AVAILABLE;
    0933: 62 D0 00 MOV   REG[0xD0],0x0
    0936: 2E 24 01 OR    [Flags],0x1
(0162)    }
    0939: 80 23    JMP   0x095D
(0163)    else
(0164)    {
(0165)       // Read the count on positive edge
(0166)       CapturePosEdge = Timer_wReadCompareValue();
    093B: 10       PUSH  X
    093C: 7C 04 E6 LCALL _wTimer_ReadCompareValue|_Timer_wReadCompareValue|Timer_wReadCompareValue
    093F: 62 D0 00 MOV   REG[0xD0],0x0
    0942: 5A 11    MOV   [__r0],X
    0944: 20       POP   X
    0945: 08       PUSH  A
    0946: 51 11    MOV   A,[__r0]
    0948: 62 D0 00 MOV   REG[0xD0],0x0
    094B: 53 1E    MOV   [CapturePosEdge],A
    094D: 18       POP   A
    094E: 53 1F    MOV   [CapturePosEdge+1],A
(0167)       
(0168)       // Change the capture to negative edge and set flag
(0169)       Timer_FUNC_LSB_REG |= 0x80;
    0950: 71 10    OR    F,0x10
    0952: 43 20 80 OR    REG[0x20],0x80
(0170)       Flags |= FALLING_EDGE;
    0955: 70 CF    AND   F,0xCF
    0957: 62 D0 00 MOV   REG[0xD0],0x0
    095A: 2E 24 02 OR    [Flags],0x2
(0171)    }
    095D: 62 D0 00 MOV   REG[0xD0],0x0
    0960: 18       POP   A
    0961: 53 03    MOV   [__rZ],A
    0963: 18       POP   A
    0964: 53 04    MOV   [__rY],A
    0966: 18       POP   A
    0967: 53 05    MOV   [__rX],A
    0969: 18       POP   A
    096A: 53 06    MOV   [__r11],A
    096C: 18       POP   A
    096D: 53 07    MOV   [__r10],A
    096F: 18       POP   A
    0970: 53 08    MOV   [__r9],A
    0972: 18       POP   A
    0973: 53 09    MOV   [__r8],A
    0975: 18       POP   A
    0976: 53 0A    MOV   [__r7],A
    0978: 18       POP   A
    0979: 53 0B    MOV   [__r6],A
    097B: 18       POP   A
    097C: 53 0C    MOV   [__r5],A
    097E: 18       POP   A
    097F: 53 0D    MOV   [__r4],A
    0981: 18       POP   A
    0982: 53 0E    MOV   [__r3],A
    0984: 18       POP   A
    0985: 53 0F    MOV   [__r2],A
    0987: 18       POP   A
    0988: 53 10    MOV   [__r1],A
    098A: 18       POP   A
    098B: 53 11    MOV   [__r0],A
    098D: 18       POP   A
    098E: 60 D5    MOV   REG[0xD5],A
    0990: 18       POP   A
    0991: 60 D4    MOV   REG[0xD4],A
    0993: 18       POP   A
    0994: 60 D3    MOV   REG[0xD3],A
    0996: 18       POP   A
    0997: 60 D0    MOV   REG[0xD0],A
    0999: 18       POP   A
    099A: 7E       RETI  
(0172) }
(0173) 
(0174) void Timer2CaptureISR(void)// new function for motorcontroll2
(0175) {
_Timer2CaptureISR:
    099B: 71 C0    OR    F,0xC0
    099D: 08       PUSH  A
    099E: 5D D0    MOV   A,REG[0xD0]
    09A0: 08       PUSH  A
    09A1: 5D D3    MOV   A,REG[0xD3]
    09A3: 08       PUSH  A
    09A4: 5D D4    MOV   A,REG[0xD4]
    09A6: 08       PUSH  A
    09A7: 5D D5    MOV   A,REG[0xD5]
    09A9: 08       PUSH  A
    09AA: 62 D0 00 MOV   REG[0xD0],0x0
    09AD: 51 11    MOV   A,[__r0]
    09AF: 08       PUSH  A
    09B0: 51 10    MOV   A,[__r1]
    09B2: 08       PUSH  A
    09B3: 51 0F    MOV   A,[__r2]
    09B5: 08       PUSH  A
    09B6: 51 0E    MOV   A,[__r3]
    09B8: 08       PUSH  A
    09B9: 51 0D    MOV   A,[__r4]
    09BB: 08       PUSH  A
    09BC: 51 0C    MOV   A,[__r5]
    09BE: 08       PUSH  A
    09BF: 51 0B    MOV   A,[__r6]
    09C1: 08       PUSH  A
    09C2: 51 0A    MOV   A,[__r7]
    09C4: 08       PUSH  A
    09C5: 51 09    MOV   A,[__r8]
    09C7: 08       PUSH  A
    09C8: 51 08    MOV   A,[__r9]
    09CA: 08       PUSH  A
    09CB: 51 07    MOV   A,[__r10]
    09CD: 08       PUSH  A
    09CE: 51 06    MOV   A,[__r11]
    09D0: 08       PUSH  A
    09D1: 51 05    MOV   A,[__rX]
    09D3: 08       PUSH  A
    09D4: 51 04    MOV   A,[__rY]
    09D6: 08       PUSH  A
    09D7: 51 03    MOV   A,[__rZ]
    09D9: 08       PUSH  A
(0176) 	 if(Flags2 & FALLING_EDGE)//
    09DA: 62 D0 00 MOV   REG[0xD0],0x0
    09DD: 47 25 02 TST   [Flags2],0x2
    09E0: A0 49    JZ    0x0A2A
(0177)    {
(0178)       // Read the count on negative edge
(0179)       CaptureNegEdge2 = Timer2_wReadCompareValue();
    09E2: 10       PUSH  X
    09E3: 7C 04 86 LCALL wTimer2_ReadCompareValue|Timer2_wReadCompareValue|_wTimer2_ReadCompareValue|_Timer2_wReadCompareValue
    09E6: 62 D0 00 MOV   REG[0xD0],0x0
    09E9: 5A 11    MOV   [__r0],X
    09EB: 20       POP   X
    09EC: 08       PUSH  A
    09ED: 51 11    MOV   A,[__r0]
    09EF: 62 D0 00 MOV   REG[0xD0],0x0
    09F2: 53 20    MOV   [CaptureNegEdge2],A
    09F4: 18       POP   A
    09F5: 53 21    MOV   [CaptureNegEdge2+1],A
(0180) 
(0181)       // Change the capture to positive edge and clear the FALLING_EDGE flag
(0182)       Timer2_FUNC_LSB_REG &= ~0x80;
    09F7: 71 10    OR    F,0x10
    09F9: 41 28 7F AND   REG[0x28],0x7F
(0183)       Flags2 &= ~FALLING_EDGE2;// clearing faling edge bit in flags
    09FC: 70 CF    AND   F,0xCF
    09FE: 62 D0 00 MOV   REG[0xD0],0x0
    0A01: 26 25 FD AND   [Flags2],0xFD
(0184) 	
(0185) 
(0186)       // Calculate the pulswidth by finding difference between positive edge
(0187)       // and negative edge counts.  As both the numbers are unsigned numbers
(0188)       // the result will be correct even if there is an underflow in the counter
(0189)       // The result will be accurate as long as the total pulsewidth is less than
(0190)       // 65535 timer ticks.
(0191)       PulseWidth2 = CapturePosEdge2 - CaptureNegEdge2;
    0A04: 62 D0 00 MOV   REG[0xD0],0x0
    0A07: 51 23    MOV   A,[CapturePosEdge2+1]
    0A09: 62 D0 00 MOV   REG[0xD0],0x0
    0A0C: 12 21    SUB   A,[CaptureNegEdge2+1]
    0A0E: 62 D0 00 MOV   REG[0xD0],0x0
    0A11: 53 13    MOV   [PulseWidth2+1],A
    0A13: 62 D0 00 MOV   REG[0xD0],0x0
    0A16: 51 22    MOV   A,[CapturePosEdge2]
    0A18: 62 D0 00 MOV   REG[0xD0],0x0
    0A1B: 1A 20    SBB   A,[CaptureNegEdge2]
    0A1D: 62 D0 00 MOV   REG[0xD0],0x0
    0A20: 53 12    MOV   [PulseWidth2],A
(0192)       
(0193)       // Set the Data available flag
(0194)       Flags2 |= DATA_AVAILABLE2;
    0A22: 62 D0 00 MOV   REG[0xD0],0x0
    0A25: 2E 25 01 OR    [Flags2],0x1
(0195)    }
    0A28: 80 23    JMP   0x0A4C
(0196)    else
(0197)    {
(0198)       // Read the count on positive edge
(0199)       CapturePosEdge2 = Timer2_wReadCompareValue();
    0A2A: 10       PUSH  X
    0A2B: 7C 04 86 LCALL wTimer2_ReadCompareValue|Timer2_wReadCompareValue|_wTimer2_ReadCompareValue|_Timer2_wReadCompareValue
    0A2E: 62 D0 00 MOV   REG[0xD0],0x0
    0A31: 5A 11    MOV   [__r0],X
    0A33: 20       POP   X
    0A34: 08       PUSH  A
    0A35: 51 11    MOV   A,[__r0]
    0A37: 62 D0 00 MOV   REG[0xD0],0x0
    0A3A: 53 22    MOV   [CapturePosEdge2],A
    0A3C: 18       POP   A
    0A3D: 53 23    MOV   [CapturePosEdge2+1],A
(0200)       
(0201)       // Change the capture to negative edge and set flag
(0202)       Timer2_FUNC_LSB_REG |= 0x80;//0x80
    0A3F: 71 10    OR    F,0x10
    0A41: 43 28 80 OR    REG[0x28],0x80
(0203)       Flags2 |= FALLING_EDGE2;
    0A44: 70 CF    AND   F,0xCF
    0A46: 62 D0 00 MOV   REG[0xD0],0x0
    0A49: 2E 25 02 OR    [Flags2],0x2
(0204)    }
    0A4C: 62 D0 00 MOV   REG[0xD0],0x0
    0A4F: 18       POP   A
    0A50: 53 03    MOV   [__rZ],A
    0A52: 18       POP   A
    0A53: 53 04    MOV   [__rY],A
    0A55: 18       POP   A
    0A56: 53 05    MOV   [__rX],A
    0A58: 18       POP   A
    0A59: 53 06    MOV   [__r11],A
    0A5B: 18       POP   A
    0A5C: 53 07    MOV   [__r10],A
    0A5E: 18       POP   A
    0A5F: 53 08    MOV   [__r9],A
    0A61: 18       POP   A
    0A62: 53 09    MOV   [__r8],A
    0A64: 18       POP   A
    0A65: 53 0A    MOV   [__r7],A
    0A67: 18       POP   A
    0A68: 53 0B    MOV   [__r6],A
    0A6A: 18       POP   A
    0A6B: 53 0C    MOV   [__r5],A
    0A6D: 18       POP   A
    0A6E: 53 0D    MOV   [__r4],A
    0A70: 18       POP   A
    0A71: 53 0E    MOV   [__r3],A
    0A73: 18       POP   A
    0A74: 53 0F    MOV   [__r2],A
    0A76: 18       POP   A
    0A77: 53 10    MOV   [__r1],A
    0A79: 18       POP   A
    0A7A: 53 11    MOV   [__r0],A
    0A7C: 18       POP   A
    0A7D: 60 D5    MOV   REG[0xD5],A
    0A7F: 18       POP   A
    0A80: 60 D4    MOV   REG[0xD4],A
    0A82: 18       POP   A
    0A83: 60 D3    MOV   REG[0xD3],A
    0A85: 18       POP   A
    0A86: 60 D0    MOV   REG[0xD0],A
    0A88: 18       POP   A
    0A89: 7E       RETI  
(0205) }
(0206) 
(0207) void Timer3CaptureISR(void)
(0208) {
_Timer3CaptureISR:
    0A8A: 71 C0    OR    F,0xC0
    0A8C: 08       PUSH  A
    0A8D: 5D D0    MOV   A,REG[0xD0]
    0A8F: 08       PUSH  A
    0A90: 5D D3    MOV   A,REG[0xD3]
    0A92: 08       PUSH  A
    0A93: 5D D4    MOV   A,REG[0xD4]
    0A95: 08       PUSH  A
    0A96: 5D D5    MOV   A,REG[0xD5]
    0A98: 08       PUSH  A
    0A99: 62 D0 00 MOV   REG[0xD0],0x0
    0A9C: 51 11    MOV   A,[__r0]
    0A9E: 08       PUSH  A
    0A9F: 51 10    MOV   A,[__r1]
    0AA1: 08       PUSH  A
    0AA2: 51 0F    MOV   A,[__r2]
    0AA4: 08       PUSH  A
    0AA5: 51 0E    MOV   A,[__r3]
    0AA7: 08       PUSH  A
    0AA8: 51 0D    MOV   A,[__r4]
    0AAA: 08       PUSH  A
    0AAB: 51 0C    MOV   A,[__r5]
    0AAD: 08       PUSH  A
    0AAE: 51 0B    MOV   A,[__r6]
    0AB0: 08       PUSH  A
    0AB1: 51 0A    MOV   A,[__r7]
    0AB3: 08       PUSH  A
    0AB4: 51 09    MOV   A,[__r8]
    0AB6: 08       PUSH  A
    0AB7: 51 08    MOV   A,[__r9]
    0AB9: 08       PUSH  A
    0ABA: 51 07    MOV   A,[__r10]
    0ABC: 08       PUSH  A
    0ABD: 51 06    MOV   A,[__r11]
    0ABF: 08       PUSH  A
    0AC0: 51 05    MOV   A,[__rX]
    0AC2: 08       PUSH  A
    0AC3: 51 04    MOV   A,[__rY]
    0AC5: 08       PUSH  A
    0AC6: 51 03    MOV   A,[__rZ]
    0AC8: 08       PUSH  A
(0209)    if(Flags3 & FALLING_EDGE3)
    0AC9: 62 D0 00 MOV   REG[0xD0],0x0
    0ACC: 47 26 02 TST   [Flags3],0x2
    0ACF: A0 4F    JZ    0x0B1F
(0210)    {
(0211)       // Read the count on negative edge
(0212)       CaptureNegEdge3 = Timer3_wReadCompareValue();
    0AD1: 10       PUSH  X
    0AD2: 7C 04 22 LCALL wTimer3_ReadCompareValue|_Timer3_wReadCompareValue|_wTimer3_ReadCompareValue|Timer3_wReadCompareValue
    0AD5: 62 D0 00 MOV   REG[0xD0],0x0
    0AD8: 5A 11    MOV   [__r0],X
    0ADA: 20       POP   X
    0ADB: 08       PUSH  A
    0ADC: 51 11    MOV   A,[__r0]
    0ADE: 62 D0 00 MOV   REG[0xD0],0x0
    0AE1: 53 18    MOV   [CaptureNegEdge3],A
    0AE3: 18       POP   A
    0AE4: 53 19    MOV   [CaptureNegEdge3+1],A
(0213) 
(0214)       // Change the capture to positive edge and clear the FALLING_EDGE flag
(0215)       Timer3_FUNC_LSB_REG &= ~0x80;
    0AE6: 71 10    OR    F,0x10
    0AE8: 41 30 7F AND   REG[0x30],0x7F
(0216)       Flags3 &= ~FALLING_EDGE3;
    0AEB: 70 CF    AND   F,0xCF
    0AED: 62 D0 00 MOV   REG[0xD0],0x0
    0AF0: 26 26 FD AND   [Flags3],0xFD
(0217) 
(0218)       // Calculate the pulswidth by finding difference between positive edge
(0219)       // and negative edge counts.  As both the numbers are unsigned numbers
(0220)       // the result will be correct even if there is an underflow in the counter
(0221)       // The result will be accurate as long as the total pulsewidth is less than
(0222)       // 65535 timer ticks.
(0223)       PulseWidth3 = CapturePosEdge3 - CaptureNegEdge3;
    0AF3: 62 D0 00 MOV   REG[0xD0],0x0
    0AF6: 51 1B    MOV   A,[CapturePosEdge3+1]
    0AF8: 62 D0 00 MOV   REG[0xD0],0x0
    0AFB: 12 19    SUB   A,[CaptureNegEdge3+1]
    0AFD: 62 D0 00 MOV   REG[0xD0],0x0
    0B00: 53 17    MOV   [PulseWidth3+1],A
    0B02: 62 D0 00 MOV   REG[0xD0],0x0
    0B05: 51 1A    MOV   A,[CapturePosEdge3]
    0B07: 62 D0 00 MOV   REG[0xD0],0x0
    0B0A: 1A 18    SBB   A,[CaptureNegEdge3]
    0B0C: 62 D0 00 MOV   REG[0xD0],0x0
    0B0F: 53 16    MOV   [PulseWidth3],A
(0224)       
(0225)       // Set the Data available flag
(0226)       Flags3 |= DATA_AVAILABLE3;
    0B11: 62 D0 00 MOV   REG[0xD0],0x0
    0B14: 2E 26 01 OR    [Flags3],0x1
(0227) 	  done = TRUE ;// 
    0B17: 62 D0 00 MOV   REG[0xD0],0x0
    0B1A: 55 27 01 MOV   [done],0x1
(0228)    }
    0B1D: 80 23    JMP   0x0B41
(0229)    else
(0230)    {
(0231)       // Read the count on positive edge
(0232)       CapturePosEdge3 = Timer3_wReadCompareValue();
    0B1F: 10       PUSH  X
    0B20: 7C 04 22 LCALL wTimer3_ReadCompareValue|_Timer3_wReadCompareValue|_wTimer3_ReadCompareValue|Timer3_wReadCompareValue
    0B23: 62 D0 00 MOV   REG[0xD0],0x0
    0B26: 5A 11    MOV   [__r0],X
    0B28: 20       POP   X
    0B29: 08       PUSH  A
    0B2A: 51 11    MOV   A,[__r0]
    0B2C: 62 D0 00 MOV   REG[0xD0],0x0
    0B2F: 53 1A    MOV   [CapturePosEdge3],A
    0B31: 18       POP   A
    0B32: 53 1B    MOV   [CapturePosEdge3+1],A
(0233)       
(0234)       // Change the capture to negative edge and set flag
(0235)       Timer3_FUNC_LSB_REG |= 0x80;
    0B34: 71 10    OR    F,0x10
    0B36: 43 30 80 OR    REG[0x30],0x80
(0236)       Flags3 |= FALLING_EDGE3;
    0B39: 70 CF    AND   F,0xCF
    0B3B: 62 D0 00 MOV   REG[0xD0],0x0
    0B3E: 2E 26 02 OR    [Flags3],0x2
(0237)    }
    0B41: 62 D0 00 MOV   REG[0xD0],0x0
    0B44: 18       POP   A
    0B45: 53 03    MOV   [__rZ],A
    0B47: 18       POP   A
    0B48: 53 04    MOV   [__rY],A
    0B4A: 18       POP   A
    0B4B: 53 05    MOV   [__rX],A
    0B4D: 18       POP   A
    0B4E: 53 06    MOV   [__r11],A
    0B50: 18       POP   A
    0B51: 53 07    MOV   [__r10],A
    0B53: 18       POP   A
    0B54: 53 08    MOV   [__r9],A
    0B56: 18       POP   A
    0B57: 53 09    MOV   [__r8],A
    0B59: 18       POP   A
    0B5A: 53 0A    MOV   [__r7],A
    0B5C: 18       POP   A
    0B5D: 53 0B    MOV   [__r6],A
    0B5F: 18       POP   A
    0B60: 53 0C    MOV   [__r5],A
    0B62: 18       POP   A
    0B63: 53 0D    MOV   [__r4],A
    0B65: 18       POP   A
    0B66: 53 0E    MOV   [__r3],A
    0B68: 18       POP   A
    0B69: 53 0F    MOV   [__r2],A
    0B6B: 18       POP   A
    0B6C: 53 10    MOV   [__r1],A
    0B6E: 18       POP   A
    0B6F: 53 11    MOV   [__r0],A
    0B71: 18       POP   A
    0B72: 60 D5    MOV   REG[0xD5],A
    0B74: 18       POP   A
    0B75: 60 D4    MOV   REG[0xD4],A
    0B77: 18       POP   A
    0B78: 60 D3    MOV   REG[0xD3],A
    0B7A: 18       POP   A
    0B7B: 60 D0    MOV   REG[0xD0],A
    0B7D: 18       POP   A
    0B7E: 7E       RETI  
(0238) }
(0239) 
(0240) void motorControll1(void)//long OutputDistance
(0241) {
(0242) 			
(0243) 	   // Check if pulsewidth data is available
(0244)       if(Flags & DATA_AVAILABLE)
_motorControll1:
    0B7F: 62 D0 00 MOV   REG[0xD0],0x0
    0B82: 47 24 01 TST   [Flags],0x1
    0B85: A0 04    JZ    0x0B8A
(0245)    	 {
(0246) //         LCD_Position(0,0);
(0247) //         LCD_PrHexInt(PulseWidth);
(0248)    	 Flags &= ~DATA_AVAILABLE;
    0B87: 26 24 FE AND   [Flags],0xFE
(0249) 			
(0250) 			
(0251) 		}
    0B8A: 7F       RET   
(0252)    
(0253) 	 
(0254) 	
(0255) }
(0256) 
(0257) void motorControll2(void)// long OutputDistance
(0258) {
(0259) 	if(Flags2 & DATA_AVAILABLE2)
_motorControll2:
    0B8B: 62 D0 00 MOV   REG[0xD0],0x0
    0B8E: 47 25 01 TST   [Flags2],0x1
    0B91: A0 1C    JZ    0x0BAE
(0260)       {
(0261) 		 LCD_Position(5,0);
    0B93: 10       PUSH  X
    0B94: 57 00    MOV   X,0x0
    0B96: 50 05    MOV   A,0x5
    0B98: 7C 07 69 LCALL _LCD_Position
(0262)          LCD_PrHexInt(PulseWidth2);
    0B9B: 62 D0 00 MOV   REG[0xD0],0x0
    0B9E: 51 12    MOV   A,[PulseWidth2]
    0BA0: 08       PUSH  A
    0BA1: 51 13    MOV   A,[PulseWidth2+1]
    0BA3: 20       POP   X
    0BA4: 7C 06 19 LCALL _LCD_PrHexInt
    0BA7: 20       POP   X
(0263)        
(0264)          Flags2 &= ~DATA_AVAILABLE2;
    0BA8: 62 D0 00 MOV   REG[0xD0],0x0
    0BAB: 26 25 FE AND   [Flags2],0xFE
(0265)       }
    0BAE: 7F       RET   
(0266)        
(0267) 	
(0268) }
(0269) 
(0270) 
(0271) void ultrasoonSensor(void)
(0272) {
_ultrasoonSensor:
  distance             --> X+0
    0BAF: 10       PUSH  X
    0BB0: 4F       MOV   X,SP
    0BB1: 38 04    ADD   SP,0x4
(0273) 	long distance;
(0274) 	//this if statmend ensure's the trig pin is trigerd when needed
(0275) 	
(0276)    if(done == FALSE)
    0BB3: 62 D0 00 MOV   REG[0xD0],0x0
    0BB6: 3C 27 00 CMP   [done],0x0
    0BB9: B0 19    JNZ   0x0BD3
(0277) 	{
(0278) 		PRT1DR |= 0x01;
    0BBB: 43 04 01 OR    REG[0x4],0x1
(0279)   	    asm("nop");
    0BBE: 40       NOP   
(0280) 		asm("nop");
    0BBF: 40       NOP   
(0281) 		asm("nop");
    0BC0: 40       NOP   
(0282) 		asm("nop");
    0BC1: 40       NOP   
(0283) 		asm("nop");
    0BC2: 40       NOP   
(0284) 		asm("nop");
    0BC3: 40       NOP   
(0285) 		asm("nop");
    0BC4: 40       NOP   
(0286) 		asm("nop");
    0BC5: 40       NOP   
(0287) 		asm("nop");
    0BC6: 40       NOP   
(0288) 		asm("nop");
    0BC7: 40       NOP   
(0289) 		asm("nop");
    0BC8: 40       NOP   
(0290) 		asm("nop");
    0BC9: 40       NOP   
(0291) 		asm("nop");
    0BCA: 40       NOP   
(0292) 		asm("nop");
    0BCB: 40       NOP   
(0293) 		asm("nop");
    0BCC: 40       NOP   
(0294) 		asm("nop");
    0BCD: 40       NOP   
(0295) 		asm("nop");
    0BCE: 40       NOP   
(0296) 		asm("nop");
    0BCF: 40       NOP   
(0297) 		PRT1DR &= ~0x01;
    0BD0: 41 04 FE AND   REG[0x4],0xFE
(0298) 
(0299) 	}
(0300) 	if(Flags3 & DATA_AVAILABLE3)// do if databit is set 
    0BD3: 62 D0 00 MOV   REG[0xD0],0x0
    0BD6: 47 26 01 TST   [Flags3],0x1
    0BD9: A0 22    JZ    0x0BFC
(0301)     {
(0302)       
(0303) 		 LCD_Position(5,5);
    0BDB: 10       PUSH  X
    0BDC: 50 05    MOV   A,0x5
    0BDE: 57 05    MOV   X,0x5
    0BE0: 7C 07 69 LCALL _LCD_Position
(0304)          LCD_PrHexInt(PulseWidth3);
    0BE3: 62 D0 00 MOV   REG[0xD0],0x0
    0BE6: 51 16    MOV   A,[PulseWidth3]
    0BE8: 08       PUSH  A
    0BE9: 51 17    MOV   A,[PulseWidth3+1]
    0BEB: 20       POP   X
    0BEC: 7C 06 19 LCALL _LCD_PrHexInt
    0BEF: 20       POP   X
(0305)        
(0306)          Flags3 &= ~DATA_AVAILABLE3;
    0BF0: 62 D0 00 MOV   REG[0xD0],0x0
    0BF3: 26 26 FE AND   [Flags3],0xFE
(0307) 		done = FALSE;
    0BF6: 62 D0 00 MOV   REG[0xD0],0x0
    0BF9: 55 27 00 MOV   [done],0x0
(0308)     }  
    0BFC: 38 FC    ADD   SP,0xFC
(0309) 
(0310) 	
(0311) 	//return  distance;
(0312) }
(0313) 
(0314) //}
    0BFE: 20       POP   X
    0BFF: 7F       RET   
