INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module pcAdd
INFO: [VRFC 10-311] analyzing module pcMux
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module shiftMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module MIPSmachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-311] analyzing module testbench
