# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Labo4.srcs/sources_1/imports/sources/ADD.vhd" \
"../../../../Labo4.srcs/sources_1/imports/sources/processor_pkg.vhd" \
"../../../../Labo4.srcs/sources_1/imports/sources/ALU8bit.vhd" \
"../../../../Labo4.srcs/sources_1/imports/sources/FA1B.vhd" \
"../../../../../labo3/labo3.srcs/sources_1/imports/sources/basic_register.vhd" \
"../../../../Labo4.srcs/sources_1/imports/sources/data_path.vhd" \
"../../../../Labo4.srcs/sources_1/imports/sources/register_file.vhd" \
"../../../../Labo4.srcs/sim_1/imports/sources/data_path_tb.vhd" \

# Do not sort compile order
nosort
