/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [12:0] _05_;
  wire [12:0] _06_;
  wire [11:0] _07_;
  wire [21:0] _08_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire [15:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = celloutsig_0_14z ? celloutsig_0_51z : celloutsig_0_14z;
  assign celloutsig_0_14z = ~((_02_ | celloutsig_0_5z[7]) & (celloutsig_0_6z[5] | celloutsig_0_6z[5]));
  assign celloutsig_0_31z = _03_ | ~(_04_);
  reg [12:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 13'h0000;
    else _12_ <= { _05_[12:10], celloutsig_0_2z };
  assign { _06_[12:10], _00_, _02_, _06_[7], _01_, _06_[5:0] } = _12_;
  reg [3:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 4'h0;
    else _13_ <= { celloutsig_0_0z[3:1], celloutsig_0_4z };
  assign out_data[35:32] = _13_;
  reg [11:0] _14_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _14_ <= 12'h000;
    else _14_ <= { in_data[66:63], celloutsig_0_0z, celloutsig_0_0z };
  assign { _07_[11:9], _05_[12:10], _04_, _07_[4:0] } = _14_;
  reg [21:0] _15_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _15_ <= 22'h000000;
    else _15_ <= { celloutsig_0_2z[6:2], celloutsig_0_5z, celloutsig_0_14z };
  assign { _08_[21:8], _03_, _08_[6:0] } = _15_;
  assign celloutsig_1_4z = { celloutsig_1_1z[10:6], celloutsig_1_3z } / { 1'h1, celloutsig_1_2z[1:0], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_0z[9:6], celloutsig_1_13z } > in_data[146:142];
  assign celloutsig_0_9z = { celloutsig_0_5z[5:0], celloutsig_0_7z } && celloutsig_0_5z[15:2];
  assign celloutsig_0_2z = in_data[43:34] * { in_data[18:13], celloutsig_0_0z };
  assign celloutsig_1_0z = - in_data[159:145];
  assign celloutsig_1_2z = in_data[144:142] | celloutsig_1_1z[4:2];
  assign celloutsig_0_51z = | { _04_, celloutsig_0_31z, celloutsig_0_9z, celloutsig_0_5z, _05_[12:10], _07_[11:9], _07_[4:0], in_data[59:48] };
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_1z[3:2] };
  assign celloutsig_1_13z = | celloutsig_1_4z[4:1];
  assign celloutsig_1_18z = | in_data[179:175];
  assign celloutsig_0_4z = ~^ in_data[25:23];
  assign celloutsig_1_1z = in_data[169:156] >> celloutsig_1_0z[14:1];
  assign celloutsig_0_5z = { _06_[11:10], _00_, _02_, _06_[7], _01_, _06_[5:0], celloutsig_0_0z } << { _07_[10:9], _05_[12], _07_[11:9], _05_[12:10], _04_, _07_[4:0], celloutsig_0_4z };
  assign celloutsig_0_6z = celloutsig_0_5z[13:7] >>> { _02_, _06_[7], _01_, _06_[5:2] };
  assign celloutsig_0_0z = in_data[81:78] ^ in_data[29:26];
  assign celloutsig_0_7z = { _07_[10:9], _05_[12:10], _04_, _07_[4], celloutsig_0_4z } ^ { celloutsig_0_0z[1], celloutsig_0_6z };
  assign _05_[9:0] = celloutsig_0_2z;
  assign { _06_[9:8], _06_[6] } = { _00_, _02_, _01_ };
  assign _07_[8:5] = { _05_[12:10], _04_ };
  assign _08_[7] = _03_;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z };
endmodule
