\hypertarget{mem_2cache_2prefetch_2base_8hh}{
\section{mem/cache/prefetch/base.hh}
\label{mem_2cache_2prefetch_2base_8hh}\index{mem/cache/prefetch/base.hh@{mem/cache/prefetch/base.hh}}
}
{\ttfamily \#include $<$list$>$}\par
{\ttfamily \#include \char`\"{}base/statistics.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/packet.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}params/BaseCache.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/clocked\_\-object.hh\char`\"{}}\par
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classBasePrefetcher}{BasePrefetcher}
\item 
class \hyperlink{classBasePrefetcher_1_1DeferredPacket}{DeferredPacket}
\end{DoxyCompactItemize}


\subsection{説明}
Miss and writeback queue declarations. 