<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="mips_decls_p" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="62128fs"></ZoomEndTime>
      <Cursor1Time time="47119fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="154"></NameColumnWidth>
      <ValueColumnWidth column_width="62"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="46" />
   <wvobject fp_name="/testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_DP/U_PC_F/pc_f" type="array">
      <obj_property name="ElementShortName">pc_f[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_f[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_DP/U_PC_F/pcnext_f" type="array">
      <obj_property name="ElementShortName">pcnext_f[31:0]</obj_property>
      <obj_property name="ObjectShortName">pcnext_f[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/writedata" type="array">
      <obj_property name="ElementShortName">writedata[31:0]</obj_property>
      <obj_property name="ObjectShortName">writedata[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dataadr" type="array">
      <obj_property name="ElementShortName">dataadr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataadr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/memwrite" type="logic">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/cycle" type="array">
      <obj_property name="ElementShortName">cycle[31:0]</obj_property>
      <obj_property name="ObjectShortName">cycle[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_C/aluop" type="array">
      <obj_property name="ElementShortName">aluop[1:0]</obj_property>
      <obj_property name="ObjectShortName">aluop[1:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/opcode_d" type="array">
      <obj_property name="ElementShortName">opcode_d[5:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_d[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_C/memtoreg" type="array">
      <obj_property name="ElementShortName">memtoreg[1:0]</obj_property>
      <obj_property name="ObjectShortName">memtoreg[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_C/memwrite" type="logic">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_C/branch" type="logic">
      <obj_property name="ElementShortName">branch</obj_property>
      <obj_property name="ObjectShortName">branch</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_C/alusrc" type="logic">
      <obj_property name="ElementShortName">alusrc</obj_property>
      <obj_property name="ObjectShortName">alusrc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_C/regdst" type="logic">
      <obj_property name="ElementShortName">regdst</obj_property>
      <obj_property name="ObjectShortName">regdst</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_C/regwrite" type="logic">
      <obj_property name="ElementShortName">regwrite</obj_property>
      <obj_property name="ObjectShortName">regwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_C/jump" type="logic">
      <obj_property name="ElementShortName">jump</obj_property>
      <obj_property name="ObjectShortName">jump</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_C/pcsrc" type="logic">
      <obj_property name="ElementShortName">pcsrc</obj_property>
      <obj_property name="ObjectShortName">pcsrc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/funct_d" type="array">
      <obj_property name="ElementShortName">funct_d[5:0]</obj_property>
      <obj_property name="ObjectShortName">funct_d[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_C/alucontrol" type="array">
      <obj_property name="ElementShortName">alucontrol[2:0]</obj_property>
      <obj_property name="ObjectShortName">alucontrol[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/imem/adr" type="array">
      <obj_property name="ElementShortName">adr[31:0]</obj_property>
      <obj_property name="ObjectShortName">adr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/imem/rd" type="array">
      <obj_property name="ElementShortName">rd[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/imem/adr_w" type="array">
      <obj_property name="ElementShortName">adr_w[29:0]</obj_property>
      <obj_property name="ObjectShortName">adr_w[29:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/dmem/wd" type="array">
      <obj_property name="ElementShortName">wd[31:0]</obj_property>
      <obj_property name="ObjectShortName">wd[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/readdata" type="array">
      <obj_property name="ElementShortName">readdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">readdata[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/dmem/adr_w" type="array">
      <obj_property name="ElementShortName">adr_w[29:0]</obj_property>
      <obj_property name="ObjectShortName">adr_w[29:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_DP/regwrite_e" type="logic">
      <obj_property name="ElementShortName">regwrite_e</obj_property>
      <obj_property name="ObjectShortName">regwrite_e</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/LIMIT" type="array">
      <obj_property name="ElementShortName">LIMIT[31:0]</obj_property>
      <obj_property name="ObjectShortName">LIMIT[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/memwrite" type="logic">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/aluout" type="array">
      <obj_property name="ElementShortName">aluout[31:0]</obj_property>
      <obj_property name="ObjectShortName">aluout[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/memwrite_m" type="logic">
      <obj_property name="ElementShortName">memwrite_m</obj_property>
      <obj_property name="ObjectShortName">memwrite_m</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/zero_d" type="logic">
      <obj_property name="ElementShortName">zero_d</obj_property>
      <obj_property name="ObjectShortName">zero_d</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/memtoreg_d" type="array">
      <obj_property name="ElementShortName">memtoreg_d[1:0]</obj_property>
      <obj_property name="ObjectShortName">memtoreg_d[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/alusrc_d" type="logic">
      <obj_property name="ElementShortName">alusrc_d</obj_property>
      <obj_property name="ObjectShortName">alusrc_d</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/regdst_d" type="logic">
      <obj_property name="ElementShortName">regdst_d</obj_property>
      <obj_property name="ObjectShortName">regdst_d</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/regwrite_d" type="logic">
      <obj_property name="ElementShortName">regwrite_d</obj_property>
      <obj_property name="ObjectShortName">regwrite_d</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/jump_d" type="logic">
      <obj_property name="ElementShortName">jump_d</obj_property>
      <obj_property name="ObjectShortName">jump_d</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/pcsrc_d" type="logic">
      <obj_property name="ElementShortName">pcsrc_d</obj_property>
      <obj_property name="ObjectShortName">pcsrc_d</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/alucontrol_d" type="array">
      <obj_property name="ElementShortName">alucontrol_d[2:0]</obj_property>
      <obj_property name="ObjectShortName">alucontrol_d[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_DP/regwrite_d" type="logic">
      <obj_property name="ElementShortName">regwrite_d</obj_property>
      <obj_property name="ObjectShortName">regwrite_d</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_DP/regdst_d" type="logic">
      <obj_property name="ElementShortName">regdst_d</obj_property>
      <obj_property name="ObjectShortName">regdst_d</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_DP/regdst_e" type="logic">
      <obj_property name="ElementShortName">regdst_e</obj_property>
      <obj_property name="ObjectShortName">regdst_e</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_DP/instr_f" type="array">
      <obj_property name="ElementShortName">instr_f[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_f[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_DP/instr_d" type="array">
      <obj_property name="ElementShortName">instr_d[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_d[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUV/mips/U_DP/pcnext_f" type="array">
      <obj_property name="ElementShortName">pcnext_f[31:0]</obj_property>
      <obj_property name="ObjectShortName">pcnext_f[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
