LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY Lab_03 IS
	PORT(clock : IN STD_LOGIC;
		  reset : IN STD_LOGIC;
		  Load_A : IN STD_LOGIC;
		  A : IN STD_LOGIC_VECTOR(7 downto 0);
		  S : IN STD_LOGIC;
		  Done : OUT STD_LOGIC;
		  B : OUT STD_LOGIC_VECTOR(3 downto 0);
		  sate_out : OUT STD_LOGIC(1 downto 0);
END Lab_03;

ARCHITECTURE Behavior OF Lab_03 IS
	SIGNAL