\hypertarget{union__hw__wdog__tmrouth}{}\section{\+\_\+hw\+\_\+wdog\+\_\+tmrouth Union Reference}
\label{union__hw__wdog__tmrouth}\index{\+\_\+hw\+\_\+wdog\+\_\+tmrouth@{\+\_\+hw\+\_\+wdog\+\_\+tmrouth}}


H\+W\+\_\+\+W\+D\+O\+G\+\_\+\+T\+M\+R\+O\+U\+TH -\/ Watchdog Timer Output Register High (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+wdog.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__wdog__tmrouth_1_1__hw__wdog__tmrouth__bitfields}{\+\_\+hw\+\_\+wdog\+\_\+tmrouth\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t {\bfseries U}\hypertarget{union__hw__wdog__tmrouth_a1d708ba7e81043cf26f34f1687b6dd90}{}\label{union__hw__wdog__tmrouth_a1d708ba7e81043cf26f34f1687b6dd90}

\item 
struct \hyperlink{struct__hw__wdog__tmrouth_1_1__hw__wdog__tmrouth__bitfields}{\+\_\+hw\+\_\+wdog\+\_\+tmrouth\+::\+\_\+hw\+\_\+wdog\+\_\+tmrouth\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__wdog__tmrouth_a777e1223ce79f50dc6c87028a6d5a446}{}\label{union__hw__wdog__tmrouth_a777e1223ce79f50dc6c87028a6d5a446}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+W\+D\+O\+G\+\_\+\+T\+M\+R\+O\+U\+TH -\/ Watchdog Timer Output Register High (RW) 

Reset value\+: 0x0000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+wdog.\+h\end{DoxyCompactItemize}
