From 0a08824d2c1fa6d6586495fc267103160483f367 Mon Sep 17 00:00:00 2001
From: Chen Baozi <chenbaozi@phytium.com.cn>
Date: Mon, 17 Jun 2024 19:33:03 +0800
Subject: [PATCH 044/150] dt-bindings: pwm: Add bindings for Phytium PWM
 controller

This patch adds bindings for Phytium PWM controller.

Signed-off-by: Chen Baozi <chenbaozi@phytium.com.cn>
Change-Id: I08d7ffc6e7ef5f28a51b3b7673d1448da6b6f38b
Signed-off-by: Andrew Powers-Holmes <aholmes@omnom.net>
---
 .../devicetree/bindings/pwm/phytium,pwm.yaml  | 60 +++++++++++++++++++
 MAINTAINERS                                   |  1 +
 2 files changed, 61 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/pwm/phytium,pwm.yaml

diff --git a/Documentation/devicetree/bindings/pwm/phytium,pwm.yaml b/Documentation/devicetree/bindings/pwm/phytium,pwm.yaml
new file mode 100644
index 000000000000..b142aa6aecf4
--- /dev/null
+++ b/Documentation/devicetree/bindings/pwm/phytium,pwm.yaml
@@ -0,0 +1,60 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/pwm/phytium,pwm.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Phytium PWM controller
+
+maintainers:
+  - Chen Baozi <chenbaozi@phytium.com.cn>
+
+allOf:
+  - $ref: pwm.yaml#
+
+properties:
+  compatible:
+    const: phytium,pwm
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    description: Clock specifiers for both ipg and per clocks.
+
+  interrupts:
+    maxItems: 1
+
+  phytium,db:
+    description: |
+      One or two <cntmod dutymod div updbcly dbpolarity> to describe dead-band configurations.
+      "cntmod" indicates the counter mode (0 for modulo, 1 for up-and-down).
+      "dutymod" indicdates which duty to compare with (0 for PMW_CCR, 1 for FIFO).
+      "div" selects the clock divider value, from 0 to 1023.
+      "updbcly" selects the rising edge delay cycles.
+      "dbpolarity" selects the polarity for dead-band.
+    $ref: /schemas/types.yaml#/definitions/uint32-array
+    uniqueItems: true
+    items:
+      minimum: 1
+      maximum: 2
+
+
+required:
+  - compatible
+  - reg
+  - clocks
+  - interrupts
+  - phytium,db
+
+additionalProperties: false
+
+examples:
+  - |
+    pwm0: pwm@2804a000 {
+      compatible = "phytium,pwm";
+      reg= <0x0 0x2804a000 0x0 0x1000>;
+      interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;
+      clocks = <&sysclk_48mhz>;
+      phytium,db = <0 0 0 1000 0>;
+    };
diff --git a/MAINTAINERS b/MAINTAINERS
index d2e73262c647..21c13feac3cf 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -2540,6 +2540,7 @@ F:	Documentation/devicetree/bindings/mmc/phytium,mci.yaml
 F:	Documentation/devicetree/bindings/mmc/phytium,sdci.yaml
 F:	Documentation/devicetree/bindings/mtd/phytium,nfc.yaml
 F:	Documentation/devicetree/bindings/net/can/phytium,can.yaml
+F:	Documentation/devicetree/bindings/pwm/phytium,pwm.yaml
 F:	Documentation/devicetree/bindings/rng/phytium,rng.yaml
 F:	Documentation/devicetree/bindings/sound/phytium,hda.yaml
 F:	Documentation/devicetree/bindings/spi/phytium,qspi-nor.yaml
-- 
2.47.0

