#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 24 21:16:55 2021
# Process ID: 380436
# Current directory: /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_dint_0_synth_1
# Command line: vivado -log bd_2d50_dint_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_2d50_dint_0.tcl
# Log file: /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_dint_0_synth_1/bd_2d50_dint_0.vds
# Journal file: /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_dint_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bd_2d50_dint_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andy/zynq/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.766 ; gain = 30.523 ; free physical = 3181 ; free virtual = 6110

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'andy' on host 'archlinux' (Linux_x86_64 version 5.11.15-arch1-2) on Sat Apr 24 21:17:21 CST 2021
INFO: [HLS 200-10] On os "Arch Linux"
INFO: [HLS 200-10] In directory '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_dint_0_synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_dint_0_synth_1/bd_2d50_dint_0'.
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_dint_0_synth_1/bd_2d50_dint_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 7.5ns.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 408.457 ; gain = 0.848 ; free physical = 1367 ; free virtual = 4366
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 408.457 ; gain = 0.848 ; free physical = 1366 ; free virtual = 4364
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::init' into 'hls::Mat<2160, 4096, 4096>::Mat.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4320, 4096, 4096>::init' into 'hls::Mat<4320, 4096, 4096>::Mat.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::write' into 'hls::Mat<2160, 4096, 4096>::operator<<' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator<<' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:176).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator<<' into 'Duplicate<2160, 4096, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:475).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator<<' into 'Duplicate<2160, 4096, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:474).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator<<' into 'pixClkInConvert<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:403).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator<<' into 'hls_readImages<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:273).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator<<' into 'hls_readImages<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:258).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream<24>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:342).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream<24>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:343).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream<24>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:344).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::read' into 'hls::Mat<2160, 4096, 4096>::operator>>' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator>>' into 'hls::WeaveTwoFields<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:213).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator>>' into 'hls::WeaveTwoFields<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:211).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator>>' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:103).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator>>' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:102).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator>>' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:101).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator>>' into 'hls_writeImage<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:639).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<2160, 4096, 4096>::operator>>' into 'Duplicate<2160, 4096, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:473).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, hls::Scalar<3, unsigned char>, 0>::shift_pixels_down' into 'hls::LineBuffer<3, 1920, hls::Scalar<3, unsigned char>, 0>::shift_down' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, hls::Scalar<3, unsigned char>, 0>::shift_down' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:113).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, hls::Scalar<3, unsigned char>, 0>::shift_down' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:111).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, hls::Scalar<3, unsigned char>, 0>::shift_down' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:109).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, hls::Scalar<3, unsigned char>, 0>::insert_top_row' into 'hls::LineBuffer<3, 1920, hls::Scalar<3, unsigned char>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, hls::Scalar<3, unsigned char>, 0>::insert_bottom' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:114).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, hls::Scalar<3, unsigned char>, 0>::insert_bottom' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:112).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1920, hls::Scalar<3, unsigned char>, 0>::insert_bottom' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:110).
INFO: [XFORM 203-603] Inlining function 'hls::get_pix<1920, hls::Scalar<3, unsigned char> >' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:126).
INFO: [XFORM 203-603] Inlining function 'hls::get_pix<1920, hls::Scalar<3, unsigned char> >' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:124).
INFO: [XFORM 203-603] Inlining function 'hls::get_pix<1920, hls::Scalar<3, unsigned char> >' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:123).
INFO: [XFORM 203-603] Inlining function 'hls::get_pix<1920, hls::Scalar<3, unsigned char> >' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:122).
INFO: [XFORM 203-603] Inlining function 'hls::get_pix<1920, hls::Scalar<3, unsigned char> >' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:120).
INFO: [XFORM 203-603] Inlining function 'hls::get_pix<1920, hls::Scalar<3, unsigned char> >' into 'hls::FieldInterpolate<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:119).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4320, 4096, 4096>::write' into 'hls::Mat<4320, 4096, 4096>::operator<<' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4320, 4096, 4096>::operator<<' into 'hls::WeaveTwoFields<2160, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:214).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4320, 4096, 4096>::read' into 'hls::Mat<4320, 4096, 4096>::operator>>' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<4320, 4096, 4096>::operator>>' into 'pixClkOutConvert<4320, 4096, 4096>' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:431).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 536.102 ; gain = 128.492 ; free physical = 1631 ; free virtual = 4641
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:645: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 600.102 ; gain = 192.492 ; free physical = 2113 ; free virtual = 5132
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'pixClkOutConvert<4320, 4096, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'pixClkInConvert<2160, 4096, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'hls::WeaveTwoFields<2160, 4096, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' in function 'hls::FieldInterpolate<2160, 4096, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:698) in function 'MultiPixStream2AXIvideo<24>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' in function 'Duplicate<2160, 4096, 4096, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:310) in function 'AXIvideo2MultiPixStream<24>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_col' in function 'hls_writeImage<2160, 4096, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_col' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:247) in function 'hls_readImages<2160, 4096, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_col2' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:262) in function 'hls_readImages<2160, 4096, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'pixClkOutConvert<4320, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'pixClkOutConvert<4320, 4096, 4096>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' in function 'pixClkOutConvert<4320, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'pixClkInConvert<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'pixClkInConvert<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' in function 'pixClkInConvert<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'hls::WeaveTwoFields<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'hls::WeaveTwoFields<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' in function 'hls::WeaveTwoFields<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' in function 'hls::FieldInterpolate<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.2' in function 'hls::FieldInterpolate<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.3' in function 'hls::FieldInterpolate<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.4' in function 'hls::FieldInterpolate<2160, 4096, 4096>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5' in function 'hls::FieldInterpolate<2160, 4096, 4096>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.6' in function 'hls::FieldInterpolate<2160, 4096, 4096>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.7' in function 'hls::FieldInterpolate<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.8' in function 'hls::FieldInterpolate<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo<24>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:715) in function 'MultiPixStream2AXIvideo<24>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:717) in function 'MultiPixStream2AXIvideo<24>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'Duplicate<2160, 4096, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'Duplicate<2160, 4096, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' in function 'Duplicate<2160, 4096, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:336) in function 'AXIvideo2MultiPixStream<24>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:338) in function 'AXIvideo2MultiPixStream<24>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'hls_writeImage<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' in function 'hls_writeImage<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:254) in function 'hls_readImages<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_readImages<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels2' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:270) in function 'hls_readImages<2160, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls_readImages<2160, 4096, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dstYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'prev_mat.data_stream.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'curr_mat.data_stream.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'curr_mat_dei.data_stream.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'curr_mat_rec.data_stream.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'next_mat.data_stream.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'next_mat_dei.data_stream.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'next_mat_sav.data_stream.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'curr_mat_new_field.data_stream.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_mat.data_stream.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:662) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:294) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:249) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:264) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_deinterlacer_withmm' , detected/extracted 13 process function(s): 
	 'v_deinterlacer_withmm.entry96'
	 'v_deinterlacer_withmm_Block_codeRepl47_proc'
	 'hls_readImages<2160, 4096, 4096>'
	 'AXIvideo2MultiPixStream<24>'
	 'pixClkInConvert<2160, 4096, 4096>'
	 'Duplicate<2160, 4096, 4096, 4096>77'
	 'hls_writeImage<2160, 4096, 4096>'
	 'v_deinterlacer_withmm_Block_codeRepl4753_proc'
	 'Duplicate<2160, 4096, 4096, 4096>'
	 'hls::FieldInterpolate<2160, 4096, 4096>'
	 'hls::WeaveTwoFields<2160, 4096, 4096>'
	 'pixClkOutConvert<4320, 4096, 4096>'
	 'MultiPixStream2AXIvideo<24>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'hls::FieldInterpolate<2160, 4096, 4096>'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:310:74) in function 'AXIvideo2MultiPixStream<24>'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 664.102 ; gain = 256.492 ; free physical = 2489 ; free virtual = 5477
WARNING: [XFORM 203-631] Renaming function 'v_deinterlacer_withmm_Block_codeRepl47_proc' to 'v_deinterlacer_withm' 
WARNING: [XFORM 203-631] Renaming function 'v_deinterlacer_withmm_Block_codeRepl4753_proc' to 'v_deinterlacer_withm.1' 
WARNING: [XFORM 203-631] Renaming function 'v_deinterlacer_withmm.entry96' to 'v_deinterlacer_withm.2' 
WARNING: [XFORM 203-631] Renaming function 'v_deinterlacer_withmm' to 'v_deinterlacer_withm.3' 
WARNING: [XFORM 203-631] Renaming function 'pixClkOutConvert<4320, 4096, 4096>' to 'pixClkOutConvert' 
WARNING: [XFORM 203-631] Renaming function 'pixClkInConvert<2160, 4096, 4096>' to 'pixClkInConvert' 
WARNING: [XFORM 203-631] Renaming function 'hls_writeImage<2160, 4096, 4096>' to 'hls_writeImage' 
WARNING: [XFORM 203-631] Renaming function 'hls_readImages<2160, 4096, 4096>' to 'hls_readImages' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:238:43)
WARNING: [XFORM 203-631] Renaming function 'hls::WeaveTwoFields<2160, 4096, 4096>' to 'WeaveTwoFields' 
WARNING: [XFORM 203-631] Renaming function 'hls::FieldInterpolate<2160, 4096, 4096>' to 'FieldInterpolate' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo<24>' to 'MultiPixStream2AXIvi' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:180:68)
WARNING: [XFORM 203-631] Renaming function 'Duplicate<2160, 4096, 4096, 4096>77' to 'Duplicate77' 
WARNING: [XFORM 203-631] Renaming function 'Duplicate<2160, 4096, 4096, 4096>' to 'Duplicate' 
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream<24>' to 'AXIvideo2MultiPixStr' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:49:17)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'prev_buff.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'prev_buff.val.val.0.'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'prev_buff.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'prev_buff.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'prev_buff.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'prev_buff.val.val.1.'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'prev_buff.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'prev_buff.val.val.0.'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'prev_buff.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'prev_buff.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'prev_buff.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'prev_buff.val.val.1.'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'curr_buff.val.val.1.'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'curr_buff.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'curr_buff.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'curr_buff.val.val.0.'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'curr_buff.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'curr_buff.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'curr_buff.val.val.1.'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'curr_buff.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'curr_buff.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'curr_buff.val.val.0.'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'curr_buff.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'curr_buff.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'next_buff.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'next_buff.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'next_buff.val.val.1.'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'next_buff.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'next_buff.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'next_buff.val.val.0.'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'next_buff.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'next_buff.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'next_buff.val.val.1.'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'next_buff.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'next_buff.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'next_buff.val.val.0.'.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'read_fb'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'read_fb' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:250:79). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'read_fb' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/src/v_deinterlacer.cpp:265:80). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'v_deinterlacer_withm.3.entry8' to 'v_deinterlacer_withm.4' 
WARNING: [XFORM 203-631] Renaming function 'v_deinterlacer_withm' to 'v_deinterlacer_withm.1.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 792.102 ; gain = 384.492 ; free physical = 2816 ; free virtual = 5811
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_deinterlacer' ...
WARNING: [SYN 201-103] Legalizing function name 'v_deinterlacer_withm.4' to 'v_deinterlacer_withm_4'.
WARNING: [SYN 201-103] Legalizing function name 'v_deinterlacer_withm.2' to 'v_deinterlacer_withm_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_deinterlacer_withm.1.1' to 'v_deinterlacer_withm_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'v_deinterlacer_withm.1' to 'v_deinterlacer_withm_1'.
WARNING: [SYN 201-103] Legalizing function name 'v_deinterlacer_withm.3' to 'v_deinterlacer_withm_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_deinterlacer_withm_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.41 seconds; current allocated memory: 403.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 403.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_deinterlacer_withm_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 403.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 403.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_deinterlacer_withm_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 403.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 403.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_readImages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_col2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 404.544 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.61 seconds; current allocated memory: 405.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.94 seconds; current allocated memory: 406.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 406.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixClkInConvert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 406.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 406.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 407.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 407.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_writeImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 407.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 408.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_deinterlacer_withm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 408.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 408.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 408.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 408.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FieldInterpolate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 410.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.3 seconds; current allocated memory: 412.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WeaveTwoFields' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.09 seconds; current allocated memory: 413.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 413.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixClkOutConvert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 413.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 413.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 413.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 407.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_deinterlacer_withm_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 407.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.9 seconds; current allocated memory: 409.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_deinterlacer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.17 seconds; current allocated memory: 409.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 409.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_deinterlacer_withm_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_deinterlacer_withm_4'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 409.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_deinterlacer_withm_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_deinterlacer_withm_2'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 410.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_deinterlacer_withm_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'phase_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_deinterlacer_withm_1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 410.865 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_readImages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_readImages'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 407.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 8.22 seconds; current allocated memory: 410.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixClkInConvert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixClkInConvert'.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 411.810 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate77'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 412.243 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_writeImage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_writeImage'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 413.595 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_deinterlacer_withm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_deinterlacer_withm_1'.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 413.703 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 414.064 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FieldInterpolate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_deinterlacer_mux_32_8_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FieldInterpolate'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 416.990 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WeaveTwoFields' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WeaveTwoFields'.
INFO: [HLS 200-111]  Elapsed time: 5.66 seconds; current allocated memory: 417.612 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixClkOutConvert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixClkOutConvert'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 417.992 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 418.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_deinterlacer_withm_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_deinterlacer_withm_3'.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 422.405 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_deinterlacer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/read_fb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/write_fb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/even' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/algo' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_deinterlacer/invert_field_id' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_deinterlacer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'width', 'height', 'read_fb', 'write_fb', 'colorFormat', 'algo', 'invert_field_id' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_deinterlacer'.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 424.415 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'read_fb_offset_c_U(bd_2d50_dint_0_fifo_w30_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'write_fb_offset_c_U(bd_2d50_dint_0_fifo_w30_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'even_c1_U(bd_2d50_dint_0_fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'even_c_U(bd_2d50_dint_0_fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_6_loc_channel_U(bd_2d50_dint_0_fifo_w23_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_loc_channel_U(bd_2d50_dint_0_fifo_w23_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_4_loc_c_U(bd_2d50_dint_0_fifo_w23_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_assign_loc_c_U(bd_2d50_dint_0_fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'prev_mat_data_stream_U(bd_2d50_dint_0_fifo_w8_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'prev_mat_data_stream_1_U(bd_2d50_dint_0_fifo_w8_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'prev_mat_data_stream_2_U(bd_2d50_dint_0_fifo_w8_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'curr_mat_data_stream_U(bd_2d50_dint_0_fifo_w8_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'curr_mat_data_stream_1_U(bd_2d50_dint_0_fifo_w8_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'curr_mat_data_stream_2_U(bd_2d50_dint_0_fifo_w8_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_0_V_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_1_V_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_2_V_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'field_id1_V_U(bd_2d50_dint_0_fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'field_id2_V_U(bd_2d50_dint_0_fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'next_mat_data_stream_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'next_mat_data_stream_1_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'next_mat_data_stream_2_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'next_mat_dei_data_st_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'next_mat_dei_data_st_1_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'next_mat_dei_data_st_2_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'next_mat_sav_data_st_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'next_mat_sav_data_st_1_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'next_mat_sav_data_st_2_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_12_loc_c_U(bd_2d50_dint_0_fifo_w1_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'curr_mat_dei_data_st_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'curr_mat_dei_data_st_1_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'curr_mat_dei_data_st_2_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'curr_mat_rec_data_st_U(bd_2d50_dint_0_fifo_w8_d4000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'curr_mat_rec_data_st_1_U(bd_2d50_dint_0_fifo_w8_d4000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'curr_mat_rec_data_st_2_U(bd_2d50_dint_0_fifo_w8_d4000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'curr_mat_new_field_d_U(bd_2d50_dint_0_fifo_w8_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'curr_mat_new_field_d_1_U(bd_2d50_dint_0_fifo_w8_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'curr_mat_new_field_d_2_U(bd_2d50_dint_0_fifo_w8_d2000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_data_stream_s_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_data_stream_1_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_data_stream_2_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_assign_loc_c7_1_U(bd_2d50_dint_0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstYUV_V_val_0_V_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstYUV_V_val_1_V_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstYUV_V_val_2_V_U(bd_2d50_dint_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_assign_loc_c7_U(bd_2d50_dint_0_fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_deinterlacer_withm_2_U0_U(bd_2d50_dint_0_start_for_v_deinterlacer_withm_2_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:21 ; elapsed = 00:02:48 . Memory (MB): peak = 808.105 ; gain = 400.496 ; free physical = 1022 ; free virtual = 4075
INFO: [SYSC 207-301] Generating SystemC RTL for v_deinterlacer with prefix bd_2d50_dint_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_deinterlacer with prefix bd_2d50_dint_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_deinterlacer with prefix bd_2d50_dint_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
ipx::update_checksums: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1369.543 ; gain = 0.000 ; free physical = 1394 ; free virtual = 4476
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 21:20:44 2021...
INFO: [HLS 200-112] Total elapsed time: 203.98 seconds; peak allocated memory: 424.415 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Apr 24 21:20:44 2021...
compile_c: Time (s): cpu = 00:02:49 ; elapsed = 00:03:28 . Memory (MB): peak = 1353.797 ; gain = 3.031 ; free physical = 2100 ; free virtual = 5144
Command: synth_design -top bd_2d50_dint_0 -part xc7z020clg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 386288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1457.250 ; gain = 91.645 ; free physical = 2689 ; free virtual = 5734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/synth/bd_2d50_dint_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_CTRL_s_axi' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_CTRL_s_axi.v:241]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_CTRL_s_axi' (1#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_throttl' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:709]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_throttl' (2#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_write' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_fifo' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:419]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_fifo' (3#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_reg_slice' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:315]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_reg_slice' (4#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_fifo__parameterized0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:419]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_fifo__parameterized0' (4#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_buffer' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:528]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_buffer' (5#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_fifo__parameterized1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:419]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_fifo__parameterized1' (5#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_fifo__parameterized2' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:419]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_fifo__parameterized2' (5#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_write' (6#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_read' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:905]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_buffer__parameterized0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:528]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_buffer__parameterized0' (6#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_reg_slice__parameterized0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:315]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_reg_slice__parameterized0' (6#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_read' (7#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi' (8#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_withm_4' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_4.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_4.v:70]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_withm_4' (9#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_withm_2' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_2.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_2.v:49]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_withm_2' (10#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V_rom' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V.v:21]
INFO: [Synth 8-3876] $readmem data file './bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V_rom.dat' is read successfully [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V_rom' (11#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V' (12#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_hls_readImages' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_hls_readImages.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_hls_readImages.v:414]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_hls_readImages' (14#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_hls_readImages.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_AXIvideo2MultiPixStr' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_AXIvideo2MultiPixStr.v:106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_AXIvideo2MultiPixStr.v:733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_AXIvideo2MultiPixStr.v:739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_AXIvideo2MultiPixStr.v:741]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_AXIvideo2MultiPixStr' (15#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram' (21#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s' (22#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_v_deinterlacer_mux_32_8_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_mux_32_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_v_deinterlacer_mux_32_8_1_1' (23#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_mux_32_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_MultiPixStream2AXIvi' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_MultiPixStream2AXIvi.v:86]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_MultiPixStream2AXIvi' (27#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w30_d3_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w30_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w30_d3_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w30_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w30_d3_A_shiftReg' (28#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w30_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w30_d3_A' (29#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w30_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w30_d6_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w30_d6_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w30_d6_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w30_d6_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w30_d6_A_shiftReg' (30#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w30_d6_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w30_d6_A' (31#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w30_d6_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w1_d2_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w1_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w1_d2_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w1_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w1_d2_A_shiftReg' (32#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w1_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w1_d2_A' (33#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w1_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w23_d2_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w23_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w23_d2_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w23_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w23_d2_A_shiftReg' (34#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w23_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w23_d2_A' (35#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w23_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w23_d4_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w23_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w23_d4_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w23_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w23_d4_A_shiftReg' (36#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w23_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w23_d4_A' (37#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w23_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w32_d5_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w32_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w32_d5_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w32_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w32_d5_A_shiftReg' (38#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w32_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w32_d5_A' (39#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w32_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w8_d2000_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w8_d2000_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w8_d2000_A' (40#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w8_d2000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w8_d2_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w8_d2_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w8_d2_A_shiftReg' (41#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w8_d2_A' (42#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w1_d3_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w1_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w1_d3_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w1_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w1_d3_A_shiftReg' (43#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w1_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w1_d3_A' (44#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w1_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w8_d4000_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w8_d4000_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w8_d4000_A' (45#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w8_d4000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w32_d2_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_fifo_w32_d2_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w32_d2_A_shiftReg' (46#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_fifo_w32_d2_A' (47#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_start_for_v_deinterlacer_withm_2_U0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_start_for_v_deinterlacer_withm_2_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_dint_0_start_for_v_deinterlacer_withm_2_U0_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_start_for_v_deinterlacer_withm_2_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_start_for_v_deinterlacer_withm_2_U0_shiftReg' (48#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_start_for_v_deinterlacer_withm_2_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0_start_for_v_deinterlacer_withm_2_U0' (49#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_start_for_v_deinterlacer_withm_2_U0.v:45]
WARNING: [Synth 8-350] instance 'inst' of module 'bd_2d50_dint_0_v_deinterlacer' requires 84 connections, but only 74 given [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/synth/bd_2d50_dint_0.v:308]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_dint_0' (52#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/synth/bd_2d50_dint_0.v:58]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_ARREADY
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RVALID
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[31]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[30]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[29]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[28]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[27]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[26]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[25]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[24]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[23]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[22]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[21]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[20]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[19]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[18]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[17]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[16]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[15]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[14]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[13]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[12]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[11]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[10]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[9]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[8]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[7]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[6]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[5]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[4]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[3]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[2]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[1]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RDATA[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RLAST
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RID[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RUSER[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RRESP[1]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_RRESP[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_BRESP[1]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_BRESP[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_BID[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_writeImage has unconnected port m_axi_read_fb_BUSER[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[2]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[1]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[2]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[1]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TDEST[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_AWREADY
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_WREADY
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RDATA[31]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RDATA[30]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RDATA[29]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RDATA[28]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RDATA[27]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RDATA[26]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RDATA[25]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RDATA[24]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RLAST
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RID[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RUSER[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RRESP[1]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_RRESP[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_BVALID
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_BRESP[1]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_BRESP[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_BID[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_hls_readImages has unconnected port m_axi_read_fb_BUSER[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_withm_1_1_next_phase_V has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_withm_3 has unconnected port read_fb_offset_ap_vld
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_withm_3 has unconnected port write_fb_offset_ap_vld
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_withm_3 has unconnected port even_ap_vld
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_withm_3 has unconnected port algo_ap_vld
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_withm_3 has unconnected port height_ap_vld
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_withm_3 has unconnected port width_ap_vld
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_withm_3 has unconnected port colorFormat_ap_vld
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_write has unconnected port wreq_user[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1566.594 ; gain = 200.988 ; free physical = 2509 ; free virtual = 5555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:m_axi_gmem_RID[0] to constant 0 [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/synth/bd_2d50_dint_0.v:308]
INFO: [Synth 8-3295] tying undriven pin inst:m_axi_gmem_RUSER[0] to constant 0 [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/synth/bd_2d50_dint_0.v:308]
INFO: [Synth 8-3295] tying undriven pin inst:m_axi_gmem_BID[0] to constant 0 [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/synth/bd_2d50_dint_0.v:308]
INFO: [Synth 8-3295] tying undriven pin inst:m_axi_gmem_BUSER[0] to constant 0 [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/synth/bd_2d50_dint_0.v:308]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1566.594 ; gain = 200.988 ; free physical = 2417 ; free virtual = 5470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1566.594 ; gain = 200.988 ; free physical = 2417 ; free virtual = 5470
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/bd_2d50_dint_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/bd_2d50_dint_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_dint_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_dint_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/bd_2d50_dint_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/bd_2d50_dint_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2021.727 ; gain = 0.000 ; free physical = 1220 ; free virtual = 4264
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2028.727 ; gain = 0.000 ; free physical = 1747 ; free virtual = 4792
Constraint Validation Runtime : Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2028.727 ; gain = 7.000 ; free physical = 1737 ; free virtual = 4781
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 1985 ; free virtual = 5032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 1991 ; free virtual = 5039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_dint_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 1985 ; free virtual = 5032
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'bd_2d50_dint_0_v_deinterlacer_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'bd_2d50_dint_0_v_deinterlacer_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:507]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_gmem_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_260_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'sum_i_i_reg_439_reg' and it is trimmed from '33' to '32' bits. [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_hls_readImages.v:699]
WARNING: [Synth 8-3936] Found unconnected internal register 'sum3_i_i_reg_474_reg' and it is trimmed from '33' to '32' bits. [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_hls_readImages.v:693]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_i_i_fu_240_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_339_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_i_i_i_fu_184_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_i_fu_184_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_743_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp8_fu_793_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp6_fu_787_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp4_fu_781_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_775_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp_fu_769_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_11_fu_887_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_s_fu_743_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp8_fu_793_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp6_fu_787_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp4_fu_781_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_775_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp_fu_769_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_11_fu_887_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "delta_cast_cast_cast_fu_735_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_i_fu_231_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w30_d6_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w32_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w8_d2000_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_fifo_w8_d4000_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'bd_2d50_dint_0_v_deinterlacer_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'bd_2d50_dint_0_v_deinterlacer_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bd_2d50_dint_0_v_deinterlacer_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 1911 ; free virtual = 4972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_260_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_i_i_i_fu_240_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_339_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_i_i_fu_184_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_743_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_11_fu_887_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sel_tmp_fu_769_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_775_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp4_fu_781_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp6_fu_787_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp8_fu_793_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_fu_231_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'v_deinterlacer_withm_2_U0/ap_CS_fsm_reg[0:0]' into 'v_deinterlacer_withm_4_U0/ap_CS_fsm_reg[0:0]' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_20/hdl/verilog/bd_2d50_dint_0_v_deinterlacer_withm_2.v:64]
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_2_reg_323_reg[0]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_2_reg_323_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_2_reg_323_reg[1]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_1_reg_317_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_2_reg_323_reg[7]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_2_reg_323_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/\delta_cast_cast_cast_reg_2338_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[1]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[2]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[3]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[4]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[5]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[6]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[7]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[8]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[9]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[10]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[11]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[12]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[13]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[14]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[15]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[16]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[17]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[18]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[19]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[20]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[21]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[22]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[23]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[24]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[25]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[26]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[27]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[28]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[29]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[30]' (FDSE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/delta_cast_cast_cast_reg_2338_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[22]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[30]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[31]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[32]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[23]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[24]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[25]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[26]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[27]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[28]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb2_offset_cast_i_i_s_reg_410_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[22]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[30]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[31]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[32]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[23]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[24]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[25]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[26]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[27]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[28]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/fb_offset_cast_i_i_i_reg_405_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[22]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[30]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[31]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[32]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[23]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[24]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[25]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[26]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[27]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[28]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/fb_offset_cast_i_i_i_reg_285_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/tmp_139_2_reg_2827_reg[1]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/tmp_39_reg_2750_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/tmp_139_2_reg_2827_reg[2]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/tmp_39_reg_2750_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/tmp_55_reg_2797_reg[1]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/tmp_37_reg_2738_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/tmp_55_reg_2797_reg[2]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/tmp_37_reg_2738_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/\tmp_55_reg_2797_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/tmp_139_1_reg_2815_reg[1]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/tmp_38_reg_2744_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/tmp_139_1_reg_2815_reg[2]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/tmp_38_reg_2744_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/\v_deinterlacer_withm_2_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/Duplicate77_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/pixClkInConvert_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/pixClkOutConvert_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_reg_311_reg[0]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_1_reg_317_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_reg_311_reg[1]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_1_reg_317_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_reg_311_reg[7]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_reg_311_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_1_reg_317_reg[0]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_1_reg_317_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/\ret_V_1_reg_317_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_1_reg_317_reg[7]' (FDE) to 'inst/grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_1_reg_317_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/Duplicate_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_deinterlacer_gmem_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_deinterlacer_gmem_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/WeaveTwoFields_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/AXIvideo2MultiPixStr_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/\v_deinterlacer_withm_4_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/\v_deinterlacer_withm_4_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/\v_deinterlacer_withm_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\m_axis_video_V_dest_V_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\m_axis_video_V_dest_V_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\m_axis_video_V_id_V_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\m_axis_video_V_id_V_1_payload_A_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/m_axis_video_V_strb_V_1_payload_B_reg[0]' (FDE) to 'inst/m_axis_video_V_strb_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_video_V_strb_V_1_payload_A_reg[0]' (FDE) to 'inst/m_axis_video_V_strb_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_video_V_strb_V_1_payload_B_reg[1]' (FDE) to 'inst/m_axis_video_V_strb_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_video_V_strb_V_1_payload_A_reg[1]' (FDE) to 'inst/m_axis_video_V_strb_V_1_payload_A_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\m_axis_video_V_strb_V_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\m_axis_video_V_strb_V_1_payload_A_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/m_axis_video_V_keep_V_1_payload_B_reg[0]' (FDE) to 'inst/m_axis_video_V_keep_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_video_V_keep_V_1_payload_A_reg[0]' (FDE) to 'inst/m_axis_video_V_keep_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_video_V_keep_V_1_payload_B_reg[1]' (FDE) to 'inst/m_axis_video_V_keep_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_video_V_keep_V_1_payload_A_reg[1]' (FDE) to 'inst/m_axis_video_V_keep_V_1_payload_A_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\m_axis_video_V_keep_V_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\m_axis_video_V_keep_V_1_payload_A_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_deinterlacer_gmem_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_deinterlacer_gmem_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_deinterlacer_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/v_deinterlacer_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_deinterlacer_gmem_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_deinterlacer_gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
WARNING: [Synth 8-3332] Sequential element (v_deinterlacer_CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module bd_2d50_dint_0_v_deinterlacer.
WARNING: [Synth 8-3332] Sequential element (v_deinterlacer_CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module bd_2d50_dint_0_v_deinterlacer.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/tmp_loc_channel_U/\U_bd_2d50_dint_0_fifo_w23_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/tmp_6_loc_channel_U/\U_bd_2d50_dint_0_fifo_w23_d2_A_ram/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/hls_writeImage_U0/\fb_offset_cast_i_i_i_reg_285_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_deinterlacer_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/tmp_loc_channel_U/\U_bd_2d50_dint_0_fifo_w23_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/tmp_6_loc_channel_U/\U_bd_2d50_dint_0_fifo_w23_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_v_deinterlacer_withm_3_fu_158/hls_readImages_U0/\fb_offset_cast_i_i_i_reg_405_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:53 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 4675 ; free virtual = 7749
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_36/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_40/v_deinterlacer_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/i_0/prev_buff_val_val_0_s_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/i_1/prev_buff_val_val_0_1_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/i_2/prev_buff_val_val_0_2_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/i_7/curr_buff_val_val_0_s_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/i_8/curr_buff_val_val_0_1_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/i_9/curr_buff_val_val_0_2_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/i_15/next_buff_val_val_0_s_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/i_16/next_buff_val_val_0_1_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/i_17/next_buff_val_val_0_2_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/prev_mat_data_stream_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/prev_mat_data_stream_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/prev_mat_data_stream_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_data_stream_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_data_stream_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_data_stream_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_rec_data_st_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_rec_data_st_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_rec_data_st_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_new_field_d_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_new_field_d_1_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_new_field_d_2_U/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:00 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 4524 ; free virtual = 7632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:08 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 4591 ; free virtual = 7664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_v_deinterlacer_withm_3_fu_158/v_deinterlacer_withm_1_1_U0/ret_V_2_reg_323_reg[8] )
INFO: [Synth 8-6837] The timing for the instance inst/v_deinterlacer_gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_deinterlacer_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/prev_buff_val_val_0_s_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/prev_buff_val_val_0_1_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/prev_buff_val_val_0_2_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/curr_buff_val_val_0_s_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/curr_buff_val_val_0_1_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/curr_buff_val_val_0_2_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/next_buff_val_val_0_s_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/next_buff_val_val_0_1_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/FieldInterpolate_U0/next_buff_val_val_0_2_U/bd_2d50_dint_0_FieldInterpolate_prev_buff_val_val_0_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/prev_mat_data_stream_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/prev_mat_data_stream_1_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/prev_mat_data_stream_2_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_data_stream_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_data_stream_1_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_data_stream_2_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_rec_data_st_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_rec_data_st_1_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_rec_data_st_2_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_new_field_d_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_new_field_d_1_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_v_deinterlacer_withm_3_fu_158/curr_mat_new_field_d_2_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:17 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 4345 ; free virtual = 7426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:18 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 4422 ; free virtual = 7503
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:18 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 4422 ; free virtual = 7503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:20 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 4378 ; free virtual = 7506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:20 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 4380 ; free virtual = 7506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:20 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 4372 ; free virtual = 7500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:20 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 4386 ; free virtual = 7500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   626|
|2     |LUT1       |   272|
|3     |LUT2       |   768|
|4     |LUT3       |  1080|
|5     |LUT4       |  1365|
|6     |LUT5       |   716|
|7     |LUT6       |  1117|
|8     |MUXF7      |   257|
|9     |MUXF8      |   128|
|10    |RAMB18E1   |     2|
|11    |RAMB18E1_1 |    18|
|12    |RAMB18E1_2 |     9|
|13    |RAMB36E1   |     3|
|14    |SRL16E     |   109|
|15    |SRLC32E    |   520|
|16    |FDRE       |  5498|
|17    |FDSE       |    92|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:20 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 4386 ; free virtual = 7500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 121 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:01:59 . Memory (MB): peak = 2029.727 ; gain = 200.988 ; free physical = 4433 ; free virtual = 7552
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:20 . Memory (MB): peak = 2029.727 ; gain = 664.121 ; free physical = 4433 ; free virtual = 7552
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1043 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2029.727 ; gain = 0.000 ; free physical = 4388 ; free virtual = 7508
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
402 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:02:24 . Memory (MB): peak = 2029.727 ; gain = 675.930 ; free physical = 4467 ; free virtual = 7588
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2029.727 ; gain = 0.000 ; free physical = 4467 ; free virtual = 7588
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_dint_0_synth_1/bd_2d50_dint_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_2d50_dint_0, cache-ID = 2be26e8d5024c9ed
INFO: [Coretcl 2-1174] Renamed 150 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2053.738 ; gain = 0.000 ; free physical = 4414 ; free virtual = 7558
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_dint_0_synth_1/bd_2d50_dint_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_2d50_dint_0_utilization_synth.rpt -pb bd_2d50_dint_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 21:23:19 2021...
