;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <-30, 9
	SPL 0, <332
	ADD 270, 60
	ADD <-930, 9
	SLT 3, @1
	SUB @121, 103
	SUB @127, 106
	SUB -7, <-420
	SUB @127, 106
	SUB @127, 106
	SLT 273, 1
	SLT 273, 1
	SLT 273, 1
	SLT 273, 1
	SPL 0, <332
	SPL 0, <-332
	MOV 3, @1
	SUB -7, <-420
	SUB -7, <-420
	SUB -7, <-420
	SPL 0, <332
	ADD <-30, 9
	ADD <-30, 9
	ADD <-30, 9
	SLT 273, 1
	SLT 273, 1
	CMP -207, <-120
	ADD 270, 60
	SLT <-30, 9
	SLT <-30, 9
	SUB @127, 100
	SUB @127, 100
	JMP <121, 103
	SPL 0, <332
	SUB @127, -100
	SLT 3, @1
	SLT 3, @1
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <332
	CMP -207, <-120
	SPL 0, <332
	SPL 0, <332
	MOV -7, <-20
	SPL 0, <332
