https://www.haaretz.com/israel-news/tech-news/.premium-israeli-tech-to-get-new-processor-for-free-courtesy-of-the-state-1.10516796

https://riscv.org/announcements/2021/12/riscv-ratifies-15-new-specifications/
> https://news.ycombinator.com/item?id=29417885

https://www.sifive.com/press/sifive-raises-risc-v-performance-bar-with-new-best-in-class
> https://news.ycombinator.com/item?id=29418153

https://github.com/vortexgpgpu/vortex GPGPU Research project from Georgia Tech, OpenCL, ISA extensions
> https://news.ycombinator.com/item?id=29388213
> https://vortex.cc.gatech.edu/

https://marz.utk.edu/my-courses/cosc230/book/example-risc-v-assembly-programs/
> https://news.ycombinator.com/item?id=26946993

https://danielmangum.com/posts/risc-v-bytes-intro-instruction-formats/

http://guillaume.baierouge.fr/2021/04/23/simulating-digital-circuits-in-racket/a-risc-v-core-in-racket/index.html
> https://news.ycombinator.com/item?id=26990615

https://erik-engheim.medium.com/arm-vs-risc-v-vector-extensions-992f201f402f
> https://news.ycombinator.com/item?id=27063748`

https://github.com/stnolting/neorv32/discussions/28

http://olofkindgren.blogspot.com/2021/02/fossi-fever-2020.html

https://github.com/stnolting/neorv32 Full-scale RISC-V soft-core microcontroller SoC with on-chip debugger compatible to openocd and GNU gdb
> https://news.ycombinator.com/item?id=27343948

https://github.com/sylefeb/Silice/tree/draft/projects/ice-v
> https://news.ycombinator.com/item?id=27575174

https://danielmangum.com/posts/risc-v-bytes-passing-on-the-stack/
> https://news.ycombinator.com/item?id=27709912

https://github.com/geohot/twitchcore
> https://news.ycombinator.com/item?id=27728749

https://www.cnx-software.com/2021/07/05/xiangshan-open-source-64-bit-risc-v-processor-rival-arm-cortex-a76/
> https://news.ycombinator.com/item?id=27737718

https://www.cnx-software.com/2021/07/19/warp-v-a-risc-v-cpu-core-generator-supporting-mips-isa/

https://github.com/lekkit/rvvm
> https://news.ycombinator.com/item?id=27918744

# News
https://danielmangum.com/posts/risc-v-bytes-privilege-levels/

https://danielmangum.com/risc-v-tips/2021-12-25-csr-clear-set-bits/

https://hothardware.com/reviews/hifive-unmatched-a-risc-v-proposition

https://github.com/ockam-network/ockam/tree/develop/documentation/use-cases/run-ockam-on-riscv

https://www.cnx-software.com/2021/10/20/alibaba-open-source-risc-v-cores-xuantie-e902-e906-c906-and-c910/
> https://news.ycombinator.com/item?id=29140664

https://semiengineering.com/high-level-synthesis-for-risc-v/

https://www.cnx-software.com/2021/10/25/allwinner-d1s-f133-risc-v-processor-64mb-ddr2/
> https://news.ycombinator.com/item?id=29004551

https://fuse.wikichip.org/news/6413/alibaba-open-source-xuantie-risc-v-cores-introduces-in-house-armv9-server-chip/
> https://news.ycombinator.com/item?id=28939287

https://www.intel.com/content/www/us/en/products/details/fpga/nios-processor/v.html
> https://news.ycombinator.com/item?id=28767046

https://klarasystems.com/articles/risc-v-the-new-architecture-on-the-block/
> https://news.ycombinator.com/item?id=28696450

https://mail.openjdk.java.net/pipermail/discuss/2021-September/005957.html
> https://www.reddit.com/r/java/comments/pwfc9w/call_for_discussion_new_project_riscv_port/

https://microkerneldude.wordpress.com/2021/09/28/where-is-sel4-heading/
> https://news.ycombinator.com/item?id=28680109

https://github.com/fwsGonzo/bigassm

https://www.notebookcheck.net/Computer-scientist-showcases-world-s-first-RISC-V-based-Linux-PC-coupled-with-an-AMD-RX-6700-XT-GPU.552002.0.html

https://www.phoronix.com/scan.php?page=news_item&px=Linux-5.16-RISC-V

https://www.cs.cornell.edu/courses/cs3410/2019sp/riscv/interpreter/#

https://github.com/riscv-collab/v8
> https://news.ycombinator.com/item?id=25663403