Info: Generated by version: 21.1 build 169
Info: Starting: Create simulation model
Info: qsys-generate /home/ecelrc/students/afadul/hwml/test/tensor_in.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=/home/ecelrc/students/afadul/hwml/test/tensor_in --family="Stratix 10" --part=1SN21BHU1F53E1VG
Info: tensor_in: "Transforming system: tensor_in"
Info: tensor_in: "Naming system components in system: tensor_in"
Info: tensor_in: "Processing generation queue"
Info: tensor_in: "Generating: tensor_in"
Info: tensor_in: "Generating: tensor_in_dsp_prime_10_4ep4apy"
Info: dsp_prime_0: generating top-level entity tensor_in_dsp_prime_10_4ep4apy
Info: tensor_in: Done "tensor_in" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in /home/ecelrc/students/afadul/hwml/test/tensor_in/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ecelrc/students/afadul/hwml/test/tensor_in/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/home/ecelrc/students/afadul/hwml/test/tensor_in.ip --simulator=MODELSIM --output-directory=/home/ecelrc/students/afadul/hwml/test/tensor_in/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/ecelrc/students/afadul/hwml/test/tensor_in/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/ecelrc/students/afadul/hwml/test/tensor_in/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ecelrc/students/afadul/hwml/test/tensor_in.ip --block-symbol-file --output-directory=/home/ecelrc/students/afadul/hwml/test/tensor_in --family="Stratix 10" --part=1SN21BHU1F53E1VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ecelrc/students/afadul/hwml/test/tensor_in.ip --synthesis=VERILOG --output-directory=/home/ecelrc/students/afadul/hwml/test/tensor_in --family="Stratix 10" --part=1SN21BHU1F53E1VG
Info: tensor_in: "Transforming system: tensor_in"
Info: tensor_in: "Naming system components in system: tensor_in"
Info: tensor_in: "Processing generation queue"
Info: tensor_in: "Generating: tensor_in"
Info: tensor_in: "Generating: tensor_in_dsp_prime_10_4ep4apy"
Info: dsp_prime_0: generating top-level entity tensor_in_dsp_prime_10_4ep4apy
Info: tensor_in: Done "tensor_in" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in tensor_in. No files generated.
Info: Finished: Generate IP Core Documentation
