head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.22
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.20
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.18
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.16
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.14
	binutils-2_21-branchpoint:1.1
	binutils-2_20_1:1.1
	binutils-2_20:1.1
	binutils-arc-20081103-branch:1.1.0.12
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.1.0.10
	binutils-2_20-branchpoint:1.1
	dje-cgen-play1-branch:1.1.0.8
	dje-cgen-play1-branchpoint:1.1
	arc-20081103-branch:1.1.0.6
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.4
	binutils-2_19-branchpoint:1.1
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.2
	binutils-2_18-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2006.09.17.14.24.56;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Add Score test files
@
text
@/*
 * test relax
 * post lw <-> pop! : offset == 4
 * syntax:	
   lw rD, [rA]+, simm12 : rD and rA can be 0-31
   pop! rD, [rAg0] : rAg0 must be in 0-7, rD can be 0-31

 * Author: ligang
 */

/* This macro transform 32b instruction to 16b. */
.macro tran3216 insn32, insn16
.align 4

  \insn32 r23, [r7]+, 4    #32b -> 16b
  \insn16 r23, [r7]

  \insn32 r0, [r2]+, 4     #32b -> 16b
  \insn16 r0, [r2]

  \insn32 r15, [r0]+, 4    #32b -> 16b
  \insn16 r15, [r0]

  \insn16 r15, [r7]
  \insn32 r15, [r7]+, 4    #32b -> 16b
	
  \insn32 r25, [r3]+, 4    #32b -> 16b
  \insn32 r25, [r3]+, 4    #32b -> 16b

  \insn32 r24, [r13]+, 4   #No transform
  \insn32 r23, [r7]+, 5    #No transform

.endm

/* This macro transform 16b instruction to 32b. */
.macro tran1632 insn32, insn16
.align 4

  \insn16 r0, [r7]         #16b -> 32b
  \insn32 r25, [r13]+, 4

  \insn16 r25, [r0]        #16b -> 32b
  \insn32 r18, [r23]+, 4

  \insn16 r6, [r3]         #No transform
  \insn16 r6, [r3]         #No transform

  \insn16 r3, [r7]         #No transform
  \insn32 r3, [r7]+, 4

.endm

  tran3216 "lw", "pop!"
  tran1632 "lw", "pop!"
@
