// Seed: 750298503
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output uwire id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    output tri1 id_8,
    output supply0 id_9,
    input wand id_10,
    input uwire id_11,
    input supply0 id_12,
    output wire id_13,
    input tri0 id_14,
    output tri id_15
);
  wire id_17;
  id_18(
      .id_0(1 == 1), .id_1(1)
  );
  always @(negedge id_10 or negedge 1) begin
    id_3 = id_12;
  end
  module_0(
      id_17, id_17, id_17, id_17, id_17, id_17
  );
endmodule
