0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v,1658686331,verilog,,,,testbench,,,,,,,,
C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sources_1/new/RAM.v,1658735256,verilog,,C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sources_1/new/golden_model.v,,RAM,,,,,,,,
C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sources_1/new/golden_model.v,1658686437,verilog,,C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sources_1/new/top_module.v,,golden_model,,,,,,,,
C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sources_1/new/top_module.v,1658735390,verilog,,C:/Users/PaulF/Desktop/Projects si ckt-uri/FPGA Projects/Vivado Projects/DSD2_PR/GoldenModel/GoldenModel.srcs/sim_1/new/testbench.v,,top_module,,,,,,,,
