# //  ModelSim SE-64 10.7d Feb 15 2019 Linux 3.10.0-1160.11.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom
log
# Active logfile is not in simulation mode
vlog
vlog -reportprogress 300 -work work /home/phanq/Cadence/system_verilog/SystemVerilog/lab18-svamux/mux.sv
# Model Technology ModelSim SE-64 vlog 10.7d Compiler 2019.02 Feb 15 2019
# Start time: 23:00:18 on Jan 07,2021
# vlog -reportprogress 300 -work work /home/phanq/Cadence/system_verilog/SystemVerilog/lab18-svamux/mux.sv 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 23:00:18 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/phanq/Cadence/system_verilog/SystemVerilog/lab18-svamux/mux_test.sv
# Model Technology ModelSim SE-64 vlog 10.7d Compiler 2019.02 Feb 15 2019
# Start time: 23:00:18 on Jan 07,2021
# vlog -reportprogress 300 -work work /home/phanq/Cadence/system_verilog/SystemVerilog/lab18-svamux/mux_test.sv 
# -- Compiling module t_mux
# 
# Top level modules:
# 	t_mux
# End time: 23:00:18 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.t_mux
# vsim -voptargs="+acc" work.t_mux 
# Start time: 23:00:35 on Jan 07,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.t_mux(fast)
# Loading work.mux(fast)
run -all
# Starting 1st set of test vectors.
# Finished 1st set of test vectors.
# Starting 2nd set of test vectors.
# Finished 2nd set of test vectors.
# ** Note: $stop    : /home/phanq/Cadence/system_verilog/SystemVerilog/lab18-svamux/mux_test.sv(79)
#    Time: 117 ns  Iteration: 0  Instance: /t_mux
# Break in NamedBeginStat TEST at /home/phanq/Cadence/system_verilog/SystemVerilog/lab18-svamux/mux_test.sv line 79
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.t_mux(fast)
# Loading work.mux(fast)
add wave -position insertpoint sim:/t_mux/mux1/ASSERT1/*
# (vish-4014) No objects found matching '/t_mux/mux1/ASSERT1/*'.
add wave -position insertpoint sim:/t_mux/mux1/ASSERT3/*
# (vish-4014) No objects found matching '/t_mux/mux1/ASSERT3/*'.
add wave -position insertpoint sim:/t_mux/mux1/*
vsim -voptargs=+acc work.t_mux
# End time: 23:02:43 on Jan 07,2021, Elapsed time: 0:02:08
# Errors: 2, Warnings: 0
# vsim -voptargs="+acc" work.t_mux 
# Start time: 23:02:43 on Jan 07,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.t_mux(fast)
# Loading work.mux(fast)
run -all
# Starting 1st set of test vectors.
# Finished 1st set of test vectors.
# Starting 2nd set of test vectors.
# Finished 2nd set of test vectors.
# ** Note: $stop    : /home/phanq/Cadence/system_verilog/SystemVerilog/lab18-svamux/mux_test.sv(79)
#    Time: 117 ns  Iteration: 0  Instance: /t_mux
# Break in NamedBeginStat TEST at /home/phanq/Cadence/system_verilog/SystemVerilog/lab18-svamux/mux_test.sv line 79
# Break key hit
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.t_mux(fast)
# Loading work.mux(fast)
# Load canceled
step
step
step
step
# Next activity is in 5 ns.
step
step
step
step
step
step
step
step
# End time: 23:03:42 on Jan 07,2021, Elapsed time: 0:00:59
# Errors: 1, Warnings: 0
