module Parallel_IN(
	input clk, MemData,
	input [7:0] Address,
	input DataIn,
	output[7:0] RegData
);
//
	assign RegData = (Address == 8'hFF)?DataIn:MemData;
endmodule
