;redcode
;assert 1
	SPL 0, <402
	SPL 0, <602
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	SUB 700, 10
	SUB -7, <-120
	MOV -7, @-20
	CMP 2, @-60
	SPL <121, 103
	SUB #72, @200
	SPL 172
	SUB 270, 1
	MOV -1, <-20
	SUB 270, 1
	JMP 12, <10
	SUB -207, <-120
	MOV 127, 106
	MOV 127, 106
	SUB 0, @0
	ADD #270, <1
	MOV 12, @10
	ADD #270, 1
	SPL <-127, 100
	CMP -1, <-20
	SUB @172, 0
	SUB 27, 0
	ADD #270, <1
	SUB -7, <-120
	MOV -207, <-120
	SUB @172, 0
	SUB 7, <0
	MOV 20, @12
	CMP 90, @12
	MOV 20, @12
	MOV 127, 106
	CMP 2, @-60
	SUB 270, 0
	CMP 90, @12
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	MOV @121, 100
	SUB 270, 0
	MOV @121, 100
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	ADD 250, 30
	SLT -1, <-21
	SLT -1, <-21
	DJN -1, -70
	ADD 250, 30
	ADD 250, 30
	SPL 0, <602
	SUB #10, 0
	MOV 5, 602
	SPL 0, <602
	SUB 600, @90
	MOV -7, <-20
	SUB @121, 103
	SLT 30, 9
	ADD 250, 30
	SUB <101, 103
	ADD 3, 20
	ADD <0, <6
	SUB 200, 2
	SUB @121, 103
	SUB @121, 103
	SPL 500, 300
	ADD 250, 30
	MOV -1, <-21
	SUB <0, <2
	SUB 0, 20
	JMN 0, <602
	SUB #610, 0
	SUB @0, 0
	DJN 5, @20
	SLT @721, 103
	SUB @0, 0
	SUB @0, 0
	SUB <0, <2
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	SUB 600, @90
	SUB @121, 106
	CMP -207, <-120
	CMP -207, <-120
	ADD 250, 30
	CMP -208, <-124
	MOV -1, <-20
	SPL 0, <602
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
