// Seed: 14297818
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wand id_5,
    output wire id_6,
    output wire id_7,
    input supply1 id_8,
    output tri id_9,
    output tri0 id_10,
    input wor id_11,
    input supply0 id_12,
    input tri0 id_13,
    input tri0 id_14
    , id_19,
    input wand id_15,
    output uwire id_16,
    output tri0 id_17
);
  wire id_20;
  wire id_21;
  assign id_16 = 1 ? 1 : id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    output tri id_7
    , id_10,
    input supply1 id_8
);
  wire id_11;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_7,
      id_4,
      id_1,
      id_8,
      id_3,
      id_5,
      id_2,
      id_7,
      id_3,
      id_0,
      id_0,
      id_4,
      id_4,
      id_6,
      id_5,
      id_7
  );
  assign modCall_1.id_0 = 0;
  wire id_14;
endmodule
