Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Sep 20 19:23:10 2025
| Host         : v78-g111b-w0008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.724ns  (logic 5.390ns (55.434%)  route 4.333ns (44.566%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.729     3.207    LED_OBUF[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.152     3.359 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           2.604     5.963    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.761     9.724 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.724    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.578ns  (logic 5.385ns (56.220%)  route 4.193ns (43.780%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.878     3.356    LED_OBUF[0]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.150     3.506 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.315     5.821    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.757     9.578 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.578    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.296ns  (logic 5.385ns (57.933%)  route 3.910ns (42.067%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.729     3.207    LED_OBUF[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.152     3.359 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           2.181     5.540    LED_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.756     9.296 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.296    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.217ns  (logic 5.157ns (55.946%)  route 4.061ns (44.054%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.729     3.207    LED_OBUF[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.124     3.331 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.331     5.662    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     9.217 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.217    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.206ns  (logic 5.153ns (55.977%)  route 4.053ns (44.023%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.737     3.215    LED_OBUF[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.124     3.339 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.316     5.654    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     9.206 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.206    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.817ns  (logic 5.380ns (61.018%)  route 3.437ns (38.982%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.737     3.215    LED_OBUF[0]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.150     3.365 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.700     5.065    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.753     8.817 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.817    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.703ns  (logic 5.153ns (59.216%)  route 3.549ns (40.784%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.878     3.356    LED_OBUF[0]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.124     3.480 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.671     5.151    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     8.703 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.703    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.901ns  (logic 5.137ns (65.016%)  route 2.764ns (34.984%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           1.097     2.574    LED_OBUF[0]
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.124     2.698 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.366    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.901 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.901    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.346ns  (logic 4.998ns (68.038%)  route 2.348ns (31.962%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           2.348     3.825    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.346 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.346    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.467ns (72.590%)  route 0.554ns (27.410%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.554     0.799    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.021 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.021    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.527ns (66.994%)  route 0.752ns (33.006%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           0.434     0.679    LED_OBUF[0]
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.724 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.043    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.279 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.279    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.545ns (64.313%)  route 0.857ns (35.687%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.515     0.762    SW_IBUF[1]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.045     0.807 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.150    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.402 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.402    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.609ns (63.489%)  route 0.925ns (36.511%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.577     0.825    SW_IBUF[1]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.048     0.873 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.220    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.313     2.534 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.534    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.750ns  (logic 1.545ns (56.182%)  route 1.205ns (43.818%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.577     0.825    SW_IBUF[1]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.045     0.870 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.628     1.497    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.750 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.750    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.754ns  (logic 1.613ns (58.571%)  route 1.141ns (41.429%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.515     0.762    SW_IBUF[1]
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.048     0.810 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.626     1.436    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.318     2.754 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.754    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.548ns (56.203%)  route 1.207ns (43.797%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.578     0.826    SW_IBUF[1]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.871 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.628     1.499    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.755 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.755    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.778ns  (logic 1.612ns (58.017%)  route 1.166ns (41.983%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.578     0.826    SW_IBUF[1]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.049     0.875 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.588     1.463    LED_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.315     2.778 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.778    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.910ns  (logic 1.617ns (55.557%)  route 1.293ns (44.443%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.578     0.826    SW_IBUF[1]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.049     0.875 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.715     1.590    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.320     2.910 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.910    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





