@article{journals/ijrc/WildermannAST12,
  title = {Placing Multimode Streaming Applications on Dynamically Partially Reconfigurable Architectures},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/608312},
  pages = {608312:1-608312:12},
  author = {Stefan Wildermann and Josef Angermeier and Eugen Sibirko and Jürgen Teich}
}
@article{journals/ijrc/AkramPKC10,
  title = {A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/205852},
  pages = {205852:1-205852:22},
  author = {Shoaib Akram and Alexandros Papakonstantinou and Rakesh Kumar 0002 and Deming Chen}
}
@article{journals/ijrc/GlasSSMB11,
  title = {Prime Field ECDSA Signature Processing for Reconfigurable Embedded Systems},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/836460},
  pages = {836460:1-836460:12},
  author = {Benjamin Glas and Oliver Sander and Vitali Stuckert and Klaus D. Müller-Glaser and Jürgen Becker}
}
@article{journals/ijrc/SaldanaPLC12,
  title = {Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/127302},
  pages = {127302:1-127302:10},
  author = {Manuel Saldaña and Arun Patel and Hao Jun Liu and Paul Chow}
}
@article{journals/ijrc/Raygoza-PanduroORG08,
  title = {Design of a Mathematical Unit in FPGA for the Implementation of the Control of a Magnetic Levitation System},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/634306},
  pages = {634306:1-634306:9},
  author = {Juan José Raygoza-Panduro and Susana Ortega-Cisneros and Jorge Rivera and Alberto de la Mora Gálvez}
}
@article{journals/ijrc/LusalaL12,
  title = {Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/474765},
  pages = {474765:1-474765:16},
  author = {Angelo Kuti Lusala and Jean-Didier Legat}
}
@article{journals/ijrc/BlouinCSBBS11,
  title = {AADL Extension to Model Classical FPGA and FPGA Embedded within a SoC},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/425401},
  pages = {425401:1-425401:15},
  author = {Dominique Blouin and Daniel Chillet and Eric Senn and Sébastien Bilavarn and Robin Bonamy and Christian Samoyeau}
}
@article{journals/ijrc/Silva-FilhoCAAGBL11,
  title = {An ESL Approach for Energy Consumption Analysis of Cache Memories in SoC Platforms},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/219497},
  pages = {219497:1-219497:12},
  author = {Abel Guilhermino Silva-Filho and Filipe R. Cordeiro and Cristiano C. de Araujo and Sarmento Adriano and Millena Gomes and Edna Barros and Manoel Eusebio de Lima}
}
@article{journals/ijrc/NdziSTYD11,
  title = {An FPGA-Based Adaptable 200 MHz Bandwidth Channel Sounder for Wireless Communication Channel Characterisation},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/894530},
  pages = {894530:1-894530:14},
  author = {David Ndzi and Kenneth Stuart and Somboon Toautachone and Yanyan Yang and Victor Dunn}
}
@article{journals/ijrc/ContiMBBS13,
  title = {Selected Papers from the Symposium on Integrated Circuits and Systems Design (SBCCI 2011)},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/942021},
  pages = {942021:1-942021:2},
  author = {Massimo Conti and Elmar U. K. Melcher and Jürgen Becker and Alisson Vasconcelos De Brito and Oliver Sander}
}
@article{journals/ijrc/VeraPL11,
  title = {A Dynamic Dual Fixed-Point Arithmetic Architecture for FPGAs},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/518602},
  pages = {518602:1-518602:19},
  author = {G. Alonzo Vera and Marios S. Pattichis and James Lyke}
}
@article{journals/ijrc/HoseiniZYP10,
  title = {Design of a Reconfigurable Pulsed Quad-Cell for Cellular-Automata-Based Conformal Computing},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/352428},
  pages = {352428:1-352428:11},
  author = {Mariam Hoseini and Tan Zhou and Chao You and Mark Pavicic}
}
@article{journals/ijrc/MonemiOM15,
  title = {Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique},
  year = {2015},
  volume = {2015},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2015/570836},
  pages = {570836:1-570836:13},
  author = {Alireza Monemi and Chia Yee Ooi and Muhammad Nadzir Marsono}
}
@article{journals/ijrc/EhKanAQ11,
  title = {FPGA Implementation for GMM-Based Speaker Identification},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/420369},
  pages = {420369:1-420369:8},
  author = {Phaklen EhKan and Tim Allen and Steven F. Quigley}
}
@article{journals/ijrc/LiuA10,
  title = {Timing-Driven Nonuniform Depopulation-Based Clustering},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/158602},
  pages = {158602:1-158602:11},
  author = {Hanyu Liu and Ali Akoglu}
}
@article{journals/ijrc/FilhoSC15,
  title = {Using Genetic Algorithms for Hardware Core Placement and Mapping in NoC-Based Reconfigurable Systems},
  year = {2015},
  volume = {2015},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2015/902925},
  pages = {902925:1-902925:13},
  author = {Jonas Gomes Filho and Marius Strum and Wang Jiang Chau}
}
@article{journals/ijrc/PrattFW11,
  title = {Reduced-Precision Redundancy on FPGAs},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/897189},
  pages = {897189:1-897189:12},
  author = {Brian H. Pratt and Megan Fuller and Michael J. Wirthlin}
}
@article{journals/ijrc/BispoPCF13,
  title = {Transparent Runtime Migration of Loop-Based Traces of Processor Instructions to Reconfigurable Processing Units},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/340316},
  pages = {340316:1-340316:20},
  author = {João Bispo and Nuno Miguel Cardanha Paulino and João M. P. Cardoso and João Canas Ferreira}
}
@article{journals/ijrc/GohringerMWOBH12,
  title = {Adaptive Multiclient Network-on-Chip Memory Core: Hardware Architecture, Software Abstraction Layer, and Application Exploration},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/298561},
  pages = {298561:1-298561:14},
  author = {Diana Göhringer and Lukas Meder and Stephan Werner 0002 and Oliver Oey and Jürgen Becker and Michael Hübner}
}
@article{journals/ijrc/OlakkenghilB14,
  title = {An FPGA Task Placement Algorithm Using Reflected Binary Gray Space Filling Curve},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/495080},
  pages = {495080:1-495080:7},
  author = {Senoj Joseph Olakkenghil and K. Baskaran}
}
@article{journals/ijrc/AckermannHIG09,
  title = {Providing Memory Management Abstraction for Self-Reconfigurable Video Processing Platforms},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/851613},
  pages = {851613:1-851613:15},
  author = {Kurt Franz Ackermann and Burghard Hoffmann and Leandro Soares Indrusiak and Manfred Glesner}
}
@article{journals/ijrc/IshebabiMBGS09,
  title = {Answer Set versus Integer Linear Programming for Automatic Synthesis of Multiprocessor Systems from Real-Time Parallel Programs},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/863630},
  pages = {863630:1-863630:11},
  author = {Harold Ishebabi and Philipp Mahr and Christophe Bobda and Martin Gebser and Torsten Schaub}
}
@article{journals/ijrc/BochardBFV10,
  title = {True-Randomness and Pseudo-Randomness in Ring Oscillator-Based True Random Number Generators},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/879281},
  pages = {879281:1-879281:13},
  author = {Nathalie Bochard and Florent Bernard and Viktor Fischer and Boyan Valtchanov}
}
@article{journals/ijrc/SchumacherSPP11,
  title = {FPGA Acceleration of Communication-Bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/760954},
  pages = {760954:1-760954:11},
  author = {Tobias Schumacher and Tim Süß and Christian Plessl and Marco Platzner}
}
@article{journals/ijrc/SepulvedaPGCS12,
  title = {QoSS Hierarchical NoC-Based Architecture for MPSoC Dynamic Protection},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/578363},
  pages = {578363:1-578363:10},
  author = {Johanna Sepúlveda and Ricardo Pires and Guy Gogniat and Wang Jiang Chau and Marius Strum}
}
@article{journals/ijrc/Romero-AguirrePCO12,
  title = {Configurable Transmitter and Systolic Channel Estimator Architectures for Data-Dependent Superimposed Training Communications Systems},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/236372},
  pages = {236372:1-236372:13},
  author = {Eduardo Romero-Aguirre and Ramon Parra-Michel and Roberto Carrasco-Alvarez and Aldo G. Orozco-Lugo}
}
@article{journals/ijrc/DitmarMW08,
  title = {Area Optimisation for Field-Programmable Gate Arrays in SystemC Hardware Compilation},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/674340},
  pages = {674340:1-674340:14},
  author = {Johan Ditmar and Steve McKeever and Alex Wilson}
}
@article{journals/ijrc/AhmedACG13,
  title = {An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/130765},
  pages = {130765:1-130765:23},
  author = {Omar Ahmed and Shawki Areibi and Robert Collier and Gary William Grewal}
}
@article{journals/ijrc/YangP09,
  title = {Software Toolchain for Large-Scale RE-NFA Construction on FPGA},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/301512},
  pages = {301512:1-301512:10},
  author = {Yi-Hua Edward Yang and Viktor K. Prasanna}
}
@article{journals/ijrc/KritikosSSAF12,
  title = {Redsharc: A Programming Model and On-Chip Network for Multi-Core Systems on a Programmable Chip},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/872610},
  pages = {872610:1-872610:11},
  author = {William V. Kritikos and Andrew G. Schmidt and Ron Sass and Erik K. Anderson and Matthew French}
}
@article{journals/ijrc/BaeslerV13,
  title = {Analysis of Fast Radix-10 Digit Recurrence Algorithms for Fixed-Point and Floating-Point Dividers on FPGAs},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/453173},
  pages = {453173:1-453173:16},
  author = {Malte Baesler and Sven-Ole Voigt}
}
@article{journals/ijrc/TippettsLLA14,
  title = {Hardware-Efficient Design of Real-Time Profile Shape Matching Stereo Vision Algorithm on FPGA},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/945926},
  pages = {945926:1-945926:12},
  author = {Beau J. Tippetts and Dah-Jye Lee and Kirt D. Lillywhite and James K. Archibald}
}
@article{journals/ijrc/JinB13,
  title = {A Heuristic Scheduler for Port-Constrained Floating-Point Pipelines},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/849545},
  pages = {849545:1-849545:9},
  author = {Zheming Jin and Jason D. Bakos}
}
@article{journals/ijrc/GeninattiBCM10,
  title = {Concurrent Calculations on Reconfigurable Logic Devices Applied to the Analysis of Video Images},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/962057},
  pages = {962057:1-962057:8},
  author = {Sergio Ruben Geninatti and José Ignacio Benavides Benítez and Manuel Hernandez Calviño and Nicolás Guil Mata}
}
@article{journals/ijrc/SioziosBS08,
  title = {Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/764942},
  pages = {764942:1-764942:18},
  author = {Kostas Siozios and Alexandros Bartzas and Dimitrios Soudris}
}
@article{journals/ijrc/HubnerBLS11,
  title = {Selected Papers from the International Workshop on Reconfigurable Communication-Centric Systems on Chips (ReCoSoC' 2010)},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/865402},
  pages = {865402:1},
  author = {Michael Hübner and Jürgen Becker and Loïc Lagadec and Gilles Sassatelli}
}
@article{journals/ijrc/HoffmanP11,
  title = {A High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/439072},
  pages = {439072:1-439072:10},
  author = {John Colby Hoffman and Marios S. Pattichis}
}
@article{journals/ijrc/ZipfSUSBG09,
  title = {A Decentralised Task Mapping Approach for Homogeneous Multiprocessor Network-On-Chips},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/453970},
  pages = {453970:1-453970:14},
  author = {Peter Zipf and Gilles Sassatelli and Nurten Utlu and Nicolas Saint-Jean and Pascal Benoit and Manfred Glesner}
}
@article{journals/ijrc/WangSQYT14,
  title = {FPGA-Based Implementation of All-Digital QPSK Carrier Recovery Loop Combining Costas Loop and Maximum Likelihood Frequency Estimator},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/502942},
  pages = {502942:1-502942:15},
  author = {Kaiyu Wang and Zhiming Song and Xianwei Qi and Qingxin Yan and Zhenan Tang}
}
@article{journals/ijrc/CaffarenaLLCN09,
  title = {Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/703267},
  pages = {703267:1-703267:14},
  author = {Gabriel Caffarena and Juan A. López and Gerardo Leyva and Carlos Carreras and Octavio Nieto-Taladriz}
}
@article{journals/ijrc/KtataFGA11,
  title = {Dynamic Application Model for Scheduling with Uncertainty on Reconfigurable Architectures},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/156946},
  pages = {156946:1-156946:15},
  author = {Ismail Ktata and Ghaffari Fakhreddine and Bertrand Granado and Mohamed Abid}
}
@article{journals/ijrc/BioulVDS10,
  title = {High-Speed FPGA 10's Complement Adders-Subtractors},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  pages = {219764:1-219764:14},
  author = {Gery Bioul and Martín Vazquez and Jean-Pierre Deschamps and Gustavo Sutter}
}
@article{journals/ijrc/HoeCCMS12,
  title = {Cellular Automata-Based Parallel Random Number Generators Using FPGAs},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/219028},
  pages = {219028:1-219028:13},
  author = {David H. K. Hoe and Jonathan M. Comer and Juan C. Cerda and Chris D. Martinez and Mukul V. Shirvaikar}
}
@article{journals/ijrc/JuniorIFG12,
  title = {A Programmable Look-Up Table-Based Interpolator with Nonuniform Sampling Scheme},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/647805},
  pages = {647805:1-647805:14},
  author = {Élvio Carlos Dutra e Silva Júnior and Leandro Soares Indrusiak and Weiler Alves Finamore and Manfred Glesner}
}
@article{journals/ijrc/MarrakchiMFM09,
  title = {FPGA Interconnect Topologies Exploration},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/259837},
  pages = {259837:1-259837:13},
  author = {Zied Marrakchi and Hayder Mrabet and Umer Farooq and Habib Mehrez}
}
@article{journals/ijrc/KuhnleWBB12,
  title = {Modeling and Implementation of a Power Estimation Methodology for SystemC},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/439727},
  pages = {439727:1-439727:12},
  author = {Matthias Kühnle and André Wagner and Alisson Vasconcelos De Brito and Jürgen Becker}
}
@article{journals/ijrc/LlamoccaPV10,
  title = {Partial Reconfigurable FIR Filtering System Using Distributed Arithmetic},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/357978},
  pages = {357978:1-357978:14},
  author = {Daniel Llamocca and Marios S. Pattichis and G. Alonzo Vera}
}
@article{journals/ijrc/LopesSA12,
  title = {A Memory Hierarchy Model Based on Data Reuse for Full-Search Motion Estimation on High-Definition Digital Videos},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/473725},
  pages = {473725:1-473725:10},
  author = {Alba Sandyra Bezerra Lopes and Ivan Saraiva Silva and Luciano Volcan Agostini}
}
@article{journals/ijrc/Ferringer11,
  title = {On Self-Timed Circuits in Real-Time Systems},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/972375},
  pages = {972375:1-972375:16},
  author = {Markus Ferringer}
}
@article{journals/ijrc/KingyensS11,
  title = {The Potential for a GPU-Like Overlay Architecture for FPGAs},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/514581},
  pages = {514581:1-514581:15},
  author = {Jeffrey Kingyens and J. Gregory Steffan}
}
@article{journals/ijrc/StarkeGWKCS12,
  title = {Optimizing Investment Strategies with the Reconfigurable Hardware Platform RIVYERA},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/646984},
  pages = {646984:1-646984:10},
  author = {Christoph Starke and Vasco Grossmann and Lars Wienbrandt and Sven Koschnicke and John Carstens and Manfred Schimmler}
}
@article{journals/ijrc/Zain-ul-AbdinS12,
  title = {Occam-pi for Programming of Massively Parallel Reconfigurable Architectures},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/504815},
  pages = {504815:1-504815:17},
  author = {Zain-ul-Abdin and Bertil Svensson}
}
@article{journals/ijrc/BurgwalWS09,
  title = {Non-Power-of-Two FFTs: Exploring the Flexibility of the Montium TP},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/678045},
  pages = {678045:1-678045:12},
  author = {Marcel D. van de Burgwal and Pascal T. Wolkotte and Gerard J. M. Smit}
}
@article{journals/ijrc/Ababei09,
  title = {Speeding Up FPGA Placement via Partitioning and Multithreading},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/514754},
  pages = {514754:1-514754:9},
  author = {Cristinel Ababei}
}
@article{journals/ijrc/BakerDMPSGSP10,
  title = {Space-Based FPGA Radio Receiver Design, Debug, and Development of a Radiation-Tolerant Computing System},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/546217},
  pages = {546217:1-546217:12},
  author = {Zachary K. Baker and Mark E. Dunham and Keith Morgan and Michael Pigue and Matthew Stettler and Paul S. Graham and Eric N. Schmierer and John Power}
}
@article{journals/ijrc/CampoCPO09,
  title = {A System on a Programmable Chip Architecture for Data-Dependent Superimposed Training Channel Estimation},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/912301},
  pages = {912301:1-912301:10},
  author = {Fernando Martin del Campo and René Cumplido and Roberto Perez-Andrade and Aldo G. Orozco-Lugo}
}
@article{journals/ijrc/SanchezMQM10,
  title = {A Reconfigurable System Approach to the Direct Kinematics of a 5 D.o.f Robotic Manipulator},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/727909},
  pages = {727909:1-727909:10},
  author = {Diego F. Sánchez and Daniel M. Muñoz and Carlos Humberto Llanos Quintero and Jose M. Motta}
}
@article{journals/ijrc/AmagasakiYKIS08,
  title = {An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/180216},
  pages = {180216:1-180216:14},
  author = {Motoki Amagasaki and Ryoichi Yamaguchi and Masahiro Koga and Masahiro Iida and Toshinori Sueyoshi}
}
@article{journals/ijrc/PuschiniCBST08,
  title = {A Game-Theoretic Approach for Run-Time Distributed Optimization on MP-SoC},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/403086},
  pages = {403086:1-403086:11},
  author = {Diego Puschini and Fabien Clermidy and Pascal Benoit and Gilles Sassatelli and Lionel Torres}
}
@article{journals/ijrc/SanderGBMB12,
  title = {Exploration of Uninitialized Configuration Memory Space for Intrinsic Identification of Xilinx Virtex-5 FPGA Devices},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/219717},
  pages = {219717:1-219717:10},
  author = {Oliver Sander and Benjamin Glas and Lars Braun and Klaus D. Müller-Glaser and Jürgen Becker}
}
@article{journals/ijrc/PedrinoSR11,
  title = {A Genetic Programming Approach to Reconfigure a Morphological Image Processing Architecture},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/712494},
  pages = {712494:1-712494:10},
  author = {Emerson Carlos Pedrino and José Hiroki Saito and Valentin Obac Roda}
}
@article{journals/ijrc/Al-HaddadOAD11,
  title = {Sustainable Modular Adaptive Redundancy Technique Emphasizing Partial Reconfiguration for Reduced Power Consumption},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/430808},
  pages = {430808:1-430808:25},
  author = {Rawad N. Al-Haddad and Rashad S. Oreifej and Rizwan Ashraf and Ronald F. DeMara}
}
@article{journals/ijrc/MonsonWH12,
  title = {A Fault Injection Analysis of Linux Operating on an FPGA-Embedded Platform},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/850487},
  pages = {850487:1-850487:11},
  author = {Joshua S. Monson and Michael J. Wirthlin and Brad L. Hutchings}
}
@article{journals/ijrc/TownsendAJZ15,
  title = {A Scalable Unsegmented Multiport Memory for FPGA-Based Systems},
  pages = {826283:1-826283:12},
  year = {2015},
  volume = {2015},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2015/826283},
  author = {Kevin R. Townsend and Osama G. Attia and Phillip H. Jones and Joseph Zambreno}
}
@article{journals/ijrc/BarrenecheaMA13,
  title = {Fully Pipelined Implementation of Tree-Search Algorithms for Vector Precoding},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/496013},
  pages = {496013:1-496013:12},
  author = {Maitane Barrenechea and Mikel Mendicute and Egoitz Arruti}
}
@article{journals/ijrc/HuangSEN10,
  title = {Parameterized Hardware Design on Reconfigurable Computers: An Image Processing Case Study},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/454506},
  pages = {454506:1-454506:11},
  author = {Miaoqing Huang and Olivier Serres and Tarek A. El-Ghazawi and Gregory B. Newby}
}
@article{journals/ijrc/ChevobbeG09,
  title = {Reducing Reconfiguration Overheads in Heterogeneous Multicore RSoCs with Predictive Configuration Management},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/390167},
  pages = {390167:1-390167:7},
  author = {Stéphane Chevobbe and Stéphane Guyetant}
}
@article{journals/ijrc/KhurshidM15,
  title = {High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs},
  pages = {518272:1-518272:16},
  year = {2015},
  volume = {2015},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2015/518272},
  author = {Burhan Khurshid and Roohie Naaz Mir}
}
@article{journals/ijrc/TorresT09,
  title = {Selected Papers from ReConFig 2008},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/869329},
  pages = {869329:1-869329:2},
  author = {Lionel Torres and César Torres}
}
@article{journals/ijrc/BeckerJLCR10,
  title = {Power Characterisation for Fine-Grain Reconfigurable Fabrics},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/787405},
  pages = {787405:1-787405:9},
  author = {Tobias Becker and Peter Jamieson and Wayne Luk and Peter Y. K. Cheung and Tero Rissa}
}
@article{journals/ijrc/SilveiraBOM12,
  title = {Open SystemC Simulator with Support for Power Gating Design},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/793190},
  pages = {793190:1-793190:8},
  author = {George Sobral Silveira and Alisson Vasconcelos De Brito and Helder F. de A. Oliveira and Elmar U. K. Melcher}
}
@article{journals/ijrc/MirzaeiKH10,
  title = {Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/697625},
  pages = {697625:1-697625:17},
  author = {Shahnam Mirzaei and Ryan Kastner and Anup Hosangadi}
}
@article{journals/ijrc/PohlPP09,
  title = {vMAGIC - Automatic Code Generation for VHDL},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/205149},
  pages = {205149:1-205149:9},
  author = {Christopher Pohl and Carlos Paiz and Mario Porrmann}
}
@article{journals/ijrc/BoukhechemB08,
  title = {SystemC Transaction-Level Modeling of an MPSoC Platform Based on an Open Source ISS by Using Interprocess Communication},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/902653},
  pages = {902653:1-902653:10},
  author = {Sami Boukhechem and El-Bay Bourennane}
}
@article{journals/ijrc/LloydS09,
  title = {Hardware Accelerated Sequence Alignment with Traceback},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/762362},
  pages = {762362:1-762362:10},
  author = {Scott Lloyd and Quinn Snell}
}
@article{journals/ijrc/PereiraC11,
  title = {Dynamic Reconfigurable Computing: The Alternative to Homogeneous Multicores under Massive Defect Rates},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/452589},
  pages = {452589:1-452589:17},
  author = {Monica Magalhães Pereira and Luigi Carro}
}
@article{journals/ijrc/RutzigBMAFMNC11,
  title = {Boosting Parallel Applications Performance on Applying DIM Technique in a Multiprocessing Environment},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/546962},
  pages = {546962:1-546962:13},
  author = {Mateus B. Rutzig and Antonio Carlos Schneider Beck and Felipe Lopes Madruga and Marco Antonio Zanata Alves and Henrique C. Freitas and Nicolas Maillard and Philippe Olivier Alexandre Navaux and Luigi Carro}
}
@article{journals/ijrc/SchuckHB11,
  title = {Reconfiguration Techniques for Self-X Power and Performance Management on Xilinx Virtex-II/Virtex-II-Pro FPGAs},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/671546},
  pages = {671546:1-671546:12},
  author = {Christian Schuck and Bastian Haetzer and Jürgen Becker}
}
@article{journals/ijrc/LebedevFCMDBLW12,
  title = {Exploring Many-Core Design Templates for FPGAs and ASICs},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/439141},
  pages = {439141:1-439141:15},
  author = {Ilia A. Lebedev and Christopher W. Fletcher and Shaoyi Cheng and James Martin and Austin Doupnik and Daniel Burke and Mingjie Lin and John Wawrzynek}
}
@article{journals/ijrc/TorresP10,
  title = {Selected Papers from ReconFig 2009 International Conference on Reconfigurable Computing and FPGAs (ReconFig 2009)},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/679484},
  pages = {679484:1-679484:2},
  author = {Lionel Torres and Viktor K. Prasanna}
}
@article{journals/ijrc/AminRMDD11,
  title = {A Self-Checking Hardware Journal for a Fault-Tolerant Processor Architecture},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/962062},
  pages = {962062:1-962062:15},
  author = {Mohsin Amin and Abbas Ramazani and Fabrice Monteiro and Camille Diou and Abbas Dandache}
}
@article{journals/ijrc/RakossyWC12,
  title = {High-Level Design Space and Flexibility Exploration for Adaptive, Energy-Efficient WCDMA Channel Estimation Architectures},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/961950},
  pages = {961950:1-961950:20},
  author = {Zoltán Endre Rákossy and Zheng Wang and Anupam Chattopadhyay}
}
@article{journals/ijrc/YuLWLL08,
  title = {The Coarse-Grained/Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/736203},
  pages = {736203:1-736203:10},
  author = {Chi Wai Yu and Julien Lamoureux and Steven J. E. Wilton and Philip Heng Wai Leong and Wayne Luk}
}
@article{journals/ijrc/CumplidoAB13,
  title = {Selected Papers from the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011)},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/597323},
  pages = {597323:1-597323:2},
  author = {René Cumplido and Peter Athanas and Jürgen Becker}
}
@article{journals/ijrc/OliveiraSS08,
  title = {Burst-Mode Asynchronous Controllers on FPGA},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/926851},
  pages = {926851:1-926851:10},
  author = {Duarte Lopes de Oliveira and Marius Strum and Sandro S. Sato}
}
@article{journals/ijrc/PauloA10,
  title = {3D Network-on-Chip Architectures Using Homogeneous Meshes and Heterogeneous Floorplans},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/603059},
  pages = {603059:1-603059:12},
  author = {Vitor de Paulo and Cristinel Ababei}
}
@article{journals/ijrc/SigdelGBTP12,
  title = {Evaluation of Runtime Task Mapping Using the rSesame Framework},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/234230},
  pages = {234230:1-234230:17},
  author = {Kamana Sigdel and Carlo Galuzzi and Koen Bertels and Mark Thompson and Andy D. Pimentel}
}
@article{journals/ijrc/RedaelliSM09,
  title = {An ILP Formulation for the Task Graph Scheduling Problem Tailored to Bi-Dimensional Reconfigurable Architectures},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/541067},
  pages = {541067:1-541067:12},
  author = {Francesco Redaelli and Marco D. Santambrogio and Seda Ogrenci Memik}
}
@article{journals/ijrc/AmouriMM13,
  title = {Impact of Dual Placement and Routing on WDDL Netlist Security in FPGA},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/802436},
  pages = {802436:1-802436:24},
  author = {Emna Amouri and Habib Mehrez and Zied Marrakchi}
}
@article{journals/ijrc/Barros15,
  title = {Representing Tactics for Fault Recovery: A Reconfigurable, Modular, and Hierarchical Approach},
  pages = {321532:1-321532:12},
  year = {2015},
  volume = {2015},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2015/321532},
  author = {Fernando J. Barros}
}
@article{journals/ijrc/PicardL09,
  title = {Multilevel Simulation of Heterogeneous Reconfigurable Platforms},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/162416},
  pages = {162416:1-162416:12},
  author = {Damien Picard and Loïc Lagadec}
}
@article{journals/ijrc/McNicholsBTH13,
  title = {Design and Implementation of an Embedded NIOS II System for JPEG2000 Tier II Encoding},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/140234},
  pages = {140234:1-140234:9},
  author = {John M. McNichols and Eric J. Balster and William F. Turri and Kerry L. Hill}
}
@article{journals/ijrc/SutterK08,
  title = {Selected Papers from SPL 2008: Programmable Logic and Applications},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/921921},
  pages = {921921:1-921921:2},
  author = {Gustavo Sutter and Richard Katz}
}
@article{journals/ijrc/HataiC11,
  title = {A New High-Performance Digital FM Modulator and Demodulator for Software-Defined Radio and Its FPGA Implementation},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/342532},
  pages = {342532:1-342532:10},
  author = {Indranil Hatai and Indrajit Chakrabarti}
}
@article{journals/ijrc/SauvageGFDM12,
  title = {Blind Cartography for Side Channel Attacks: Cross-Correlation Cartography},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/360242},
  pages = {360242:1-360242:9},
  author = {Laurent Sauvage and Sylvain Guilley and Florent Flament and Jean-Luc Danger and Yves Mathieu}
}
@article{journals/ijrc/AminSJHR14,
  title = {Low-Cost Fault Tolerant Methodology for Real Time MPSoC Based Embedded System},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/806237},
  pages = {806237:1-806237:8},
  author = {Mohsin Amin and Muhammad Shakir and Aqib Javed and Muhammad Hassan and Syed Ali Raza}
}
@article{journals/ijrc/JuanRGR08,
  title = {Neuromorphic Configurable Architecture for Robust Motion Estimation},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/428265},
  pages = {428265:1-428265:9},
  author = {Guillermo Botella Juan and Manuel Rodríguez and Antonio García and Eduardo Ros}
}
@article{journals/ijrc/MendonSS09,
  title = {A Hardware Filesystem Implementation with Multidisk Support},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/572860},
  pages = {572860:1-572860:13},
  author = {Ashwin A. Mendon and Andrew G. Schmidt and Ron Sass}
}
@article{journals/ijrc/SauvageNGFDM10,
  title = {Exploiting Dual-Output Programmable Blocks to Balance Secure Dual-Rail Logics},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/375245},
  pages = {375245:1-375245:12},
  author = {Laurent Sauvage and Maxime Nassar and Sylvain Guilley and Florent Flament and Jean-Luc Danger and Yves Mathieu}
}
@article{journals/ijrc/DavidsonABS12,
  title = {Dynamic Circuit Specialisation for Key-Based Encryption Algorithms and DNA Alignment},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/716984},
  pages = {716984:1-716984:13},
  author = {Tom Davidson and Fatma Abouelella and Karel Bruneel and Dirk Stroobandt}
}
@article{journals/ijrc/GohringerOBHQB11,
  title = {Exploration of the Power-Performance Tradeoff through Parameterization of FPGA-Based Multiprocessor Systems},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/985931},
  pages = {985931:1-985931:17},
  author = {Diana Göhringer and Jonathan Obie and André L. S. Braga and Michael Hübner and Carlos Humberto Llanos Quintero and Jürgen Becker}
}
@article{journals/ijrc/GuillemenetTSB08,
  title = {On the Use of Magnetic RAMs in Field-Programmable Gate Arrays},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/723950},
  pages = {723950:1-723950:9},
  author = {Yoann Guillemenet and Lionel Torres and Gilles Sassatelli and Nicolas Bruchon}
}
@article{journals/ijrc/KapreD11,
  title = {An NoC Traffic Compiler for Efficient FPGA Implementation of Sparse Graph-Oriented Workloads},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/745147},
  pages = {745147:1-745147:14},
  author = {Nachiket Kapre and André DeHon}
}
@article{journals/ijrc/WeiLNAE08,
  title = {FPGA-Based Embedded Motion Estimation Sensor},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/636145},
  pages = {636145:1-636145:8},
  author = {Zhaoyi Wei and Dah-Jye Lee and Brent E. Nelson and James K. Archibald and Barrett Edwards}
}
@article{journals/ijrc/PionteckKAM09,
  title = {A Design Technique for Adapting Number and Boundaries of Reconfigurable Modules at Runtime},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/942930},
  pages = {942930:1-942930:10},
  author = {Thilo Pionteck and Roman Koch and Carsten Albrecht and Erik Maehle}
}
@article{journals/ijrc/FowersDLVA14,
  title = {TreeBASIS Feature Descriptor and Its Hardware Implementation},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/606210},
  pages = {606210:1-606210:12},
  author = {Spencer G. Fowers and Alok Desai and Dah-Jye Lee and Dan A. Ventura and James K. Archibald}
}
@article{journals/ijrc/TodorovichR10,
  title = {Selected Papers from SPL 2009: Programmable Logic and Applications},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/714270},
  pages = {714270:1-714270:2},
  author = {Elias Todorovich and Valentin Obac Roda}
}
@article{journals/ijrc/HubnerMSZ09,
  title = {Selected Papers from ReCoSoC 2008},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/894059},
  pages = {894059:1-894059:2},
  author = {Michael Hübner and Juan Manuel Moreno and Gilles Sassatelli and Peter Zipf}
}
@article{journals/ijrc/SurisRA10,
  title = {RapidRadio: A Domain-Specific Productivity Enhancing Framework},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/492560},
  pages = {492560:1-492560:15},
  author = {Jorge Alberto Surís and Adolfo Recio and Peter M. Athanas}
}
@article{journals/ijrc/IturbeBHEAM13,
  title = {Runtime Scheduling, Allocation, and Execution of Real-Time Hardware Tasks onto Xilinx FPGAs Subject to Fault Occurrence},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/905057},
  pages = {905057:1-905057:32},
  author = {Xabier Iturbe and Khaled Benkrid and Chuan Hong and Ali Ebrahim and Tughrul Arslan and Imanol Martinez}
}
@article{journals/ijrc/VanderbauwhedeCM12,
  title = {Throughput Analysis for a High-Performance FPGA-Accelerated Real-Time Search Application},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/507173},
  pages = {507173:1-507173:16},
  author = {Wim Vanderbauwhede and Sai Rahul Chalamalasetti and Martin Margala}
}
@article{journals/ijrc/CravenA08,
  title = {Dynamic Hardware Development},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/901328},
  pages = {901328:1-901328:10},
  author = {Stephen D. Craven and Peter M. Athanas}
}
@article{journals/ijrc/OssaN12,
  title = {An Optimization-Based Reconfigurable Design for a 6-Bit 11-MHz Parallel Pipeline ADC with Double-Sampling S&H},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/786205},
  pages = {786205:1-786205:17},
  author = {Wilmar Carvajal Ossa and Wilhelmus A. M. Van Noije}
}
@article{journals/ijrc/CurreriSG11,
  title = {High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/406857},
  pages = {406857:1-406857:17},
  author = {John Curreri and Greg Stitt and Alan D. George}
}
@article{journals/ijrc/GradP12,
  title = {On the Feasibility and Limitations of Just-in-Time Instruction Set Extension for FPGA-Based Reconfigurable Processors},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/418315},
  pages = {418315:1-418315:21},
  author = {Mariusz Grad and Christian Plessl}
}
@article{journals/ijrc/VeitchAWF11,
  title = {FPGA Implementation of a Pipelined Gaussian Calculation for HMM-Based Large Vocabulary Speech Recognition},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/697080},
  pages = {697080:1-697080:10},
  author = {Richard Veitch and Louis-Marie Aubert and Roger F. Woods and Scott Fischaber}
}
@article{journals/ijrc/VuchaR15,
  title = {Dynamic Task Distribution Model for On-Chip Reconfigurable High Speed Computing System},
  pages = {783237:1-783237:12},
  year = {2015},
  volume = {2015},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2015/783237},
  author = {Mahendra Vucha and Arvind Rajawat}
}
@article{journals/ijrc/BernardFCF12,
  title = {Implementation of Ring-Oscillators-Based Physical Unclonable Functions with Independent Bits in the Response},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/168961},
  pages = {168961:1-168961:13},
  author = {Florent Bernard and Viktor Fischer and Crina Costea and Robert Fouquet}
}
@article{journals/ijrc/JozwikHETT13,
  title = {Rainbow: An Operating System for Software-Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/789134},
  pages = {789134:1-789134:40},
  author = {Krzysztof Jozwik and Shinya Honda and Masato Edahiro and Hiroyuki Tomiyama and Hiroaki Takada}
}
@article{journals/ijrc/BirkHBRHB11,
  title = {Evaluation of the Reconfiguration of the Data Acquisition System for 3D USCT},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/952937},
  pages = {952937:1-952937:9},
  author = {Matthias Birk and Clemens Hagner and Matthias Balzer and Nicole V. Ruiter and Michael Hübner and Jürgen Becker}
}
@article{journals/ijrc/RothMRSB12,
  title = {Efficient Execution of Networked MPSoC Models by Exploiting Multiple Platform Levels},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/729786},
  pages = {729786:1-729786:13},
  author = {Christoph Roth and Joachim Meyer and Michael Rückauer and Oliver Sander and Jürgen Becker}
}
@article{journals/ijrc/SchmidtSFS12,
  title = {HwPMI: An Extensible Performance Monitoring Infrastructure for Improving Hardware Design and Productivity on FPGAs},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/162404},
  pages = {162404:1-162404:12},
  author = {Andrew G. Schmidt and Neil Steiner and Matthew French and Ron Sass}
}
@article{journals/ijrc/MiramondHVBGLAPOCP09,
  title = {OveRSoC: A Framework for the Exploration of RTOS for RSoC Platforms},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/450607},
  pages = {450607:1-450607:22},
  author = {Benoit Miramond and Emmanuel Huck and François Verdier and Mohamed El Amine Benkhelifa and Bertrand Granado and Thomas LeFebvre and Mehdi Aïchouch and Jean-Christophe Prévotet and Yaset Oliva and Daniel Chillet and Sébastien Pillement}
}
@article{journals/ijrc/JudgeMS12,
  title = {A Hardware-Accelerated ECDLP with High-Performance Modular Multiplication},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/439021},
  pages = {439021:1-439021:14},
  author = {Lyndon Judge and Suvarna Mane and Patrick Schaumont}
}
@article{journals/ijrc/LagadecPCL11,
  title = {Experiment Centric Teaching for Reconfigurable Processors},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/952560},
  pages = {952560:1-952560:14},
  author = {Loïc Lagadec and Damien Picard and Youenn Corre and Pierre-Yves Lucas}
}
@article{journals/ijrc/AlachiotisS11,
  title = {A Vector-Like Reconfigurable Floating-Point Unit for the Logarithm},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/341510},
  pages = {341510:1-341510:12},
  author = {Nikolaos Alachiotis and Alexandros Stamatakis}
}
@article{journals/ijrc/Cardona015,
  title = {AC_ICAP: A Flexible High Speed ICAP Controller},
  pages = {314358:1-314358:15},
  year = {2015},
  volume = {2015},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2015/314358},
  author = {Luis Andres Cardona and Carles Ferrer 0001}
}
@article{journals/ijrc/IntaBS12,
  title = {The "Chimera": An Off-The-Shelf CPU/GPGPU/FPGA Hybrid Computing Platform},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/241439},
  pages = {241439:1-241439:10},
  author = {Ra Inta and David John Bowman and Susan M. Scott}
}
@article{journals/ijrc/GohringerHZB11,
  title = {Operating System for Runtime Reconfigurable Multiprocessor Systems},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/121353},
  pages = {121353:1-121353:16},
  author = {Diana Göhringer and Michael Hübner and Etienne Nguepi Zeutebouo and Jürgen Becker}
}
@article{journals/ijrc/CooleS10,
  title = {Traversal Caches: A Framework for FPGA Acceleration of Pointer Data Structures},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/652620},
  pages = {652620:1-652620:16},
  author = {James Coole and Greg Stitt}
}
@article{journals/ijrc/AlmeidaSBSVTR09,
  title = {An Adaptive Message Passing MPSoC Framework},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/242981},
  pages = {242981:1-242981:20},
  author = {Gabriel Marchesan Almeida and Gilles Sassatelli and Pascal Benoit and Nicolas Saint-Jean and Sameer Varyani and Lionel Torres and Michel Robert}
}
@article{journals/ijrc/LiH09,
  title = {An Automatic Design Flow for Data Parallel and Pipelined Signal Processing Applications on Embedded Multiprocessor with NoC: Application to Cryptography},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/631490},
  pages = {631490:1-631490:14},
  author = {Xinyu Li and Omar Hammami}
}
@article{journals/ijrc/PalominoCDBAS12,
  title = {Algorithm and Hardware Design of a Fast Intra Frame Mode Decision Module for H.264/AVC Encoders},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/813023},
  pages = {813023:1-813023:10},
  author = {Daniel Palomino and Guilherme Corrêa and Cláudio Machado Diniz and Sergio Bampi and Luciano Volcan Agostini and Altamiro Amadeu Susin}
}
@article{journals/ijrc/ChinLW08,
  title = {On the Power Dissipation of Embedded Memory Blocks Used to Implement Logic in Field-Programmable Gate Arrays},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/751863},
  pages = {751863:1-751863:13},
  author = {Scott Y. L. Chin and Clarence S. P. Lee and Steven J. E. Wilton}
}
@article{journals/ijrc/WoldT09,
  title = {Analysis and Enhancement of Random Number Generator in FPGA Based on Oscillator Rings},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/501672},
  pages = {501672:1-501672:8},
  author = {Knut Wold and Chik How Tan}
}
@article{journals/ijrc/El-ArabyGLE12,
  title = {A Convolve-And-MErge Approach for Exact Computations on High-Performance Reconfigurable Computers},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/925864},
  pages = {925864:1-925864:14},
  author = {Esam El-Araby and Ivan Gonzalez and Sergio López-Buedo and Tarek A. El-Ghazawi}
}
@article{journals/ijrc/SudarsanamDV09,
  title = {Analysis and Design of a Context Adaptable SAD/MSE Architecture},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/789592},
  pages = {789592:1-789592:21},
  author = {Arvind Sudarsanam and Aravind Dasu and Karthik Vaithianathan}
}
@article{journals/ijrc/DortaJMBA10,
  title = {Reconfigurable Multiprocessor Systems: A Review},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/570279},
  pages = {570279:1-570279:10},
  author = {Taho Dorta and Jaime Jimenez and José Luis Martín and Unai Bidarte and Armando Astarloa}
}
@article{journals/ijrc/WangSLG15,
  title = {Core-Level Modeling and Frequency Prediction for DSP Applications on FPGAs},
  pages = {784672:1-784672:20},
  year = {2015},
  volume = {2015},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2015/784672},
  author = {Gongyu Wang and Greg Stitt and Herman Lam and Alan D. George}
}
@article{journals/ijrc/BonatoFCM14,
  title = {Practical Education Fostered by Research Projects in an Embedded Systems Course},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/287205},
  pages = {287205:1-287205:12},
  author = {Vanderlei Bonato and Marcio Merino Fernandes and João M. P. Cardoso and Eduardo Marques}
}
@article{journals/ijrc/JaquenodVS14,
  title = {Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/546264},
  pages = {546264:1-546264:5},
  author = {Guillermo A. Jaquenod and Javier Valls and Javier Siman}
}
@article{journals/ijrc/MoriASMQM12,
  title = {An FPGA-Based Omnidirectional Vision Sensor for Motion Detection on Mobile Robots},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/148190},
  pages = {148190:1-148190:16},
  author = {Jones Yudi Mori and Janier Arias-Garcia and Camilo Sánchez-Ferreira and Daniel M. Muñoz and Carlos Humberto Llanos Quintero and José Mauricio S. T. Motta}
}
@article{journals/ijrc/WanDC12,
  title = {A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/163542},
  pages = {163542:1-163542:17},
  author = {Lu Wan and Chen Dong and Deming Chen}
}
@article{journals/ijrc/BobdaCMDSMT09,
  title = {Enabling Self-Organization in Embedded Systems with Reconfigurable Hardware},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/161458},
  pages = {161458:1-161458:9},
  author = {Christophe Bobda and Kevin Cheng and Felix Mühlbauer and Klaus Drechsler and Jan Schulte and Dominik Murr and Camel Tanougast}
}
@article{journals/ijrc/SaldanaRC09,
  title = {A Message-Passing Hardware/Software Cosimulation Environment for Reconfigurable Computing Systems},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/376232},
  pages = {376232:1-376232:9},
  author = {Manuel Saldaña and Emanuel Ramalho and Paul Chow}
}
@article{journals/ijrc/ZerbiniF15,
  title = {Optimization of Lookup Schemes for Flow-Based Packet Classification on FPGAs},
  year = {2015},
  volume = {2015},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2015/673596},
  pages = {673596:1-673596:31},
  author = {Carlos A. Zerbini and Jorge M. Finochietto}
}
@article{journals/ijrc/ZhouPH09,
  title = {Pipeline FFT Architectures Optimized for FPGAs},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/219140},
  pages = {219140:1-219140:9},
  author = {Bin Zhou and Yingning Peng and David Hwang}
}
@article{journals/ijrc/KirischianDCO10,
  title = {Mechanism of Resource Virtualization in RCS for Multitask Stream Applications},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/159367},
  pages = {159367:1-159367:13},
  author = {Lev Kirischian and Victor Dumitriu and Pil Woo Chun and Galina Okouneva}
}
@article{journals/ijrc/Fabiani09,
  title = {Experiencing a Problem-Based Learning Approach for Teaching Reconfigurable Architecture Design},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/923415},
  pages = {923415:1-923415:11},
  author = {Erwan Fabiani}
}
@article{journals/ijrc/GirauTVB09,
  title = {Reaction Diffusion and Chemotaxis for Decentralized Gathering on FPGAs},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/639249},
  pages = {639249:1-639249:15},
  author = {Bernard Girau and Cesar Torres-Huitzil and Nikolaos Vlassopoulos and Jose Hugo Barron-Zambrano}
}
@article{journals/ijrc/AggarwalK12,
  title = {Redesigned-Scale-Free CORDIC Algorithm Based FPGA Implementation of Window Functions to Minimize Area and Latency},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/185784},
  pages = {185784:1-185784:8},
  author = {Supriya Aggarwal and Kavita Khare}
}
@article{journals/ijrc/PrabhuJR14,
  title = {Scalable Fixed Point QRD Core Using Dynamic Partial Reconfiguration},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/243835},
  pages = {243835:1-243835:9},
  author = {Gayathri R. Prabhu and Bibin Johnson and J. Sheeba Rani}
}
@article{journals/ijrc/HarkinMMHMC09,
  title = {A Reconfigurable and Biologically Inspired Paradigm for Computation Using Network-On-Chip and Spiking Neural Networks},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  pages = {908740:1-908740:13},
  author = {Jim Harkin and Fearghal Morgan and Liam McDaid and Steve Hall and Brian McGinley and Seamus Cawley}
}
@article{journals/ijrc/HoSK09,
  title = {A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/529512},
  pages = {529512:1-529512:14},
  author = {Huong Ho and Valek Szwarc and Tad A. Kwasniewski}
}
@article{journals/ijrc/KellerBNH14,
  title = {Self-Awareness in Computer Networks},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/692076},
  pages = {692076:1-692076:16},
  author = {Ariane Keller and Daniel Borkmann and Stephan Neuhaus and Markus Happe}
}
@article{journals/ijrc/AsgharP15,
  title = {An Improved Diffusion Based Placement Algorithm for Reducing Interconnect Demand in Congested Regions of FPGAs},
  pages = {756014:1-756014:10},
  year = {2015},
  volume = {2015},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2015/756014},
  author = {Ali Asghar and Husain Parvez}
}
@article{journals/ijrc/SchmidtKGS12,
  title = {An Evaluation of an Integrated On-Chip/Off-Chip Network for High-Performance Reconfigurable Computing},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/564704},
  pages = {564704:1-564704:15},
  author = {Andrew G. Schmidt and William V. Kritikos and Shanyuan Gao and Ron Sass}
}
@article{journals/ijrc/PerinMM11,
  title = {Montgomery Modular Multiplication on Reconfigurable Hardware: Systolic versus Multiplexed Implementation},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/127147},
  pages = {127147:1-127147:10},
  author = {Guilherme Perin and Daniel Gomes Mesquita and João Baptista dos Santos Martins}
}
@article{journals/ijrc/GaoAC09,
  title = {Efficient Scheme for Implementing Large Size Signed Multipliers Using Multigranular Embedded DSP Blocks in FPGAs},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/145130},
  pages = {145130:1-145130:11},
  author = {Shuli Gao and Dhamin Al-Khalili and Noureddine Chabini}
}
@article{journals/ijrc/BelaidMM10,
  title = {New Three-Level Resource Management Enhancing Quality of Offline Hardware Task Placement on FPGA},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/980762},
  pages = {980762:1-980762:20},
  author = {Ikbel Belaid and Fabrice Muller and Benjemaa Maher}
}
@article{journals/ijrc/BakloutiA14,
  title = {Multi-Softcore Architecture on FPGA},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/979327},
  pages = {979327:1-979327:13},
  author = {Mouna Baklouti and Mohamed Abid}
}
@article{journals/ijrc/SinhaS14,
  title = {IP-Enabled C/C++ Based High Level Synthesis: A Step towards Better Designer Productivity and Design Performance},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/418750},
  pages = {418750:1-418750:17},
  author = {Sharad Sinha and Thambipillai Srikanthan}
}
@article{journals/ijrc/AasaraaiM12,
  title = {NCOR: An FPGA-Friendly Nonblocking Data Cache for Soft Processors with Runahead Execution},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/915178},
  pages = {915178:1-915178:12},
  author = {Kaveh Aasaraai and Andreas Moshovos}
}
@article{journals/ijrc/KlimmGWVMB11,
  title = {A Security Scheme for Dependable Key Insertion in Mobile Embedded Devices},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/820454},
  pages = {820454:1-820454:19},
  author = {Alexander Klimm and Benjamin Glas and Matthias Wachs and Sebastian Vogel and Klaus D. Müller-Glaser and Jürgen Becker}
}
@article{journals/ijrc/DobrichH10,
  title = {Low-Complexity Online Synthesis for AMIDAR Processors},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  pages = {953693:1-953693:15},
  author = {Stefan Döbrich and Christian Hochberger}
}
@article{journals/ijrc/KenterSP15,
  title = {Exploring Trade-Offs between Specialized Dataflow Kernels and a Reusable Overlay in a Stereo Matching Case Study},
  pages = {859425:1-859425:24},
  year = {2015},
  volume = {2015},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2015/859425},
  author = {Tobias Kenter and Henning Schmitz and Christian Plessl}
}
@article{journals/ijrc/AhmedAG13,
  title = {Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/681894},
  pages = {681894:1-681894:33},
  author = {Omar Ahmed and Shawki Areibi and Gary William Grewal}
}
@article{journals/ijrc/DrzevitzkyKP10,
  title = {Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/180242},
  pages = {180242:1-180242:11},
  author = {Stephanie Drzevitzky and Uwe Kastens and Marco Platzner}
}
@article{journals/ijrc/ZarezadehB12,
  title = {Hardware Middleware for Person Tracking on Embedded Distributed Smart Cameras},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/615824},
  pages = {615824:1-615824:10},
  author = {Ali Akbar Zarezadeh and Christophe Bobda}
}
@article{journals/ijrc/DandekarPBS08,
  title = {Multiobjective Optimization for Reconfigurable Implementation of Medical Image Registration},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/738174},
  pages = {738174:1-738174:17},
  author = {Omkar Dandekar and William Plishker and Shuvra S. Bhattacharyya and Raj Shekhar}
}
@article{journals/ijrc/SchaeferlingHK12,
  title = {Object Recognition and Pose Estimation on Embedded Hardware: SURF-Based System Designs Accelerated by FPGA Logic},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/368351},
  pages = {368351:1-368351:16},
  author = {Michael Schaeferling and Ulrich Hornung and Gundolf Kiefer}
}
@article{journals/ijrc/TodorovichS11,
  title = {Selected Papers from the Southern Programmable Logic Conference (SPL2010)},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/714761},
  pages = {714761:1},
  author = {Elias Todorovich and Gustavo Sutter}
}
@article{journals/ijrc/DerinDF11,
  title = {A Middleware Approach to Achieving Fault Tolerance of Kahn Process Networks on Networks on Chips},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/295385},
  pages = {295385:1-295385:15},
  author = {Onur Derin and Erkan Diken and Leandro Fiorin}
}
@article{journals/ijrc/GiraldoMMJ12,
  title = {A Protein Sequence Analysis Hardware Accelerator Based on Divergences},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/201378},
  pages = {201378:1-201378:19},
  author = {Juan Fernando Eusse Giraldo and Nahri Moreano and Alba Cristina Magalhaes Alves de Melo and Ricardo Pezzuol Jacobi}
}
@article{journals/ijrc/SilvaBDT13,
  title = {Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis Tools},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/428078},
  pages = {428078:1-428078:10},
  author = {Bruno da Silva and An Braeken and Erik H. D'Hollander and Abdellah Touhafi}
}
@article{journals/ijrc/CorreaSDA11,
  title = {A High-Throughput Hardware Architecture for the H.264/AVC Half-Pixel Motion Estimation Targeting High-Definition Videos},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/254730},
  pages = {254730:1-254730:9},
  author = {Marcel Moscarelli Corrêa and Mateus Thurow Schoenknecht and Robson Dornelles and Luciano Volcan Agostini}
}
@article{journals/ijrc/SoaresBS13,
  title = {Development of a SoC for Digital Television Set-Top Box: Architecture and System Integration Issues},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/783501},
  pages = {783501:1-783501:10},
  author = {André Borin Soares and Alexsandro Cristovão Bonatto and Altamiro Amadeu Susin}
}
@article{journals/ijrc/SanchezSPBA12,
  title = {DMPDS: A Fast Motion Estimation Algorithm Targeting High Resolution Videos and Its FPGA Implementation},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/186057},
  pages = {186057:1-186057:12},
  author = {Gustavo Sanchez and Felipe Sampaio and Marcelo Schiavon Porto and Sergio Bampi and Luciano Volcan Agostini}
}
@article{journals/ijrc/FeregrinoAGPSS12,
  title = {Selected Papers from the International Conference on Reconfigurable Computing and FPGAs (ReConFig'10)},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/319827},
  pages = {319827:1-319827:2},
  author = {Claudia Feregrino and Miguel Arias and Kris Gaj and Viktor K. Prasanna and Marco D. Santambrogio and Ron Sass}
}
@article{journals/ijrc/GuptaGA15,
  title = {Leakage Immune Modified Pass Transistor Based 8T SRAM Cell in Subthreshold Region},
  pages = {749816:1-749816:10},
  year = {2015},
  volume = {2015},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2015/749816},
  author = {Priya Gupta and Anu Gupta and Abhijit R. Asati}
}
@article{journals/ijrc/Barron-ZambranoCA09,
  title = {Parallel Processor for 3D Recovery from Optical Flow},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/973475},
  pages = {973475:1-973475:11},
  author = {Jose Hugo Barron-Zambrano and Fernando Martin del Campo-Ramirez and Miguel O. Arias-Estrada}
}
@article{journals/ijrc/TodmanSL14,
  title = {Using Statistical Assertions to Guide Self-Adaptive Systems},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/724585},
  pages = {724585:1-724585:8},
  author = {Tim Todman and Stephan Stilkerich and Wayne Luk}
}
@article{journals/ijrc/AhmedACK11,
  title = {PCIU: Hardware Implementations of an Efficient Packet Classification Algorithm with an Incremental Update Capability},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/648483},
  pages = {648483:1-648483:21},
  author = {Omar Ahmed and Shawki Areibi and Karanvir Chattha and Ben Kelly}
}
@article{journals/ijrc/BenkridALSLT12,
  title = {High Performance Biological Pairwise Sequence Alignment: FPGA versus GPU versus Cell BE versus GPP},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/752910},
  pages = {752910:1-752910:15},
  author = {Khaled Benkrid and Ali Akoglu and Cheng Ling and Yang Song and Ying Liu and Xiang Tian}
}
@article{journals/ijrc/SchryverSWKMKK12,
  title = {A Hardware Efficient Random Number Generator for Nonuniform Distributions with Arbitrary Precision},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/675130},
  pages = {675130:1-675130:11},
  author = {Christian de Schryver and Daniel Schmidt 0001 and Norbert Wehn and Elke Korn and Henning Marxen and Anton Kostiuk and Ralf Korn}
}
@article{journals/ijrc/KilicMM14,
  title = {A Top-Down Optimization Methodology for Mutually Exclusive Applications},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/827613},
  pages = {827613:1-827613:18},
  author = {Alp Kilic and Zied Marrakchi and Habib Mehrez}
}
@article{journals/ijrc/BeckerHWLET08,
  title = {Current Trends on Reconfigurable Computing},
  year = {2008},
  volume = {2008},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2008/918525},
  pages = {918525:1},
  author = {Jürgen Becker and Michael Hübner and Roger F. Woods and Philip Heng Wai Leong and Robert Esser and Lionel Torres}
}
@article{journals/ijrc/SchuckHB09,
  title = {An Interface for a Decentralized 2D Reconfiguration on Xilinx Virtex-FPGAs for Organic Computing},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/273791},
  pages = {273791:1-273791:11},
  author = {Christian Schuck and Bastian Haetzer and Jürgen Becker}
}
@article{journals/ijrc/Arce-NazarioO12,
  title = {Multidimensional Costas Arrays and Their Enumeration Using GPUs and FPGAs},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/196761},
  pages = {196761:1-196761:9},
  author = {Rafael A. Arce-Nazario and José R. Ortiz-Ubarri}
}
@article{journals/ijrc/BelaidMM11,
  title = {Static Scheduling of Periodic Hardware Tasks with Precedence and Deadline Constraints on Reconfigurable Hardware Devices},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/591983},
  pages = {591983:1-591983:28},
  author = {Ikbel Belaid and Fabrice Muller and Benjemaa Maher}
}
@article{journals/ijrc/Castells-RufasFC12,
  title = {Performance Analysis Techniques for Multi-Soft-Core and Many-Soft-Core Systems},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/736347},
  pages = {736347:1-736347:14},
  author = {David Castells-Rufas and Eduard Fernandez-Alonso and Jordi Carrabina}
}
@article{journals/ijrc/OrtizA11,
  title = {A Streaming High-Throughput Linear Sorter System with Contention Buffering},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/963539},
  pages = {963539:1-963539:12},
  author = {Jorge L. Ortiz and David L. Andrews}
}
@article{journals/ijrc/ImranD14,
  title = {Distance-Ranked Fault Identification of Reconfigurable Hardware Bitstreams via Functional Input},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/279673},
  pages = {279673:1-279673:21},
  author = {Naveed Imran and Ronald F. DeMara}
}
@article{journals/ijrc/HussainBEES12,
  title = {Novel Dynamic Partial Reconfiguration Implementation of K-Means Clustering on FPGAs: Comparative Results with GPPs and GPUs},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/135926},
  pages = {135926:1-135926:15},
  author = {Hanaa M. Hussain and Khaled Benkrid and Ali Ebrahim and Ahmet T. Erdogan and Huseyin Seker}
}
@article{journals/ijrc/BaeslerVT10,
  title = {A Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier on a Virtex-5 FPGA},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/357839},
  pages = {357839:1-357839:13},
  author = {Malte Baesler and Sven-Ole Voigt and Thomas Teufel}
}
@article{journals/ijrc/TurkiMMA13,
  title = {Frequency Optimization Objective during System Prototyping on Multi-FPGA Platform},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/853510},
  pages = {853510:1-853510:12},
  author = {Mariem Turki and Zied Marrakchi and Habib Mehrez and Mohamed Abid}
}
@article{journals/ijrc/KalomirosL10,
  title = {Robotic Mapping and Localization with Real-Time Dense Stereo on Reconfigurable Hardware},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/480208},
  pages = {480208:1-480208:17},
  author = {John A. Kalomiros and John N. Lygouras}
}
@article{journals/ijrc/DobrichH11,
  title = {Exploring Online Synthesis for CGRAs with Specialized Operator Sets},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/601986},
  pages = {601986:1-601986:22},
  author = {Stefan Döbrich and Christian Hochberger}
}
@article{journals/ijrc/DevauxSPCD10,
  title = {Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/390545},
  pages = {390545:1-390545:15},
  author = {Ludovic Devaux and Sana Ben Sassi and Sébastien Pillement and Daniel Chillet and Didier Demigny}
}
@article{journals/ijrc/SaidKKAA14,
  title = {Design Patterns for Self-Adaptive RTE Systems Specification},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/536362},
  pages = {536362:1-536362:21},
  author = {Mouna Ben Said and Yessine Hadj Kacem and Mickaël Kerboeuf and Nader Ben Amor and Mohamed Abid}
}
@article{journals/ijrc/ThomasRB12,
  title = {HoneyComb: An Application-Driven Online Adaptive Reconfigurable Hardware Architecture},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/832531},
  pages = {832531:1-832531:17},
  author = {Alexander Thomas and Michael Rückauer and Jürgen Becker}
}
@article{journals/ijrc/FarooqPMM11,
  title = {Exploration of Heterogeneous FPGA Architectures},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/121404},
  pages = {121404:1-121404:18},
  author = {Umer Farooq and Husain Parvez and Habib Mehrez and Zied Marrakchi}
}
@article{journals/ijrc/MorozNMKB14,
  title = {Simple Hybrid Scaling-Free CORDIC Solution for FPGAs},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/615472},
  pages = {615472:1-615472:4},
  author = {Leonid Moroz and Shinobu Nagayama and Taras Mykytiv and Ihor O. Kirenko and Taras Boretskyy}
}
@article{journals/ijrc/MontoneSRS11,
  title = {Floorplacement for Partial Reconfigurable FPGA-Based Systems},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/483681},
  pages = {483681:1-483681:12},
  author = {Alessio Montone and Marco D. Santambrogio and Francesco Redaelli and Donatella Sciuto}
}
@article{journals/ijrc/MuhlbachK12,
  title = {A Dynamically Reconfigured Multi-FPGA Network Platform for High-Speed Malware Collection},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/342625},
  pages = {342625:1-342625:14},
  author = {Sascha Mühlbach and Andreas Koch 0001}
}
@article{journals/ijrc/LoukilAAD13,
  title = {Self-Adaptive On-Chip System Based on Cross-Layer Adaptation Approach},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/141562},
  pages = {141562:1-141562:17},
  author = {Kais Loukil and Nader Ben Amor and Mohamed Abid and Jean-Philippe Diguet}
}
@article{journals/ijrc/QuadriMD09,
  title = {High level modeling of Dynamic Reconfigurable FPGAs},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/408605},
  pages = {408605:1-408605:15},
  author = {Imran Rafiq Quadri and Samy Meftali and Jean-Luc Dekeyser}
}
@article{journals/ijrc/Arce-NazarioOB10,
  title = {Reconfigurable Hardware Implementation of a Multivariate Polynomial Interpolation Algorithm},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/313479},
  pages = {313479:1-313479:14},
  author = {Rafael A. Arce-Nazario and Edusmildo Orozco and Dorothy Bollman}
}
@article{journals/ijrc/BeyrouthyF13,
  title = {An Asynchronous FPGA Block with Its Tech-Mapping Algorithm Dedicated to Security Applications},
  year = {2013},
  volume = {2013},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2013/517947},
  pages = {517947:1-517947:12},
  author = {Taha Beyrouthy and Laurent Fesquet}
}
@article{journals/ijrc/GohringerPHB09,
  title = {A Taxonomy of Reconfigurable Single-/Multiprocessor Systems-on-Chip},
  year = {2009},
  volume = {2009},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2009/395018},
  pages = {395018:1-395018:11},
  author = {Diana Göhringer and Thomas Perschke and Michael Hübner and Jürgen Becker}
}
@article{journals/ijrc/SinhaS14a,
  title = {Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis},
  year = {2014},
  volume = {2014},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2014/564924},
  pages = {564924:1-564924:14},
  author = {Sharad Sinha and Thambipillai Srikanthan}
}
@article{journals/ijrc/DasuCBB11,
  title = {Selected Papers from the 17th Reconfigurable Architectures Workshop (RAW2010)},
  year = {2011},
  volume = {2011},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2011/574972},
  pages = {574972:1-574972:2},
  author = {Aravind Dasu and João M. P. Cardoso and Eli Bozorgzadeh and Jürgen Becker}
}
@article{journals/ijrc/BenkridEHSS12,
  title = {High-Performance Reconfigurable Computing},
  year = {2012},
  volume = {2012},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2012/104963},
  pages = {104963:1-104963:2},
  author = {Khaled Benkrid and Esam El-Araby and Miaoqing Huang and Kentaro Sano and Thomas Steinke}
}
@article{journals/ijrc/LamCHLL10,
  title = {Multiloop Parallelisation Using Unrolling and Fission},
  year = {2010},
  volume = {2010},
  journal = {Int. J. Reconfig. Comp.},
  doi = {10.1155/2010/475620},
  pages = {475620:1-475620:10},
  author = {Yuet Ming Lam and José Gabriel F. Coutinho and Chun Hok Ho and Philip Heng Wai Leong and Wayne Luk}
}
