Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 7447d1ee9f1846f591e67fa0ee0892ca --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_COUNT4_behav xil_defaultlib.TEST_COUNT4 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <COUNT4> not found while processing module instance <i1> [/home/udagawa/projects/FPGA/Vivado/UPDOWN/T_COUNT4.v:7]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
