
MotorController_2018.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003e  00800100  00002596  0000262a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002596  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000260  0080013e  0080013e  00002668  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002668  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000026c4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000004c0  00000000  00000000  00002704  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005ab7  00000000  00000000  00002bc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001b11  00000000  00000000  0000867b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002ba8  00000000  00000000  0000a18c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000eac  00000000  00000000  0000cd34  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001695  00000000  00000000  0000dbe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003e0e  00000000  00000000  0000f275  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003f0  00000000  00000000  00013083  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	51 c0       	rjmp	.+162    	; 0xa4 <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 82 09 	jmp	0x1304	; 0x1304 <__vector_1>
       8:	6b c0       	rjmp	.+214    	; 0xe0 <__bad_interrupt>
       a:	00 00       	nop
       c:	69 c0       	rjmp	.+210    	; 0xe0 <__bad_interrupt>
       e:	00 00       	nop
      10:	67 c0       	rjmp	.+206    	; 0xe0 <__bad_interrupt>
      12:	00 00       	nop
      14:	65 c0       	rjmp	.+202    	; 0xe0 <__bad_interrupt>
      16:	00 00       	nop
      18:	63 c0       	rjmp	.+198    	; 0xe0 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	61 c0       	rjmp	.+194    	; 0xe0 <__bad_interrupt>
      1e:	00 00       	nop
      20:	5f c0       	rjmp	.+190    	; 0xe0 <__bad_interrupt>
      22:	00 00       	nop
      24:	5d c0       	rjmp	.+186    	; 0xe0 <__bad_interrupt>
      26:	00 00       	nop
      28:	5b c0       	rjmp	.+182    	; 0xe0 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	59 c0       	rjmp	.+178    	; 0xe0 <__bad_interrupt>
      2e:	00 00       	nop
      30:	0c 94 17 09 	jmp	0x122e	; 0x122e <__vector_12>
      34:	55 c0       	rjmp	.+170    	; 0xe0 <__bad_interrupt>
      36:	00 00       	nop
      38:	53 c0       	rjmp	.+166    	; 0xe0 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	51 c0       	rjmp	.+162    	; 0xe0 <__bad_interrupt>
      3e:	00 00       	nop
      40:	0c 94 70 08 	jmp	0x10e0	; 0x10e0 <__vector_16>
      44:	0c 94 74 0d 	jmp	0x1ae8	; 0x1ae8 <__vector_17>
      48:	0c 94 25 0b 	jmp	0x164a	; 0x164a <__vector_18>
      4c:	49 c0       	rjmp	.+146    	; 0xe0 <__bad_interrupt>
      4e:	00 00       	nop
      50:	47 c0       	rjmp	.+142    	; 0xe0 <__bad_interrupt>
      52:	00 00       	nop
      54:	3b c7       	rjmp	.+3702   	; 0xecc <__vector_21>
      56:	00 00       	nop
      58:	1b c7       	rjmp	.+3638   	; 0xe90 <__vector_22>
      5a:	00 00       	nop
      5c:	41 c0       	rjmp	.+130    	; 0xe0 <__bad_interrupt>
      5e:	00 00       	nop
      60:	3f c0       	rjmp	.+126    	; 0xe0 <__bad_interrupt>
      62:	00 00       	nop
      64:	3d c0       	rjmp	.+122    	; 0xe0 <__bad_interrupt>
      66:	00 00       	nop
      68:	3b c0       	rjmp	.+118    	; 0xe0 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	39 c0       	rjmp	.+114    	; 0xe0 <__bad_interrupt>
      6e:	00 00       	nop
      70:	37 c0       	rjmp	.+110    	; 0xe0 <__bad_interrupt>
      72:	00 00       	nop
      74:	35 c0       	rjmp	.+106    	; 0xe0 <__bad_interrupt>
      76:	00 00       	nop
      78:	33 c0       	rjmp	.+102    	; 0xe0 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	31 c0       	rjmp	.+98     	; 0xe0 <__bad_interrupt>
      7e:	00 00       	nop
      80:	5e c7       	rjmp	.+3772   	; 0xf3e <__vector_32>
      82:	00 00       	nop
      84:	3e c7       	rjmp	.+3708   	; 0xf02 <__vector_33>
      86:	00 00       	nop
      88:	2b c0       	rjmp	.+86     	; 0xe0 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	29 c0       	rjmp	.+82     	; 0xe0 <__bad_interrupt>
      8e:	00 00       	nop
      90:	27 c0       	rjmp	.+78     	; 0xe0 <__bad_interrupt>
      92:	00 00       	nop
      94:	f7 0a       	sbc	r15, r23
      96:	fc 0a       	sbc	r15, r28
      98:	02 0b       	sbc	r16, r18
      9a:	08 0b       	sbc	r16, r24
      9c:	0e 0b       	sbc	r16, r30
      9e:	13 0b       	sbc	r17, r19
      a0:	19 0b       	sbc	r17, r25
      a2:	1f 0b       	sbc	r17, r31

000000a4 <__ctors_end>:
      a4:	11 24       	eor	r1, r1
      a6:	1f be       	out	0x3f, r1	; 63
      a8:	cf ef       	ldi	r28, 0xFF	; 255
      aa:	d0 e1       	ldi	r29, 0x10	; 16
      ac:	de bf       	out	0x3e, r29	; 62
      ae:	cd bf       	out	0x3d, r28	; 61

000000b0 <__do_copy_data>:
      b0:	11 e0       	ldi	r17, 0x01	; 1
      b2:	a0 e0       	ldi	r26, 0x00	; 0
      b4:	b1 e0       	ldi	r27, 0x01	; 1
      b6:	e6 e9       	ldi	r30, 0x96	; 150
      b8:	f5 e2       	ldi	r31, 0x25	; 37
      ba:	00 e0       	ldi	r16, 0x00	; 0
      bc:	0b bf       	out	0x3b, r16	; 59
      be:	02 c0       	rjmp	.+4      	; 0xc4 <__do_copy_data+0x14>
      c0:	07 90       	elpm	r0, Z+
      c2:	0d 92       	st	X+, r0
      c4:	ae 33       	cpi	r26, 0x3E	; 62
      c6:	b1 07       	cpc	r27, r17
      c8:	d9 f7       	brne	.-10     	; 0xc0 <__do_copy_data+0x10>

000000ca <__do_clear_bss>:
      ca:	23 e0       	ldi	r18, 0x03	; 3
      cc:	ae e3       	ldi	r26, 0x3E	; 62
      ce:	b1 e0       	ldi	r27, 0x01	; 1
      d0:	01 c0       	rjmp	.+2      	; 0xd4 <.do_clear_bss_start>

000000d2 <.do_clear_bss_loop>:
      d2:	1d 92       	st	X+, r1

000000d4 <.do_clear_bss_start>:
      d4:	ae 39       	cpi	r26, 0x9E	; 158
      d6:	b2 07       	cpc	r27, r18
      d8:	e1 f7       	brne	.-8      	; 0xd2 <.do_clear_bss_loop>
      da:	73 d7       	rcall	.+3814   	; 0xfc2 <main>
      dc:	0c 94 c9 12 	jmp	0x2592	; 0x2592 <_exit>

000000e0 <__bad_interrupt>:
      e0:	8f cf       	rjmp	.-226    	; 0x0 <__vectors>

000000e2 <reset_I>:

static float f32_Integrator = 0.0 ;

void reset_I(void)
{
	f32_Integrator = 0;
      e2:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <f32_Integrator>
      e6:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <f32_Integrator+0x1>
      ea:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <f32_Integrator+0x2>
      ee:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <f32_Integrator+0x3>
      f2:	08 95       	ret

000000f4 <set_I>:
}

void set_I(uint8_t duty)
{
	f32_Integrator = (duty-50.0)/Ki;
      f4:	68 2f       	mov	r22, r24
      f6:	70 e0       	ldi	r23, 0x00	; 0
      f8:	80 e0       	ldi	r24, 0x00	; 0
      fa:	90 e0       	ldi	r25, 0x00	; 0
      fc:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <__floatsisf>
     100:	20 e0       	ldi	r18, 0x00	; 0
     102:	30 e0       	ldi	r19, 0x00	; 0
     104:	48 e4       	ldi	r20, 0x48	; 72
     106:	52 e4       	ldi	r21, 0x42	; 66
     108:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <__subsf3>
     10c:	23 e3       	ldi	r18, 0x33	; 51
     10e:	33 e3       	ldi	r19, 0x33	; 51
     110:	43 ec       	ldi	r20, 0xC3	; 195
     112:	51 e4       	ldi	r21, 0x41	; 65
     114:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <__divsf3>
     118:	60 93 3f 01 	sts	0x013F, r22	; 0x80013f <f32_Integrator>
     11c:	70 93 40 01 	sts	0x0140, r23	; 0x800140 <f32_Integrator+0x1>
     120:	80 93 41 01 	sts	0x0141, r24	; 0x800141 <f32_Integrator+0x2>
     124:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <f32_Integrator+0x3>
     128:	08 95       	ret

0000012a <controller>:
}

void controller(volatile ModuleValues_t *vals){
     12a:	8f 92       	push	r8
     12c:	9f 92       	push	r9
     12e:	af 92       	push	r10
     130:	bf 92       	push	r11
     132:	cf 92       	push	r12
     134:	df 92       	push	r13
     136:	ef 92       	push	r14
     138:	ff 92       	push	r15
     13a:	0f 93       	push	r16
     13c:	1f 93       	push	r17
     13e:	cf 93       	push	r28
     140:	df 93       	push	r29
     142:	ec 01       	movw	r28, r24
	static float f32_DutyCycleCmd = 50.0 ;
	float f32_CurrentDelta = 0.0 ;
	static uint8_t b_saturation = 0;
	int8_t i8_throttle_cmd = 0;
	
	if (vals->motor_status == BRAKE)
     144:	8c 8d       	ldd	r24, Y+28	; 0x1c
     146:	82 30       	cpi	r24, 0x02	; 2
     148:	21 f4       	brne	.+8      	; 0x152 <controller+0x28>
	{
		i8_throttle_cmd = -(int8_t)vals->u8_brake_cmd ;
     14a:	6e 89       	ldd	r22, Y+22	; 0x16
     14c:	16 2f       	mov	r17, r22
     14e:	11 95       	neg	r17
     150:	01 c0       	rjmp	.+2      	; 0x154 <controller+0x2a>
void controller(volatile ModuleValues_t *vals){
	
	static float f32_DutyCycleCmd = 50.0 ;
	float f32_CurrentDelta = 0.0 ;
	static uint8_t b_saturation = 0;
	int8_t i8_throttle_cmd = 0;
     152:	10 e0       	ldi	r17, 0x00	; 0
	
	if (vals->motor_status == BRAKE)
	{
		i8_throttle_cmd = -(int8_t)vals->u8_brake_cmd ;
	}
	if (vals->motor_status == ACCEL)
     154:	8c 8d       	ldd	r24, Y+28	; 0x1c
     156:	81 30       	cpi	r24, 0x01	; 1
     158:	09 f4       	brne	.+2      	; 0x15c <controller+0x32>
	{
		i8_throttle_cmd = vals->u8_accel_cmd ;
     15a:	1d 89       	ldd	r17, Y+21	; 0x15
	}
	
	if (vals->ctrl_type == CURRENT)
     15c:	89 a1       	ldd	r24, Y+33	; 0x21
     15e:	81 11       	cpse	r24, r1
     160:	8b c0       	rjmp	.+278    	; 0x278 <controller+0x14e>
	{
		if (f32_DutyCycleCmd >= 95 || f32_DutyCycleCmd <= 50)
     162:	c0 90 00 01 	lds	r12, 0x0100	; 0x800100 <__data_start>
     166:	d0 90 01 01 	lds	r13, 0x0101	; 0x800101 <__data_start+0x1>
     16a:	e0 90 02 01 	lds	r14, 0x0102	; 0x800102 <__data_start+0x2>
     16e:	f0 90 03 01 	lds	r15, 0x0103	; 0x800103 <__data_start+0x3>
     172:	20 e0       	ldi	r18, 0x00	; 0
     174:	30 e0       	ldi	r19, 0x00	; 0
     176:	4e eb       	ldi	r20, 0xBE	; 190
     178:	52 e4       	ldi	r21, 0x42	; 66
     17a:	c7 01       	movw	r24, r14
     17c:	b6 01       	movw	r22, r12
     17e:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <__gesf2>
     182:	88 23       	and	r24, r24
     184:	54 f4       	brge	.+20     	; 0x19a <controller+0x70>
     186:	20 e0       	ldi	r18, 0x00	; 0
     188:	30 e0       	ldi	r19, 0x00	; 0
     18a:	48 e4       	ldi	r20, 0x48	; 72
     18c:	52 e4       	ldi	r21, 0x42	; 66
     18e:	c7 01       	movw	r24, r14
     190:	b6 01       	movw	r22, r12
     192:	0e 94 15 0e 	call	0x1c2a	; 0x1c2a <__cmpsf2>
     196:	18 16       	cp	r1, r24
     198:	ac f0       	brlt	.+42     	; 0x1c4 <controller+0x9a>
		{
			b_saturation = 1 ;
     19a:	81 e0       	ldi	r24, 0x01	; 1
     19c:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <__data_end>
		} else {
			b_saturation = 0;
		}
		
		f32_CurrentDelta = ((float)(i8_throttle_cmd)-vals->f32_motor_current)	;
     1a0:	c8 80       	ld	r12, Y
     1a2:	d9 80       	ldd	r13, Y+1	; 0x01
     1a4:	ea 80       	ldd	r14, Y+2	; 0x02
     1a6:	fb 80       	ldd	r15, Y+3	; 0x03
     1a8:	61 2f       	mov	r22, r17
     1aa:	11 0f       	add	r17, r17
     1ac:	77 0b       	sbc	r23, r23
     1ae:	88 0b       	sbc	r24, r24
     1b0:	99 0b       	sbc	r25, r25
     1b2:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <__floatsisf>
     1b6:	a7 01       	movw	r20, r14
     1b8:	96 01       	movw	r18, r12
     1ba:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <__subsf3>
     1be:	6b 01       	movw	r12, r22
     1c0:	7c 01       	movw	r14, r24
     1c2:	2d c0       	rjmp	.+90     	; 0x21e <controller+0xf4>
	{
		if (f32_DutyCycleCmd >= 95 || f32_DutyCycleCmd <= 50)
		{
			b_saturation = 1 ;
		} else {
			b_saturation = 0;
     1c4:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__data_end>
		}
		
		f32_CurrentDelta = ((float)(i8_throttle_cmd)-vals->f32_motor_current)	;
     1c8:	c8 80       	ld	r12, Y
     1ca:	d9 80       	ldd	r13, Y+1	; 0x01
     1cc:	ea 80       	ldd	r14, Y+2	; 0x02
     1ce:	fb 80       	ldd	r15, Y+3	; 0x03
     1d0:	61 2f       	mov	r22, r17
     1d2:	11 0f       	add	r17, r17
     1d4:	77 0b       	sbc	r23, r23
     1d6:	88 0b       	sbc	r24, r24
     1d8:	99 0b       	sbc	r25, r25
     1da:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <__floatsisf>
     1de:	a7 01       	movw	r20, r14
     1e0:	96 01       	movw	r18, r12
     1e2:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <__subsf3>
     1e6:	6b 01       	movw	r12, r22
     1e8:	7c 01       	movw	r14, r24
		
		if (!b_saturation) // prevents over integration of an error that cannot be dealt with (because the duty cycle reaches a limit) integral windup protection
		{
			f32_Integrator+=f32_CurrentDelta*TimeStep ;
     1ea:	2a e0       	ldi	r18, 0x0A	; 10
     1ec:	37 ed       	ldi	r19, 0xD7	; 215
     1ee:	43 ea       	ldi	r20, 0xA3	; 163
     1f0:	5b e3       	ldi	r21, 0x3B	; 59
     1f2:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     1f6:	9b 01       	movw	r18, r22
     1f8:	ac 01       	movw	r20, r24
     1fa:	60 91 3f 01 	lds	r22, 0x013F	; 0x80013f <f32_Integrator>
     1fe:	70 91 40 01 	lds	r23, 0x0140	; 0x800140 <f32_Integrator+0x1>
     202:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <f32_Integrator+0x2>
     206:	90 91 42 01 	lds	r25, 0x0142	; 0x800142 <f32_Integrator+0x3>
     20a:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <__addsf3>
     20e:	60 93 3f 01 	sts	0x013F, r22	; 0x80013f <f32_Integrator>
     212:	70 93 40 01 	sts	0x0140, r23	; 0x800140 <f32_Integrator+0x1>
     216:	80 93 41 01 	sts	0x0141, r24	; 0x800141 <f32_Integrator+0x2>
     21a:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <f32_Integrator+0x3>
		}
		
		f32_DutyCycleCmd=Kp*f32_CurrentDelta+f32_Integrator*Ki ;
		f32_DutyCycleCmd=f32_DutyCycleCmd+50.0 ;
     21e:	23 e3       	ldi	r18, 0x33	; 51
     220:	33 e3       	ldi	r19, 0x33	; 51
     222:	43 ec       	ldi	r20, 0xC3	; 195
     224:	51 e4       	ldi	r21, 0x41	; 65
     226:	60 91 3f 01 	lds	r22, 0x013F	; 0x80013f <f32_Integrator>
     22a:	70 91 40 01 	lds	r23, 0x0140	; 0x800140 <f32_Integrator+0x1>
     22e:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <f32_Integrator+0x2>
     232:	90 91 42 01 	lds	r25, 0x0142	; 0x800142 <f32_Integrator+0x3>
     236:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     23a:	4b 01       	movw	r8, r22
     23c:	5c 01       	movw	r10, r24
     23e:	29 e6       	ldi	r18, 0x69	; 105
     240:	3f e6       	ldi	r19, 0x6F	; 111
     242:	40 ed       	ldi	r20, 0xD0	; 208
     244:	5e e3       	ldi	r21, 0x3E	; 62
     246:	c7 01       	movw	r24, r14
     248:	b6 01       	movw	r22, r12
     24a:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     24e:	9b 01       	movw	r18, r22
     250:	ac 01       	movw	r20, r24
     252:	c5 01       	movw	r24, r10
     254:	b4 01       	movw	r22, r8
     256:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <__addsf3>
     25a:	20 e0       	ldi	r18, 0x00	; 0
     25c:	30 e0       	ldi	r19, 0x00	; 0
     25e:	48 e4       	ldi	r20, 0x48	; 72
     260:	52 e4       	ldi	r21, 0x42	; 66
     262:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <__addsf3>
     266:	60 93 00 01 	sts	0x0100, r22	; 0x800100 <__data_start>
     26a:	70 93 01 01 	sts	0x0101, r23	; 0x800101 <__data_start+0x1>
     26e:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_start+0x2>
     272:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <__data_start+0x3>
     276:	19 c0       	rjmp	.+50     	; 0x2aa <controller+0x180>
	
	}else if (vals->ctrl_type == PWM)
     278:	89 a1       	ldd	r24, Y+33	; 0x21
     27a:	81 30       	cpi	r24, 0x01	; 1
     27c:	b1 f4       	brne	.+44     	; 0x2aa <controller+0x180>
	{
		f32_DutyCycleCmd = (float)(vals->u8_duty_cycle);
     27e:	6f 89       	ldd	r22, Y+23	; 0x17
     280:	70 e0       	ldi	r23, 0x00	; 0
     282:	80 e0       	ldi	r24, 0x00	; 0
     284:	90 e0       	ldi	r25, 0x00	; 0
     286:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <__floatunsisf>
     28a:	60 93 00 01 	sts	0x0100, r22	; 0x800100 <__data_start>
     28e:	70 93 01 01 	sts	0x0101, r23	; 0x800101 <__data_start+0x1>
     292:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_start+0x2>
     296:	90 93 03 01 	sts	0x0103, r25	; 0x800103 <__data_start+0x3>
		if (vals->f32_motor_current > 0.5)
     29a:	88 81       	ld	r24, Y
     29c:	99 81       	ldd	r25, Y+1	; 0x01
     29e:	aa 81       	ldd	r26, Y+2	; 0x02
     2a0:	bb 81       	ldd	r27, Y+3	; 0x03
		{
			//f32_DutyCycleCmd -- ;
		}
		if (vals->f32_motor_current < -0.5)
     2a2:	88 81       	ld	r24, Y
     2a4:	99 81       	ldd	r25, Y+1	; 0x01
     2a6:	aa 81       	ldd	r26, Y+2	; 0x02
     2a8:	bb 81       	ldd	r27, Y+3	; 0x03
		}
	}
	
	
	//bounding of duty cycle for well function of bootstrap capacitors
	if (f32_DutyCycleCmd > 95)
     2aa:	c0 90 00 01 	lds	r12, 0x0100	; 0x800100 <__data_start>
     2ae:	d0 90 01 01 	lds	r13, 0x0101	; 0x800101 <__data_start+0x1>
     2b2:	e0 90 02 01 	lds	r14, 0x0102	; 0x800102 <__data_start+0x2>
     2b6:	f0 90 03 01 	lds	r15, 0x0103	; 0x800103 <__data_start+0x3>
     2ba:	20 e0       	ldi	r18, 0x00	; 0
     2bc:	30 e0       	ldi	r19, 0x00	; 0
     2be:	4e eb       	ldi	r20, 0xBE	; 190
     2c0:	52 e4       	ldi	r21, 0x42	; 66
     2c2:	c7 01       	movw	r24, r14
     2c4:	b6 01       	movw	r22, r12
     2c6:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <__gesf2>
     2ca:	18 16       	cp	r1, r24
     2cc:	6c f4       	brge	.+26     	; 0x2e8 <controller+0x1be>
	{
		f32_DutyCycleCmd = 95;
     2ce:	80 e0       	ldi	r24, 0x00	; 0
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	ae eb       	ldi	r26, 0xBE	; 190
     2d4:	b2 e4       	ldi	r27, 0x42	; 66
     2d6:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
     2da:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     2de:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__data_start+0x2>
     2e2:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__data_start+0x3>
     2e6:	16 c0       	rjmp	.+44     	; 0x314 <controller+0x1ea>
	}
	
	if (f32_DutyCycleCmd < 50)// bounding at 50 to prevent rheostatic braking and backwards motion
     2e8:	20 e0       	ldi	r18, 0x00	; 0
     2ea:	30 e0       	ldi	r19, 0x00	; 0
     2ec:	48 e4       	ldi	r20, 0x48	; 72
     2ee:	52 e4       	ldi	r21, 0x42	; 66
     2f0:	c7 01       	movw	r24, r14
     2f2:	b6 01       	movw	r22, r12
     2f4:	0e 94 15 0e 	call	0x1c2a	; 0x1c2a <__cmpsf2>
     2f8:	88 23       	and	r24, r24
     2fa:	64 f4       	brge	.+24     	; 0x314 <controller+0x1ea>
	{
		f32_DutyCycleCmd = 50;
     2fc:	80 e0       	ldi	r24, 0x00	; 0
     2fe:	90 e0       	ldi	r25, 0x00	; 0
     300:	a8 e4       	ldi	r26, 0x48	; 72
     302:	b2 e4       	ldi	r27, 0x42	; 66
     304:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
     308:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     30c:	a0 93 02 01 	sts	0x0102, r26	; 0x800102 <__data_start+0x2>
     310:	b0 93 03 01 	sts	0x0103, r27	; 0x800103 <__data_start+0x3>
	if (SW_MODE == BIPOLAR)
	{
		OCR3A = (int)((f32_DutyCycleCmd/100.0)*ICR3) ; //PWM_PE3 (non inverted)
		OCR3B = OCR3A ; //PWM_PE4 (inverted)
	}else{//UNIPOLAR
		OCR3A = (int)((f32_DutyCycleCmd/100.0)*ICR3) ; //PWM_PE3
     314:	06 e9       	ldi	r16, 0x96	; 150
     316:	10 e0       	ldi	r17, 0x00	; 0
     318:	f8 01       	movw	r30, r16
     31a:	e0 80       	ld	r14, Z
     31c:	f1 80       	ldd	r15, Z+1	; 0x01
     31e:	20 e0       	ldi	r18, 0x00	; 0
     320:	30 e0       	ldi	r19, 0x00	; 0
     322:	48 ec       	ldi	r20, 0xC8	; 200
     324:	52 e4       	ldi	r21, 0x42	; 66
     326:	60 91 00 01 	lds	r22, 0x0100	; 0x800100 <__data_start>
     32a:	70 91 01 01 	lds	r23, 0x0101	; 0x800101 <__data_start+0x1>
     32e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_start+0x2>
     332:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <__data_start+0x3>
     336:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <__divsf3>
     33a:	4b 01       	movw	r8, r22
     33c:	5c 01       	movw	r10, r24
     33e:	b7 01       	movw	r22, r14
     340:	80 e0       	ldi	r24, 0x00	; 0
     342:	90 e0       	ldi	r25, 0x00	; 0
     344:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <__floatunsisf>
     348:	9b 01       	movw	r18, r22
     34a:	ac 01       	movw	r20, r24
     34c:	c5 01       	movw	r24, r10
     34e:	b4 01       	movw	r22, r8
     350:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     354:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <__fixsfsi>
     358:	70 93 99 00 	sts	0x0099, r23	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
     35c:	60 93 98 00 	sts	0x0098, r22	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
		OCR3B = (int)(ICR3-(f32_DutyCycleCmd/100.0)*ICR3) ; //PWM_PE4
     360:	f8 01       	movw	r30, r16
     362:	60 81       	ld	r22, Z
     364:	71 81       	ldd	r23, Z+1	; 0x01
     366:	00 81       	ld	r16, Z
     368:	11 81       	ldd	r17, Z+1	; 0x01
     36a:	80 e0       	ldi	r24, 0x00	; 0
     36c:	90 e0       	ldi	r25, 0x00	; 0
     36e:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <__floatunsisf>
     372:	6b 01       	movw	r12, r22
     374:	7c 01       	movw	r14, r24
     376:	20 e0       	ldi	r18, 0x00	; 0
     378:	30 e0       	ldi	r19, 0x00	; 0
     37a:	48 ec       	ldi	r20, 0xC8	; 200
     37c:	52 e4       	ldi	r21, 0x42	; 66
     37e:	60 91 00 01 	lds	r22, 0x0100	; 0x800100 <__data_start>
     382:	70 91 01 01 	lds	r23, 0x0101	; 0x800101 <__data_start+0x1>
     386:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_start+0x2>
     38a:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <__data_start+0x3>
     38e:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <__divsf3>
     392:	4b 01       	movw	r8, r22
     394:	5c 01       	movw	r10, r24
     396:	b8 01       	movw	r22, r16
     398:	80 e0       	ldi	r24, 0x00	; 0
     39a:	90 e0       	ldi	r25, 0x00	; 0
     39c:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <__floatunsisf>
     3a0:	9b 01       	movw	r18, r22
     3a2:	ac 01       	movw	r20, r24
     3a4:	c5 01       	movw	r24, r10
     3a6:	b4 01       	movw	r22, r8
     3a8:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     3ac:	9b 01       	movw	r18, r22
     3ae:	ac 01       	movw	r20, r24
     3b0:	c7 01       	movw	r24, r14
     3b2:	b6 01       	movw	r22, r12
     3b4:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <__subsf3>
     3b8:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <__fixsfsi>
     3bc:	70 93 9b 00 	sts	0x009B, r23	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     3c0:	60 93 9a 00 	sts	0x009A, r22	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
	}
	
	vals->u8_duty_cycle = (uint8_t)f32_DutyCycleCmd ; //exporting the duty cycle to be able to read in on the CAN and USB
     3c4:	60 91 00 01 	lds	r22, 0x0100	; 0x800100 <__data_start>
     3c8:	70 91 01 01 	lds	r23, 0x0101	; 0x800101 <__data_start+0x1>
     3cc:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_start+0x2>
     3d0:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <__data_start+0x3>
     3d4:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <__fixunssfsi>
     3d8:	6f 8b       	std	Y+23, r22	; 0x17

}
     3da:	df 91       	pop	r29
     3dc:	cf 91       	pop	r28
     3de:	1f 91       	pop	r17
     3e0:	0f 91       	pop	r16
     3e2:	ff 90       	pop	r15
     3e4:	ef 90       	pop	r14
     3e6:	df 90       	pop	r13
     3e8:	cf 90       	pop	r12
     3ea:	bf 90       	pop	r11
     3ec:	af 90       	pop	r10
     3ee:	9f 90       	pop	r9
     3f0:	8f 90       	pop	r8
     3f2:	08 95       	ret

000003f4 <drivers_init>:

void drivers_init() // defining pin PB4 as logical output
{
	DDRB |= (1 << PB4) ;
     3f4:	24 9a       	sbi	0x04, 4	; 4
     3f6:	08 95       	ret

000003f8 <drivers>:
}

void drivers(uint8_t b_state) //when pin PB4 is high : drivers are shut down, when pin is low, drivers are ON (inverted logic) IR2104SPbF drivers
{
	if (b_state == 1)
     3f8:	81 30       	cpi	r24, 0x01	; 1
     3fa:	11 f4       	brne	.+4      	; 0x400 <__LOCK_REGION_LENGTH__>
	{
		PORTB |= (1 << PB4) ;
     3fc:	2c 9a       	sbi	0x05, 4	; 5
     3fe:	08 95       	ret
	}else{
		PORTB &= ~(1 << PB4) ;
     400:	2c 98       	cbi	0x05, 4	; 5
     402:	08 95       	ret

00000404 <SPI_handler_0>:
		}else if (vals->ctrl_type == PWM)
		{
			vals->u8_duty_cycle = i16_data_received;
		}
	}
}
     404:	cf 93       	push	r28
     406:	df 93       	push	r29
     408:	ec 01       	movw	r28, r24
     40a:	66 e4       	ldi	r22, 0x46	; 70
     40c:	71 e0       	ldi	r23, 0x01	; 1
     40e:	80 e0       	ldi	r24, 0x00	; 0
     410:	0e 94 ef 0a 	call	0x15de	; 0x15de <Set_ADC_Channel_ext>
     414:	21 e0       	ldi	r18, 0x01	; 1
     416:	43 e0       	ldi	r20, 0x03	; 3
     418:	50 e0       	ldi	r21, 0x00	; 0
     41a:	63 e4       	ldi	r22, 0x43	; 67
     41c:	71 e0       	ldi	r23, 0x01	; 1
     41e:	86 e4       	ldi	r24, 0x46	; 70
     420:	91 e0       	ldi	r25, 0x01	; 1
     422:	0e 94 50 0d 	call	0x1aa0	; 0x1aa0 <spi_trancieve>
     426:	e3 e4       	ldi	r30, 0x43	; 67
     428:	f1 e0       	ldi	r31, 0x01	; 1
     42a:	61 81       	ldd	r22, Z+1	; 0x01
     42c:	6f 71       	andi	r22, 0x1F	; 31
     42e:	61 83       	std	Z+1, r22	; 0x01
     430:	70 e0       	ldi	r23, 0x00	; 0
     432:	76 2f       	mov	r23, r22
     434:	66 27       	eor	r22, r22
     436:	82 81       	ldd	r24, Z+2	; 0x02
     438:	68 2b       	or	r22, r24
     43a:	40 e0       	ldi	r20, 0x00	; 0
     43c:	ce 01       	movw	r24, r28
     43e:	8d d7       	rcall	.+3866   	; 0x135a <handle_current_sensor>
     440:	df 91       	pop	r29
     442:	cf 91       	pop	r28
     444:	08 95       	ret

00000446 <SPI_handler_1>:
     446:	cf 93       	push	r28
     448:	df 93       	push	r29
     44a:	ec 01       	movw	r28, r24
     44c:	66 e4       	ldi	r22, 0x46	; 70
     44e:	71 e0       	ldi	r23, 0x01	; 1
     450:	81 e0       	ldi	r24, 0x01	; 1
     452:	0e 94 ef 0a 	call	0x15de	; 0x15de <Set_ADC_Channel_ext>
     456:	21 e0       	ldi	r18, 0x01	; 1
     458:	43 e0       	ldi	r20, 0x03	; 3
     45a:	50 e0       	ldi	r21, 0x00	; 0
     45c:	63 e4       	ldi	r22, 0x43	; 67
     45e:	71 e0       	ldi	r23, 0x01	; 1
     460:	86 e4       	ldi	r24, 0x46	; 70
     462:	91 e0       	ldi	r25, 0x01	; 1
     464:	0e 94 50 0d 	call	0x1aa0	; 0x1aa0 <spi_trancieve>
     468:	e3 e4       	ldi	r30, 0x43	; 67
     46a:	f1 e0       	ldi	r31, 0x01	; 1
     46c:	61 81       	ldd	r22, Z+1	; 0x01
     46e:	6f 71       	andi	r22, 0x1F	; 31
     470:	61 83       	std	Z+1, r22	; 0x01
     472:	70 e0       	ldi	r23, 0x00	; 0
     474:	76 2f       	mov	r23, r22
     476:	66 27       	eor	r22, r22
     478:	82 81       	ldd	r24, Z+2	; 0x02
     47a:	68 2b       	or	r22, r24
     47c:	41 e0       	ldi	r20, 0x01	; 1
     47e:	ce 01       	movw	r24, r28
     480:	6c d7       	rcall	.+3800   	; 0x135a <handle_current_sensor>
     482:	df 91       	pop	r29
     484:	cf 91       	pop	r28
     486:	08 95       	ret

00000488 <SPI_handler_2>:
     488:	cf 93       	push	r28
     48a:	df 93       	push	r29
     48c:	ec 01       	movw	r28, r24
     48e:	66 e4       	ldi	r22, 0x46	; 70
     490:	71 e0       	ldi	r23, 0x01	; 1
     492:	82 e0       	ldi	r24, 0x02	; 2
     494:	0e 94 ef 0a 	call	0x15de	; 0x15de <Set_ADC_Channel_ext>
     498:	21 e0       	ldi	r18, 0x01	; 1
     49a:	43 e0       	ldi	r20, 0x03	; 3
     49c:	50 e0       	ldi	r21, 0x00	; 0
     49e:	63 e4       	ldi	r22, 0x43	; 67
     4a0:	71 e0       	ldi	r23, 0x01	; 1
     4a2:	86 e4       	ldi	r24, 0x46	; 70
     4a4:	91 e0       	ldi	r25, 0x01	; 1
     4a6:	0e 94 50 0d 	call	0x1aa0	; 0x1aa0 <spi_trancieve>
     4aa:	e3 e4       	ldi	r30, 0x43	; 67
     4ac:	f1 e0       	ldi	r31, 0x01	; 1
     4ae:	61 81       	ldd	r22, Z+1	; 0x01
     4b0:	6f 71       	andi	r22, 0x1F	; 31
     4b2:	61 83       	std	Z+1, r22	; 0x01
     4b4:	70 e0       	ldi	r23, 0x00	; 0
     4b6:	76 2f       	mov	r23, r22
     4b8:	66 27       	eor	r22, r22
     4ba:	82 81       	ldd	r24, Z+2	; 0x02
     4bc:	68 2b       	or	r22, r24
     4be:	80 e0       	ldi	r24, 0x00	; 0
     4c0:	90 e0       	ldi	r25, 0x00	; 0
     4c2:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <__floatunsisf>
     4c6:	20 e0       	ldi	r18, 0x00	; 0
     4c8:	30 e0       	ldi	r19, 0x00	; 0
     4ca:	49 e8       	ldi	r20, 0x89	; 137
     4cc:	52 e4       	ldi	r21, 0x42	; 66
     4ce:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <__divsf3>
     4d2:	68 83       	st	Y, r22
     4d4:	79 83       	std	Y+1, r23	; 0x01
     4d6:	8a 83       	std	Y+2, r24	; 0x02
     4d8:	9b 83       	std	Y+3, r25	; 0x03
     4da:	df 91       	pop	r29
     4dc:	cf 91       	pop	r28
     4de:	08 95       	ret

000004e0 <SPI_handler_4>:
     4e0:	cf 93       	push	r28
     4e2:	df 93       	push	r29
     4e4:	ec 01       	movw	r28, r24
     4e6:	66 e4       	ldi	r22, 0x46	; 70
     4e8:	71 e0       	ldi	r23, 0x01	; 1
     4ea:	84 e0       	ldi	r24, 0x04	; 4
     4ec:	0e 94 ef 0a 	call	0x15de	; 0x15de <Set_ADC_Channel_ext>
     4f0:	21 e0       	ldi	r18, 0x01	; 1
     4f2:	43 e0       	ldi	r20, 0x03	; 3
     4f4:	50 e0       	ldi	r21, 0x00	; 0
     4f6:	63 e4       	ldi	r22, 0x43	; 67
     4f8:	71 e0       	ldi	r23, 0x01	; 1
     4fa:	86 e4       	ldi	r24, 0x46	; 70
     4fc:	91 e0       	ldi	r25, 0x01	; 1
     4fe:	0e 94 50 0d 	call	0x1aa0	; 0x1aa0 <spi_trancieve>
     502:	e3 e4       	ldi	r30, 0x43	; 67
     504:	f1 e0       	ldi	r31, 0x01	; 1
     506:	61 81       	ldd	r22, Z+1	; 0x01
     508:	6f 71       	andi	r22, 0x1F	; 31
     50a:	61 83       	std	Z+1, r22	; 0x01
     50c:	70 e0       	ldi	r23, 0x00	; 0
     50e:	76 2f       	mov	r23, r22
     510:	66 27       	eor	r22, r22
     512:	82 81       	ldd	r24, Z+2	; 0x02
     514:	68 2b       	or	r22, r24
     516:	ce 01       	movw	r24, r28
     518:	9c d7       	rcall	.+3896   	; 0x1452 <handle_temp_sensor>
     51a:	df 91       	pop	r29
     51c:	cf 91       	pop	r28
     51e:	08 95       	ret

00000520 <handle_can>:
     520:	0f 93       	push	r16
     522:	1f 93       	push	r17
     524:	cf 93       	push	r28
     526:	df 93       	push	r29
     528:	8c 01       	movw	r16, r24
     52a:	eb 01       	movw	r28, r22
     52c:	cb 01       	movw	r24, r22
     52e:	0e 94 6b 0c 	call	0x18d6	; 0x18d6 <can_read_message_if_new>
     532:	88 23       	and	r24, r24
     534:	09 f4       	brne	.+2      	; 0x538 <handle_can+0x18>
     536:	49 c0       	rjmp	.+146    	; 0x5ca <handle_can+0xaa>
     538:	f8 01       	movw	r30, r16
     53a:	84 8d       	ldd	r24, Z+28	; 0x1c
     53c:	84 30       	cpi	r24, 0x04	; 4
     53e:	09 f4       	brne	.+2      	; 0x542 <handle_can+0x22>
     540:	44 c0       	rjmp	.+136    	; 0x5ca <handle_can+0xaa>
     542:	88 81       	ld	r24, Y
     544:	99 81       	ldd	r25, Y+1	; 0x01
     546:	80 32       	cpi	r24, 0x20	; 32
     548:	f1 e0       	ldi	r31, 0x01	; 1
     54a:	9f 07       	cpc	r25, r31
     54c:	a9 f1       	breq	.+106    	; 0x5b8 <handle_can+0x98>
     54e:	80 33       	cpi	r24, 0x30	; 48
     550:	92 40       	sbci	r25, 0x02	; 2
     552:	d9 f5       	brne	.+118    	; 0x5ca <handle_can+0xaa>
     554:	81 e0       	ldi	r24, 0x01	; 1
     556:	f8 01       	movw	r30, r16
     558:	85 8f       	std	Z+29, r24	; 0x1d
     55a:	11 a2       	std	Z+33, r1	; 0x21
     55c:	89 e1       	ldi	r24, 0x19	; 25
     55e:	90 e0       	ldi	r25, 0x00	; 0
     560:	91 8f       	std	Z+25, r25	; 0x19
     562:	80 8f       	std	Z+24, r24	; 0x18
     564:	8e 81       	ldd	r24, Y+6	; 0x06
     566:	8b 30       	cpi	r24, 0x0B	; 11
     568:	60 f0       	brcs	.+24     	; 0x582 <handle_can+0x62>
     56a:	9d ec       	ldi	r25, 0xCD	; 205
     56c:	89 9f       	mul	r24, r25
     56e:	81 2d       	mov	r24, r1
     570:	11 24       	eor	r1, r1
     572:	86 95       	lsr	r24
     574:	86 95       	lsr	r24
     576:	86 95       	lsr	r24
     578:	85 8b       	std	Z+21, r24	; 0x15
     57a:	8d e0       	ldi	r24, 0x0D	; 13
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	93 8f       	std	Z+27, r25	; 0x1b
     580:	82 8f       	std	Z+26, r24	; 0x1a
     582:	8d 81       	ldd	r24, Y+5	; 0x05
     584:	8c 31       	cpi	r24, 0x1C	; 28
     586:	80 f0       	brcs	.+32     	; 0x5a8 <handle_can+0x88>
     588:	9d ec       	ldi	r25, 0xCD	; 205
     58a:	89 9f       	mul	r24, r25
     58c:	81 2d       	mov	r24, r1
     58e:	11 24       	eor	r1, r1
     590:	86 95       	lsr	r24
     592:	86 95       	lsr	r24
     594:	86 95       	lsr	r24
     596:	f8 01       	movw	r30, r16
     598:	86 8b       	std	Z+22, r24	; 0x16
     59a:	8d e0       	ldi	r24, 0x0D	; 13
     59c:	90 e0       	ldi	r25, 0x00	; 0
     59e:	93 8f       	std	Z+27, r25	; 0x1b
     5a0:	82 8f       	std	Z+26, r24	; 0x1a
     5a2:	8d 81       	ldd	r24, Y+5	; 0x05
     5a4:	8c 31       	cpi	r24, 0x1C	; 28
     5a6:	10 f4       	brcc	.+4      	; 0x5ac <handle_can+0x8c>
     5a8:	f8 01       	movw	r30, r16
     5aa:	16 8a       	std	Z+22, r1	; 0x16
     5ac:	8e 81       	ldd	r24, Y+6	; 0x06
     5ae:	8b 30       	cpi	r24, 0x0B	; 11
     5b0:	60 f4       	brcc	.+24     	; 0x5ca <handle_can+0xaa>
     5b2:	f8 01       	movw	r30, r16
     5b4:	15 8a       	std	Z+21, r1	; 0x15
     5b6:	09 c0       	rjmp	.+18     	; 0x5ca <handle_can+0xaa>
     5b8:	81 e0       	ldi	r24, 0x01	; 1
     5ba:	f8 01       	movw	r30, r16
     5bc:	82 a3       	std	Z+34, r24	; 0x22
     5be:	8b 81       	ldd	r24, Y+3	; 0x03
     5c0:	9c 81       	ldd	r25, Y+4	; 0x04
     5c2:	94 8b       	std	Z+20, r25	; 0x14
     5c4:	83 8b       	std	Z+19, r24	; 0x13
     5c6:	8d 81       	ldd	r24, Y+5	; 0x05
     5c8:	86 8f       	std	Z+30, r24	; 0x1e
     5ca:	df 91       	pop	r29
     5cc:	cf 91       	pop	r28
     5ce:	1f 91       	pop	r17
     5d0:	0f 91       	pop	r16
     5d2:	08 95       	ret

000005d4 <handle_motor_status_can_msg>:
     5d4:	0f 93       	push	r16
     5d6:	1f 93       	push	r17
     5d8:	cf 93       	push	r28
     5da:	df 93       	push	r29
     5dc:	cd b7       	in	r28, 0x3d	; 61
     5de:	de b7       	in	r29, 0x3e	; 62
     5e0:	05 e0       	ldi	r16, 0x05	; 5
     5e2:	13 e0       	ldi	r17, 0x03	; 3
     5e4:	80 e5       	ldi	r24, 0x50	; 80
     5e6:	92 e0       	ldi	r25, 0x02	; 2
     5e8:	f8 01       	movw	r30, r16
     5ea:	91 83       	std	Z+1, r25	; 0x01
     5ec:	80 83       	st	Z, r24
     5ee:	88 e0       	ldi	r24, 0x08	; 8
     5f0:	82 83       	std	Z+2, r24	; 0x02
     5f2:	8b a1       	ldd	r24, Y+35	; 0x23
     5f4:	83 83       	std	Z+3, r24	; 0x03
     5f6:	6f 81       	ldd	r22, Y+7	; 0x07
     5f8:	78 85       	ldd	r23, Y+8	; 0x08
     5fa:	89 85       	ldd	r24, Y+9	; 0x09
     5fc:	9a 85       	ldd	r25, Y+10	; 0x0a
     5fe:	20 e0       	ldi	r18, 0x00	; 0
     600:	30 e0       	ldi	r19, 0x00	; 0
     602:	40 e2       	ldi	r20, 0x20	; 32
     604:	51 e4       	ldi	r21, 0x41	; 65
     606:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     60a:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <__fixsfsi>
     60e:	f8 01       	movw	r30, r16
     610:	64 83       	std	Z+4, r22	; 0x04
     612:	6f 85       	ldd	r22, Y+15	; 0x0f
     614:	78 89       	ldd	r23, Y+16	; 0x10
     616:	89 89       	ldd	r24, Y+17	; 0x11
     618:	9a 89       	ldd	r25, Y+18	; 0x12
     61a:	20 e0       	ldi	r18, 0x00	; 0
     61c:	30 e0       	ldi	r19, 0x00	; 0
     61e:	40 e2       	ldi	r20, 0x20	; 32
     620:	51 e4       	ldi	r21, 0x41	; 65
     622:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     626:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <__fixunssfsi>
     62a:	f8 01       	movw	r30, r16
     62c:	76 83       	std	Z+6, r23	; 0x06
     62e:	65 83       	std	Z+5, r22	; 0x05
     630:	6b 89       	ldd	r22, Y+19	; 0x13
     632:	7c 89       	ldd	r23, Y+20	; 0x14
     634:	8d 89       	ldd	r24, Y+21	; 0x15
     636:	9e 89       	ldd	r25, Y+22	; 0x16
     638:	20 e0       	ldi	r18, 0x00	; 0
     63a:	30 e0       	ldi	r19, 0x00	; 0
     63c:	48 ec       	ldi	r20, 0xC8	; 200
     63e:	52 e4       	ldi	r21, 0x42	; 66
     640:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <__divsf3>
     644:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <__fixunssfsi>
     648:	f8 01       	movw	r30, r16
     64a:	70 87       	std	Z+8, r23	; 0x08
     64c:	67 83       	std	Z+7, r22	; 0x07
     64e:	68 8d       	ldd	r22, Y+24	; 0x18
     650:	79 8d       	ldd	r23, Y+25	; 0x19
     652:	80 e0       	ldi	r24, 0x00	; 0
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <__floatunsisf>
     65a:	26 e6       	ldi	r18, 0x66	; 102
     65c:	36 e6       	ldi	r19, 0x66	; 102
     65e:	46 e6       	ldi	r20, 0x66	; 102
     660:	50 e4       	ldi	r21, 0x40	; 64
     662:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     666:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <__fixunssfsi>
     66a:	f8 01       	movw	r30, r16
     66c:	61 87       	std	Z+9, r22	; 0x09
     66e:	8f 89       	ldd	r24, Y+23	; 0x17
     670:	82 87       	std	Z+10, r24	; 0x0a
     672:	c8 01       	movw	r24, r16
     674:	0e 94 ae 0c 	call	0x195c	; 0x195c <can_send_message>
     678:	df 91       	pop	r29
     67a:	cf 91       	pop	r28
     67c:	1f 91       	pop	r17
     67e:	0f 91       	pop	r16
     680:	08 95       	ret

00000682 <handle_clutch_cmd_can_msg>:
     682:	cf 93       	push	r28
     684:	df 93       	push	r29
     686:	cd b7       	in	r28, 0x3d	; 61
     688:	de b7       	in	r29, 0x3e	; 62
     68a:	ea ef       	ldi	r30, 0xFA	; 250
     68c:	f2 e0       	ldi	r31, 0x02	; 2
     68e:	81 e5       	ldi	r24, 0x51	; 81
     690:	92 e0       	ldi	r25, 0x02	; 2
     692:	91 83       	std	Z+1, r25	; 0x01
     694:	80 83       	st	Z, r24
     696:	81 e0       	ldi	r24, 0x01	; 1
     698:	82 83       	std	Z+2, r24	; 0x02
     69a:	8c a1       	ldd	r24, Y+36	; 0x24
     69c:	83 83       	std	Z+3, r24	; 0x03
     69e:	cf 01       	movw	r24, r30
     6a0:	0e 94 ae 0c 	call	0x195c	; 0x195c <can_send_message>
     6a4:	df 91       	pop	r29
     6a6:	cf 91       	pop	r28
     6a8:	08 95       	ret

000006aa <send_uart>:

//sending
//sends motor current and current cmd through USB
void send_uart(volatile ModuleValues_t vals)
{
     6aa:	0f 93       	push	r16
     6ac:	1f 93       	push	r17
     6ae:	cf 93       	push	r28
     6b0:	df 93       	push	r29
     6b2:	cd b7       	in	r28, 0x3d	; 61
     6b4:	de b7       	in	r29, 0x3e	; 62
	//printf("%i,%i,%u,%u,%u,%u,%i",(int16_t)(vals.f32_motor_current*1000),(int16_t)(vals.f32_batt_current*1000),(uint16_t)(vals.f32_batt_volt*1000),vals.u8_car_speed,vals.u8_duty_cycle,vals.u8_motor_temp,vals.i8_throttle_cmd);
	printf("\r\n");
     6b6:	85 e3       	ldi	r24, 0x35	; 53
     6b8:	91 e0       	ldi	r25, 0x01	; 1
     6ba:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <puts>
	printf(" ctrl mode (0:Cur, 1:PWM) : %u",vals.ctrl_type);
	printf(",");
	printf(" motor mode : %u",vals.motor_status);
	*/
	
	printf("%i",(int16_t)(vals.f32_motor_current*100));
     6be:	6f 81       	ldd	r22, Y+7	; 0x07
     6c0:	78 85       	ldd	r23, Y+8	; 0x08
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	9a 85       	ldd	r25, Y+10	; 0x0a
     6c6:	20 e0       	ldi	r18, 0x00	; 0
     6c8:	30 e0       	ldi	r19, 0x00	; 0
     6ca:	48 ec       	ldi	r20, 0xC8	; 200
     6cc:	52 e4       	ldi	r21, 0x42	; 66
     6ce:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     6d2:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <__fixsfsi>
     6d6:	7f 93       	push	r23
     6d8:	6f 93       	push	r22
     6da:	87 e3       	ldi	r24, 0x37	; 55
     6dc:	91 e0       	ldi	r25, 0x01	; 1
     6de:	9f 93       	push	r25
     6e0:	8f 93       	push	r24
     6e2:	0e 94 d4 0f 	call	0x1fa8	; 0x1fa8 <printf>
	printf(",");
     6e6:	8c e2       	ldi	r24, 0x2C	; 44
     6e8:	90 e0       	ldi	r25, 0x00	; 0
     6ea:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <putchar>
	printf("%u",vals.u8_duty_cycle);
     6ee:	8e 8d       	ldd	r24, Y+30	; 0x1e
     6f0:	1f 92       	push	r1
     6f2:	8f 93       	push	r24
     6f4:	0a e3       	ldi	r16, 0x3A	; 58
     6f6:	11 e0       	ldi	r17, 0x01	; 1
     6f8:	1f 93       	push	r17
     6fa:	0f 93       	push	r16
     6fc:	0e 94 d4 0f 	call	0x1fa8	; 0x1fa8 <printf>
	printf(",");
     700:	8c e2       	ldi	r24, 0x2C	; 44
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <putchar>
	printf("%u",vals.u8_accel_cmd*100);
     708:	8c 8d       	ldd	r24, Y+28	; 0x1c
     70a:	24 e6       	ldi	r18, 0x64	; 100
     70c:	82 9f       	mul	r24, r18
     70e:	c0 01       	movw	r24, r0
     710:	11 24       	eor	r1, r1
     712:	9f 93       	push	r25
     714:	8f 93       	push	r24
     716:	1f 93       	push	r17
     718:	0f 93       	push	r16
     71a:	0e 94 d4 0f 	call	0x1fa8	; 0x1fa8 <printf>
	printf(",");
     71e:	8c e2       	ldi	r24, 0x2C	; 44
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <putchar>
	printf("%u",(uint16_t)(vals.u16_car_speed*3.6));
     726:	68 8d       	ldd	r22, Y+24	; 0x18
     728:	79 8d       	ldd	r23, Y+25	; 0x19
     72a:	80 e0       	ldi	r24, 0x00	; 0
     72c:	90 e0       	ldi	r25, 0x00	; 0
     72e:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <__floatunsisf>
     732:	26 e6       	ldi	r18, 0x66	; 102
     734:	36 e6       	ldi	r19, 0x66	; 102
     736:	46 e6       	ldi	r20, 0x66	; 102
     738:	50 e4       	ldi	r21, 0x40	; 64
     73a:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     73e:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <__fixunssfsi>
     742:	7f 93       	push	r23
     744:	6f 93       	push	r22
     746:	1f 93       	push	r17
     748:	0f 93       	push	r16
     74a:	0e 94 d4 0f 	call	0x1fa8	; 0x1fa8 <printf>
	printf(",");
     74e:	8c e2       	ldi	r24, 0x2C	; 44
     750:	90 e0       	ldi	r25, 0x00	; 0
     752:	0e 94 e7 0f 	call	0x1fce	; 0x1fce <putchar>
	printf("%u",(uint16_t)(vals.u16_motor_speed/4.29));
     756:	6a 8d       	ldd	r22, Y+26	; 0x1a
     758:	7b 8d       	ldd	r23, Y+27	; 0x1b
     75a:	80 e0       	ldi	r24, 0x00	; 0
     75c:	90 e0       	ldi	r25, 0x00	; 0
     75e:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <__floatunsisf>
     762:	2e ea       	ldi	r18, 0xAE	; 174
     764:	37 e4       	ldi	r19, 0x47	; 71
     766:	49 e8       	ldi	r20, 0x89	; 137
     768:	50 e4       	ldi	r21, 0x40	; 64
     76a:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <__divsf3>
     76e:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <__fixunssfsi>
     772:	7f 93       	push	r23
     774:	6f 93       	push	r22
     776:	1f 93       	push	r17
     778:	0f 93       	push	r16
     77a:	0e 94 d4 0f 	call	0x1fa8	; 0x1fa8 <printf>
	
}
     77e:	0f b6       	in	r0, 0x3f	; 63
     780:	f8 94       	cli
     782:	de bf       	out	0x3e, r29	; 62
     784:	0f be       	out	0x3f, r0	; 63
     786:	cd bf       	out	0x3d, r28	; 61
     788:	df 91       	pop	r29
     78a:	cf 91       	pop	r28
     78c:	1f 91       	pop	r17
     78e:	0f 91       	pop	r16
     790:	08 95       	ret

00000792 <manage_LEDs>:

///////////////// LED /////////////////////
void manage_LEDs(volatile ModuleValues_t vals)
{	
     792:	cf 93       	push	r28
     794:	df 93       	push	r29
     796:	cd b7       	in	r28, 0x3d	; 61
     798:	de b7       	in	r29, 0x3e	; 62
	switch (vals.motor_status)
     79a:	89 a1       	ldd	r24, Y+33	; 0x21
     79c:	82 30       	cpi	r24, 0x02	; 2
     79e:	91 f1       	breq	.+100    	; 0x804 <manage_LEDs+0x72>
     7a0:	28 f4       	brcc	.+10     	; 0x7ac <manage_LEDs+0x1a>
     7a2:	88 23       	and	r24, r24
     7a4:	49 f0       	breq	.+18     	; 0x7b8 <manage_LEDs+0x26>
     7a6:	81 30       	cpi	r24, 0x01	; 1
     7a8:	19 f1       	breq	.+70     	; 0x7f0 <manage_LEDs+0x5e>
     7aa:	49 c0       	rjmp	.+146    	; 0x83e <manage_LEDs+0xac>
     7ac:	84 30       	cpi	r24, 0x04	; 4
     7ae:	f1 f1       	breq	.+124    	; 0x82c <manage_LEDs+0x9a>
     7b0:	98 f1       	brcs	.+102    	; 0x818 <manage_LEDs+0x86>
     7b2:	85 30       	cpi	r24, 0x05	; 5
     7b4:	99 f0       	breq	.+38     	; 0x7dc <manage_LEDs+0x4a>
     7b6:	43 c0       	rjmp	.+134    	; 0x83e <manage_LEDs+0xac>
	{
		case OFF :
			rgbled_turn_off(LED_GREEN);
     7b8:	80 e4       	ldi	r24, 0x40	; 64
     7ba:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <rgbled_turn_off>
			rgbled_turn_on(LED_BLUE);
     7be:	80 e8       	ldi	r24, 0x80	; 128
     7c0:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <rgbled_turn_on>
			if (vals.u16_watchdog_can == 0) //no can messages
     7c4:	8d 8d       	ldd	r24, Y+29	; 0x1d
     7c6:	9e 8d       	ldd	r25, Y+30	; 0x1e
     7c8:	89 2b       	or	r24, r25
     7ca:	21 f4       	brne	.+8      	; 0x7d4 <manage_LEDs+0x42>
			{
				rgbled_turn_on(LED_RED);
     7cc:	80 e2       	ldi	r24, 0x20	; 32
     7ce:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <rgbled_turn_on>
     7d2:	35 c0       	rjmp	.+106    	; 0x83e <manage_LEDs+0xac>
			}else{
				rgbled_turn_off(LED_RED);
     7d4:	80 e2       	ldi	r24, 0x20	; 32
     7d6:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <rgbled_turn_off>
     7da:	31 c0       	rjmp	.+98     	; 0x83e <manage_LEDs+0xac>
			}
		break ;
		
		case ENGAGE :
			rgbled_turn_off(LED_RED);
     7dc:	80 e2       	ldi	r24, 0x20	; 32
     7de:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <rgbled_turn_off>
			rgbled_turn_on(LED_GREEN);
     7e2:	80 e4       	ldi	r24, 0x40	; 64
     7e4:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <rgbled_turn_on>
			rgbled_turn_on(LED_BLUE);
     7e8:	80 e8       	ldi	r24, 0x80	; 128
     7ea:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <rgbled_turn_on>
		break ;
     7ee:	27 c0       	rjmp	.+78     	; 0x83e <manage_LEDs+0xac>
		
		case ACCEL :
			rgbled_turn_off(LED_RED);
     7f0:	80 e2       	ldi	r24, 0x20	; 32
     7f2:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <rgbled_turn_off>
			rgbled_turn_off(LED_BLUE);
     7f6:	80 e8       	ldi	r24, 0x80	; 128
     7f8:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <rgbled_turn_off>
			rgbled_toggle(LED_GREEN);
     7fc:	80 e4       	ldi	r24, 0x40	; 64
     7fe:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <rgbled_toggle>
		break;
     802:	1d c0       	rjmp	.+58     	; 0x83e <manage_LEDs+0xac>
		
		case BRAKE :
			rgbled_turn_off(LED_RED);
     804:	80 e2       	ldi	r24, 0x20	; 32
     806:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <rgbled_turn_off>
			rgbled_turn_off(LED_BLUE);
     80a:	80 e8       	ldi	r24, 0x80	; 128
     80c:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <rgbled_turn_off>
			rgbled_toggle(LED_GREEN);
     810:	80 e4       	ldi	r24, 0x40	; 64
     812:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <rgbled_toggle>
		break;
     816:	13 c0       	rjmp	.+38     	; 0x83e <manage_LEDs+0xac>
		
		case IDLE :
			rgbled_turn_off(LED_RED);
     818:	80 e2       	ldi	r24, 0x20	; 32
     81a:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <rgbled_turn_off>
			rgbled_turn_off(LED_BLUE);
     81e:	80 e8       	ldi	r24, 0x80	; 128
     820:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <rgbled_turn_off>
			rgbled_turn_on(LED_GREEN);
     824:	80 e4       	ldi	r24, 0x40	; 64
     826:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <rgbled_turn_on>
		break;
     82a:	09 c0       	rjmp	.+18     	; 0x83e <manage_LEDs+0xac>
		
		case ERR :
			rgbled_turn_off(LED_GREEN);
     82c:	80 e4       	ldi	r24, 0x40	; 64
     82e:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <rgbled_turn_off>
			rgbled_turn_off(LED_BLUE);
     832:	80 e8       	ldi	r24, 0x80	; 128
     834:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <rgbled_turn_off>
			rgbled_turn_on(LED_RED);
     838:	80 e2       	ldi	r24, 0x20	; 32
     83a:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <rgbled_turn_on>
		break;
	}
     83e:	df 91       	pop	r29
     840:	cf 91       	pop	r28
     842:	08 95       	ret

00000844 <speed_init>:
static uint16_t u16_speed_array [4];

void speed_init()
{
	//pin
	DDRD &= ~(1<<PD0); //define pin as input
     844:	50 98       	cbi	0x0a, 0	; 10
	PORTD &= ~(1<<PD0); //no pull-up 
     846:	58 98       	cbi	0x0b, 0	; 11
	//int
	EIMSK &= ~(1<<INT0) ; // interrupt disable to prevent interrupt raise during init
     848:	e8 98       	cbi	0x1d, 0	; 29
	EICRA |= (1<<ISC00)|(1<<ISC01); // interrupt on rising edge
     84a:	e9 e6       	ldi	r30, 0x69	; 105
     84c:	f0 e0       	ldi	r31, 0x00	; 0
     84e:	80 81       	ld	r24, Z
     850:	83 60       	ori	r24, 0x03	; 3
     852:	80 83       	st	Z, r24
	EIFR |= (1<<INTF0) ; // clear flag
     854:	e0 9a       	sbi	0x1c, 0	; 28
	EIMSK |= (1<<INT0) ; // interrupt enable
     856:	e8 9a       	sbi	0x1d, 0	; 29
     858:	08 95       	ret

0000085a <handle_speed_sensor>:
		u16_speed_array[n] = 0;
	}
}

void handle_speed_sensor(volatile uint16_t *u16_speed, volatile uint16_t *u16_counter) // period in ms
{
     85a:	0f 93       	push	r16
     85c:	1f 93       	push	r17
     85e:	cf 93       	push	r28
     860:	df 93       	push	r29
	//uint8_t u8_new_speed = (uint8_t)(DISTANCE/(*u16_counter); // speed calculated in mm/ms
	//*u8_speed = (*u8_speed)*(1-LOWPASS_CONSTANT_S) + LOWPASS_CONSTANT_S*u8_new_speed ;// low pass filter
	//static uint8_t u8_array_pointer_old = 0;
	//static uint8_t u8_array_pointer_new = 1;
	
	if (*u16_counter > 5)
     862:	fb 01       	movw	r30, r22
     864:	20 81       	ld	r18, Z
     866:	31 81       	ldd	r19, Z+1	; 0x01
     868:	26 30       	cpi	r18, 0x06	; 6
     86a:	31 05       	cpc	r19, r1
     86c:	b8 f0       	brcs	.+46     	; 0x89c <handle_speed_sensor+0x42>
     86e:	eb 01       	movw	r28, r22
     870:	8c 01       	movw	r16, r24
		}
		if (u8_array_pointer_old == 5)
		{
			u8_array_pointer_old = 0;
		}*/
		*u16_speed = (uint16_t)(f32_speed_ratio/((float)*u16_counter));
     872:	60 81       	ld	r22, Z
     874:	71 81       	ldd	r23, Z+1	; 0x01
     876:	80 e0       	ldi	r24, 0x00	; 0
     878:	90 e0       	ldi	r25, 0x00	; 0
     87a:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <__floatunsisf>
     87e:	9b 01       	movw	r18, r22
     880:	ac 01       	movw	r20, r24
     882:	60 e0       	ldi	r22, 0x00	; 0
     884:	74 e6       	ldi	r23, 0x64	; 100
     886:	88 e0       	ldi	r24, 0x08	; 8
     888:	96 e4       	ldi	r25, 0x46	; 70
     88a:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <__divsf3>
     88e:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <__fixunssfsi>
     892:	f8 01       	movw	r30, r16
     894:	71 83       	std	Z+1, r23	; 0x01
     896:	60 83       	st	Z, r22
		//printf("\r%u %u\n", *u16_speed, *u16_counter);
		*u16_counter = 0 ;
     898:	19 82       	std	Y+1, r1	; 0x01
     89a:	18 82       	st	Y, r1
	}	
}
     89c:	df 91       	pop	r29
     89e:	cf 91       	pop	r28
     8a0:	1f 91       	pop	r17
     8a2:	0f 91       	pop	r16
     8a4:	08 95       	ret

000008a6 <compute_synch_duty>:

uint8_t compute_synch_duty(volatile uint8_t speed_10ms, ClutchState_t gear, float vbatt) // computing the duty cycle to reach synchronous speed before engaging the gears
{
     8a6:	cf 92       	push	r12
     8a8:	df 92       	push	r13
     8aa:	ef 92       	push	r14
     8ac:	ff 92       	push	r15
     8ae:	cf 93       	push	r28
     8b0:	df 93       	push	r29
     8b2:	1f 92       	push	r1
     8b4:	cd b7       	in	r28, 0x3d	; 61
     8b6:	de b7       	in	r29, 0x3e	; 62
     8b8:	89 83       	std	Y+1, r24	; 0x01
     8ba:	69 01       	movw	r12, r18
     8bc:	7a 01       	movw	r14, r20
	uint8_t Duty = 50 ;
	if (gear == GEAR1)//gear powertrain
     8be:	61 30       	cpi	r22, 0x01	; 1
     8c0:	19 f5       	brne	.+70     	; 0x908 <compute_synch_duty+0x62>
	{
		Duty = (speed_10ms*DUTY_CALC1/vbatt)*100 + 50 ;// Vm/2Vbatt +0.5
     8c2:	69 81       	ldd	r22, Y+1	; 0x01
     8c4:	70 e0       	ldi	r23, 0x00	; 0
     8c6:	80 e0       	ldi	r24, 0x00	; 0
     8c8:	90 e0       	ldi	r25, 0x00	; 0
     8ca:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <__floatsisf>
     8ce:	20 e2       	ldi	r18, 0x20	; 32
     8d0:	35 ea       	ldi	r19, 0xA5	; 165
     8d2:	47 e6       	ldi	r20, 0x67	; 103
     8d4:	5e e3       	ldi	r21, 0x3E	; 62
     8d6:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     8da:	a7 01       	movw	r20, r14
     8dc:	96 01       	movw	r18, r12
     8de:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <__divsf3>
     8e2:	20 e0       	ldi	r18, 0x00	; 0
     8e4:	30 e0       	ldi	r19, 0x00	; 0
     8e6:	48 ec       	ldi	r20, 0xC8	; 200
     8e8:	52 e4       	ldi	r21, 0x42	; 66
     8ea:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     8ee:	20 e0       	ldi	r18, 0x00	; 0
     8f0:	30 e0       	ldi	r19, 0x00	; 0
     8f2:	48 e4       	ldi	r20, 0x48	; 72
     8f4:	52 e4       	ldi	r21, 0x42	; 66
     8f6:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <__addsf3>
     8fa:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <__fixunssfsi>
     8fe:	86 2f       	mov	r24, r22
		if (Duty == 50)
     900:	62 33       	cpi	r22, 0x32	; 50
     902:	29 f5       	brne	.+74     	; 0x94e <compute_synch_duty+0xa8>
		{
			Duty = 51 ;
     904:	83 e3       	ldi	r24, 0x33	; 51
     906:	23 c0       	rjmp	.+70     	; 0x94e <compute_synch_duty+0xa8>
		}		
	}
	if (gear == GEAR2)//for belt powertrain
     908:	62 30       	cpi	r22, 0x02	; 2
     90a:	01 f5       	brne	.+64     	; 0x94c <compute_synch_duty+0xa6>
	{
		Duty = (speed_10ms*DUTY_CALC2/vbatt)*100 + 50 ;// Vm/2Vbatt +0.5	
     90c:	69 81       	ldd	r22, Y+1	; 0x01
     90e:	70 e0       	ldi	r23, 0x00	; 0
     910:	80 e0       	ldi	r24, 0x00	; 0
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <__floatsisf>
     918:	21 e5       	ldi	r18, 0x51	; 81
     91a:	3c eb       	ldi	r19, 0xBC	; 188
     91c:	4e ed       	ldi	r20, 0xDE	; 222
     91e:	5d e3       	ldi	r21, 0x3D	; 61
     920:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     924:	a7 01       	movw	r20, r14
     926:	96 01       	movw	r18, r12
     928:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <__divsf3>
     92c:	20 e0       	ldi	r18, 0x00	; 0
     92e:	30 e0       	ldi	r19, 0x00	; 0
     930:	48 ec       	ldi	r20, 0xC8	; 200
     932:	52 e4       	ldi	r21, 0x42	; 66
     934:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     938:	20 e0       	ldi	r18, 0x00	; 0
     93a:	30 e0       	ldi	r19, 0x00	; 0
     93c:	48 e4       	ldi	r20, 0x48	; 72
     93e:	52 e4       	ldi	r21, 0x42	; 66
     940:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <__addsf3>
     944:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <__fixunssfsi>
     948:	86 2f       	mov	r24, r22
     94a:	01 c0       	rjmp	.+2      	; 0x94e <compute_synch_duty+0xa8>
	}	
}

uint8_t compute_synch_duty(volatile uint8_t speed_10ms, ClutchState_t gear, float vbatt) // computing the duty cycle to reach synchronous speed before engaging the gears
{
	uint8_t Duty = 50 ;
     94c:	82 e3       	ldi	r24, 0x32	; 50
	if (gear == GEAR2)//for belt powertrain
	{
		Duty = (speed_10ms*DUTY_CALC2/vbatt)*100 + 50 ;// Vm/2Vbatt +0.5	
	}
	return Duty ;
}
     94e:	0f 90       	pop	r0
     950:	df 91       	pop	r29
     952:	cf 91       	pop	r28
     954:	ff 90       	pop	r15
     956:	ef 90       	pop	r14
     958:	df 90       	pop	r13
     95a:	cf 90       	pop	r12
     95c:	08 95       	ret

0000095e <state_handler>:
static uint8_t fault_count = 0;
static uint16_t fault_timeout = 0;
static uint8_t fault_clear_count = 0;

void state_handler(volatile ModuleValues_t * vals)
{
     95e:	0f 93       	push	r16
     960:	1f 93       	push	r17
     962:	cf 93       	push	r28
     964:	df 93       	push	r29
     966:	ec 01       	movw	r28, r24
	uint8_t b_board_powered = (vals->f32_batt_volt >= MIN_VOLT  && vals->f32_batt_volt < 100.0);
     968:	68 85       	ldd	r22, Y+8	; 0x08
     96a:	79 85       	ldd	r23, Y+9	; 0x09
     96c:	8a 85       	ldd	r24, Y+10	; 0x0a
     96e:	9b 85       	ldd	r25, Y+11	; 0x0b
     970:	20 e0       	ldi	r18, 0x00	; 0
     972:	30 e0       	ldi	r19, 0x00	; 0
     974:	40 e7       	ldi	r20, 0x70	; 112
     976:	51 e4       	ldi	r21, 0x41	; 65
     978:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <__gesf2>
     97c:	88 23       	and	r24, r24
     97e:	d4 f1       	brlt	.+116    	; 0x9f4 <state_handler+0x96>
     980:	68 85       	ldd	r22, Y+8	; 0x08
     982:	79 85       	ldd	r23, Y+9	; 0x09
     984:	8a 85       	ldd	r24, Y+10	; 0x0a
     986:	9b 85       	ldd	r25, Y+11	; 0x0b
     988:	20 e0       	ldi	r18, 0x00	; 0
     98a:	30 e0       	ldi	r19, 0x00	; 0
     98c:	48 ec       	ldi	r20, 0xC8	; 200
     98e:	52 e4       	ldi	r21, 0x42	; 66
     990:	0e 94 15 0e 	call	0x1c2a	; 0x1c2a <__cmpsf2>
     994:	88 23       	and	r24, r24
     996:	0c f4       	brge	.+2      	; 0x99a <state_handler+0x3c>
     998:	64 c1       	rjmp	.+712    	; 0xc62 <state_handler+0x304>
     99a:	10 e0       	ldi	r17, 0x00	; 0
     99c:	30 c0       	rjmp	.+96     	; 0x9fe <state_handler+0xa0>
	
	if (b_board_powered && (vals->f32_motor_current >= MAX_AMP|| vals->f32_motor_current <= -MAX_AMP || vals->f32_batt_volt > MAX_VOLT))
     99e:	68 81       	ld	r22, Y
     9a0:	79 81       	ldd	r23, Y+1	; 0x01
     9a2:	8a 81       	ldd	r24, Y+2	; 0x02
     9a4:	9b 81       	ldd	r25, Y+3	; 0x03
     9a6:	20 e0       	ldi	r18, 0x00	; 0
     9a8:	30 e0       	ldi	r19, 0x00	; 0
     9aa:	40 e7       	ldi	r20, 0x70	; 112
     9ac:	51 ec       	ldi	r21, 0xC1	; 193
     9ae:	0e 94 15 0e 	call	0x1c2a	; 0x1c2a <__cmpsf2>
     9b2:	18 16       	cp	r1, r24
     9b4:	64 f4       	brge	.+24     	; 0x9ce <state_handler+0x70>
     9b6:	68 85       	ldd	r22, Y+8	; 0x08
     9b8:	79 85       	ldd	r23, Y+9	; 0x09
     9ba:	8a 85       	ldd	r24, Y+10	; 0x0a
     9bc:	9b 85       	ldd	r25, Y+11	; 0x0b
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	4c e5       	ldi	r20, 0x5C	; 92
     9c4:	52 e4       	ldi	r21, 0x42	; 66
     9c6:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <__gesf2>
     9ca:	18 16       	cp	r1, r24
     9cc:	ac f4       	brge	.+42     	; 0x9f8 <state_handler+0x9a>
	{
		fault_count ++ ;
     9ce:	80 91 4b 01 	lds	r24, 0x014B	; 0x80014b <fault_count>
     9d2:	8f 5f       	subi	r24, 0xFF	; 255
     9d4:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <fault_count>
		if (fault_count == 3)
     9d8:	83 30       	cpi	r24, 0x03	; 3
     9da:	81 f4       	brne	.+32     	; 0x9fc <state_handler+0x9e>
		{
			b_major_fault = 1;
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <b_major_fault>
			fault_timeout = 600 ;
			fault_clear_count ++;
     9e2:	80 91 48 01 	lds	r24, 0x0148	; 0x800148 <fault_clear_count>
     9e6:	8f 5f       	subi	r24, 0xFF	; 255
     9e8:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <fault_clear_count>
		}
	}
	if (fault_timeout > 0)
     9ec:	88 e5       	ldi	r24, 0x58	; 88
     9ee:	92 e0       	ldi	r25, 0x02	; 2
static uint16_t fault_timeout = 0;
static uint8_t fault_clear_count = 0;

void state_handler(volatile ModuleValues_t * vals)
{
	uint8_t b_board_powered = (vals->f32_batt_volt >= MIN_VOLT  && vals->f32_batt_volt < 100.0);
     9f0:	11 e0       	ldi	r17, 0x01	; 1
     9f2:	0b c0       	rjmp	.+22     	; 0xa0a <state_handler+0xac>
     9f4:	10 e0       	ldi	r17, 0x00	; 0
     9f6:	03 c0       	rjmp	.+6      	; 0x9fe <state_handler+0xa0>
     9f8:	11 e0       	ldi	r17, 0x01	; 1
     9fa:	01 c0       	rjmp	.+2      	; 0x9fe <state_handler+0xa0>
     9fc:	11 e0       	ldi	r17, 0x01	; 1
			b_major_fault = 1;
			fault_timeout = 600 ;
			fault_clear_count ++;
		}
	}
	if (fault_timeout > 0)
     9fe:	80 91 49 01 	lds	r24, 0x0149	; 0x800149 <fault_timeout>
     a02:	90 91 4a 01 	lds	r25, 0x014A	; 0x80014a <fault_timeout+0x1>
     a06:	00 97       	sbiw	r24, 0x00	; 0
     a08:	c1 f0       	breq	.+48     	; 0xa3a <state_handler+0xdc>
	{
		fault_timeout -- ;
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	90 93 4a 01 	sts	0x014A, r25	; 0x80014a <fault_timeout+0x1>
     a10:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <fault_timeout>
	}else if(b_major_fault && fault_clear_count < 3){
		b_major_fault = 0;
	}

	switch(vals->motor_status)
     a14:	8c 8d       	ldd	r24, Y+28	; 0x1c
     a16:	82 30       	cpi	r24, 0x02	; 2
     a18:	09 f4       	brne	.+2      	; 0xa1c <state_handler+0xbe>
     a1a:	cf c0       	rjmp	.+414    	; 0xbba <state_handler+0x25c>
     a1c:	30 f4       	brcc	.+12     	; 0xa2a <state_handler+0xcc>
     a1e:	88 23       	and	r24, r24
     a20:	c9 f0       	breq	.+50     	; 0xa54 <state_handler+0xf6>
     a22:	81 30       	cpi	r24, 0x01	; 1
     a24:	09 f4       	brne	.+2      	; 0xa28 <state_handler+0xca>
     a26:	a2 c0       	rjmp	.+324    	; 0xb6c <state_handler+0x20e>
     a28:	ff c0       	rjmp	.+510    	; 0xc28 <state_handler+0x2ca>
     a2a:	84 30       	cpi	r24, 0x04	; 4
     a2c:	09 f4       	brne	.+2      	; 0xa30 <state_handler+0xd2>
     a2e:	ea c0       	rjmp	.+468    	; 0xc04 <state_handler+0x2a6>
     a30:	18 f1       	brcs	.+70     	; 0xa78 <state_handler+0x11a>
     a32:	85 30       	cpi	r24, 0x05	; 5
     a34:	09 f4       	brne	.+2      	; 0xa38 <state_handler+0xda>
     a36:	61 c0       	rjmp	.+194    	; 0xafa <state_handler+0x19c>
     a38:	f7 c0       	rjmp	.+494    	; 0xc28 <state_handler+0x2ca>
		}
	}
	if (fault_timeout > 0)
	{
		fault_timeout -- ;
	}else if(b_major_fault && fault_clear_count < 3){
     a3a:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <b_major_fault>
     a3e:	88 23       	and	r24, r24
     a40:	09 f4       	brne	.+2      	; 0xa44 <state_handler+0xe6>
     a42:	32 c1       	rjmp	.+612    	; 0xca8 <state_handler+0x34a>
     a44:	80 91 48 01 	lds	r24, 0x0148	; 0x800148 <fault_clear_count>
     a48:	83 30       	cpi	r24, 0x03	; 3
     a4a:	08 f0       	brcs	.+2      	; 0xa4e <state_handler+0xf0>
     a4c:	18 c1       	rjmp	.+560    	; 0xc7e <state_handler+0x320>
		b_major_fault = 0;
     a4e:	10 92 4c 01 	sts	0x014C, r1	; 0x80014c <b_major_fault>
     a52:	2a c1       	rjmp	.+596    	; 0xca8 <state_handler+0x34a>

	switch(vals->motor_status)
	{
		case OFF:
			//transition 1
			if (vals->u16_watchdog_can > 0 && b_board_powered)
     a54:	88 8d       	ldd	r24, Y+24	; 0x18
     a56:	99 8d       	ldd	r25, Y+25	; 0x19
     a58:	89 2b       	or	r24, r25
     a5a:	21 f0       	breq	.+8      	; 0xa64 <state_handler+0x106>
     a5c:	11 23       	and	r17, r17
     a5e:	11 f0       	breq	.+4      	; 0xa64 <state_handler+0x106>
			{
				vals->motor_status = IDLE;
     a60:	83 e0       	ldi	r24, 0x03	; 3
     a62:	8c 8f       	std	Y+28, r24	; 0x1c
			}
			//During
			drivers(0);//drivers shutdown
     a64:	80 e0       	ldi	r24, 0x00	; 0
			vals->b_driver_status = 0;
			reset_I(); //reset integrator
     a66:	c8 dc       	rcall	.-1648   	; 0x3f8 <drivers>
     a68:	18 a2       	std	Y+32, r1	; 0x20
			vals->u8_brake_cmd = 0;
     a6a:	3b db       	rcall	.-2442   	; 0xe2 <reset_I>
			vals->u8_accel_cmd = 0;
     a6c:	1e 8a       	std	Y+22, r1	; 0x16
			vals->u8_duty_cycle = 50;
     a6e:	1d 8a       	std	Y+21, r1	; 0x15
     a70:	82 e3       	ldi	r24, 0x32	; 50
			vals->gear_required = NEUTRAL ;
     a72:	8f 8b       	std	Y+23, r24	; 0x17
		
		break;
     a74:	1f 8e       	std	Y+31, r1	; 0x1f
		
		case IDLE: 
		
			if (vals->pwtrain_type == BELT)
     a76:	d8 c0       	rjmp	.+432    	; 0xc28 <state_handler+0x2ca>
			{
				drivers(0); //disable
     a78:	8a a1       	ldd	r24, Y+34	; 0x22
     a7a:	81 11       	cpse	r24, r1
				reset_I();
     a7c:	28 c0       	rjmp	.+80     	; 0xace <state_handler+0x170>
     a7e:	bc dc       	rcall	.-1672   	; 0x3f8 <drivers>
				vals->u8_duty_cycle = 50 ;
     a80:	30 db       	rcall	.-2464   	; 0xe2 <reset_I>
				
				//transition 7
				if (vals->u8_brake_cmd > 0)
     a82:	82 e3       	ldi	r24, 0x32	; 50
     a84:	8f 8b       	std	Y+23, r24	; 0x17
				{
					drivers(1);
     a86:	8e 89       	ldd	r24, Y+22	; 0x16
     a88:	88 23       	and	r24, r24
     a8a:	79 f0       	breq	.+30     	; 0xaaa <state_handler+0x14c>
					vals->u8_duty_cycle = compute_synch_duty(vals->u16_car_speed, GEAR2, vals->f32_batt_volt) ; //Setting duty
     a8c:	81 e0       	ldi	r24, 0x01	; 1
     a8e:	b4 dc       	rcall	.-1688   	; 0x3f8 <drivers>
     a90:	28 85       	ldd	r18, Y+8	; 0x08
     a92:	39 85       	ldd	r19, Y+9	; 0x09
     a94:	4a 85       	ldd	r20, Y+10	; 0x0a
     a96:	5b 85       	ldd	r21, Y+11	; 0x0b
     a98:	89 89       	ldd	r24, Y+17	; 0x11
     a9a:	9a 89       	ldd	r25, Y+18	; 0x12
					set_I(vals->u8_duty_cycle) ; //set integrator
     a9c:	62 e0       	ldi	r22, 0x02	; 2
     a9e:	03 df       	rcall	.-506    	; 0x8a6 <compute_synch_duty>
					vals->motor_status = BRAKE;
     aa0:	8f 8b       	std	Y+23, r24	; 0x17
     aa2:	8f 89       	ldd	r24, Y+23	; 0x17
				}
				//transition 5
				if (vals->u8_accel_cmd > 0)
     aa4:	27 db       	rcall	.-2482   	; 0xf4 <set_I>
     aa6:	82 e0       	ldi	r24, 0x02	; 2
     aa8:	8c 8f       	std	Y+28, r24	; 0x1c
				{
					drivers(1);
     aaa:	8d 89       	ldd	r24, Y+21	; 0x15
     aac:	88 23       	and	r24, r24
					vals->u8_duty_cycle = compute_synch_duty(vals->u16_car_speed, GEAR2, vals->f32_batt_volt) ; //Setting duty
     aae:	79 f0       	breq	.+30     	; 0xace <state_handler+0x170>
     ab0:	81 e0       	ldi	r24, 0x01	; 1
     ab2:	a2 dc       	rcall	.-1724   	; 0x3f8 <drivers>
     ab4:	28 85       	ldd	r18, Y+8	; 0x08
     ab6:	39 85       	ldd	r19, Y+9	; 0x09
     ab8:	4a 85       	ldd	r20, Y+10	; 0x0a
     aba:	5b 85       	ldd	r21, Y+11	; 0x0b
     abc:	89 89       	ldd	r24, Y+17	; 0x11
     abe:	9a 89       	ldd	r25, Y+18	; 0x12
					set_I(vals->u8_duty_cycle) ; //set integrator
     ac0:	62 e0       	ldi	r22, 0x02	; 2
     ac2:	f1 de       	rcall	.-542    	; 0x8a6 <compute_synch_duty>
     ac4:	8f 8b       	std	Y+23, r24	; 0x17
					vals->motor_status = ACCEL;
     ac6:	8f 89       	ldd	r24, Y+23	; 0x17
     ac8:	15 db       	rcall	.-2518   	; 0xf4 <set_I>
				}
			}
			
			if (vals->pwtrain_type == GEAR)
     aca:	81 e0       	ldi	r24, 0x01	; 1
     acc:	8c 8f       	std	Y+28, r24	; 0x1c
     ace:	8a a1       	ldd	r24, Y+34	; 0x22
     ad0:	81 30       	cpi	r24, 0x01	; 1
			{
				//transition 5
				if ((vals->u8_accel_cmd > 0 || vals->u8_brake_cmd > 0) && vals->gear_status == NEUTRAL)
     ad2:	09 f0       	breq	.+2      	; 0xad6 <state_handler+0x178>
     ad4:	a9 c0       	rjmp	.+338    	; 0xc28 <state_handler+0x2ca>
     ad6:	8d 89       	ldd	r24, Y+21	; 0x15
     ad8:	81 11       	cpse	r24, r1
     ada:	03 c0       	rjmp	.+6      	; 0xae2 <state_handler+0x184>
     adc:	8e 89       	ldd	r24, Y+22	; 0x16
				{
					vals->motor_status = ENGAGE;
     ade:	88 23       	and	r24, r24
				}
				drivers(0); //disable
     ae0:	29 f0       	breq	.+10     	; 0xaec <state_handler+0x18e>
     ae2:	8e 8d       	ldd	r24, Y+30	; 0x1e
     ae4:	81 11       	cpse	r24, r1
				vals->gear_required = NEUTRAL ;
     ae6:	02 c0       	rjmp	.+4      	; 0xaec <state_handler+0x18e>
				reset_I();
     ae8:	85 e0       	ldi	r24, 0x05	; 5
     aea:	8c 8f       	std	Y+28, r24	; 0x1c
				vals->u8_duty_cycle = 50 ;
     aec:	80 e0       	ldi	r24, 0x00	; 0
     aee:	84 dc       	rcall	.-1784   	; 0x3f8 <drivers>
			}
			
		break;
		
		case ENGAGE: // /!\ TODO : with the two gears, all turning motion has to be inverted for the inner gear.
			drivers(1);
     af0:	1f 8e       	std	Y+31, r1	; 0x1f
     af2:	f7 da       	rcall	.-2578   	; 0xe2 <reset_I>
			vals->gear_required = GEAR1;
     af4:	82 e3       	ldi	r24, 0x32	; 50
     af6:	8f 8b       	std	Y+23, r24	; 0x17
			vals->u8_duty_cycle = compute_synch_duty(vals->u16_car_speed, vals->gear_required, vals->f32_batt_volt) ; //Setting duty
     af8:	97 c0       	rjmp	.+302    	; 0xc28 <state_handler+0x2ca>
     afa:	81 e0       	ldi	r24, 0x01	; 1
     afc:	7d dc       	rcall	.-1798   	; 0x3f8 <drivers>
     afe:	01 e0       	ldi	r16, 0x01	; 1
     b00:	0f 8f       	std	Y+31, r16	; 0x1f
     b02:	28 85       	ldd	r18, Y+8	; 0x08
     b04:	39 85       	ldd	r19, Y+9	; 0x09
     b06:	4a 85       	ldd	r20, Y+10	; 0x0a
     b08:	5b 85       	ldd	r21, Y+11	; 0x0b
			set_I(vals->u8_duty_cycle) ; //set integrator
     b0a:	6f 8d       	ldd	r22, Y+31	; 0x1f
     b0c:	89 89       	ldd	r24, Y+17	; 0x11
     b0e:	9a 89       	ldd	r25, Y+18	; 0x12
			save_ctrl_type = vals->ctrl_type ; // PWM type ctrl is needed only for the engagement process. The mode will be reverted to previous in ACCEL and BRAKE modes
     b10:	ca de       	rcall	.-620    	; 0x8a6 <compute_synch_duty>
			vals->ctrl_type = PWM ;
     b12:	8f 8b       	std	Y+23, r24	; 0x17
			controller(vals) ; //speed up motor to synch speed
     b14:	8f 89       	ldd	r24, Y+23	; 0x17
     b16:	ee da       	rcall	.-2596   	; 0xf4 <set_I>
     b18:	89 a1       	ldd	r24, Y+33	; 0x21
			//transition 9, GEAR
			if (vals->u8_brake_cmd > 0 && vals->gear_status == vals->gear_required && vals->gear_status != NEUTRAL)
     b1a:	09 a3       	std	Y+33, r16	; 0x21
     b1c:	ce 01       	movw	r24, r28
     b1e:	05 db       	rcall	.-2550   	; 0x12a <controller>
     b20:	8e 89       	ldd	r24, Y+22	; 0x16
     b22:	88 23       	and	r24, r24
     b24:	49 f0       	breq	.+18     	; 0xb38 <state_handler+0x1da>
     b26:	9e 8d       	ldd	r25, Y+30	; 0x1e
     b28:	8f 8d       	ldd	r24, Y+31	; 0x1f
     b2a:	98 13       	cpse	r25, r24
     b2c:	05 c0       	rjmp	.+10     	; 0xb38 <state_handler+0x1da>
			{
				vals->motor_status = BRAKE;
     b2e:	8e 8d       	ldd	r24, Y+30	; 0x1e
     b30:	88 23       	and	r24, r24
			}
			//transition 10, GEAR
			if (vals->u8_accel_cmd > 0 && vals->gear_status == vals->gear_required && vals->gear_status != NEUTRAL)
     b32:	11 f0       	breq	.+4      	; 0xb38 <state_handler+0x1da>
     b34:	82 e0       	ldi	r24, 0x02	; 2
     b36:	8c 8f       	std	Y+28, r24	; 0x1c
     b38:	8d 89       	ldd	r24, Y+21	; 0x15
     b3a:	88 23       	and	r24, r24
     b3c:	49 f0       	breq	.+18     	; 0xb50 <state_handler+0x1f2>
     b3e:	9e 8d       	ldd	r25, Y+30	; 0x1e
     b40:	8f 8d       	ldd	r24, Y+31	; 0x1f
     b42:	98 13       	cpse	r25, r24
     b44:	05 c0       	rjmp	.+10     	; 0xb50 <state_handler+0x1f2>
			{
				vals->motor_status = ACCEL;
     b46:	8e 8d       	ldd	r24, Y+30	; 0x1e
     b48:	88 23       	and	r24, r24
			}
			//transition 11, GEAR
			if (vals->u8_accel_cmd == 0 && vals->u8_brake_cmd == 0 && vals->u16_watchdog_throttle == 0)
     b4a:	11 f0       	breq	.+4      	; 0xb50 <state_handler+0x1f2>
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	8c 8f       	std	Y+28, r24	; 0x1c
     b50:	8d 89       	ldd	r24, Y+21	; 0x15
     b52:	81 11       	cpse	r24, r1
     b54:	69 c0       	rjmp	.+210    	; 0xc28 <state_handler+0x2ca>
     b56:	8e 89       	ldd	r24, Y+22	; 0x16
     b58:	81 11       	cpse	r24, r1
     b5a:	66 c0       	rjmp	.+204    	; 0xc28 <state_handler+0x2ca>
     b5c:	8a 8d       	ldd	r24, Y+26	; 0x1a
			{
				vals->motor_status = IDLE;
     b5e:	9b 8d       	ldd	r25, Y+27	; 0x1b
     b60:	89 2b       	or	r24, r25
     b62:	09 f0       	breq	.+2      	; 0xb66 <state_handler+0x208>
			}
		break;
		
		case ACCEL:
			//if deadman released before throttle
			if (vals->u16_watchdog_can <= WATCHDOG_CAN_RELOAD_VALUE - 10)
     b64:	61 c0       	rjmp	.+194    	; 0xc28 <state_handler+0x2ca>
     b66:	83 e0       	ldi	r24, 0x03	; 3
     b68:	8c 8f       	std	Y+28, r24	; 0x1c
     b6a:	5e c0       	rjmp	.+188    	; 0xc28 <state_handler+0x2ca>
			{
				vals->u8_accel_cmd = 0;
     b6c:	88 8d       	ldd	r24, Y+24	; 0x18
			}
			
			//vals->ctrl_type = save_ctrl_type ;
			vals->ctrl_type = CURRENT;
     b6e:	99 8d       	ldd	r25, Y+25	; 0x19
			controller(vals);
     b70:	40 97       	sbiw	r24, 0x10	; 16
     b72:	08 f4       	brcc	.+2      	; 0xb76 <state_handler+0x218>
     b74:	1d 8a       	std	Y+21, r1	; 0x15
			
			//transition 6
			if (vals->u8_accel_cmd == 0 && vals->u16_watchdog_throttle == 0)
     b76:	19 a2       	std	Y+33, r1	; 0x21
     b78:	ce 01       	movw	r24, r28
     b7a:	d7 da       	rcall	.-2642   	; 0x12a <controller>
     b7c:	8d 89       	ldd	r24, Y+21	; 0x15
     b7e:	81 11       	cpse	r24, r1
     b80:	06 c0       	rjmp	.+12     	; 0xb8e <state_handler+0x230>
     b82:	8a 8d       	ldd	r24, Y+26	; 0x1a
			{
				vals->motor_status = IDLE;
     b84:	9b 8d       	ldd	r25, Y+27	; 0x1b
     b86:	89 2b       	or	r24, r25
			}
			//transition 12, GEAR
			if (vals->pwtrain_type == GEAR && vals->gear_status == NEUTRAL)
     b88:	11 f4       	brne	.+4      	; 0xb8e <state_handler+0x230>
     b8a:	83 e0       	ldi	r24, 0x03	; 3
     b8c:	8c 8f       	std	Y+28, r24	; 0x1c
     b8e:	8a a1       	ldd	r24, Y+34	; 0x22
     b90:	81 30       	cpi	r24, 0x01	; 1
     b92:	29 f4       	brne	.+10     	; 0xb9e <state_handler+0x240>
			{
				vals->motor_status = ENGAGE;
     b94:	8e 8d       	ldd	r24, Y+30	; 0x1e
     b96:	81 11       	cpse	r24, r1
			}
			//transition 14, GEAR
			if (vals->pwtrain_type == GEAR && vals->u8_brake_cmd > 0 && vals->u8_accel_cmd == 0)
     b98:	02 c0       	rjmp	.+4      	; 0xb9e <state_handler+0x240>
     b9a:	85 e0       	ldi	r24, 0x05	; 5
     b9c:	8c 8f       	std	Y+28, r24	; 0x1c
     b9e:	8a a1       	ldd	r24, Y+34	; 0x22
     ba0:	81 30       	cpi	r24, 0x01	; 1
     ba2:	09 f0       	breq	.+2      	; 0xba6 <state_handler+0x248>
     ba4:	41 c0       	rjmp	.+130    	; 0xc28 <state_handler+0x2ca>
     ba6:	8e 89       	ldd	r24, Y+22	; 0x16
     ba8:	88 23       	and	r24, r24
			{
				vals->motor_status = BRAKE;
     baa:	09 f4       	brne	.+2      	; 0xbae <state_handler+0x250>
     bac:	3d c0       	rjmp	.+122    	; 0xc28 <state_handler+0x2ca>
     bae:	8d 89       	ldd	r24, Y+21	; 0x15
			}
		break;
		
		case BRAKE:
			//if deadman released before throttle
			if (vals->u16_watchdog_can <= WATCHDOG_CAN_RELOAD_VALUE - 10)
     bb0:	81 11       	cpse	r24, r1
     bb2:	3a c0       	rjmp	.+116    	; 0xc28 <state_handler+0x2ca>
     bb4:	82 e0       	ldi	r24, 0x02	; 2
     bb6:	8c 8f       	std	Y+28, r24	; 0x1c
			{
				vals->u8_brake_cmd = 0;
     bb8:	37 c0       	rjmp	.+110    	; 0xc28 <state_handler+0x2ca>
			}
			//vals->ctrl_type = save_ctrl_type ;
			vals->ctrl_type = CURRENT ;
     bba:	88 8d       	ldd	r24, Y+24	; 0x18
			controller(vals); //negative throttle cmd
     bbc:	99 8d       	ldd	r25, Y+25	; 0x19
     bbe:	40 97       	sbiw	r24, 0x10	; 16
     bc0:	08 f4       	brcc	.+2      	; 0xbc4 <state_handler+0x266>
			//transition 8
			if (vals->u8_brake_cmd == 0 && vals->u16_watchdog_throttle == 0)
     bc2:	1e 8a       	std	Y+22, r1	; 0x16
     bc4:	19 a2       	std	Y+33, r1	; 0x21
     bc6:	ce 01       	movw	r24, r28
     bc8:	b0 da       	rcall	.-2720   	; 0x12a <controller>
     bca:	8e 89       	ldd	r24, Y+22	; 0x16
     bcc:	81 11       	cpse	r24, r1
     bce:	06 c0       	rjmp	.+12     	; 0xbdc <state_handler+0x27e>
			{
				vals->motor_status = IDLE;
     bd0:	8a 8d       	ldd	r24, Y+26	; 0x1a
     bd2:	9b 8d       	ldd	r25, Y+27	; 0x1b
			}
			//transition 13, GEAR
			if (vals->pwtrain_type == GEAR && vals->gear_status == NEUTRAL)
     bd4:	89 2b       	or	r24, r25
     bd6:	11 f4       	brne	.+4      	; 0xbdc <state_handler+0x27e>
     bd8:	83 e0       	ldi	r24, 0x03	; 3
     bda:	8c 8f       	std	Y+28, r24	; 0x1c
     bdc:	8a a1       	ldd	r24, Y+34	; 0x22
     bde:	81 30       	cpi	r24, 0x01	; 1
			{
				vals->motor_status = ENGAGE;
     be0:	29 f4       	brne	.+10     	; 0xbec <state_handler+0x28e>
     be2:	8e 8d       	ldd	r24, Y+30	; 0x1e
			}
			//transition 15, GEAR
			if (vals->pwtrain_type == GEAR && vals->u8_brake_cmd == 0 && vals->u8_accel_cmd > 0)
     be4:	81 11       	cpse	r24, r1
     be6:	02 c0       	rjmp	.+4      	; 0xbec <state_handler+0x28e>
     be8:	85 e0       	ldi	r24, 0x05	; 5
     bea:	8c 8f       	std	Y+28, r24	; 0x1c
     bec:	8a a1       	ldd	r24, Y+34	; 0x22
     bee:	81 30       	cpi	r24, 0x01	; 1
     bf0:	d9 f4       	brne	.+54     	; 0xc28 <state_handler+0x2ca>
			{
				vals->motor_status = ACCEL;
     bf2:	8e 89       	ldd	r24, Y+22	; 0x16
     bf4:	81 11       	cpse	r24, r1
     bf6:	18 c0       	rjmp	.+48     	; 0xc28 <state_handler+0x2ca>
			}
		break;
		
		case ERR:
			//transition 4
			if (!b_major_fault && vals->u8_motor_temp < MAX_TEMP)
     bf8:	8d 89       	ldd	r24, Y+21	; 0x15
     bfa:	88 23       	and	r24, r24
     bfc:	a9 f0       	breq	.+42     	; 0xc28 <state_handler+0x2ca>
     bfe:	81 e0       	ldi	r24, 0x01	; 1
     c00:	8c 8f       	std	Y+28, r24	; 0x1c
     c02:	12 c0       	rjmp	.+36     	; 0xc28 <state_handler+0x2ca>
     c04:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <b_major_fault>
			{
				vals->motor_status = IDLE;
     c08:	81 11       	cpse	r24, r1
			}
			drivers(0);//drivers shutdown
     c0a:	05 c0       	rjmp	.+10     	; 0xc16 <state_handler+0x2b8>
     c0c:	88 89       	ldd	r24, Y+16	; 0x10
     c0e:	84 36       	cpi	r24, 0x64	; 100
			vals->b_driver_status = 0;
     c10:	10 f4       	brcc	.+4      	; 0xc16 <state_handler+0x2b8>
			vals->gear_required = NEUTRAL;
     c12:	83 e0       	ldi	r24, 0x03	; 3
			reset_I(); //reset integrator
     c14:	8c 8f       	std	Y+28, r24	; 0x1c
     c16:	80 e0       	ldi	r24, 0x00	; 0
			vals->u8_brake_cmd = 0;
     c18:	ef db       	rcall	.-2082   	; 0x3f8 <drivers>
			vals->u8_accel_cmd = 0;
     c1a:	18 a2       	std	Y+32, r1	; 0x20
			vals->u8_duty_cycle = 50;
     c1c:	1f 8e       	std	Y+31, r1	; 0x1f
     c1e:	61 da       	rcall	.-2878   	; 0xe2 <reset_I>
		break;	
	}
	
	if ((vals->motor_status == IDLE || vals->motor_status == ACCEL || vals->motor_status == BRAKE || vals->motor_status == ENGAGE) && (vals->u16_watchdog_can == 0 || !b_board_powered))
     c20:	1e 8a       	std	Y+22, r1	; 0x16
     c22:	1d 8a       	std	Y+21, r1	; 0x15
     c24:	82 e3       	ldi	r24, 0x32	; 50
     c26:	8f 8b       	std	Y+23, r24	; 0x17
     c28:	8c 8d       	ldd	r24, Y+28	; 0x1c
     c2a:	83 30       	cpi	r24, 0x03	; 3
     c2c:	49 f0       	breq	.+18     	; 0xc40 <state_handler+0x2e2>
     c2e:	8c 8d       	ldd	r24, Y+28	; 0x1c
     c30:	81 30       	cpi	r24, 0x01	; 1
     c32:	31 f0       	breq	.+12     	; 0xc40 <state_handler+0x2e2>
     c34:	8c 8d       	ldd	r24, Y+28	; 0x1c
     c36:	82 30       	cpi	r24, 0x02	; 2
     c38:	19 f0       	breq	.+6      	; 0xc40 <state_handler+0x2e2>
     c3a:	8c 8d       	ldd	r24, Y+28	; 0x1c
     c3c:	85 30       	cpi	r24, 0x05	; 5
     c3e:	39 f4       	brne	.+14     	; 0xc4e <state_handler+0x2f0>
     c40:	88 8d       	ldd	r24, Y+24	; 0x18
     c42:	99 8d       	ldd	r25, Y+25	; 0x19
	{
		// transition 2
		vals->motor_status = OFF;
     c44:	89 2b       	or	r24, r25
	}
	
	if (b_major_fault || vals->u8_motor_temp >= MAX_TEMP) //over current, over voltage, over temp
     c46:	11 f0       	breq	.+4      	; 0xc4c <state_handler+0x2ee>
     c48:	11 11       	cpse	r17, r1
     c4a:	01 c0       	rjmp	.+2      	; 0xc4e <state_handler+0x2f0>
     c4c:	1c 8e       	std	Y+28, r1	; 0x1c
     c4e:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <b_major_fault>
     c52:	81 11       	cpse	r24, r1
	{
		//transition 3
		vals->motor_status = ERR;
     c54:	03 c0       	rjmp	.+6      	; 0xc5c <state_handler+0x2fe>
     c56:	88 89       	ldd	r24, Y+16	; 0x10
	}
     c58:	84 36       	cpi	r24, 0x64	; 100

void state_handler(volatile ModuleValues_t * vals)
{
	uint8_t b_board_powered = (vals->f32_batt_volt >= MIN_VOLT  && vals->f32_batt_volt < 100.0);
	
	if (b_board_powered && (vals->f32_motor_current >= MAX_AMP|| vals->f32_motor_current <= -MAX_AMP || vals->f32_batt_volt > MAX_VOLT))
     c5a:	d8 f1       	brcs	.+118    	; 0xcd2 <state_handler+0x374>
     c5c:	84 e0       	ldi	r24, 0x04	; 4
     c5e:	8c 8f       	std	Y+28, r24	; 0x1c
     c60:	38 c0       	rjmp	.+112    	; 0xcd2 <state_handler+0x374>
     c62:	68 81       	ld	r22, Y
     c64:	79 81       	ldd	r23, Y+1	; 0x01
     c66:	8a 81       	ldd	r24, Y+2	; 0x02
     c68:	9b 81       	ldd	r25, Y+3	; 0x03
     c6a:	20 e0       	ldi	r18, 0x00	; 0
     c6c:	30 e0       	ldi	r19, 0x00	; 0
     c6e:	40 e7       	ldi	r20, 0x70	; 112
     c70:	51 e4       	ldi	r21, 0x41	; 65
     c72:	0e 94 64 0f 	call	0x1ec8	; 0x1ec8 <__gesf2>
		fault_timeout -- ;
	}else if(b_major_fault && fault_clear_count < 3){
		b_major_fault = 0;
	}

	switch(vals->motor_status)
     c76:	88 23       	and	r24, r24
     c78:	0c f0       	brlt	.+2      	; 0xc7c <state_handler+0x31e>
     c7a:	a9 ce       	rjmp	.-686    	; 0x9ce <state_handler+0x70>
     c7c:	90 ce       	rjmp	.-736    	; 0x99e <state_handler+0x40>
     c7e:	8c 8d       	ldd	r24, Y+28	; 0x1c
     c80:	82 30       	cpi	r24, 0x02	; 2
     c82:	09 f4       	brne	.+2      	; 0xc86 <state_handler+0x328>
     c84:	9a cf       	rjmp	.-204    	; 0xbba <state_handler+0x25c>
     c86:	38 f4       	brcc	.+14     	; 0xc96 <state_handler+0x338>
     c88:	88 23       	and	r24, r24
     c8a:	09 f4       	brne	.+2      	; 0xc8e <state_handler+0x330>
     c8c:	e3 ce       	rjmp	.-570    	; 0xa54 <state_handler+0xf6>
     c8e:	81 30       	cpi	r24, 0x01	; 1
     c90:	09 f4       	brne	.+2      	; 0xc94 <state_handler+0x336>
     c92:	6c cf       	rjmp	.-296    	; 0xb6c <state_handler+0x20e>
     c94:	c9 cf       	rjmp	.-110    	; 0xc28 <state_handler+0x2ca>
     c96:	84 30       	cpi	r24, 0x04	; 4
     c98:	09 f4       	brne	.+2      	; 0xc9c <state_handler+0x33e>
     c9a:	bd cf       	rjmp	.-134    	; 0xc16 <state_handler+0x2b8>
     c9c:	08 f4       	brcc	.+2      	; 0xca0 <state_handler+0x342>
     c9e:	ec ce       	rjmp	.-552    	; 0xa78 <state_handler+0x11a>
     ca0:	85 30       	cpi	r24, 0x05	; 5
     ca2:	09 f4       	brne	.+2      	; 0xca6 <state_handler+0x348>
     ca4:	2a cf       	rjmp	.-428    	; 0xafa <state_handler+0x19c>
     ca6:	c0 cf       	rjmp	.-128    	; 0xc28 <state_handler+0x2ca>
     ca8:	8c 8d       	ldd	r24, Y+28	; 0x1c
     caa:	82 30       	cpi	r24, 0x02	; 2
     cac:	09 f4       	brne	.+2      	; 0xcb0 <state_handler+0x352>
     cae:	85 cf       	rjmp	.-246    	; 0xbba <state_handler+0x25c>
     cb0:	38 f4       	brcc	.+14     	; 0xcc0 <state_handler+0x362>
     cb2:	88 23       	and	r24, r24
     cb4:	09 f4       	brne	.+2      	; 0xcb8 <state_handler+0x35a>
     cb6:	ce ce       	rjmp	.-612    	; 0xa54 <state_handler+0xf6>
     cb8:	81 30       	cpi	r24, 0x01	; 1
     cba:	09 f4       	brne	.+2      	; 0xcbe <state_handler+0x360>
     cbc:	57 cf       	rjmp	.-338    	; 0xb6c <state_handler+0x20e>
     cbe:	b4 cf       	rjmp	.-152    	; 0xc28 <state_handler+0x2ca>
     cc0:	84 30       	cpi	r24, 0x04	; 4
     cc2:	09 f4       	brne	.+2      	; 0xcc6 <state_handler+0x368>
     cc4:	a3 cf       	rjmp	.-186    	; 0xc0c <state_handler+0x2ae>
     cc6:	08 f4       	brcc	.+2      	; 0xcca <state_handler+0x36c>
     cc8:	d7 ce       	rjmp	.-594    	; 0xa78 <state_handler+0x11a>
	if (b_major_fault || vals->u8_motor_temp >= MAX_TEMP) //over current, over voltage, over temp
	{
		//transition 3
		vals->motor_status = ERR;
	}
     cca:	85 30       	cpi	r24, 0x05	; 5
     ccc:	09 f4       	brne	.+2      	; 0xcd0 <state_handler+0x372>
     cce:	15 cf       	rjmp	.-470    	; 0xafa <state_handler+0x19c>
     cd0:	ab cf       	rjmp	.-170    	; 0xc28 <state_handler+0x2ca>
     cd2:	df 91       	pop	r29
     cd4:	cf 91       	pop	r28
     cd6:	1f 91       	pop	r17
     cd8:	0f 91       	pop	r16
     cda:	08 95       	ret

00000cdc <pwm_init>:

#include "pwm.h"
#include <avr/interrupt.h>
#include <avr/io.h>

void pwm_init(void){
     cdc:	cf 93       	push	r28
     cde:	df 93       	push	r29
	
	//Set pwm_pins as output;
	PORTE &= ~((1<<PE3)|(1<<PE4));
     ce0:	8e b1       	in	r24, 0x0e	; 14
     ce2:	87 7e       	andi	r24, 0xE7	; 231
     ce4:	8e b9       	out	0x0e, r24	; 14
	DDRE |= (1<<PE3)|(1<<PE4);
     ce6:	8d b1       	in	r24, 0x0d	; 13
     ce8:	88 61       	ori	r24, 0x18	; 24
     cea:	8d b9       	out	0x0d, r24	; 13
		OCR3B = OCR3A ; //PWM_PE4 (inverted)
		
	}else{//UNIPOLAR
		
		//Timer 3 phase correct pwm, TOP at ICR (mode 10)
		TCCR3B |= (1<<WGM33);
     cec:	a1 e9       	ldi	r26, 0x91	; 145
     cee:	b0 e0       	ldi	r27, 0x00	; 0
     cf0:	8c 91       	ld	r24, X
     cf2:	80 61       	ori	r24, 0x10	; 16
     cf4:	8c 93       	st	X, r24
		TCCR3B &= ~(1<<WGM32);
     cf6:	8c 91       	ld	r24, X
     cf8:	87 7f       	andi	r24, 0xF7	; 247
     cfa:	8c 93       	st	X, r24
		TCCR3A |= (1<<WGM31);
     cfc:	e0 e9       	ldi	r30, 0x90	; 144
     cfe:	f0 e0       	ldi	r31, 0x00	; 0
     d00:	80 81       	ld	r24, Z
     d02:	82 60       	ori	r24, 0x02	; 2
     d04:	80 83       	st	Z, r24
		TCCR3A &= ~(1<<WGM30);
     d06:	80 81       	ld	r24, Z
     d08:	8e 7f       	andi	r24, 0xFE	; 254
     d0a:	80 83       	st	Z, r24
		
		// Set OC3A on Compare Match when up-counting. clear OC3A on Compare Match when downcounting.
		TCCR3A |= (1<<COM3A1);
     d0c:	80 81       	ld	r24, Z
     d0e:	80 68       	ori	r24, 0x80	; 128
     d10:	80 83       	st	Z, r24
		TCCR3A &= ~(1<<COM3A0);
     d12:	80 81       	ld	r24, Z
     d14:	8f 7b       	andi	r24, 0xBF	; 191
     d16:	80 83       	st	Z, r24
		
		// Set OC3B on Compare Match when up-counting. Clear OC3B on Compare Match when downcounting.
		TCCR3A |= (1<<COM3B1);
     d18:	80 81       	ld	r24, Z
     d1a:	80 62       	ori	r24, 0x20	; 32
     d1c:	80 83       	st	Z, r24
		TCCR3A &= ~(1<<COM3B0);
     d1e:	80 81       	ld	r24, Z
     d20:	8f 7e       	andi	r24, 0xEF	; 239
     d22:	80 83       	st	Z, r24
		
		//Set prescale clk/1 for timer 3
		TCCR3B |= (1<<CS30);
     d24:	8c 91       	ld	r24, X
     d26:	81 60       	ori	r24, 0x01	; 1
     d28:	8c 93       	st	X, r24
		TCCR3B &= ~((1<<CS32)|(1<<CS31));
     d2a:	8c 91       	ld	r24, X
     d2c:	89 7f       	andi	r24, 0xF9	; 249
     d2e:	8c 93       	st	X, r24
		
		//Set top value for timer 3
		ICR3 = 0x85; //30kHz  0x85, 20kHz : 0x100
     d30:	c6 e9       	ldi	r28, 0x96	; 150
     d32:	d0 e0       	ldi	r29, 0x00	; 0
     d34:	85 e8       	ldi	r24, 0x85	; 133
     d36:	90 e0       	ldi	r25, 0x00	; 0
     d38:	99 83       	std	Y+1, r25	; 0x01
     d3a:	88 83       	st	Y, r24
		
		//initialising compare registers at Duty cycle 50%
		OCR3A = (int)((0.5)*ICR3) ; //PWM_PE3
     d3c:	68 81       	ld	r22, Y
     d3e:	79 81       	ldd	r23, Y+1	; 0x01
     d40:	80 e0       	ldi	r24, 0x00	; 0
     d42:	90 e0       	ldi	r25, 0x00	; 0
     d44:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <__floatunsisf>
     d48:	20 e0       	ldi	r18, 0x00	; 0
     d4a:	30 e0       	ldi	r19, 0x00	; 0
     d4c:	40 e0       	ldi	r20, 0x00	; 0
     d4e:	5f e3       	ldi	r21, 0x3F	; 63
     d50:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <__mulsf3>
     d54:	d6 d7       	rcall	.+4012   	; 0x1d02 <__fixsfsi>
     d56:	e8 e9       	ldi	r30, 0x98	; 152
     d58:	f0 e0       	ldi	r31, 0x00	; 0
     d5a:	71 83       	std	Z+1, r23	; 0x01
     d5c:	60 83       	st	Z, r22
		OCR3B = ICR3-OCR3A ; //PWM_PE4
     d5e:	88 81       	ld	r24, Y
     d60:	99 81       	ldd	r25, Y+1	; 0x01
     d62:	20 81       	ld	r18, Z
     d64:	31 81       	ldd	r19, Z+1	; 0x01
     d66:	82 1b       	sub	r24, r18
     d68:	93 0b       	sbc	r25, r19
     d6a:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
     d6e:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
	}
}
     d72:	df 91       	pop	r29
     d74:	cf 91       	pop	r28
     d76:	08 95       	ret

00000d78 <uart0_putc>:
	//}
	
	uint8_t uart1_peek(void)
	{
		return rx1_buffer[(rx1_Tail+1) & RX1_BUFFER_MASK];
	}
     d78:	90 91 53 03 	lds	r25, 0x0353	; 0x800353 <tx0_Head>
     d7c:	9f 5f       	subi	r25, 0xFF	; 255
     d7e:	9f 71       	andi	r25, 0x1F	; 31
     d80:	20 91 31 03 	lds	r18, 0x0331	; 0x800331 <tx0_Tail>
     d84:	92 17       	cp	r25, r18
     d86:	e1 f3       	breq	.-8      	; 0xd80 <uart0_putc+0x8>
     d88:	e9 2f       	mov	r30, r25
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	e8 58       	subi	r30, 0x88	; 136
     d8e:	fc 4f       	sbci	r31, 0xFC	; 252
     d90:	80 83       	st	Z, r24
     d92:	2f b7       	in	r18, 0x3f	; 63
     d94:	f8 94       	cli
     d96:	90 93 53 03 	sts	0x0353, r25	; 0x800353 <tx0_Head>
     d9a:	e1 ec       	ldi	r30, 0xC1	; 193
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	80 81       	ld	r24, Z
     da0:	80 62       	ori	r24, 0x20	; 32
     da2:	80 83       	st	Z, r24
     da4:	2f bf       	out	0x3f, r18	; 63
     da6:	08 95       	ret

00000da8 <uart1_putc>:
     da8:	90 91 77 03 	lds	r25, 0x0377	; 0x800377 <tx1_Head>
     dac:	9f 5f       	subi	r25, 0xFF	; 255
     dae:	9f 71       	andi	r25, 0x1F	; 31
     db0:	20 91 75 03 	lds	r18, 0x0375	; 0x800375 <tx1_Tail>
     db4:	92 17       	cp	r25, r18
     db6:	e1 f3       	breq	.-8      	; 0xdb0 <uart1_putc+0x8>
     db8:	e9 2f       	mov	r30, r25
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	ed 5c       	subi	r30, 0xCD	; 205
     dbe:	fc 4f       	sbci	r31, 0xFC	; 252
     dc0:	80 83       	st	Z, r24
     dc2:	2f b7       	in	r18, 0x3f	; 63
     dc4:	f8 94       	cli
     dc6:	90 93 77 03 	sts	0x0377, r25	; 0x800377 <tx1_Head>
     dca:	e9 ec       	ldi	r30, 0xC9	; 201
     dcc:	f0 e0       	ldi	r31, 0x00	; 0
     dce:	80 81       	ld	r24, Z
     dd0:	80 62       	ori	r24, 0x20	; 32
     dd2:	80 83       	st	Z, r24
     dd4:	2f bf       	out	0x3f, r18	; 63
     dd6:	08 95       	ret

00000dd8 <uart_putchar>:
     dd8:	cf 93       	push	r28
     dda:	c8 2f       	mov	r28, r24
     ddc:	fb 01       	movw	r30, r22
     dde:	84 85       	ldd	r24, Z+12	; 0x0c
     de0:	95 85       	ldd	r25, Z+13	; 0x0d
     de2:	01 97       	sbiw	r24, 0x01	; 1
     de4:	39 f0       	breq	.+14     	; 0xdf4 <uart_putchar+0x1c>
     de6:	ca 30       	cpi	r28, 0x0A	; 10
     de8:	11 f4       	brne	.+4      	; 0xdee <uart_putchar+0x16>
     dea:	8d e0       	ldi	r24, 0x0D	; 13
     dec:	c5 df       	rcall	.-118    	; 0xd78 <uart0_putc>
     dee:	8c 2f       	mov	r24, r28
     df0:	c3 df       	rcall	.-122    	; 0xd78 <uart0_putc>
     df2:	06 c0       	rjmp	.+12     	; 0xe00 <uart_putchar+0x28>
     df4:	ca 30       	cpi	r28, 0x0A	; 10
     df6:	11 f4       	brne	.+4      	; 0xdfc <uart_putchar+0x24>
     df8:	8d e0       	ldi	r24, 0x0D	; 13
     dfa:	d6 df       	rcall	.-84     	; 0xda8 <uart1_putc>
     dfc:	8c 2f       	mov	r24, r28
     dfe:	d4 df       	rcall	.-88     	; 0xda8 <uart1_putc>
     e00:	80 e0       	ldi	r24, 0x00	; 0
     e02:	90 e0       	ldi	r25, 0x00	; 0
     e04:	cf 91       	pop	r28
     e06:	08 95       	ret

00000e08 <uart0_getData>:
     e08:	80 91 32 03 	lds	r24, 0x0332	; 0x800332 <rx0_Tail>
     e0c:	90 91 74 03 	lds	r25, 0x0374	; 0x800374 <rx0_Head>
     e10:	89 17       	cp	r24, r25
     e12:	61 f0       	breq	.+24     	; 0xe2c <uart0_getData+0x24>
     e14:	8f 5f       	subi	r24, 0xFF	; 255
     e16:	8f 71       	andi	r24, 0x1F	; 31
     e18:	e8 2f       	mov	r30, r24
     e1a:	f0 e0       	ldi	r31, 0x00	; 0
     e1c:	e0 5f       	subi	r30, 0xF0	; 240
     e1e:	fc 4f       	sbci	r31, 0xFC	; 252
     e20:	90 81       	ld	r25, Z
     e22:	80 93 32 03 	sts	0x0332, r24	; 0x800332 <rx0_Tail>
     e26:	89 2f       	mov	r24, r25
     e28:	90 e0       	ldi	r25, 0x00	; 0
     e2a:	08 95       	ret
     e2c:	8f ef       	ldi	r24, 0xFF	; 255
     e2e:	9f ef       	ldi	r25, 0xFF	; 255
     e30:	08 95       	ret

00000e32 <uart1_getData>:
     e32:	80 91 30 03 	lds	r24, 0x0330	; 0x800330 <rx1_Tail>
     e36:	90 91 76 03 	lds	r25, 0x0376	; 0x800376 <rx1_Head>
     e3a:	89 17       	cp	r24, r25
     e3c:	61 f0       	breq	.+24     	; 0xe56 <uart1_getData+0x24>
     e3e:	8f 5f       	subi	r24, 0xFF	; 255
     e40:	8f 71       	andi	r24, 0x1F	; 31
     e42:	e8 2f       	mov	r30, r24
     e44:	f0 e0       	ldi	r31, 0x00	; 0
     e46:	ec 5a       	subi	r30, 0xAC	; 172
     e48:	fc 4f       	sbci	r31, 0xFC	; 252
     e4a:	90 81       	ld	r25, Z
     e4c:	80 93 30 03 	sts	0x0330, r24	; 0x800330 <rx1_Tail>
     e50:	89 2f       	mov	r24, r25
     e52:	90 e0       	ldi	r25, 0x00	; 0
     e54:	08 95       	ret
     e56:	8f ef       	ldi	r24, 0xFF	; 255
     e58:	9f ef       	ldi	r25, 0xFF	; 255
     e5a:	08 95       	ret

00000e5c <uart_getchar>:
     e5c:	cf 93       	push	r28
     e5e:	df 93       	push	r29
     e60:	fc 01       	movw	r30, r24
     e62:	84 85       	ldd	r24, Z+12	; 0x0c
     e64:	95 85       	ldd	r25, Z+13	; 0x0d
     e66:	01 97       	sbiw	r24, 0x01	; 1
     e68:	41 f0       	breq	.+16     	; 0xe7a <uart_getchar+0x1e>
     e6a:	ce df       	rcall	.-100    	; 0xe08 <uart0_getData>
     e6c:	ec 01       	movw	r28, r24
     e6e:	99 23       	and	r25, r25
     e70:	e4 f3       	brlt	.-8      	; 0xe6a <uart_getchar+0xe>
     e72:	82 df       	rcall	.-252    	; 0xd78 <uart0_putc>
     e74:	ce 01       	movw	r24, r28
     e76:	99 27       	eor	r25, r25
     e78:	07 c0       	rjmp	.+14     	; 0xe88 <uart_getchar+0x2c>
     e7a:	db df       	rcall	.-74     	; 0xe32 <uart1_getData>
     e7c:	ec 01       	movw	r28, r24
     e7e:	99 23       	and	r25, r25
     e80:	e4 f3       	brlt	.-8      	; 0xe7a <uart_getchar+0x1e>
     e82:	92 df       	rcall	.-220    	; 0xda8 <uart1_putc>
     e84:	ce 01       	movw	r24, r28
     e86:	99 27       	eor	r25, r25
     e88:	99 27       	eor	r25, r25
     e8a:	df 91       	pop	r29
     e8c:	cf 91       	pop	r28
     e8e:	08 95       	ret

00000e90 <__vector_22>:

#ifndef NO_TX0_INTERRUPT

	ISR(UDRE0_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     e90:	0f 93       	push	r16
     e92:	0f b7       	in	r16, 0x3f	; 63
     e94:	ef 93       	push	r30
     e96:	ff 93       	push	r31
     e98:	e0 91 31 03 	lds	r30, 0x0331	; 0x800331 <tx0_Tail>
     e9c:	f0 91 53 03 	lds	r31, 0x0353	; 0x800353 <tx0_Head>
     ea0:	e3 95       	inc	r30
     ea2:	ef 71       	andi	r30, 0x1F	; 31
     ea4:	ef 13       	cpse	r30, r31
     ea6:	05 c0       	rjmp	.+10     	; 0xeb2 <USART0_TX_CONTINUE>
     ea8:	f0 91 c1 00 	lds	r31, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     eac:	ff 7d       	andi	r31, 0xDF	; 223
     eae:	f0 93 c1 00 	sts	0x00C1, r31	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>

00000eb2 <USART0_TX_CONTINUE>:
     eb2:	e0 93 31 03 	sts	0x0331, r30	; 0x800331 <tx0_Tail>
     eb6:	f0 e0       	ldi	r31, 0x00	; 0
     eb8:	e8 58       	subi	r30, 0x88	; 136
     eba:	fc 4f       	sbci	r31, 0xFC	; 252
     ebc:	e0 81       	ld	r30, Z
     ebe:	e0 93 c6 00 	sts	0x00C6, r30	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>

00000ec2 <USART0_TX_EXIT>:
     ec2:	ff 91       	pop	r31
     ec4:	ef 91       	pop	r30
     ec6:	0f bf       	out	0x3f, r16	; 63
     ec8:	0f 91       	pop	r16
     eca:	18 95       	reti

00000ecc <__vector_21>:

#ifndef NO_RX0_INTERRUPT

	ISR(RX0_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     ecc:	0f 93       	push	r16
     ece:	0f b7       	in	r16, 0x3f	; 63
     ed0:	9f 93       	push	r25
     ed2:	90 91 c6 00 	lds	r25, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
     ed6:	ef 93       	push	r30
     ed8:	ff 93       	push	r31
     eda:	e0 91 74 03 	lds	r30, 0x0374	; 0x800374 <rx0_Head>
     ede:	f0 91 32 03 	lds	r31, 0x0332	; 0x800332 <rx0_Tail>
     ee2:	e3 95       	inc	r30
     ee4:	ef 71       	andi	r30, 0x1F	; 31
     ee6:	fe 17       	cp	r31, r30
     ee8:	31 f0       	breq	.+12     	; 0xef6 <USART0_RX_EXIT>
     eea:	e0 93 74 03 	sts	0x0374, r30	; 0x800374 <rx0_Head>
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	e0 5f       	subi	r30, 0xF0	; 240
     ef2:	fc 4f       	sbci	r31, 0xFC	; 252
     ef4:	90 83       	st	Z, r25

00000ef6 <USART0_RX_EXIT>:
     ef6:	ff 91       	pop	r31
     ef8:	ef 91       	pop	r30
     efa:	9f 91       	pop	r25
     efc:	0f bf       	out	0x3f, r16	; 63
     efe:	0f 91       	pop	r16
     f00:	18 95       	reti

00000f02 <__vector_33>:

#ifndef NO_TX1_INTERRUPT

	ISR(UDRE1_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     f02:	0f 93       	push	r16
     f04:	0f b7       	in	r16, 0x3f	; 63
     f06:	ef 93       	push	r30
     f08:	ff 93       	push	r31
     f0a:	e0 91 75 03 	lds	r30, 0x0375	; 0x800375 <tx1_Tail>
     f0e:	f0 91 77 03 	lds	r31, 0x0377	; 0x800377 <tx1_Head>
     f12:	e3 95       	inc	r30
     f14:	ef 71       	andi	r30, 0x1F	; 31
     f16:	ef 13       	cpse	r30, r31
     f18:	05 c0       	rjmp	.+10     	; 0xf24 <USART1_TX_CONTINUE>
     f1a:	f0 91 c9 00 	lds	r31, 0x00C9	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>
     f1e:	ff 7d       	andi	r31, 0xDF	; 223
     f20:	f0 93 c9 00 	sts	0x00C9, r31	; 0x8000c9 <__TEXT_REGION_LENGTH__+0x7e00c9>

00000f24 <USART1_TX_CONTINUE>:
     f24:	e0 93 75 03 	sts	0x0375, r30	; 0x800375 <tx1_Tail>
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	ed 5c       	subi	r30, 0xCD	; 205
     f2c:	fc 4f       	sbci	r31, 0xFC	; 252
     f2e:	e0 81       	ld	r30, Z
     f30:	e0 93 ce 00 	sts	0x00CE, r30	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>

00000f34 <USART1_TX_EXIT>:
     f34:	ff 91       	pop	r31
     f36:	ef 91       	pop	r30
     f38:	0f bf       	out	0x3f, r16	; 63
     f3a:	0f 91       	pop	r16
     f3c:	18 95       	reti

00000f3e <__vector_32>:

#ifndef NO_RX1_INTERRUPT
	
	ISR(RX1_INTERRUPT, ISR_NAKED)
	{
		asm volatile("\n\t"
     f3e:	0f 93       	push	r16
     f40:	0f b7       	in	r16, 0x3f	; 63
     f42:	9f 93       	push	r25
     f44:	90 91 ce 00 	lds	r25, 0x00CE	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>
     f48:	ef 93       	push	r30
     f4a:	ff 93       	push	r31
     f4c:	e0 91 76 03 	lds	r30, 0x0376	; 0x800376 <rx1_Head>
     f50:	f0 91 30 03 	lds	r31, 0x0330	; 0x800330 <rx1_Tail>
     f54:	e3 95       	inc	r30
     f56:	ef 71       	andi	r30, 0x1F	; 31
     f58:	fe 17       	cp	r31, r30
     f5a:	31 f0       	breq	.+12     	; 0xf68 <USART1_RX_EXIT>
     f5c:	e0 93 76 03 	sts	0x0376, r30	; 0x800376 <rx1_Head>
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	ec 5a       	subi	r30, 0xAC	; 172
     f64:	fc 4f       	sbci	r31, 0xFC	; 252
     f66:	90 83       	st	Z, r25

00000f68 <USART1_RX_EXIT>:
     f68:	ff 91       	pop	r31
     f6a:	ef 91       	pop	r30
     f6c:	9f 91       	pop	r25
     f6e:	0f bf       	out	0x3f, r16	; 63
     f70:	0f 91       	pop	r16
     f72:	18 95       	reti

00000f74 <timer1_init_ts>:
//for speed
volatile uint16_t u16_speed_count = 0;


void timer1_init_ts(){
	TCCR1B |= (1<<CS10)|(1<<CS11); // timer 1 prescaler set CLK/64
     f74:	e1 e8       	ldi	r30, 0x81	; 129
     f76:	f0 e0       	ldi	r31, 0x00	; 0
     f78:	80 81       	ld	r24, Z
     f7a:	83 60       	ori	r24, 0x03	; 3
     f7c:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM12); //CTC
     f7e:	80 81       	ld	r24, Z
     f80:	88 60       	ori	r24, 0x08	; 8
     f82:	80 83       	st	Z, r24
	TCNT1 = 0; //reset timer value
     f84:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     f88:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	TIMSK1 |= (1<<OCIE1A); //enable interrupt
     f8c:	ef e6       	ldi	r30, 0x6F	; 111
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	82 60       	ori	r24, 0x02	; 2
     f94:	80 83       	st	Z, r24
	OCR1A = 125; //compare value //every 1ms
     f96:	8d e7       	ldi	r24, 0x7D	; 125
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     f9e:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
     fa2:	08 95       	ret

00000fa4 <timer0_init_ts>:
}

void timer0_init_ts(){ 
	TCCR0A |= (1<<CS02)|(1<<CS00); // timer 0 prescaler set CLK/1024
     fa4:	84 b5       	in	r24, 0x24	; 36
     fa6:	85 60       	ori	r24, 0x05	; 5
     fa8:	84 bd       	out	0x24, r24	; 36
	TCCR0A |= (1<<WGM01); //CTC
     faa:	84 b5       	in	r24, 0x24	; 36
     fac:	88 60       	ori	r24, 0x08	; 8
     fae:	84 bd       	out	0x24, r24	; 36
	TCNT0 = 0; //reset timer value
     fb0:	16 bc       	out	0x26, r1	; 38
	TIMSK0 |= (1<<OCIE0A); //enable interrupt
     fb2:	ee e6       	ldi	r30, 0x6E	; 110
     fb4:	f0 e0       	ldi	r31, 0x00	; 0
     fb6:	80 81       	ld	r24, Z
     fb8:	82 60       	ori	r24, 0x02	; 2
     fba:	80 83       	st	Z, r24
	OCR0A = 39; //compare value // 78 for 10ms, 39 for 5ms, 19 for 2.56ms
     fbc:	87 e2       	ldi	r24, 0x27	; 39
     fbe:	87 bd       	out	0x27, r24	; 39
     fc0:	08 95       	ret

00000fc2 <main>:
{
	cli();
	rgbled_init();
	//rgbled_turn_on(LED_BLUE);

	pwm_init();
     fc2:	f8 94       	cli
     fc4:	4d d5       	rcall	.+2714   	; 0x1a60 <rgbled_init>
	can_init(0,0);
     fc6:	8a de       	rcall	.-748    	; 0xcdc <pwm_init>
     fc8:	60 e0       	ldi	r22, 0x00	; 0
	timer1_init_ts();
     fca:	70 e0       	ldi	r23, 0x00	; 0
	timer0_init_ts();
     fcc:	80 e0       	ldi	r24, 0x00	; 0
     fce:	90 e0       	ldi	r25, 0x00	; 0
	speed_init();
     fd0:	2d d4       	rcall	.+2138   	; 0x182c <can_init>
     fd2:	d0 df       	rcall	.-96     	; 0xf74 <timer1_init_ts>
	spi_init(DIV_4); // clk at clkio/4 = 2MHz init of SPI for external ADC device
     fd4:	e7 df       	rcall	.-50     	; 0xfa4 <timer0_init_ts>
     fd6:	36 dc       	rcall	.-1940   	; 0x844 <speed_init>
     fd8:	80 e0       	ldi	r24, 0x00	; 0
	{
	#ifdef USART0_RS485_MODE
		RS485_CONTROL0_DDR |= (1<<RS485_CONTROL0_IONUM); // default pin state is low
	#endif
		
		UBRR0L_REGISTER = (uint8_t) ubrr_value;
     fda:	51 d5       	rcall	.+2722   	; 0x1a7e <spi_init>
     fdc:	10 92 c4 00 	sts	0x00C4, r1	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
		
	#ifdef USART_SKIP_UBRRH_IF_ZERO
		if(__builtin_constant_p(ubrr_value))
			if(((ubrr_value>>8) != 0)) // requires -Os flag - do not use in non-inline functions
	#endif
			UBRR0H_REGISTER = (ubrr_value>>8);
     fe0:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
		#endif
	#elif defined(USART0_MPCM_MODE)
		UCSR0A_REGISTER |= (1<<MPCM0_BIT);
	#endif
		
		UCSR0B_REGISTER = USART0_CONFIG_B;
     fe4:	88 e9       	ldi	r24, 0x98	; 152
     fe6:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	
	//uart_set_FrameFormat(USART_8BIT_DATA|USART_1STOP_BIT|USART_NO_PARITY|USART_ASYNC_MODE); // default settings
	uart_init(BAUD_CALC(500000)); // 8n1 transmission is set as default
	stdout = &uart0_io; // attach uart stream to stdout & stdin
     fea:	e8 e9       	ldi	r30, 0x98	; 152
     fec:	f3 e0       	ldi	r31, 0x03	; 3
     fee:	84 e0       	ldi	r24, 0x04	; 4
	stdin = &uart0_io; // uart0_in and uart0_out are only available if NO_USART_RX or NO_USART_TX is defined
     ff0:	91 e0       	ldi	r25, 0x01	; 1
     ff2:	93 83       	std	Z+3, r25	; 0x03
	drivers_init();
     ff4:	82 83       	std	Z+2, r24	; 0x02
	drivers(0);
     ff6:	91 83       	std	Z+1, r25	; 0x01
     ff8:	80 83       	st	Z, r24
	sei();
     ffa:	fc d9       	rcall	.-3080   	; 0x3f4 <drivers_init>
			{
				handle_motor_status_can_msg(ComValues); //send motor status on CAN
				b_select_can_msg = 0;
			}else{
				handle_clutch_cmd_can_msg(ComValues); // send clutch command on CAN
				b_select_can_msg = 1;
     ffc:	80 e0       	ldi	r24, 0x00	; 0
	drivers(0);
	sei();
	
    while (1){
		
		handle_can(&ComValues, &rxFrame); //receive CAN
     ffe:	fc d9       	rcall	.-3080   	; 0x3f8 <drivers>
    1000:	78 94       	sei
    1002:	c1 e0       	ldi	r28, 0x01	; 1
    1004:	64 ee       	ldi	r22, 0xE4	; 228
    1006:	72 e0       	ldi	r23, 0x02	; 2
    1008:	82 e1       	ldi	r24, 0x12	; 18
		//receive_uart(&ComValues);
		
		if (b_send_can)
    100a:	91 e0       	ldi	r25, 0x01	; 1
    100c:	89 da       	rcall	.-2798   	; 0x520 <handle_can>
    100e:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <b_send_can>
    1012:	88 23       	and	r24, r24
		{
			if (b_select_can_msg)// sending one or the other
    1014:	09 f4       	brne	.+2      	; 0x1018 <main+0x56>
    1016:	41 c0       	rjmp	.+130    	; 0x109a <main+0xd8>
    1018:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <b_select_can_msg>
			{
				handle_motor_status_can_msg(ComValues); //send motor status on CAN
    101c:	88 23       	and	r24, r24
    101e:	f1 f0       	breq	.+60     	; 0x105c <main+0x9a>
    1020:	8d b7       	in	r24, 0x3d	; 61
    1022:	9e b7       	in	r25, 0x3e	; 62
    1024:	83 97       	sbiw	r24, 0x23	; 35
    1026:	0f b6       	in	r0, 0x3f	; 63
    1028:	f8 94       	cli
    102a:	9e bf       	out	0x3e, r25	; 62
    102c:	0f be       	out	0x3f, r0	; 63
    102e:	8d bf       	out	0x3d, r24	; 61
    1030:	ad b7       	in	r26, 0x3d	; 61
    1032:	be b7       	in	r27, 0x3e	; 62
    1034:	11 96       	adiw	r26, 0x01	; 1
    1036:	83 e2       	ldi	r24, 0x23	; 35
    1038:	e2 e1       	ldi	r30, 0x12	; 18
    103a:	f1 e0       	ldi	r31, 0x01	; 1
    103c:	01 90       	ld	r0, Z+
    103e:	0d 92       	st	X+, r0
    1040:	8a 95       	dec	r24
				b_select_can_msg = 0;
    1042:	e1 f7       	brne	.-8      	; 0x103c <main+0x7a>
    1044:	c7 da       	rcall	.-2674   	; 0x5d4 <handle_motor_status_can_msg>
    1046:	10 92 51 01 	sts	0x0151, r1	; 0x800151 <b_select_can_msg>
    104a:	8d b7       	in	r24, 0x3d	; 61
    104c:	9e b7       	in	r25, 0x3e	; 62
    104e:	83 96       	adiw	r24, 0x23	; 35
    1050:	0f b6       	in	r0, 0x3f	; 63
    1052:	f8 94       	cli
    1054:	9e bf       	out	0x3e, r25	; 62
    1056:	0f be       	out	0x3f, r0	; 63
			}else{
				handle_clutch_cmd_can_msg(ComValues); // send clutch command on CAN
    1058:	8d bf       	out	0x3d, r24	; 61
    105a:	1d c0       	rjmp	.+58     	; 0x1096 <main+0xd4>
    105c:	8d b7       	in	r24, 0x3d	; 61
    105e:	9e b7       	in	r25, 0x3e	; 62
    1060:	83 97       	sbiw	r24, 0x23	; 35
    1062:	0f b6       	in	r0, 0x3f	; 63
    1064:	f8 94       	cli
    1066:	9e bf       	out	0x3e, r25	; 62
    1068:	0f be       	out	0x3f, r0	; 63
    106a:	8d bf       	out	0x3d, r24	; 61
    106c:	ad b7       	in	r26, 0x3d	; 61
    106e:	be b7       	in	r27, 0x3e	; 62
    1070:	11 96       	adiw	r26, 0x01	; 1
    1072:	83 e2       	ldi	r24, 0x23	; 35
    1074:	e2 e1       	ldi	r30, 0x12	; 18
    1076:	f1 e0       	ldi	r31, 0x01	; 1
    1078:	01 90       	ld	r0, Z+
    107a:	0d 92       	st	X+, r0
    107c:	8a 95       	dec	r24
				b_select_can_msg = 1;
    107e:	e1 f7       	brne	.-8      	; 0x1078 <main+0xb6>
    1080:	00 db       	rcall	.-2560   	; 0x682 <handle_clutch_cmd_can_msg>
    1082:	c0 93 51 01 	sts	0x0151, r28	; 0x800151 <b_select_can_msg>
    1086:	8d b7       	in	r24, 0x3d	; 61
    1088:	9e b7       	in	r25, 0x3e	; 62
    108a:	83 96       	adiw	r24, 0x23	; 35
    108c:	0f b6       	in	r0, 0x3f	; 63
    108e:	f8 94       	cli
    1090:	9e bf       	out	0x3e, r25	; 62
			}
			b_send_can = 0;
    1092:	0f be       	out	0x3f, r0	; 63
    1094:	8d bf       	out	0x3d, r24	; 61
		}
		
		if (b_send_uart)
    1096:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <b_send_can>
    109a:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <b_send_uart>
    109e:	88 23       	and	r24, r24
		{
			send_uart(ComValues);
    10a0:	09 f4       	brne	.+2      	; 0x10a4 <main+0xe2>
    10a2:	b0 cf       	rjmp	.-160    	; 0x1004 <main+0x42>
    10a4:	8d b7       	in	r24, 0x3d	; 61
    10a6:	9e b7       	in	r25, 0x3e	; 62
    10a8:	83 97       	sbiw	r24, 0x23	; 35
    10aa:	0f b6       	in	r0, 0x3f	; 63
    10ac:	f8 94       	cli
    10ae:	9e bf       	out	0x3e, r25	; 62
    10b0:	0f be       	out	0x3f, r0	; 63
    10b2:	8d bf       	out	0x3d, r24	; 61
    10b4:	ad b7       	in	r26, 0x3d	; 61
    10b6:	be b7       	in	r27, 0x3e	; 62
    10b8:	11 96       	adiw	r26, 0x01	; 1
    10ba:	83 e2       	ldi	r24, 0x23	; 35
    10bc:	e2 e1       	ldi	r30, 0x12	; 18
    10be:	f1 e0       	ldi	r31, 0x01	; 1
    10c0:	01 90       	ld	r0, Z+
    10c2:	0d 92       	st	X+, r0
    10c4:	8a 95       	dec	r24
			b_send_uart = 0;
    10c6:	e1 f7       	brne	.-8      	; 0x10c0 <main+0xfe>
    10c8:	f0 da       	rcall	.-2592   	; 0x6aa <send_uart>
    10ca:	10 92 50 01 	sts	0x0150, r1	; 0x800150 <b_send_uart>
    10ce:	8d b7       	in	r24, 0x3d	; 61
    10d0:	9e b7       	in	r25, 0x3e	; 62
    10d2:	83 96       	adiw	r24, 0x23	; 35
    10d4:	0f b6       	in	r0, 0x3f	; 63
    10d6:	f8 94       	cli
    10d8:	9e bf       	out	0x3e, r25	; 62
    10da:	0f be       	out	0x3f, r0	; 63
    10dc:	8d bf       	out	0x3d, r24	; 61
    10de:	92 cf       	rjmp	.-220    	; 0x1004 <main+0x42>

000010e0 <__vector_16>:
		}
	}
}


ISR(TIMER0_COMP_vect){ // every 5ms
    10e0:	1f 92       	push	r1
    10e2:	0f 92       	push	r0
    10e4:	0f b6       	in	r0, 0x3f	; 63
    10e6:	0f 92       	push	r0
    10e8:	11 24       	eor	r1, r1
    10ea:	0b b6       	in	r0, 0x3b	; 59
    10ec:	0f 92       	push	r0
    10ee:	ef 92       	push	r14
    10f0:	0f 93       	push	r16
    10f2:	1f 93       	push	r17
    10f4:	2f 93       	push	r18
    10f6:	3f 93       	push	r19
    10f8:	4f 93       	push	r20
    10fa:	5f 93       	push	r21
    10fc:	6f 93       	push	r22
    10fe:	7f 93       	push	r23
    1100:	8f 93       	push	r24
    1102:	9f 93       	push	r25
    1104:	af 93       	push	r26
    1106:	bf 93       	push	r27
    1108:	ef 93       	push	r30
    110a:	ff 93       	push	r31
	state_handler(&ComValues);
    110c:	82 e1       	ldi	r24, 0x12	; 18
    110e:	91 e0       	ldi	r25, 0x01	; 1
    1110:	26 dc       	rcall	.-1972   	; 0x95e <state_handler>
	if (systic_counter_fast == 7) // every 41ms
    1112:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <systic_counter_fast>
    1116:	87 30       	cpi	r24, 0x07	; 7
    1118:	09 f0       	breq	.+2      	; 0x111c <__stack+0x1d>
    111a:	44 c0       	rjmp	.+136    	; 0x11a4 <__stack+0xa5>
	{
		b_send_can = 1;
    111c:	81 e0       	ldi	r24, 0x01	; 1
    111e:	80 93 52 01 	sts	0x0152, r24	; 0x800152 <b_send_can>
		b_send_uart = 1;
    1122:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <b_send_uart>
		if (ComValues.u16_watchdog_can != 0 && ComValues.message_mode == CAN) //if in uart ctrl mode (see Digicom.h), the watchdog is not used
    1126:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <ComValues+0x18>
    112a:	90 91 2b 01 	lds	r25, 0x012B	; 0x80012b <ComValues+0x19>
    112e:	89 2b       	or	r24, r25
    1130:	59 f0       	breq	.+22     	; 0x1148 <__stack+0x49>
    1132:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <ComValues+0x1d>
    1136:	81 30       	cpi	r24, 0x01	; 1
    1138:	39 f4       	brne	.+14     	; 0x1148 <__stack+0x49>
		{
			ComValues.u16_watchdog_can -- ;
    113a:	e2 e1       	ldi	r30, 0x12	; 18
    113c:	f1 e0       	ldi	r31, 0x01	; 1
    113e:	80 8d       	ldd	r24, Z+24	; 0x18
    1140:	91 8d       	ldd	r25, Z+25	; 0x19
    1142:	01 97       	sbiw	r24, 0x01	; 1
    1144:	91 8f       	std	Z+25, r25	; 0x19
    1146:	80 8f       	std	Z+24, r24	; 0x18
		}
		
		if (ComValues.u16_watchdog_throttle != 0 && ComValues.message_mode == CAN) //if in uart ctrl mode (see Digicom.h), the watchdog is not used
    1148:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <ComValues+0x1a>
    114c:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <ComValues+0x1b>
    1150:	89 2b       	or	r24, r25
    1152:	61 f0       	breq	.+24     	; 0x116c <__stack+0x6d>
    1154:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <ComValues+0x1d>
    1158:	81 30       	cpi	r24, 0x01	; 1
    115a:	41 f4       	brne	.+16     	; 0x116c <__stack+0x6d>
		{
			ComValues.u16_watchdog_throttle -- ;
    115c:	e2 e1       	ldi	r30, 0x12	; 18
    115e:	f1 e0       	ldi	r31, 0x01	; 1
    1160:	82 8d       	ldd	r24, Z+26	; 0x1a
    1162:	93 8d       	ldd	r25, Z+27	; 0x1b
    1164:	01 97       	sbiw	r24, 0x01	; 1
    1166:	93 8f       	std	Z+27, r25	; 0x1b
    1168:	82 8f       	std	Z+26, r24	; 0x1a
    116a:	08 c0       	rjmp	.+16     	; 0x117c <__stack+0x7d>
		}else if (ComValues.message_mode == UART)
    116c:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <ComValues+0x1d>
    1170:	81 11       	cpse	r24, r1
    1172:	04 c0       	rjmp	.+8      	; 0x117c <__stack+0x7d>
		{
			ComValues.u16_watchdog_throttle = 0;
    1174:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <ComValues+0x1b>
    1178:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <ComValues+0x1a>
		}
		
		handle_joulemeter(&ComValues.f32_energy, ComValues.f32_batt_current, ComValues.f32_batt_volt, 41) ;		
    117c:	e2 e1       	ldi	r30, 0x12	; 18
    117e:	f1 e0       	ldi	r31, 0x01	; 1
    1180:	00 85       	ldd	r16, Z+8	; 0x08
    1182:	11 85       	ldd	r17, Z+9	; 0x09
    1184:	22 85       	ldd	r18, Z+10	; 0x0a
    1186:	33 85       	ldd	r19, Z+11	; 0x0b
    1188:	44 81       	ldd	r20, Z+4	; 0x04
    118a:	55 81       	ldd	r21, Z+5	; 0x05
    118c:	66 81       	ldd	r22, Z+6	; 0x06
    118e:	77 81       	ldd	r23, Z+7	; 0x07
    1190:	0f 2e       	mov	r0, r31
    1192:	f9 e2       	ldi	r31, 0x29	; 41
    1194:	ef 2e       	mov	r14, r31
    1196:	f0 2d       	mov	r31, r0
    1198:	8e e1       	ldi	r24, 0x1E	; 30
    119a:	91 e0       	ldi	r25, 0x01	; 1
    119c:	c3 d1       	rcall	.+902    	; 0x1524 <handle_joulemeter>
		systic_counter_fast = 0;
    119e:	10 92 55 01 	sts	0x0155, r1	; 0x800155 <systic_counter_fast>
    11a2:	03 c0       	rjmp	.+6      	; 0x11aa <__stack+0xab>
	} else {
		systic_counter_fast ++;
    11a4:	8f 5f       	subi	r24, 0xFF	; 255
    11a6:	80 93 55 01 	sts	0x0155, r24	; 0x800155 <systic_counter_fast>
	}
	
	if (systic_counter_slow == 100) // every 0.5s 
    11aa:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <systic_counter_slow>
    11ae:	90 91 54 01 	lds	r25, 0x0154	; 0x800154 <systic_counter_slow+0x1>
    11b2:	84 36       	cpi	r24, 0x64	; 100
    11b4:	91 05       	cpc	r25, r1
    11b6:	01 f5       	brne	.+64     	; 0x11f8 <__stack+0xf9>
	{
		manage_LEDs(ComValues); //UM LED according to motor state
    11b8:	8d b7       	in	r24, 0x3d	; 61
    11ba:	9e b7       	in	r25, 0x3e	; 62
    11bc:	83 97       	sbiw	r24, 0x23	; 35
    11be:	0f b6       	in	r0, 0x3f	; 63
    11c0:	f8 94       	cli
    11c2:	9e bf       	out	0x3e, r25	; 62
    11c4:	0f be       	out	0x3f, r0	; 63
    11c6:	8d bf       	out	0x3d, r24	; 61
    11c8:	ad b7       	in	r26, 0x3d	; 61
    11ca:	be b7       	in	r27, 0x3e	; 62
    11cc:	11 96       	adiw	r26, 0x01	; 1
    11ce:	83 e2       	ldi	r24, 0x23	; 35
    11d0:	e2 e1       	ldi	r30, 0x12	; 18
    11d2:	f1 e0       	ldi	r31, 0x01	; 1
    11d4:	01 90       	ld	r0, Z+
    11d6:	0d 92       	st	X+, r0
    11d8:	8a 95       	dec	r24
    11da:	e1 f7       	brne	.-8      	; 0x11d4 <__stack+0xd5>
    11dc:	da da       	rcall	.-2636   	; 0x792 <manage_LEDs>
		systic_counter_slow = 0;
    11de:	10 92 54 01 	sts	0x0154, r1	; 0x800154 <systic_counter_slow+0x1>
    11e2:	10 92 53 01 	sts	0x0153, r1	; 0x800153 <systic_counter_slow>
    11e6:	8d b7       	in	r24, 0x3d	; 61
    11e8:	9e b7       	in	r25, 0x3e	; 62
    11ea:	83 96       	adiw	r24, 0x23	; 35
    11ec:	0f b6       	in	r0, 0x3f	; 63
    11ee:	f8 94       	cli
    11f0:	9e bf       	out	0x3e, r25	; 62
    11f2:	0f be       	out	0x3f, r0	; 63
    11f4:	8d bf       	out	0x3d, r24	; 61
    11f6:	05 c0       	rjmp	.+10     	; 0x1202 <__stack+0x103>
		} else {
		systic_counter_slow ++;
    11f8:	01 96       	adiw	r24, 0x01	; 1
    11fa:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <systic_counter_slow+0x1>
    11fe:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <systic_counter_slow>
	}
}
    1202:	ff 91       	pop	r31
    1204:	ef 91       	pop	r30
    1206:	bf 91       	pop	r27
    1208:	af 91       	pop	r26
    120a:	9f 91       	pop	r25
    120c:	8f 91       	pop	r24
    120e:	7f 91       	pop	r23
    1210:	6f 91       	pop	r22
    1212:	5f 91       	pop	r21
    1214:	4f 91       	pop	r20
    1216:	3f 91       	pop	r19
    1218:	2f 91       	pop	r18
    121a:	1f 91       	pop	r17
    121c:	0f 91       	pop	r16
    121e:	ef 90       	pop	r14
    1220:	0f 90       	pop	r0
    1222:	0b be       	out	0x3b, r0	; 59
    1224:	0f 90       	pop	r0
    1226:	0f be       	out	0x3f, r0	; 63
    1228:	0f 90       	pop	r0
    122a:	1f 90       	pop	r1
    122c:	18 95       	reti

0000122e <__vector_12>:
*	CH2 : Battery voltage
*	CH4 : Motor temperature
*/


ISR(TIMER1_COMPA_vect){// every 1ms
    122e:	1f 92       	push	r1
    1230:	0f 92       	push	r0
    1232:	0f b6       	in	r0, 0x3f	; 63
    1234:	0f 92       	push	r0
    1236:	11 24       	eor	r1, r1
    1238:	0b b6       	in	r0, 0x3b	; 59
    123a:	0f 92       	push	r0
    123c:	2f 93       	push	r18
    123e:	3f 93       	push	r19
    1240:	4f 93       	push	r20
    1242:	5f 93       	push	r21
    1244:	6f 93       	push	r22
    1246:	7f 93       	push	r23
    1248:	8f 93       	push	r24
    124a:	9f 93       	push	r25
    124c:	af 93       	push	r26
    124e:	bf 93       	push	r27
    1250:	ef 93       	push	r30
    1252:	ff 93       	push	r31
	
	if (u16_speed_count < 3000 ) //after 3s with no magnet, speed = 0
    1254:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <u16_speed_count>
    1258:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <u16_speed_count+0x1>
    125c:	88 3b       	cpi	r24, 0xB8	; 184
    125e:	9b 40       	sbci	r25, 0x0B	; 11
    1260:	50 f4       	brcc	.+20     	; 0x1276 <__vector_12+0x48>
	{
		u16_speed_count ++ ;
    1262:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <u16_speed_count>
    1266:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <u16_speed_count+0x1>
    126a:	01 96       	adiw	r24, 0x01	; 1
    126c:	90 93 4e 01 	sts	0x014E, r25	; 0x80014e <u16_speed_count+0x1>
    1270:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <u16_speed_count>
    1274:	08 c0       	rjmp	.+16     	; 0x1286 <__vector_12+0x58>
	} else
	{
		ComValues.u16_car_speed = 0;
    1276:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <ComValues+0x12>
    127a:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <ComValues+0x11>
		u16_speed_count = 0;
    127e:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <u16_speed_count+0x1>
    1282:	10 92 4d 01 	sts	0x014D, r1	; 0x80014d <u16_speed_count>
	}
	
	if (u8_SPI_count == 3)
    1286:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <u8_SPI_count>
    128a:	83 30       	cpi	r24, 0x03	; 3
    128c:	31 f4       	brne	.+12     	; 0x129a <__vector_12+0x6c>
	{
		//motor temp
		SPI_handler_4(&ComValues.u8_motor_temp);
    128e:	82 e2       	ldi	r24, 0x22	; 34
    1290:	91 e0       	ldi	r25, 0x01	; 1
    1292:	26 d9       	rcall	.-3508   	; 0x4e0 <SPI_handler_4>
		u8_SPI_count = 0 ;
    1294:	10 92 4f 01 	sts	0x014F, r1	; 0x80014f <u8_SPI_count>
    1298:	16 c0       	rjmp	.+44     	; 0x12c6 <__vector_12+0x98>
	}
	
	if (u8_SPI_count == 2)
    129a:	82 30       	cpi	r24, 0x02	; 2
    129c:	41 f4       	brne	.+16     	; 0x12ae <__vector_12+0x80>
	{
		//batt volt
		SPI_handler_2(&ComValues.f32_batt_volt);
    129e:	8a e1       	ldi	r24, 0x1A	; 26
    12a0:	91 e0       	ldi	r25, 0x01	; 1
    12a2:	f2 d8       	rcall	.-3612   	; 0x488 <SPI_handler_2>
		u8_SPI_count ++ ;
    12a4:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <u8_SPI_count>
    12a8:	8f 5f       	subi	r24, 0xFF	; 255
    12aa:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <u8_SPI_count>
	}
	
	if (u8_SPI_count == 1)
    12ae:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <u8_SPI_count>
    12b2:	81 30       	cpi	r24, 0x01	; 1
	{
		//batt current
		SPI_handler_1(&ComValues.f32_batt_current);
    12b4:	41 f4       	brne	.+16     	; 0x12c6 <__vector_12+0x98>
    12b6:	86 e1       	ldi	r24, 0x16	; 22
    12b8:	91 e0       	ldi	r25, 0x01	; 1
		u8_SPI_count ++ ;
    12ba:	c5 d8       	rcall	.-3702   	; 0x446 <SPI_handler_1>
    12bc:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <u8_SPI_count>
    12c0:	8f 5f       	subi	r24, 0xFF	; 255
    12c2:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <u8_SPI_count>
	}	
	
	if (u8_SPI_count == 0)
    12c6:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <u8_SPI_count>
	{
		//motor current
		SPI_handler_0(&ComValues.f32_motor_current);
    12ca:	81 11       	cpse	r24, r1
    12cc:	08 c0       	rjmp	.+16     	; 0x12de <__vector_12+0xb0>
    12ce:	82 e1       	ldi	r24, 0x12	; 18
    12d0:	91 e0       	ldi	r25, 0x01	; 1
		u8_SPI_count ++ ;
    12d2:	98 d8       	rcall	.-3792   	; 0x404 <SPI_handler_0>
    12d4:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <u8_SPI_count>
    12d8:	8f 5f       	subi	r24, 0xFF	; 255
    12da:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <u8_SPI_count>
	}
}
    12de:	ff 91       	pop	r31
    12e0:	ef 91       	pop	r30
    12e2:	bf 91       	pop	r27
    12e4:	af 91       	pop	r26
    12e6:	9f 91       	pop	r25
    12e8:	8f 91       	pop	r24
    12ea:	7f 91       	pop	r23
    12ec:	6f 91       	pop	r22
    12ee:	5f 91       	pop	r21
    12f0:	4f 91       	pop	r20
    12f2:	3f 91       	pop	r19
    12f4:	2f 91       	pop	r18
    12f6:	0f 90       	pop	r0
    12f8:	0b be       	out	0x3b, r0	; 59
    12fa:	0f 90       	pop	r0
    12fc:	0f be       	out	0x3f, r0	; 63
    12fe:	0f 90       	pop	r0
    1300:	1f 90       	pop	r1
    1302:	18 95       	reti

00001304 <__vector_1>:


ISR(INT0_vect) //interrupt on rising front of the speed sensor (each time a magnet passes in front of the reed switch)
{
    1304:	1f 92       	push	r1
    1306:	0f 92       	push	r0
    1308:	0f b6       	in	r0, 0x3f	; 63
    130a:	0f 92       	push	r0
    130c:	11 24       	eor	r1, r1
    130e:	0b b6       	in	r0, 0x3b	; 59
    1310:	0f 92       	push	r0
    1312:	2f 93       	push	r18
    1314:	3f 93       	push	r19
    1316:	4f 93       	push	r20
    1318:	5f 93       	push	r21
    131a:	6f 93       	push	r22
    131c:	7f 93       	push	r23
    131e:	8f 93       	push	r24
    1320:	9f 93       	push	r25
    1322:	af 93       	push	r26
    1324:	bf 93       	push	r27
    1326:	ef 93       	push	r30
    1328:	ff 93       	push	r31
	handle_speed_sensor(&ComValues.u16_car_speed, &u16_speed_count);
    132a:	6d e4       	ldi	r22, 0x4D	; 77
    132c:	71 e0       	ldi	r23, 0x01	; 1
    132e:	83 e2       	ldi	r24, 0x23	; 35
    1330:	91 e0       	ldi	r25, 0x01	; 1
    1332:	93 da       	rcall	.-2778   	; 0x85a <handle_speed_sensor>
}
    1334:	ff 91       	pop	r31
    1336:	ef 91       	pop	r30
    1338:	bf 91       	pop	r27
    133a:	af 91       	pop	r26
    133c:	9f 91       	pop	r25
    133e:	8f 91       	pop	r24
    1340:	7f 91       	pop	r23
    1342:	6f 91       	pop	r22
    1344:	5f 91       	pop	r21
    1346:	4f 91       	pop	r20
    1348:	3f 91       	pop	r19
    134a:	2f 91       	pop	r18
    134c:	0f 90       	pop	r0
    134e:	0b be       	out	0x3b, r0	; 59
    1350:	0f 90       	pop	r0
    1352:	0f be       	out	0x3f, r0	; 63
    1354:	0f 90       	pop	r0
    1356:	1f 90       	pop	r1
    1358:	18 95       	reti

0000135a <handle_current_sensor>:
#define CORRECTION_OFFSET_BAT 0.2
#define CORRECTION_OFFSET_MOT 0.2
#define LOWPASS_CONSTANT 0.1

void handle_current_sensor(volatile float *f32_current, uint16_t u16_ADC_reg, uint8_t u8_sensor_num)
{
    135a:	8f 92       	push	r8
    135c:	9f 92       	push	r9
    135e:	af 92       	push	r10
    1360:	bf 92       	push	r11
    1362:	cf 92       	push	r12
    1364:	df 92       	push	r13
    1366:	ef 92       	push	r14
    1368:	ff 92       	push	r15
    136a:	0f 93       	push	r16
    136c:	1f 93       	push	r17
    136e:	cf 93       	push	r28
    1370:	df 93       	push	r29
    1372:	00 d0       	rcall	.+0      	; 0x1374 <handle_current_sensor+0x1a>
    1374:	00 d0       	rcall	.+0      	; 0x1376 <handle_current_sensor+0x1c>
    1376:	cd b7       	in	r28, 0x3d	; 61
    1378:	de b7       	in	r29, 0x3e	; 62
    137a:	8c 01       	movw	r16, r24
    137c:	f4 2e       	mov	r15, r20
	volatile float f_new_current = ((((volatile float)u16_ADC_reg*5.0/4096.0) - TRANSDUCER_OFFSET)/TRANSDUCER_SENSIBILITY) ;// /3 because current passes 3x in transducer for more precision.
    137e:	80 e0       	ldi	r24, 0x00	; 0
    1380:	90 e0       	ldi	r25, 0x00	; 0
    1382:	f0 d4       	rcall	.+2528   	; 0x1d64 <__floatunsisf>
    1384:	20 e0       	ldi	r18, 0x00	; 0
    1386:	30 e0       	ldi	r19, 0x00	; 0
    1388:	40 ea       	ldi	r20, 0xA0	; 160
    138a:	50 e4       	ldi	r21, 0x40	; 64
    138c:	a1 d5       	rcall	.+2882   	; 0x1ed0 <__mulsf3>
    138e:	20 e0       	ldi	r18, 0x00	; 0
    1390:	30 e0       	ldi	r19, 0x00	; 0
    1392:	40 e8       	ldi	r20, 0x80	; 128
    1394:	59 e3       	ldi	r21, 0x39	; 57
    1396:	9c d5       	rcall	.+2872   	; 0x1ed0 <__mulsf3>
    1398:	20 e0       	ldi	r18, 0x00	; 0
    139a:	30 e0       	ldi	r19, 0x00	; 0
    139c:	40 e2       	ldi	r20, 0x20	; 32
    139e:	50 e4       	ldi	r21, 0x40	; 64
    13a0:	df d3       	rcall	.+1982   	; 0x1b60 <__subsf3>
    13a2:	23 ec       	ldi	r18, 0xC3	; 195
    13a4:	34 e6       	ldi	r19, 0x64	; 100
    13a6:	4a e2       	ldi	r20, 0x2A	; 42
    13a8:	5d e3       	ldi	r21, 0x3D	; 61
    13aa:	43 d4       	rcall	.+2182   	; 0x1c32 <__divsf3>
    13ac:	69 83       	std	Y+1, r22	; 0x01
    13ae:	7a 83       	std	Y+2, r23	; 0x02
    13b0:	8b 83       	std	Y+3, r24	; 0x03
    13b2:	9c 83       	std	Y+4, r25	; 0x04
	if (u8_sensor_num)
    13b4:	ff 20       	and	r15, r15
    13b6:	71 f0       	breq	.+28     	; 0x13d4 <handle_current_sensor+0x7a>
	{//batt
		f_new_current = (f_new_current+CORRECTION_OFFSET_BAT);// correction of offset
    13b8:	69 81       	ldd	r22, Y+1	; 0x01
    13ba:	7a 81       	ldd	r23, Y+2	; 0x02
    13bc:	8b 81       	ldd	r24, Y+3	; 0x03
    13be:	9c 81       	ldd	r25, Y+4	; 0x04
    13c0:	2d ec       	ldi	r18, 0xCD	; 205
    13c2:	3c ec       	ldi	r19, 0xCC	; 204
    13c4:	4c e4       	ldi	r20, 0x4C	; 76
    13c6:	5e e3       	ldi	r21, 0x3E	; 62
    13c8:	cc d3       	rcall	.+1944   	; 0x1b62 <__addsf3>
    13ca:	69 83       	std	Y+1, r22	; 0x01
    13cc:	7a 83       	std	Y+2, r23	; 0x02
    13ce:	8b 83       	std	Y+3, r24	; 0x03
    13d0:	9c 83       	std	Y+4, r25	; 0x04
    13d2:	0d c0       	rjmp	.+26     	; 0x13ee <handle_current_sensor+0x94>
	}else{
		f_new_current = (f_new_current+CORRECTION_OFFSET_MOT);// correction of offset
    13d4:	69 81       	ldd	r22, Y+1	; 0x01
    13d6:	7a 81       	ldd	r23, Y+2	; 0x02
    13d8:	8b 81       	ldd	r24, Y+3	; 0x03
    13da:	9c 81       	ldd	r25, Y+4	; 0x04
    13dc:	2d ec       	ldi	r18, 0xCD	; 205
    13de:	3c ec       	ldi	r19, 0xCC	; 204
    13e0:	4c e4       	ldi	r20, 0x4C	; 76
    13e2:	5e e3       	ldi	r21, 0x3E	; 62
    13e4:	be d3       	rcall	.+1916   	; 0x1b62 <__addsf3>
    13e6:	69 83       	std	Y+1, r22	; 0x01
    13e8:	7a 83       	std	Y+2, r23	; 0x02
    13ea:	8b 83       	std	Y+3, r24	; 0x03
    13ec:	9c 83       	std	Y+4, r25	; 0x04
	}
	
	*f32_current = (*f32_current)*(1-LOWPASS_CONSTANT) + LOWPASS_CONSTANT*f_new_current ;// low pass filter ---------------------TODO test
    13ee:	f8 01       	movw	r30, r16
    13f0:	60 81       	ld	r22, Z
    13f2:	71 81       	ldd	r23, Z+1	; 0x01
    13f4:	82 81       	ldd	r24, Z+2	; 0x02
    13f6:	93 81       	ldd	r25, Z+3	; 0x03
    13f8:	89 80       	ldd	r8, Y+1	; 0x01
    13fa:	9a 80       	ldd	r9, Y+2	; 0x02
    13fc:	ab 80       	ldd	r10, Y+3	; 0x03
    13fe:	bc 80       	ldd	r11, Y+4	; 0x04
    1400:	26 e6       	ldi	r18, 0x66	; 102
    1402:	36 e6       	ldi	r19, 0x66	; 102
    1404:	46 e6       	ldi	r20, 0x66	; 102
    1406:	5f e3       	ldi	r21, 0x3F	; 63
    1408:	63 d5       	rcall	.+2758   	; 0x1ed0 <__mulsf3>
    140a:	6b 01       	movw	r12, r22
    140c:	7c 01       	movw	r14, r24
    140e:	2d ec       	ldi	r18, 0xCD	; 205
    1410:	3c ec       	ldi	r19, 0xCC	; 204
    1412:	4c ec       	ldi	r20, 0xCC	; 204
    1414:	5d e3       	ldi	r21, 0x3D	; 61
    1416:	c5 01       	movw	r24, r10
    1418:	b4 01       	movw	r22, r8
    141a:	5a d5       	rcall	.+2740   	; 0x1ed0 <__mulsf3>
    141c:	9b 01       	movw	r18, r22
    141e:	ac 01       	movw	r20, r24
    1420:	c7 01       	movw	r24, r14
    1422:	b6 01       	movw	r22, r12
    1424:	9e d3       	rcall	.+1852   	; 0x1b62 <__addsf3>
    1426:	f8 01       	movw	r30, r16
    1428:	60 83       	st	Z, r22
    142a:	71 83       	std	Z+1, r23	; 0x01
    142c:	82 83       	std	Z+2, r24	; 0x02
    142e:	93 83       	std	Z+3, r25	; 0x03
}
    1430:	0f 90       	pop	r0
    1432:	0f 90       	pop	r0
    1434:	0f 90       	pop	r0
    1436:	0f 90       	pop	r0
    1438:	df 91       	pop	r29
    143a:	cf 91       	pop	r28
    143c:	1f 91       	pop	r17
    143e:	0f 91       	pop	r16
    1440:	ff 90       	pop	r15
    1442:	ef 90       	pop	r14
    1444:	df 90       	pop	r13
    1446:	cf 90       	pop	r12
    1448:	bf 90       	pop	r11
    144a:	af 90       	pop	r10
    144c:	9f 90       	pop	r9
    144e:	8f 90       	pop	r8
    1450:	08 95       	ret

00001452 <handle_temp_sensor>:

void handle_temp_sensor(volatile uint8_t *u8_temp, uint16_t u16_ADC_reg)
{
    1452:	cf 92       	push	r12
    1454:	df 92       	push	r13
    1456:	ef 92       	push	r14
    1458:	ff 92       	push	r15
    145a:	cf 93       	push	r28
    145c:	df 93       	push	r29
    145e:	ec 01       	movw	r28, r24
	float f_sens_volt = ((float)u16_ADC_reg*5.0/4096.0);
    1460:	80 e0       	ldi	r24, 0x00	; 0
    1462:	90 e0       	ldi	r25, 0x00	; 0
    1464:	7f d4       	rcall	.+2302   	; 0x1d64 <__floatunsisf>
    1466:	20 e0       	ldi	r18, 0x00	; 0
    1468:	30 e0       	ldi	r19, 0x00	; 0
    146a:	40 ea       	ldi	r20, 0xA0	; 160
    146c:	50 e4       	ldi	r21, 0x40	; 64
    146e:	30 d5       	rcall	.+2656   	; 0x1ed0 <__mulsf3>
    1470:	20 e0       	ldi	r18, 0x00	; 0
    1472:	30 e0       	ldi	r19, 0x00	; 0
    1474:	40 e8       	ldi	r20, 0x80	; 128
    1476:	59 e3       	ldi	r21, 0x39	; 57
    1478:	2b d5       	rcall	.+2646   	; 0x1ed0 <__mulsf3>
    147a:	6b 01       	movw	r12, r22
    147c:	7c 01       	movw	r14, r24
	// 3.7 -> 4.7V => T = 55.5*V-155.5
	// 4.7 -> 5V => T = 220*V-840
	// this approximation system is used because it requires less processing power and variable accuracy than the 3rd order polyfit. 
	// Here we approximate the curve by three straight lines
	
	if (f_sens_volt <= 3.7)
    147e:	2d ec       	ldi	r18, 0xCD	; 205
    1480:	3c ec       	ldi	r19, 0xCC	; 204
    1482:	4c e6       	ldi	r20, 0x6C	; 108
    1484:	50 e4       	ldi	r21, 0x40	; 64
    1486:	d1 d3       	rcall	.+1954   	; 0x1c2a <__cmpsf2>
    1488:	18 16       	cp	r1, r24
    148a:	74 f0       	brlt	.+28     	; 0x14a8 <handle_temp_sensor+0x56>
	{
		*u8_temp = (uint8_t)(20.0*f_sens_volt-22.0);
    148c:	20 e0       	ldi	r18, 0x00	; 0
    148e:	30 e0       	ldi	r19, 0x00	; 0
    1490:	40 ea       	ldi	r20, 0xA0	; 160
    1492:	51 e4       	ldi	r21, 0x41	; 65
    1494:	c7 01       	movw	r24, r14
    1496:	b6 01       	movw	r22, r12
    1498:	1b d5       	rcall	.+2614   	; 0x1ed0 <__mulsf3>
    149a:	20 e0       	ldi	r18, 0x00	; 0
    149c:	30 e0       	ldi	r19, 0x00	; 0
    149e:	40 eb       	ldi	r20, 0xB0	; 176
    14a0:	51 e4       	ldi	r21, 0x41	; 65
    14a2:	5e d3       	rcall	.+1724   	; 0x1b60 <__subsf3>
    14a4:	33 d4       	rcall	.+2150   	; 0x1d0c <__fixunssfsi>
	}
	
	if (f_sens_volt <= 4.7 && f_sens_volt > 3.7)
    14a6:	68 83       	st	Y, r22
    14a8:	26 e6       	ldi	r18, 0x66	; 102
    14aa:	36 e6       	ldi	r19, 0x66	; 102
    14ac:	46 e9       	ldi	r20, 0x96	; 150
    14ae:	50 e4       	ldi	r21, 0x40	; 64
    14b0:	c7 01       	movw	r24, r14
    14b2:	b6 01       	movw	r22, r12
    14b4:	ba d3       	rcall	.+1908   	; 0x1c2a <__cmpsf2>
    14b6:	18 16       	cp	r1, r24
    14b8:	bc f0       	brlt	.+46     	; 0x14e8 <handle_temp_sensor+0x96>
    14ba:	2d ec       	ldi	r18, 0xCD	; 205
    14bc:	3c ec       	ldi	r19, 0xCC	; 204
    14be:	4c e6       	ldi	r20, 0x6C	; 108
    14c0:	50 e4       	ldi	r21, 0x40	; 64
    14c2:	c7 01       	movw	r24, r14
    14c4:	b6 01       	movw	r22, r12
    14c6:	00 d5       	rcall	.+2560   	; 0x1ec8 <__gesf2>
    14c8:	18 16       	cp	r1, r24
	{
		*u8_temp = (uint8_t)(55.5*f_sens_volt-155.5);
    14ca:	74 f4       	brge	.+28     	; 0x14e8 <handle_temp_sensor+0x96>
    14cc:	20 e0       	ldi	r18, 0x00	; 0
    14ce:	30 e0       	ldi	r19, 0x00	; 0
    14d0:	4e e5       	ldi	r20, 0x5E	; 94
    14d2:	52 e4       	ldi	r21, 0x42	; 66
    14d4:	c7 01       	movw	r24, r14
    14d6:	b6 01       	movw	r22, r12
    14d8:	fb d4       	rcall	.+2550   	; 0x1ed0 <__mulsf3>
    14da:	20 e0       	ldi	r18, 0x00	; 0
    14dc:	30 e8       	ldi	r19, 0x80	; 128
    14de:	4b e1       	ldi	r20, 0x1B	; 27
    14e0:	53 e4       	ldi	r21, 0x43	; 67
    14e2:	3e d3       	rcall	.+1660   	; 0x1b60 <__subsf3>
    14e4:	13 d4       	rcall	.+2086   	; 0x1d0c <__fixunssfsi>
	}
	
	if (f_sens_volt > 4.7)
    14e6:	68 83       	st	Y, r22
    14e8:	26 e6       	ldi	r18, 0x66	; 102
    14ea:	36 e6       	ldi	r19, 0x66	; 102
    14ec:	46 e9       	ldi	r20, 0x96	; 150
    14ee:	50 e4       	ldi	r21, 0x40	; 64
    14f0:	c7 01       	movw	r24, r14
    14f2:	b6 01       	movw	r22, r12
	{
		*u8_temp = (uint8_t)(200.0*f_sens_volt-840.0);
    14f4:	e9 d4       	rcall	.+2514   	; 0x1ec8 <__gesf2>
    14f6:	18 16       	cp	r1, r24
    14f8:	74 f4       	brge	.+28     	; 0x1516 <handle_temp_sensor+0xc4>
    14fa:	20 e0       	ldi	r18, 0x00	; 0
    14fc:	30 e0       	ldi	r19, 0x00	; 0
    14fe:	48 e4       	ldi	r20, 0x48	; 72
    1500:	53 e4       	ldi	r21, 0x43	; 67
    1502:	c7 01       	movw	r24, r14
    1504:	b6 01       	movw	r22, r12
    1506:	e4 d4       	rcall	.+2504   	; 0x1ed0 <__mulsf3>
    1508:	20 e0       	ldi	r18, 0x00	; 0
    150a:	30 e0       	ldi	r19, 0x00	; 0
    150c:	42 e5       	ldi	r20, 0x52	; 82
    150e:	54 e4       	ldi	r21, 0x44	; 68
    1510:	27 d3       	rcall	.+1614   	; 0x1b60 <__subsf3>
    1512:	fc d3       	rcall	.+2040   	; 0x1d0c <__fixunssfsi>
    1514:	68 83       	st	Y, r22
	}
}
    1516:	df 91       	pop	r29
    1518:	cf 91       	pop	r28
    151a:	ff 90       	pop	r15
    151c:	ef 90       	pop	r14
    151e:	df 90       	pop	r13
    1520:	cf 90       	pop	r12
    1522:	08 95       	ret

00001524 <handle_joulemeter>:

void handle_joulemeter(volatile float *f32_energy, volatile float f32_bat_current, volatile float f32_bat_voltage, uint8_t u8_time_period) //units : A, V, ms
{
    1524:	4f 92       	push	r4
    1526:	5f 92       	push	r5
    1528:	6f 92       	push	r6
    152a:	7f 92       	push	r7
    152c:	8f 92       	push	r8
    152e:	9f 92       	push	r9
    1530:	af 92       	push	r10
    1532:	bf 92       	push	r11
    1534:	cf 92       	push	r12
    1536:	df 92       	push	r13
    1538:	ef 92       	push	r14
    153a:	0f 93       	push	r16
    153c:	1f 93       	push	r17
    153e:	cf 93       	push	r28
    1540:	df 93       	push	r29
    1542:	cd b7       	in	r28, 0x3d	; 61
    1544:	de b7       	in	r29, 0x3e	; 62
    1546:	28 97       	sbiw	r28, 0x08	; 8
    1548:	0f b6       	in	r0, 0x3f	; 63
    154a:	f8 94       	cli
    154c:	de bf       	out	0x3e, r29	; 62
    154e:	0f be       	out	0x3f, r0	; 63
    1550:	cd bf       	out	0x3d, r28	; 61
    1552:	6c 01       	movw	r12, r24
    1554:	49 83       	std	Y+1, r20	; 0x01
    1556:	5a 83       	std	Y+2, r21	; 0x02
    1558:	6b 83       	std	Y+3, r22	; 0x03
    155a:	7c 83       	std	Y+4, r23	; 0x04
    155c:	0d 83       	std	Y+5, r16	; 0x05
    155e:	1e 83       	std	Y+6, r17	; 0x06
    1560:	2f 83       	std	Y+7, r18	; 0x07
    1562:	38 87       	std	Y+8, r19	; 0x08
	*f32_energy += f32_bat_voltage*f32_bat_current*(float)u8_time_period/1000 ;
    1564:	6d 81       	ldd	r22, Y+5	; 0x05
    1566:	7e 81       	ldd	r23, Y+6	; 0x06
    1568:	8f 81       	ldd	r24, Y+7	; 0x07
    156a:	98 85       	ldd	r25, Y+8	; 0x08
    156c:	29 81       	ldd	r18, Y+1	; 0x01
    156e:	3a 81       	ldd	r19, Y+2	; 0x02
    1570:	4b 81       	ldd	r20, Y+3	; 0x03
    1572:	5c 81       	ldd	r21, Y+4	; 0x04
    1574:	f6 01       	movw	r30, r12
    1576:	80 80       	ld	r8, Z
    1578:	91 80       	ldd	r9, Z+1	; 0x01
    157a:	a2 80       	ldd	r10, Z+2	; 0x02
    157c:	b3 80       	ldd	r11, Z+3	; 0x03
    157e:	a8 d4       	rcall	.+2384   	; 0x1ed0 <__mulsf3>
    1580:	2b 01       	movw	r4, r22
    1582:	3c 01       	movw	r6, r24
    1584:	6e 2d       	mov	r22, r14
    1586:	70 e0       	ldi	r23, 0x00	; 0
    1588:	80 e0       	ldi	r24, 0x00	; 0
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	eb d3       	rcall	.+2006   	; 0x1d64 <__floatunsisf>
    158e:	9b 01       	movw	r18, r22
    1590:	ac 01       	movw	r20, r24
    1592:	c3 01       	movw	r24, r6
    1594:	b2 01       	movw	r22, r4
    1596:	9c d4       	rcall	.+2360   	; 0x1ed0 <__mulsf3>
    1598:	20 e0       	ldi	r18, 0x00	; 0
    159a:	30 e0       	ldi	r19, 0x00	; 0
    159c:	4a e7       	ldi	r20, 0x7A	; 122
    159e:	54 e4       	ldi	r21, 0x44	; 68
    15a0:	48 d3       	rcall	.+1680   	; 0x1c32 <__divsf3>
    15a2:	a5 01       	movw	r20, r10
    15a4:	94 01       	movw	r18, r8
    15a6:	dd d2       	rcall	.+1466   	; 0x1b62 <__addsf3>
    15a8:	f6 01       	movw	r30, r12
    15aa:	60 83       	st	Z, r22
    15ac:	71 83       	std	Z+1, r23	; 0x01
    15ae:	82 83       	std	Z+2, r24	; 0x02
    15b0:	93 83       	std	Z+3, r25	; 0x03
    15b2:	28 96       	adiw	r28, 0x08	; 8
    15b4:	0f b6       	in	r0, 0x3f	; 63
    15b6:	f8 94       	cli
    15b8:	de bf       	out	0x3e, r29	; 62
    15ba:	0f be       	out	0x3f, r0	; 63
    15bc:	cd bf       	out	0x3d, r28	; 61
    15be:	df 91       	pop	r29
    15c0:	cf 91       	pop	r28
    15c2:	1f 91       	pop	r17
    15c4:	0f 91       	pop	r16
    15c6:	ef 90       	pop	r14
    15c8:	df 90       	pop	r13
    15ca:	cf 90       	pop	r12
    15cc:	bf 90       	pop	r11
    15ce:	af 90       	pop	r10
    15d0:	9f 90       	pop	r9
    15d2:	8f 90       	pop	r8
    15d4:	7f 90       	pop	r7
    15d6:	6f 90       	pop	r6
    15d8:	5f 90       	pop	r5
    15da:	4f 90       	pop	r4
    15dc:	08 95       	ret

000015de <Set_ADC_Channel_ext>:
	ADMUX = (ADMUX & 0xF8)|channel; // clears the bottom 3 bits before ORing
}

void Set_ADC_Channel_ext(uint8_t u8_CHn, uint8_t * u8_ADC_tx) //for MCP3208 external ADC
{
	switch(u8_CHn)
    15de:	90 e0       	ldi	r25, 0x00	; 0
    15e0:	88 30       	cpi	r24, 0x08	; 8
    15e2:	91 05       	cpc	r25, r1
    15e4:	88 f5       	brcc	.+98     	; 0x1648 <Set_ADC_Channel_ext+0x6a>
    15e6:	fc 01       	movw	r30, r24
    15e8:	e6 5b       	subi	r30, 0xB6	; 182
    15ea:	ff 4f       	sbci	r31, 0xFF	; 255
    15ec:	d4 c4       	rjmp	.+2472   	; 0x1f96 <__tablejump2__>
	{
		case 0 :
			u8_ADC_tx[0] = 0b00000110 ;
    15ee:	86 e0       	ldi	r24, 0x06	; 6
    15f0:	fb 01       	movw	r30, r22
    15f2:	80 83       	st	Z, r24
			u8_ADC_tx[1] = 0b00 ;
    15f4:	11 82       	std	Z+1, r1	; 0x01
		break;
    15f6:	08 95       	ret
		
		case 1 :
			u8_ADC_tx[0] = 0b00000110 ;
    15f8:	86 e0       	ldi	r24, 0x06	; 6
    15fa:	fb 01       	movw	r30, r22
    15fc:	80 83       	st	Z, r24
			u8_ADC_tx[1] = 0b01 << 6 ;
    15fe:	80 e4       	ldi	r24, 0x40	; 64
    1600:	81 83       	std	Z+1, r24	; 0x01
		break;
    1602:	08 95       	ret
		
		case 2 :
			u8_ADC_tx[0] = 0b00000110 ;
    1604:	86 e0       	ldi	r24, 0x06	; 6
    1606:	fb 01       	movw	r30, r22
    1608:	80 83       	st	Z, r24
			u8_ADC_tx[1] = 0b10 << 6 ;
    160a:	80 e8       	ldi	r24, 0x80	; 128
    160c:	81 83       	std	Z+1, r24	; 0x01
		break;
    160e:	08 95       	ret
		
		case 3 :
		u8_ADC_tx[0] = 0b00000110 ;
    1610:	86 e0       	ldi	r24, 0x06	; 6
    1612:	fb 01       	movw	r30, r22
    1614:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b11 << 6 ;
    1616:	80 ec       	ldi	r24, 0xC0	; 192
    1618:	81 83       	std	Z+1, r24	; 0x01
		break;
    161a:	08 95       	ret
		
		case 4 :
		u8_ADC_tx[0] = 0b00000111 ;
    161c:	87 e0       	ldi	r24, 0x07	; 7
    161e:	fb 01       	movw	r30, r22
    1620:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b00 << 6 ;
    1622:	11 82       	std	Z+1, r1	; 0x01
		break;
    1624:	08 95       	ret
		
		case 5 :
		u8_ADC_tx[0] = 0b00000111 ;
    1626:	87 e0       	ldi	r24, 0x07	; 7
    1628:	fb 01       	movw	r30, r22
    162a:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b01 << 6 ;
    162c:	80 e4       	ldi	r24, 0x40	; 64
    162e:	81 83       	std	Z+1, r24	; 0x01
		break;
    1630:	08 95       	ret
		
		case 6 :
		u8_ADC_tx[0] = 0b00000111 ;
    1632:	87 e0       	ldi	r24, 0x07	; 7
    1634:	fb 01       	movw	r30, r22
    1636:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b10 << 6 ;
    1638:	80 e8       	ldi	r24, 0x80	; 128
    163a:	81 83       	std	Z+1, r24	; 0x01
		break;
    163c:	08 95       	ret
		
		case 7 :
		u8_ADC_tx[0] = 0b00000111 ;
    163e:	87 e0       	ldi	r24, 0x07	; 7
    1640:	fb 01       	movw	r30, r22
    1642:	80 83       	st	Z, r24
		u8_ADC_tx[1] = 0b11 << 6 ;
    1644:	80 ec       	ldi	r24, 0xC0	; 192
    1646:	81 83       	std	Z+1, r24	; 0x01
    1648:	08 95       	ret

0000164a <__vector_18>:

/**************************************************************************************************
*   CAN ISR - See 'can.h' Header file for Description
**************************************************************************************************/
ISR(CANIT_vect)
{
    164a:	1f 92       	push	r1
    164c:	0f 92       	push	r0
    164e:	0f b6       	in	r0, 0x3f	; 63
    1650:	0f 92       	push	r0
    1652:	11 24       	eor	r1, r1
    1654:	0b b6       	in	r0, 0x3b	; 59
    1656:	0f 92       	push	r0
    1658:	2f 93       	push	r18
    165a:	3f 93       	push	r19
    165c:	4f 93       	push	r20
    165e:	5f 93       	push	r21
    1660:	6f 93       	push	r22
    1662:	8f 93       	push	r24
    1664:	9f 93       	push	r25
    1666:	af 93       	push	r26
    1668:	bf 93       	push	r27
    166a:	ef 93       	push	r30
    166c:	ff 93       	push	r31
    166e:	cf 93       	push	r28
    1670:	df 93       	push	r29
    1672:	1f 92       	push	r1
    1674:	cd b7       	in	r28, 0x3d	; 61
    1676:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t mob_status;

	uint8_t mob_interrupts = CANSIT2;
    1678:	80 91 e0 00 	lds	r24, 0x00E0	; 0x8000e0 <__TEXT_REGION_LENGTH__+0x7e00e0>

	// TX
	if ((mob_interrupts & (1 << SIT0)) && (CANIE2 & (1 << ENMOB0))) {
    167c:	80 ff       	sbrs	r24, 0
    167e:	47 c0       	rjmp	.+142    	; 0x170e <__vector_18+0xc4>
    1680:	90 91 de 00 	lds	r25, 0x00DE	; 0x8000de <__TEXT_REGION_LENGTH__+0x7e00de>
    1684:	90 ff       	sbrs	r25, 0
    1686:	43 c0       	rjmp	.+134    	; 0x170e <__vector_18+0xc4>
		CANPAGE = (0x0 << MOBNB0); //Select TX Mob (Mob0)
    1688:	10 92 ed 00 	sts	0x00ED, r1	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
		mob_status = CANSTMOB;
    168c:	ee ee       	ldi	r30, 0xEE	; 238
    168e:	f0 e0       	ldi	r31, 0x00	; 0
    1690:	80 81       	ld	r24, Z
    1692:	89 83       	std	Y+1, r24	; 0x01
		CANSTMOB &= ~(1 << TXOK); //clear MB1, TX interrupt
    1694:	80 81       	ld	r24, Z
    1696:	8f 7b       	andi	r24, 0xBF	; 191
    1698:	80 83       	st	Z, r24

		if (tx_on != tx_off) {
    169a:	80 91 5b 01 	lds	r24, 0x015B	; 0x80015b <tx_off>
    169e:	90 91 5a 01 	lds	r25, 0x015A	; 0x80015a <tx_on>
    16a2:	98 17       	cp	r25, r24
    16a4:	89 f1       	breq	.+98     	; 0x1708 <__vector_18+0xbe>
			unsigned char pos;
			pos = tx_off & (TX_SIZE-1);
			//set ID
			CANIDT4 = tx_frames[pos].array[0];
    16a6:	8f 70       	andi	r24, 0x0F	; 15
    16a8:	2b e0       	ldi	r18, 0x0B	; 11
    16aa:	82 9f       	mul	r24, r18
    16ac:	c0 01       	movw	r24, r0
    16ae:	11 24       	eor	r1, r1
    16b0:	fc 01       	movw	r30, r24
    16b2:	e4 5f       	subi	r30, 0xF4	; 244
    16b4:	fd 4f       	sbci	r31, 0xFD	; 253
    16b6:	20 81       	ld	r18, Z
    16b8:	20 93 f0 00 	sts	0x00F0, r18	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7e00f0>
			CANIDT2 = tx_frames[pos].array[0];
    16bc:	20 81       	ld	r18, Z
    16be:	20 93 f2 00 	sts	0x00F2, r18	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
			CANIDT1 = tx_frames[pos].array[1];
    16c2:	21 81       	ldd	r18, Z+1	; 0x01
    16c4:	20 93 f3 00 	sts	0x00F3, r18	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>

			//program data registers - auto increment CANMSG
			CANMSG = tx_frames[pos].data[0];
    16c8:	23 81       	ldd	r18, Z+3	; 0x03
    16ca:	aa ef       	ldi	r26, 0xFA	; 250
    16cc:	b0 e0       	ldi	r27, 0x00	; 0
    16ce:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[1];
    16d0:	24 81       	ldd	r18, Z+4	; 0x04
    16d2:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[2];
    16d4:	25 81       	ldd	r18, Z+5	; 0x05
    16d6:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[3];
    16d8:	26 81       	ldd	r18, Z+6	; 0x06
    16da:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[4];
    16dc:	27 81       	ldd	r18, Z+7	; 0x07
    16de:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[5];
    16e0:	20 85       	ldd	r18, Z+8	; 0x08
    16e2:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[6];
    16e4:	21 85       	ldd	r18, Z+9	; 0x09
    16e6:	2c 93       	st	X, r18
			CANMSG = tx_frames[pos].data[7];
    16e8:	22 85       	ldd	r18, Z+10	; 0x0a
    16ea:	2c 93       	st	X, r18

			//set length and request send
			CANCDMOB = (1 << CONMOB0) | tx_frames[pos].length;
    16ec:	fc 01       	movw	r30, r24
    16ee:	e2 5f       	subi	r30, 0xF2	; 242
    16f0:	fd 4f       	sbci	r31, 0xFD	; 253
    16f2:	80 81       	ld	r24, Z
    16f4:	8f 70       	andi	r24, 0x0F	; 15
    16f6:	80 64       	ori	r24, 0x40	; 64
    16f8:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
			tx_off++;
    16fc:	80 91 5b 01 	lds	r24, 0x015B	; 0x80015b <tx_off>
    1700:	8f 5f       	subi	r24, 0xFF	; 255
    1702:	80 93 5b 01 	sts	0x015B, r24	; 0x80015b <tx_off>
    1706:	7d c0       	rjmp	.+250    	; 0x1802 <__vector_18+0x1b8>
		} else {
			tx_busy = 0;
    1708:	10 92 59 01 	sts	0x0159, r1	; 0x800159 <tx_busy>
    170c:	7a c0       	rjmp	.+244    	; 0x1802 <__vector_18+0x1b8>
		}
	}
	// RX
	else if ((mob_interrupts & (1 << SIT1)) && (CANIE2 & (1 << ENMOB1))) {
    170e:	81 ff       	sbrs	r24, 1
    1710:	78 c0       	rjmp	.+240    	; 0x1802 <__vector_18+0x1b8>
    1712:	80 91 de 00 	lds	r24, 0x00DE	; 0x8000de <__TEXT_REGION_LENGTH__+0x7e00de>
    1716:	81 ff       	sbrs	r24, 1
    1718:	74 c0       	rjmp	.+232    	; 0x1802 <__vector_18+0x1b8>
		//Select RX Mob (Mob1)
		CANPAGE = (0x1 << MOBNB0);
    171a:	80 e1       	ldi	r24, 0x10	; 16
    171c:	80 93 ed 00 	sts	0x00ED, r24	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>
		if (((rx_on - rx_off) & RX_ABS_MASK) < RX_SIZE) {
    1720:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <rx_on>
    1724:	28 2f       	mov	r18, r24
    1726:	30 e0       	ldi	r19, 0x00	; 0
    1728:	90 91 58 01 	lds	r25, 0x0158	; 0x800158 <rx_off>
    172c:	29 1b       	sub	r18, r25
    172e:	31 09       	sbc	r19, r1
    1730:	2f 77       	andi	r18, 0x7F	; 127
    1732:	33 27       	eor	r19, r19
    1734:	20 31       	cpi	r18, 0x10	; 16
    1736:	31 05       	cpc	r19, r1
    1738:	0c f0       	brlt	.+2      	; 0x173c <__vector_18+0xf2>
    173a:	58 c0       	rjmp	.+176    	; 0x17ec <__vector_18+0x1a2>
			unsigned char pos;
			pos = rx_on & (RX_SIZE-1);
			//Read length
			rx_frames[pos].length = CANCDMOB & 0x0F;
    173c:	e8 2f       	mov	r30, r24
    173e:	ef 70       	andi	r30, 0x0F	; 15
    1740:	90 91 ef 00 	lds	r25, 0x00EF	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
    1744:	2e 2f       	mov	r18, r30
    1746:	30 e0       	ldi	r19, 0x00	; 0
    1748:	4b e0       	ldi	r20, 0x0B	; 11
    174a:	e4 9f       	mul	r30, r20
    174c:	f0 01       	movw	r30, r0
    174e:	11 24       	eor	r1, r1
    1750:	e4 5a       	subi	r30, 0xA4	; 164
    1752:	fe 4f       	sbci	r31, 0xFE	; 254
    1754:	9f 70       	andi	r25, 0x0F	; 15
    1756:	42 81       	ldd	r20, Z+2	; 0x02
    1758:	40 7f       	andi	r20, 0xF0	; 240
    175a:	94 2b       	or	r25, r20
    175c:	92 83       	std	Z+2, r25	; 0x02
			//Read ID
			rx_frames[pos].array[0] = (CANIDT2 & 0xE0) | (CANIDT4 & 0x07);
    175e:	40 91 f2 00 	lds	r20, 0x00F2	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
    1762:	90 91 f0 00 	lds	r25, 0x00F0	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7e00f0>
    1766:	40 7e       	andi	r20, 0xE0	; 224
    1768:	97 70       	andi	r25, 0x07	; 7
    176a:	94 2b       	or	r25, r20
    176c:	90 83       	st	Z, r25
			rx_frames[pos].array[1] = CANIDT1;
    176e:	90 91 f3 00 	lds	r25, 0x00F3	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>
    1772:	91 83       	std	Z+1, r25	; 0x01

			//read data registers - auto increment CANMSG
			rx_frames[pos].data[0] = CANMSG;
    1774:	aa ef       	ldi	r26, 0xFA	; 250
    1776:	b0 e0       	ldi	r27, 0x00	; 0
    1778:	9c 91       	ld	r25, X
    177a:	93 83       	std	Z+3, r25	; 0x03
			rx_frames[pos].data[1] = CANMSG;
    177c:	9c 91       	ld	r25, X
    177e:	94 83       	std	Z+4, r25	; 0x04
			rx_frames[pos].data[2] = CANMSG;
    1780:	9c 91       	ld	r25, X
    1782:	95 83       	std	Z+5, r25	; 0x05
			rx_frames[pos].data[3] = CANMSG;
    1784:	9c 91       	ld	r25, X
    1786:	96 83       	std	Z+6, r25	; 0x06
			rx_frames[pos].data[4] = CANMSG;
    1788:	9c 91       	ld	r25, X
    178a:	97 83       	std	Z+7, r25	; 0x07
			rx_frames[pos].data[5] = CANMSG;
    178c:	9c 91       	ld	r25, X
    178e:	90 87       	std	Z+8, r25	; 0x08
			rx_frames[pos].data[6] = CANMSG;
    1790:	9c 91       	ld	r25, X
    1792:	91 87       	std	Z+9, r25	; 0x09
			rx_frames[pos].data[7] = CANMSG;
    1794:	9c 91       	ld	r25, X
    1796:	92 87       	std	Z+10, r25	; 0x0a
			rx_on++;
    1798:	8f 5f       	subi	r24, 0xFF	; 255
    179a:	80 93 57 01 	sts	0x0157, r24	; 0x800157 <rx_on>

			// Reset if reset can message
			if(rx_frames[pos].id == 0x000 && rx_frames[pos].data[0] == 0x03){
    179e:	40 81       	ld	r20, Z
    17a0:	42 95       	swap	r20
    17a2:	46 95       	lsr	r20
    17a4:	47 70       	andi	r20, 0x07	; 7
    17a6:	51 81       	ldd	r21, Z+1	; 0x01
    17a8:	65 2f       	mov	r22, r21
    17aa:	66 0f       	add	r22, r22
    17ac:	66 0f       	add	r22, r22
    17ae:	66 0f       	add	r22, r22
    17b0:	86 2f       	mov	r24, r22
    17b2:	84 2b       	or	r24, r20
    17b4:	95 2f       	mov	r25, r21
    17b6:	92 95       	swap	r25
    17b8:	96 95       	lsr	r25
    17ba:	97 70       	andi	r25, 0x07	; 7
    17bc:	89 2b       	or	r24, r25
    17be:	b1 f4       	brne	.+44     	; 0x17ec <__vector_18+0x1a2>
    17c0:	8b e0       	ldi	r24, 0x0B	; 11
    17c2:	82 9f       	mul	r24, r18
    17c4:	f0 01       	movw	r30, r0
    17c6:	83 9f       	mul	r24, r19
    17c8:	f0 0d       	add	r31, r0
    17ca:	11 24       	eor	r1, r1
    17cc:	e4 5a       	subi	r30, 0xA4	; 164
    17ce:	fe 4f       	sbci	r31, 0xFE	; 254
    17d0:	83 81       	ldd	r24, Z+3	; 0x03
    17d2:	83 30       	cpi	r24, 0x03	; 3
    17d4:	59 f4       	brne	.+22     	; 0x17ec <__vector_18+0x1a2>
				: "r0"
		);
	}
	else
	{
		__asm__ __volatile__ (
    17d6:	98 e0       	ldi	r25, 0x08	; 8
    17d8:	88 e1       	ldi	r24, 0x18	; 24
    17da:	0f b6       	in	r0, 0x3f	; 63
    17dc:	f8 94       	cli
    17de:	a8 95       	wdr
    17e0:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    17e4:	0f be       	out	0x3f, r0	; 63
    17e6:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    17ea:	ff cf       	rjmp	.-2      	; 0x17ea <__vector_18+0x1a0>
				while(1); //wait for watchdog
			}
		}

		// Clear irq
		mob_status = CANSTMOB;
    17ec:	ee ee       	ldi	r30, 0xEE	; 238
    17ee:	f0 e0       	ldi	r31, 0x00	; 0
    17f0:	80 81       	ld	r24, Z
    17f2:	89 83       	std	Y+1, r24	; 0x01
		(void)mob_status;
    17f4:	89 81       	ldd	r24, Y+1	; 0x01

		CANSTMOB &= ~(1 << RXOK);
    17f6:	80 81       	ld	r24, Z
    17f8:	8f 7d       	andi	r24, 0xDF	; 223
    17fa:	80 83       	st	Z, r24
		CANCDMOB = (1 << CONMOB1);			//Set Mob 1 as RX
    17fc:	80 e8       	ldi	r24, 0x80	; 128
    17fe:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>

	}
}
    1802:	0f 90       	pop	r0
    1804:	df 91       	pop	r29
    1806:	cf 91       	pop	r28
    1808:	ff 91       	pop	r31
    180a:	ef 91       	pop	r30
    180c:	bf 91       	pop	r27
    180e:	af 91       	pop	r26
    1810:	9f 91       	pop	r25
    1812:	8f 91       	pop	r24
    1814:	6f 91       	pop	r22
    1816:	5f 91       	pop	r21
    1818:	4f 91       	pop	r20
    181a:	3f 91       	pop	r19
    181c:	2f 91       	pop	r18
    181e:	0f 90       	pop	r0
    1820:	0b be       	out	0x3b, r0	; 59
    1822:	0f 90       	pop	r0
    1824:	0f be       	out	0x3f, r0	; 63
    1826:	0f 90       	pop	r0
    1828:	1f 90       	pop	r1
    182a:	18 95       	reti

0000182c <can_init>:


void can_init(uint16_t accept_mask_id, uint16_t accept_tag_id) {
    182c:	cf 93       	push	r28
    182e:	df 93       	push	r29
	// Reset CAN controller
	CANGCON = (1 << SWRES);
    1830:	e8 ed       	ldi	r30, 0xD8	; 216
    1832:	f0 e0       	ldi	r31, 0x00	; 0
    1834:	21 e0       	ldi	r18, 0x01	; 1
    1836:	20 83       	st	Z, r18

	CANBT1 = (BRP_VALUE - 1) << 1;
    1838:	10 92 e2 00 	sts	0x00E2, r1	; 0x8000e2 <__TEXT_REGION_LENGTH__+0x7e00e2>
	CANBT2 = ((SJW_VALUE - 1) << 5) | ((PROP_SEG - 1) << 1);
    183c:	2c e0       	ldi	r18, 0x0C	; 12
    183e:	20 93 e3 00 	sts	0x00E3, r18	; 0x8000e3 <__TEXT_REGION_LENGTH__+0x7e00e3>
	CANBT3 = ((PHASE_SEG_2 - 1) << 4) | ((PHASE_SEG_1 - 1) << 1) | 1;
    1842:	27 e3       	ldi	r18, 0x37	; 55
    1844:	20 93 e4 00 	sts	0x00E4, r18	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7e00e4>

	CANTIM = 0;
    1848:	10 92 e7 00 	sts	0x00E7, r1	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7e00e7>
    184c:	10 92 e6 00 	sts	0x00E6, r1	; 0x8000e6 <__TEXT_REGION_LENGTH__+0x7e00e6>
	CANTTC = 0;
    1850:	10 92 e9 00 	sts	0x00E9, r1	; 0x8000e9 <__TEXT_REGION_LENGTH__+0x7e00e9>
    1854:	10 92 e8 00 	sts	0x00E8, r1	; 0x8000e8 <__TEXT_REGION_LENGTH__+0x7e00e8>

	CANHPMOB = 0;
    1858:	10 92 ec 00 	sts	0x00EC, r1	; 0x8000ec <__TEXT_REGION_LENGTH__+0x7e00ec>
	CANTCON = 0;
    185c:	10 92 e5 00 	sts	0x00E5, r1	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7e00e5>

	// Switch to Mob 0 access
	CANPAGE = (0x0 << MOBNB0);
    1860:	cd ee       	ldi	r28, 0xED	; 237
    1862:	d0 e0       	ldi	r29, 0x00	; 0
    1864:	18 82       	st	Y, r1
	CANSTMOB = 0;
    1866:	ae ee       	ldi	r26, 0xEE	; 238
    1868:	b0 e0       	ldi	r27, 0x00	; 0
    186a:	1c 92       	st	X, r1

	// Switch to Mob 1 access
	CANPAGE = (0x1 << MOBNB0);
    186c:	20 e1       	ldi	r18, 0x10	; 16
    186e:	28 83       	st	Y, r18
	CANSTMOB = 0;
    1870:	1c 92       	st	X, r1
	CANIDM4 = 0;
    1872:	10 92 f4 00 	sts	0x00F4, r1	; 0x8000f4 <__TEXT_REGION_LENGTH__+0x7e00f4>
	CANIDM2 = (accept_mask_id << 5) & 0xFF;
    1876:	28 2f       	mov	r18, r24
    1878:	22 95       	swap	r18
    187a:	22 0f       	add	r18, r18
    187c:	20 7e       	andi	r18, 0xE0	; 224
    187e:	20 93 f6 00 	sts	0x00F6, r18	; 0x8000f6 <__TEXT_REGION_LENGTH__+0x7e00f6>
	CANIDM1 = (accept_mask_id >> 3) & 0xFF;
    1882:	96 95       	lsr	r25
    1884:	87 95       	ror	r24
    1886:	96 95       	lsr	r25
    1888:	87 95       	ror	r24
    188a:	96 95       	lsr	r25
    188c:	87 95       	ror	r24
    188e:	80 93 f7 00 	sts	0x00F7, r24	; 0x8000f7 <__TEXT_REGION_LENGTH__+0x7e00f7>
	CANIDT4 = 0;
    1892:	10 92 f0 00 	sts	0x00F0, r1	; 0x8000f0 <__TEXT_REGION_LENGTH__+0x7e00f0>
	CANIDT2 = (accept_tag_id << 5) & 0xFF;
    1896:	86 2f       	mov	r24, r22
    1898:	82 95       	swap	r24
    189a:	88 0f       	add	r24, r24
    189c:	80 7e       	andi	r24, 0xE0	; 224
    189e:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
	CANIDT1 = (accept_tag_id >> 3) & 0xFF;
    18a2:	76 95       	lsr	r23
    18a4:	67 95       	ror	r22
    18a6:	76 95       	lsr	r23
    18a8:	67 95       	ror	r22
    18aa:	76 95       	lsr	r23
    18ac:	67 95       	ror	r22
    18ae:	60 93 f3 00 	sts	0x00F3, r22	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>

	// Set Mob 1 as RX
	CANCDMOB = (1 << CONMOB1);
    18b2:	80 e8       	ldi	r24, 0x80	; 128
    18b4:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>

	// Enable Mob 0 and 1
	CANEN2 = (1 << ENMOB1) | (1 << ENMOB0);
    18b8:	83 e0       	ldi	r24, 0x03	; 3
    18ba:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
	// Enable Mob 0 and 1 Interrupt
	CANIE2 = (1 << ENMOB1) | (1 << ENMOB0);
    18be:	80 93 de 00 	sts	0x00DE, r24	; 0x8000de <__TEXT_REGION_LENGTH__+0x7e00de>
	// Enable TX and RX interrupt
	CANGIE = (1 << ENIT) | (1 << ENRX) | (1 << ENTX);	
    18c2:	80 eb       	ldi	r24, 0xB0	; 176
    18c4:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>

	// Enable CAN controller
	CANGCON = (1 << ENASTB);
    18c8:	82 e0       	ldi	r24, 0x02	; 2
    18ca:	80 83       	st	Z, r24

	reset = 0;
    18cc:	10 92 56 01 	sts	0x0156, r1	; 0x800156 <reset>
}
    18d0:	df 91       	pop	r29
    18d2:	cf 91       	pop	r28
    18d4:	08 95       	ret

000018d6 <can_read_message_if_new>:

bool can_read_message_if_new(CanMessage_t* message) {
    18d6:	cf 93       	push	r28
    18d8:	df 93       	push	r29
    18da:	ec 01       	movw	r28, r24
	// Check if there is a new message
	if (rx_on == rx_off) {
    18dc:	40 91 58 01 	lds	r20, 0x0158	; 0x800158 <rx_off>
    18e0:	20 91 57 01 	lds	r18, 0x0157	; 0x800157 <rx_on>
    18e4:	24 17       	cp	r18, r20
    18e6:	89 f1       	breq	.+98     	; 0x194a <can_read_message_if_new+0x74>
    18e8:	a4 2f       	mov	r26, r20
    18ea:	af 70       	andi	r26, 0x0F	; 15
	}

	// Read the can frame
	can_frame* frame = &rx_frames[(rx_off & (RX_SIZE - 1))];

	message->id = frame->id;
    18ec:	8b e0       	ldi	r24, 0x0B	; 11
    18ee:	a8 9f       	mul	r26, r24
    18f0:	b0 01       	movw	r22, r0
    18f2:	11 24       	eor	r1, r1
    18f4:	fb 01       	movw	r30, r22
    18f6:	e4 5a       	subi	r30, 0xA4	; 164
    18f8:	fe 4f       	sbci	r31, 0xFE	; 254
    18fa:	20 81       	ld	r18, Z
    18fc:	22 95       	swap	r18
    18fe:	26 95       	lsr	r18
    1900:	27 70       	andi	r18, 0x07	; 7
    1902:	31 81       	ldd	r19, Z+1	; 0x01
    1904:	53 2f       	mov	r21, r19
    1906:	55 0f       	add	r21, r21
    1908:	55 0f       	add	r21, r21
    190a:	55 0f       	add	r21, r21
    190c:	25 2b       	or	r18, r21
    190e:	32 95       	swap	r19
    1910:	36 95       	lsr	r19
    1912:	37 70       	andi	r19, 0x07	; 7
    1914:	28 83       	st	Y, r18
    1916:	39 83       	std	Y+1, r19	; 0x01
	message->length = frame->length;
    1918:	fb 01       	movw	r30, r22
    191a:	e2 5a       	subi	r30, 0xA2	; 162
    191c:	fe 4f       	sbci	r31, 0xFE	; 254
    191e:	20 81       	ld	r18, Z
    1920:	2f 70       	andi	r18, 0x0F	; 15
    1922:	2a 83       	std	Y+2, r18	; 0x02
	for (int i = 0; i < message->length; i++) {
    1924:	22 23       	and	r18, r18
    1926:	99 f0       	breq	.+38     	; 0x194e <can_read_message_if_new+0x78>
    1928:	db 01       	movw	r26, r22
    192a:	a1 5a       	subi	r26, 0xA1	; 161
    192c:	be 4f       	sbci	r27, 0xFE	; 254
    192e:	fe 01       	movw	r30, r28
    1930:	33 96       	adiw	r30, 0x03	; 3
    1932:	30 e0       	ldi	r19, 0x00	; 0
    1934:	2d 5f       	subi	r18, 0xFD	; 253
    1936:	3f 4f       	sbci	r19, 0xFF	; 255
    1938:	ce 01       	movw	r24, r28
    193a:	82 0f       	add	r24, r18
    193c:	93 1f       	adc	r25, r19
		message->data.u8[i] = frame->data[i];
    193e:	2d 91       	ld	r18, X+
    1940:	21 93       	st	Z+, r18
	// Read the can frame
	can_frame* frame = &rx_frames[(rx_off & (RX_SIZE - 1))];

	message->id = frame->id;
	message->length = frame->length;
	for (int i = 0; i < message->length; i++) {
    1942:	e8 17       	cp	r30, r24
    1944:	f9 07       	cpc	r31, r25
    1946:	d9 f7       	brne	.-10     	; 0x193e <can_read_message_if_new+0x68>
    1948:	02 c0       	rjmp	.+4      	; 0x194e <can_read_message_if_new+0x78>
}

bool can_read_message_if_new(CanMessage_t* message) {
	// Check if there is a new message
	if (rx_on == rx_off) {
		return false;
    194a:	80 e0       	ldi	r24, 0x00	; 0
    194c:	04 c0       	rjmp	.+8      	; 0x1956 <can_read_message_if_new+0x80>
		message->data.u8[i] = frame->data[i];
	}

	// Advance to next can message
	if (rx_on != rx_off) {
		rx_off++;
    194e:	4f 5f       	subi	r20, 0xFF	; 255
    1950:	40 93 58 01 	sts	0x0158, r20	; 0x800158 <rx_off>
	}

	return true;
    1954:	81 e0       	ldi	r24, 0x01	; 1
}
    1956:	df 91       	pop	r29
    1958:	cf 91       	pop	r28
    195a:	08 95       	ret

0000195c <can_send_message>:

bool can_send_message(CanMessage_t* message) {
    195c:	cf 93       	push	r28
    195e:	df 93       	push	r29
    1960:	fc 01       	movw	r30, r24
	bool result = false;

	CANGIE &= ~(1 << ENIT);
    1962:	ab ed       	ldi	r26, 0xDB	; 219
    1964:	b0 e0       	ldi	r27, 0x00	; 0
    1966:	8c 91       	ld	r24, X
    1968:	8f 77       	andi	r24, 0x7F	; 127
    196a:	8c 93       	st	X, r24

	if (!tx_busy) {
    196c:	80 91 59 01 	lds	r24, 0x0159	; 0x800159 <tx_busy>
    1970:	81 11       	cpse	r24, r1
    1972:	27 c0       	rjmp	.+78     	; 0x19c2 <can_send_message+0x66>
		// Switch to Mob 0 access
		CANPAGE = 0 << 4;
    1974:	10 92 ed 00 	sts	0x00ED, r1	; 0x8000ed <__TEXT_REGION_LENGTH__+0x7e00ed>

		// Set ID
		CANIDT2 = message->id << 5;
    1978:	80 81       	ld	r24, Z
    197a:	82 95       	swap	r24
    197c:	88 0f       	add	r24, r24
    197e:	80 7e       	andi	r24, 0xE0	; 224
    1980:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <__TEXT_REGION_LENGTH__+0x7e00f2>
		CANIDT1 = message->id >> 3;
    1984:	80 81       	ld	r24, Z
    1986:	91 81       	ldd	r25, Z+1	; 0x01
    1988:	96 95       	lsr	r25
    198a:	87 95       	ror	r24
    198c:	96 95       	lsr	r25
    198e:	87 95       	ror	r24
    1990:	96 95       	lsr	r25
    1992:	87 95       	ror	r24
    1994:	80 93 f3 00 	sts	0x00F3, r24	; 0x8000f3 <__TEXT_REGION_LENGTH__+0x7e00f3>
    1998:	df 01       	movw	r26, r30
    199a:	13 96       	adiw	r26, 0x03	; 3
    199c:	9f 01       	movw	r18, r30
    199e:	25 5f       	subi	r18, 0xF5	; 245
    19a0:	3f 4f       	sbci	r19, 0xFF	; 255

		// Program data registers - auto increment
		for (int i = 0; i < 8; i++) {
			CANMSG = message->data.u8[i];
    19a2:	ca ef       	ldi	r28, 0xFA	; 250
    19a4:	d0 e0       	ldi	r29, 0x00	; 0
    19a6:	9d 91       	ld	r25, X+
    19a8:	98 83       	st	Y, r25
		// Set ID
		CANIDT2 = message->id << 5;
		CANIDT1 = message->id >> 3;

		// Program data registers - auto increment
		for (int i = 0; i < 8; i++) {
    19aa:	a2 17       	cp	r26, r18
    19ac:	b3 07       	cpc	r27, r19
    19ae:	d9 f7       	brne	.-10     	; 0x19a6 <can_send_message+0x4a>
			CANMSG = message->data.u8[i];
		}
		
		result = true;
		tx_busy = 1;
    19b0:	81 e0       	ldi	r24, 0x01	; 1
    19b2:	80 93 59 01 	sts	0x0159, r24	; 0x800159 <tx_busy>

		// Set length, start send which restarts tx interrupt
		CANCDMOB = (1 << CONMOB0) | message->length;
    19b6:	82 81       	ldd	r24, Z+2	; 0x02
    19b8:	80 64       	ori	r24, 0x40	; 64
    19ba:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <__TEXT_REGION_LENGTH__+0x7e00ef>
		// Program data registers - auto increment
		for (int i = 0; i < 8; i++) {
			CANMSG = message->data.u8[i];
		}
		
		result = true;
    19be:	81 e0       	ldi	r24, 0x01	; 1
    19c0:	43 c0       	rjmp	.+134    	; 0x1a48 <can_send_message+0xec>
		tx_busy = 1;

		// Set length, start send which restarts tx interrupt
		CANCDMOB = (1 << CONMOB0) | message->length;
	}
	else if (TX_SIZE - ((tx_on - tx_off) & TX_ABS_MASK)) {
    19c2:	20 91 5a 01 	lds	r18, 0x015A	; 0x80015a <tx_on>
    19c6:	82 2f       	mov	r24, r18
    19c8:	90 e0       	ldi	r25, 0x00	; 0
    19ca:	30 91 5b 01 	lds	r19, 0x015B	; 0x80015b <tx_off>
    19ce:	83 1b       	sub	r24, r19
    19d0:	91 09       	sbc	r25, r1
    19d2:	8f 77       	andi	r24, 0x7F	; 127
    19d4:	99 27       	eor	r25, r25
    19d6:	40 97       	sbiw	r24, 0x10	; 16
    19d8:	b1 f1       	breq	.+108    	; 0x1a46 <can_send_message+0xea>
		// Copy data into TX buffer
		tx_frames[tx_on & (TX_SIZE-1)].id = message->id;
    19da:	a2 2f       	mov	r26, r18
    19dc:	af 70       	andi	r26, 0x0F	; 15
    19de:	8b e0       	ldi	r24, 0x0B	; 11
    19e0:	a8 9f       	mul	r26, r24
    19e2:	d0 01       	movw	r26, r0
    19e4:	11 24       	eor	r1, r1
    19e6:	ed 01       	movw	r28, r26
    19e8:	c4 5f       	subi	r28, 0xF4	; 244
    19ea:	dd 4f       	sbci	r29, 0xFD	; 253
    19ec:	80 81       	ld	r24, Z
    19ee:	98 2f       	mov	r25, r24
    19f0:	92 95       	swap	r25
    19f2:	99 0f       	add	r25, r25
    19f4:	90 7e       	andi	r25, 0xE0	; 224
    19f6:	88 81       	ld	r24, Y
    19f8:	8f 71       	andi	r24, 0x1F	; 31
    19fa:	89 2b       	or	r24, r25
    19fc:	88 83       	st	Y, r24
    19fe:	80 81       	ld	r24, Z
    1a00:	98 2f       	mov	r25, r24
    1a02:	96 95       	lsr	r25
    1a04:	96 95       	lsr	r25
    1a06:	96 95       	lsr	r25
    1a08:	89 81       	ldd	r24, Y+1	; 0x01
    1a0a:	80 7e       	andi	r24, 0xE0	; 224
    1a0c:	89 2b       	or	r24, r25
    1a0e:	89 83       	std	Y+1, r24	; 0x01
    1a10:	91 81       	ldd	r25, Z+1	; 0x01
    1a12:	92 95       	swap	r25
    1a14:	99 0f       	add	r25, r25
    1a16:	90 7e       	andi	r25, 0xE0	; 224
    1a18:	8f 71       	andi	r24, 0x1F	; 31
    1a1a:	89 2b       	or	r24, r25
    1a1c:	89 83       	std	Y+1, r24	; 0x01
		tx_frames[tx_on & (TX_SIZE-1)].length = message->length;
    1a1e:	82 81       	ldd	r24, Z+2	; 0x02
    1a20:	98 2f       	mov	r25, r24
    1a22:	9f 70       	andi	r25, 0x0F	; 15
    1a24:	8a 81       	ldd	r24, Y+2	; 0x02
    1a26:	80 7f       	andi	r24, 0xF0	; 240
    1a28:	89 2b       	or	r24, r25
    1a2a:	8a 83       	std	Y+2, r24	; 0x02
		memcpy(tx_frames[tx_on & (TX_SIZE-1)].data, &message->data, CAN_FRAME_DATA_MAX_LENGTH);
    1a2c:	a1 5f       	subi	r26, 0xF1	; 241
    1a2e:	bd 4f       	sbci	r27, 0xFD	; 253
    1a30:	33 96       	adiw	r30, 0x03	; 3
    1a32:	88 e0       	ldi	r24, 0x08	; 8
    1a34:	01 90       	ld	r0, Z+
    1a36:	0d 92       	st	X+, r0
    1a38:	8a 95       	dec	r24
    1a3a:	e1 f7       	brne	.-8      	; 0x1a34 <can_send_message+0xd8>

		/*for (int i = 0; i < 8; i++) {
			tx_frames[tx_on & (TX_SIZE-1)].data[i] = message->data.u8[i];
		}*/

		tx_on++;
    1a3c:	2f 5f       	subi	r18, 0xFF	; 255
    1a3e:	20 93 5a 01 	sts	0x015A, r18	; 0x80015a <tx_on>
		result = true;
    1a42:	81 e0       	ldi	r24, 0x01	; 1
    1a44:	01 c0       	rjmp	.+2      	; 0x1a48 <can_send_message+0xec>

	return true;
}

bool can_send_message(CanMessage_t* message) {
	bool result = false;
    1a46:	80 e0       	ldi	r24, 0x00	; 0

		tx_on++;
		result = true;
	}

	CANGIE |= (1 << ENIT);
    1a48:	eb ed       	ldi	r30, 0xDB	; 219
    1a4a:	f0 e0       	ldi	r31, 0x00	; 0
    1a4c:	90 81       	ld	r25, Z
    1a4e:	90 68       	ori	r25, 0x80	; 128
    1a50:	90 83       	st	Z, r25

	return result;
    1a52:	df 91       	pop	r29
    1a54:	cf 91       	pop	r28
    1a56:	08 95       	ret

00001a58 <rgbled_turn_off>:
	DDRB |= LED_ALL;
	rgbled_turn_off(LED_ALL);
}

void rgbled_turn_off(RgbLedColor_t color) {
	PORTB |= color;
    1a58:	95 b1       	in	r25, 0x05	; 5
    1a5a:	89 2b       	or	r24, r25
    1a5c:	85 b9       	out	0x05, r24	; 5
    1a5e:	08 95       	ret

00001a60 <rgbled_init>:
#include "rgbled.h"
#include <avr/io.h>


void rgbled_init() {
	DDRB |= LED_ALL;
    1a60:	84 b1       	in	r24, 0x04	; 4
    1a62:	80 6e       	ori	r24, 0xE0	; 224
    1a64:	84 b9       	out	0x04, r24	; 4
	rgbled_turn_off(LED_ALL);
    1a66:	80 ee       	ldi	r24, 0xE0	; 224
    1a68:	f7 cf       	rjmp	.-18     	; 0x1a58 <rgbled_turn_off>
    1a6a:	08 95       	ret

00001a6c <rgbled_turn_on>:
void rgbled_turn_off(RgbLedColor_t color) {
	PORTB |= color;
}

void rgbled_turn_on(RgbLedColor_t color) {
	PORTB &= ~color;
    1a6c:	95 b1       	in	r25, 0x05	; 5
    1a6e:	80 95       	com	r24
    1a70:	98 23       	and	r25, r24
    1a72:	95 b9       	out	0x05, r25	; 5
    1a74:	08 95       	ret

00001a76 <rgbled_toggle>:
}

void rgbled_toggle(RgbLedColor_t color) {
	PORTB ^= color;
    1a76:	95 b1       	in	r25, 0x05	; 5
    1a78:	89 27       	eor	r24, r25
    1a7a:	85 b9       	out	0x05, r24	; 5
    1a7c:	08 95       	ret

00001a7e <spi_init>:
#define PIN_SCK PB1
#define PIN_SS PB0

void spi_init(spi_prescale_t clock_prescale) {
	// Set MOSI, SS, and SCK output, all others input
	DDR_SPI |= (1 << PIN_MOSI) | (1 << PIN_SCK) | (1 << PIN_SS);
    1a7e:	94 b1       	in	r25, 0x04	; 4
    1a80:	97 60       	ori	r25, 0x07	; 7
    1a82:	94 b9       	out	0x04, r25	; 4
	
	uint8_t SPI2X_val = (uint8_t)((clock_prescale >> 2) & 0b001);
    1a84:	82 fb       	bst	r24, 2
    1a86:	99 27       	eor	r25, r25
    1a88:	90 f9       	bld	r25, 0
	SPCR = (1 << SPE) | (1 << MSTR) | (SPR1_val << SPR1) | (SPR0_val << SPR0) | (1 << CPOL) | (1 << CPHA);
	SPSR = (SPI2X_val << SPI2X);
*/

	// Enable SPI, Master, selected prescaling, mode 0 (CPOL = CPHA = 0)
	SPCR = (1 << SPE) | (1 << MSTR) | (SPR1_val << SPR1) | (SPR0_val << SPR0);
    1a8a:	28 2f       	mov	r18, r24
    1a8c:	22 70       	andi	r18, 0x02	; 2
    1a8e:	81 70       	andi	r24, 0x01	; 1
    1a90:	80 65       	ori	r24, 0x50	; 80
    1a92:	82 2b       	or	r24, r18
    1a94:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~((1 << CPOL) | (1 << CPHA));
    1a96:	8c b5       	in	r24, 0x2c	; 44
    1a98:	83 7f       	andi	r24, 0xF3	; 243
    1a9a:	8c bd       	out	0x2c, r24	; 44
	SPSR = (SPI2X_val << SPI2X);
    1a9c:	9d bd       	out	0x2d, r25	; 45
    1a9e:	08 95       	ret

00001aa0 <spi_trancieve>:

}

void spi_trancieve(uint8_t* tx_buffer, uint8_t* rx_buffer, size_t length, bool last_in_transmission) {
    1aa0:	cf 93       	push	r28
    1aa2:	df 93       	push	r29
    1aa4:	ec 01       	movw	r28, r24
	PORTB &= ~(1 << PIN_SS);
    1aa6:	28 98       	cbi	0x05, 0	; 5

	for (size_t i = 0; i < length; i++) {
    1aa8:	41 15       	cp	r20, r1
    1aaa:	51 05       	cpc	r21, r1
    1aac:	c1 f0       	breq	.+48     	; 0x1ade <spi_trancieve+0x3e>
    1aae:	fb 01       	movw	r30, r22
    1ab0:	dc 01       	movw	r26, r24
    1ab2:	46 0f       	add	r20, r22
    1ab4:	57 1f       	adc	r21, r23
		SPDR = (tx_buffer != NULL) ? tx_buffer[i] : 0xFF;
    1ab6:	8f ef       	ldi	r24, 0xFF	; 255
    1ab8:	20 97       	sbiw	r28, 0x00	; 0
    1aba:	11 f0       	breq	.+4      	; 0x1ac0 <spi_trancieve+0x20>
    1abc:	9c 91       	ld	r25, X
    1abe:	01 c0       	rjmp	.+2      	; 0x1ac2 <spi_trancieve+0x22>
    1ac0:	98 2f       	mov	r25, r24
    1ac2:	9e bd       	out	0x2e, r25	; 46

		while(!(SPSR & (1 << SPIF)));
    1ac4:	0d b4       	in	r0, 0x2d	; 45
    1ac6:	07 fe       	sbrs	r0, 7
    1ac8:	fd cf       	rjmp	.-6      	; 0x1ac4 <spi_trancieve+0x24>
		
		if (rx_buffer != NULL) rx_buffer[i] = SPDR;
    1aca:	61 15       	cp	r22, r1
    1acc:	71 05       	cpc	r23, r1
    1ace:	11 f0       	breq	.+4      	; 0x1ad4 <spi_trancieve+0x34>
    1ad0:	9e b5       	in	r25, 0x2e	; 46
    1ad2:	90 83       	st	Z, r25
    1ad4:	31 96       	adiw	r30, 0x01	; 1
    1ad6:	11 96       	adiw	r26, 0x01	; 1
}

void spi_trancieve(uint8_t* tx_buffer, uint8_t* rx_buffer, size_t length, bool last_in_transmission) {
	PORTB &= ~(1 << PIN_SS);

	for (size_t i = 0; i < length; i++) {
    1ad8:	e4 17       	cp	r30, r20
    1ada:	f5 07       	cpc	r31, r21
    1adc:	69 f7       	brne	.-38     	; 0x1ab8 <spi_trancieve+0x18>
		while(!(SPSR & (1 << SPIF)));
		
		if (rx_buffer != NULL) rx_buffer[i] = SPDR;
	}

	if (last_in_transmission) {
    1ade:	21 11       	cpse	r18, r1
		PORTB |= (1 << PIN_SS);
    1ae0:	28 9a       	sbi	0x05, 0	; 5
	}
}
    1ae2:	df 91       	pop	r29
    1ae4:	cf 91       	pop	r28
    1ae6:	08 95       	ret

00001ae8 <__vector_17>:

uint16_t timer_elapsed_ms(timer_t timer) {
	return elapsed_microseconds[timer] / 1000;
}

ISR(TIMER0_OVF_vect) {
    1ae8:	1f 92       	push	r1
    1aea:	0f 92       	push	r0
    1aec:	0f b6       	in	r0, 0x3f	; 63
    1aee:	0f 92       	push	r0
    1af0:	11 24       	eor	r1, r1
    1af2:	0b b6       	in	r0, 0x3b	; 59
    1af4:	0f 92       	push	r0
    1af6:	2f 93       	push	r18
    1af8:	3f 93       	push	r19
    1afa:	4f 93       	push	r20
    1afc:	5f 93       	push	r21
    1afe:	6f 93       	push	r22
    1b00:	7f 93       	push	r23
    1b02:	8f 93       	push	r24
    1b04:	af 93       	push	r26
    1b06:	bf 93       	push	r27
    1b08:	ef 93       	push	r30
    1b0a:	ff 93       	push	r31
    1b0c:	ac ed       	ldi	r26, 0xDC	; 220
    1b0e:	b2 e0       	ldi	r27, 0x02	; 2
    1b10:	ec eb       	ldi	r30, 0xBC	; 188
    1b12:	f2 e0       	ldi	r31, 0x02	; 2
    1b14:	2c ed       	ldi	r18, 0xDC	; 220
    1b16:	32 e0       	ldi	r19, 0x02	; 2
	for (int t = 0; t < NUMBER_OF_TIMERS; t++) {
		if (timer_enabled[t]){
    1b18:	8d 91       	ld	r24, X+
    1b1a:	88 23       	and	r24, r24
    1b1c:	59 f0       	breq	.+22     	; 0x1b34 <__vector_17+0x4c>
			elapsed_microseconds[t] += (1000000ULL * 256 * 256) / F_CPU;
    1b1e:	40 81       	ld	r20, Z
    1b20:	51 81       	ldd	r21, Z+1	; 0x01
    1b22:	62 81       	ldd	r22, Z+2	; 0x02
    1b24:	73 81       	ldd	r23, Z+3	; 0x03
    1b26:	50 5e       	subi	r21, 0xE0	; 224
    1b28:	6f 4f       	sbci	r22, 0xFF	; 255
    1b2a:	7f 4f       	sbci	r23, 0xFF	; 255
    1b2c:	40 83       	st	Z, r20
    1b2e:	51 83       	std	Z+1, r21	; 0x01
    1b30:	62 83       	std	Z+2, r22	; 0x02
    1b32:	73 83       	std	Z+3, r23	; 0x03
    1b34:	34 96       	adiw	r30, 0x04	; 4
uint16_t timer_elapsed_ms(timer_t timer) {
	return elapsed_microseconds[timer] / 1000;
}

ISR(TIMER0_OVF_vect) {
	for (int t = 0; t < NUMBER_OF_TIMERS; t++) {
    1b36:	e2 17       	cp	r30, r18
    1b38:	f3 07       	cpc	r31, r19
    1b3a:	71 f7       	brne	.-36     	; 0x1b18 <__vector_17+0x30>
		if (timer_enabled[t]){
			elapsed_microseconds[t] += (1000000ULL * 256 * 256) / F_CPU;
		}
	}
}
    1b3c:	ff 91       	pop	r31
    1b3e:	ef 91       	pop	r30
    1b40:	bf 91       	pop	r27
    1b42:	af 91       	pop	r26
    1b44:	8f 91       	pop	r24
    1b46:	7f 91       	pop	r23
    1b48:	6f 91       	pop	r22
    1b4a:	5f 91       	pop	r21
    1b4c:	4f 91       	pop	r20
    1b4e:	3f 91       	pop	r19
    1b50:	2f 91       	pop	r18
    1b52:	0f 90       	pop	r0
    1b54:	0b be       	out	0x3b, r0	; 59
    1b56:	0f 90       	pop	r0
    1b58:	0f be       	out	0x3f, r0	; 63
    1b5a:	0f 90       	pop	r0
    1b5c:	1f 90       	pop	r1
    1b5e:	18 95       	reti

00001b60 <__subsf3>:
    1b60:	50 58       	subi	r21, 0x80	; 128

00001b62 <__addsf3>:
    1b62:	bb 27       	eor	r27, r27
    1b64:	aa 27       	eor	r26, r26
    1b66:	0e d0       	rcall	.+28     	; 0x1b84 <__addsf3x>
    1b68:	75 c1       	rjmp	.+746    	; 0x1e54 <__fp_round>
    1b6a:	66 d1       	rcall	.+716    	; 0x1e38 <__fp_pscA>
    1b6c:	30 f0       	brcs	.+12     	; 0x1b7a <__addsf3+0x18>
    1b6e:	6b d1       	rcall	.+726    	; 0x1e46 <__fp_pscB>
    1b70:	20 f0       	brcs	.+8      	; 0x1b7a <__addsf3+0x18>
    1b72:	31 f4       	brne	.+12     	; 0x1b80 <__addsf3+0x1e>
    1b74:	9f 3f       	cpi	r25, 0xFF	; 255
    1b76:	11 f4       	brne	.+4      	; 0x1b7c <__addsf3+0x1a>
    1b78:	1e f4       	brtc	.+6      	; 0x1b80 <__addsf3+0x1e>
    1b7a:	5b c1       	rjmp	.+694    	; 0x1e32 <__fp_nan>
    1b7c:	0e f4       	brtc	.+2      	; 0x1b80 <__addsf3+0x1e>
    1b7e:	e0 95       	com	r30
    1b80:	e7 fb       	bst	r30, 7
    1b82:	51 c1       	rjmp	.+674    	; 0x1e26 <__fp_inf>

00001b84 <__addsf3x>:
    1b84:	e9 2f       	mov	r30, r25
    1b86:	77 d1       	rcall	.+750    	; 0x1e76 <__fp_split3>
    1b88:	80 f3       	brcs	.-32     	; 0x1b6a <__addsf3+0x8>
    1b8a:	ba 17       	cp	r27, r26
    1b8c:	62 07       	cpc	r22, r18
    1b8e:	73 07       	cpc	r23, r19
    1b90:	84 07       	cpc	r24, r20
    1b92:	95 07       	cpc	r25, r21
    1b94:	18 f0       	brcs	.+6      	; 0x1b9c <__addsf3x+0x18>
    1b96:	71 f4       	brne	.+28     	; 0x1bb4 <__addsf3x+0x30>
    1b98:	9e f5       	brtc	.+102    	; 0x1c00 <__addsf3x+0x7c>
    1b9a:	8f c1       	rjmp	.+798    	; 0x1eba <__fp_zero>
    1b9c:	0e f4       	brtc	.+2      	; 0x1ba0 <__addsf3x+0x1c>
    1b9e:	e0 95       	com	r30
    1ba0:	0b 2e       	mov	r0, r27
    1ba2:	ba 2f       	mov	r27, r26
    1ba4:	a0 2d       	mov	r26, r0
    1ba6:	0b 01       	movw	r0, r22
    1ba8:	b9 01       	movw	r22, r18
    1baa:	90 01       	movw	r18, r0
    1bac:	0c 01       	movw	r0, r24
    1bae:	ca 01       	movw	r24, r20
    1bb0:	a0 01       	movw	r20, r0
    1bb2:	11 24       	eor	r1, r1
    1bb4:	ff 27       	eor	r31, r31
    1bb6:	59 1b       	sub	r21, r25
    1bb8:	99 f0       	breq	.+38     	; 0x1be0 <__addsf3x+0x5c>
    1bba:	59 3f       	cpi	r21, 0xF9	; 249
    1bbc:	50 f4       	brcc	.+20     	; 0x1bd2 <__addsf3x+0x4e>
    1bbe:	50 3e       	cpi	r21, 0xE0	; 224
    1bc0:	68 f1       	brcs	.+90     	; 0x1c1c <__addsf3x+0x98>
    1bc2:	1a 16       	cp	r1, r26
    1bc4:	f0 40       	sbci	r31, 0x00	; 0
    1bc6:	a2 2f       	mov	r26, r18
    1bc8:	23 2f       	mov	r18, r19
    1bca:	34 2f       	mov	r19, r20
    1bcc:	44 27       	eor	r20, r20
    1bce:	58 5f       	subi	r21, 0xF8	; 248
    1bd0:	f3 cf       	rjmp	.-26     	; 0x1bb8 <__addsf3x+0x34>
    1bd2:	46 95       	lsr	r20
    1bd4:	37 95       	ror	r19
    1bd6:	27 95       	ror	r18
    1bd8:	a7 95       	ror	r26
    1bda:	f0 40       	sbci	r31, 0x00	; 0
    1bdc:	53 95       	inc	r21
    1bde:	c9 f7       	brne	.-14     	; 0x1bd2 <__addsf3x+0x4e>
    1be0:	7e f4       	brtc	.+30     	; 0x1c00 <__addsf3x+0x7c>
    1be2:	1f 16       	cp	r1, r31
    1be4:	ba 0b       	sbc	r27, r26
    1be6:	62 0b       	sbc	r22, r18
    1be8:	73 0b       	sbc	r23, r19
    1bea:	84 0b       	sbc	r24, r20
    1bec:	ba f0       	brmi	.+46     	; 0x1c1c <__addsf3x+0x98>
    1bee:	91 50       	subi	r25, 0x01	; 1
    1bf0:	a1 f0       	breq	.+40     	; 0x1c1a <__addsf3x+0x96>
    1bf2:	ff 0f       	add	r31, r31
    1bf4:	bb 1f       	adc	r27, r27
    1bf6:	66 1f       	adc	r22, r22
    1bf8:	77 1f       	adc	r23, r23
    1bfa:	88 1f       	adc	r24, r24
    1bfc:	c2 f7       	brpl	.-16     	; 0x1bee <__addsf3x+0x6a>
    1bfe:	0e c0       	rjmp	.+28     	; 0x1c1c <__addsf3x+0x98>
    1c00:	ba 0f       	add	r27, r26
    1c02:	62 1f       	adc	r22, r18
    1c04:	73 1f       	adc	r23, r19
    1c06:	84 1f       	adc	r24, r20
    1c08:	48 f4       	brcc	.+18     	; 0x1c1c <__addsf3x+0x98>
    1c0a:	87 95       	ror	r24
    1c0c:	77 95       	ror	r23
    1c0e:	67 95       	ror	r22
    1c10:	b7 95       	ror	r27
    1c12:	f7 95       	ror	r31
    1c14:	9e 3f       	cpi	r25, 0xFE	; 254
    1c16:	08 f0       	brcs	.+2      	; 0x1c1a <__addsf3x+0x96>
    1c18:	b3 cf       	rjmp	.-154    	; 0x1b80 <__addsf3+0x1e>
    1c1a:	93 95       	inc	r25
    1c1c:	88 0f       	add	r24, r24
    1c1e:	08 f0       	brcs	.+2      	; 0x1c22 <__addsf3x+0x9e>
    1c20:	99 27       	eor	r25, r25
    1c22:	ee 0f       	add	r30, r30
    1c24:	97 95       	ror	r25
    1c26:	87 95       	ror	r24
    1c28:	08 95       	ret

00001c2a <__cmpsf2>:
    1c2a:	d9 d0       	rcall	.+434    	; 0x1dde <__fp_cmp>
    1c2c:	08 f4       	brcc	.+2      	; 0x1c30 <__cmpsf2+0x6>
    1c2e:	81 e0       	ldi	r24, 0x01	; 1
    1c30:	08 95       	ret

00001c32 <__divsf3>:
    1c32:	0c d0       	rcall	.+24     	; 0x1c4c <__divsf3x>
    1c34:	0f c1       	rjmp	.+542    	; 0x1e54 <__fp_round>
    1c36:	07 d1       	rcall	.+526    	; 0x1e46 <__fp_pscB>
    1c38:	40 f0       	brcs	.+16     	; 0x1c4a <__divsf3+0x18>
    1c3a:	fe d0       	rcall	.+508    	; 0x1e38 <__fp_pscA>
    1c3c:	30 f0       	brcs	.+12     	; 0x1c4a <__divsf3+0x18>
    1c3e:	21 f4       	brne	.+8      	; 0x1c48 <__divsf3+0x16>
    1c40:	5f 3f       	cpi	r21, 0xFF	; 255
    1c42:	19 f0       	breq	.+6      	; 0x1c4a <__divsf3+0x18>
    1c44:	f0 c0       	rjmp	.+480    	; 0x1e26 <__fp_inf>
    1c46:	51 11       	cpse	r21, r1
    1c48:	39 c1       	rjmp	.+626    	; 0x1ebc <__fp_szero>
    1c4a:	f3 c0       	rjmp	.+486    	; 0x1e32 <__fp_nan>

00001c4c <__divsf3x>:
    1c4c:	14 d1       	rcall	.+552    	; 0x1e76 <__fp_split3>
    1c4e:	98 f3       	brcs	.-26     	; 0x1c36 <__divsf3+0x4>

00001c50 <__divsf3_pse>:
    1c50:	99 23       	and	r25, r25
    1c52:	c9 f3       	breq	.-14     	; 0x1c46 <__divsf3+0x14>
    1c54:	55 23       	and	r21, r21
    1c56:	b1 f3       	breq	.-20     	; 0x1c44 <__divsf3+0x12>
    1c58:	95 1b       	sub	r25, r21
    1c5a:	55 0b       	sbc	r21, r21
    1c5c:	bb 27       	eor	r27, r27
    1c5e:	aa 27       	eor	r26, r26
    1c60:	62 17       	cp	r22, r18
    1c62:	73 07       	cpc	r23, r19
    1c64:	84 07       	cpc	r24, r20
    1c66:	38 f0       	brcs	.+14     	; 0x1c76 <__divsf3_pse+0x26>
    1c68:	9f 5f       	subi	r25, 0xFF	; 255
    1c6a:	5f 4f       	sbci	r21, 0xFF	; 255
    1c6c:	22 0f       	add	r18, r18
    1c6e:	33 1f       	adc	r19, r19
    1c70:	44 1f       	adc	r20, r20
    1c72:	aa 1f       	adc	r26, r26
    1c74:	a9 f3       	breq	.-22     	; 0x1c60 <__divsf3_pse+0x10>
    1c76:	33 d0       	rcall	.+102    	; 0x1cde <__divsf3_pse+0x8e>
    1c78:	0e 2e       	mov	r0, r30
    1c7a:	3a f0       	brmi	.+14     	; 0x1c8a <__divsf3_pse+0x3a>
    1c7c:	e0 e8       	ldi	r30, 0x80	; 128
    1c7e:	30 d0       	rcall	.+96     	; 0x1ce0 <__divsf3_pse+0x90>
    1c80:	91 50       	subi	r25, 0x01	; 1
    1c82:	50 40       	sbci	r21, 0x00	; 0
    1c84:	e6 95       	lsr	r30
    1c86:	00 1c       	adc	r0, r0
    1c88:	ca f7       	brpl	.-14     	; 0x1c7c <__divsf3_pse+0x2c>
    1c8a:	29 d0       	rcall	.+82     	; 0x1cde <__divsf3_pse+0x8e>
    1c8c:	fe 2f       	mov	r31, r30
    1c8e:	27 d0       	rcall	.+78     	; 0x1cde <__divsf3_pse+0x8e>
    1c90:	66 0f       	add	r22, r22
    1c92:	77 1f       	adc	r23, r23
    1c94:	88 1f       	adc	r24, r24
    1c96:	bb 1f       	adc	r27, r27
    1c98:	26 17       	cp	r18, r22
    1c9a:	37 07       	cpc	r19, r23
    1c9c:	48 07       	cpc	r20, r24
    1c9e:	ab 07       	cpc	r26, r27
    1ca0:	b0 e8       	ldi	r27, 0x80	; 128
    1ca2:	09 f0       	breq	.+2      	; 0x1ca6 <__divsf3_pse+0x56>
    1ca4:	bb 0b       	sbc	r27, r27
    1ca6:	80 2d       	mov	r24, r0
    1ca8:	bf 01       	movw	r22, r30
    1caa:	ff 27       	eor	r31, r31
    1cac:	93 58       	subi	r25, 0x83	; 131
    1cae:	5f 4f       	sbci	r21, 0xFF	; 255
    1cb0:	2a f0       	brmi	.+10     	; 0x1cbc <__divsf3_pse+0x6c>
    1cb2:	9e 3f       	cpi	r25, 0xFE	; 254
    1cb4:	51 05       	cpc	r21, r1
    1cb6:	68 f0       	brcs	.+26     	; 0x1cd2 <__divsf3_pse+0x82>
    1cb8:	b6 c0       	rjmp	.+364    	; 0x1e26 <__fp_inf>
    1cba:	00 c1       	rjmp	.+512    	; 0x1ebc <__fp_szero>
    1cbc:	5f 3f       	cpi	r21, 0xFF	; 255
    1cbe:	ec f3       	brlt	.-6      	; 0x1cba <__divsf3_pse+0x6a>
    1cc0:	98 3e       	cpi	r25, 0xE8	; 232
    1cc2:	dc f3       	brlt	.-10     	; 0x1cba <__divsf3_pse+0x6a>
    1cc4:	86 95       	lsr	r24
    1cc6:	77 95       	ror	r23
    1cc8:	67 95       	ror	r22
    1cca:	b7 95       	ror	r27
    1ccc:	f7 95       	ror	r31
    1cce:	9f 5f       	subi	r25, 0xFF	; 255
    1cd0:	c9 f7       	brne	.-14     	; 0x1cc4 <__divsf3_pse+0x74>
    1cd2:	88 0f       	add	r24, r24
    1cd4:	91 1d       	adc	r25, r1
    1cd6:	96 95       	lsr	r25
    1cd8:	87 95       	ror	r24
    1cda:	97 f9       	bld	r25, 7
    1cdc:	08 95       	ret
    1cde:	e1 e0       	ldi	r30, 0x01	; 1
    1ce0:	66 0f       	add	r22, r22
    1ce2:	77 1f       	adc	r23, r23
    1ce4:	88 1f       	adc	r24, r24
    1ce6:	bb 1f       	adc	r27, r27
    1ce8:	62 17       	cp	r22, r18
    1cea:	73 07       	cpc	r23, r19
    1cec:	84 07       	cpc	r24, r20
    1cee:	ba 07       	cpc	r27, r26
    1cf0:	20 f0       	brcs	.+8      	; 0x1cfa <__divsf3_pse+0xaa>
    1cf2:	62 1b       	sub	r22, r18
    1cf4:	73 0b       	sbc	r23, r19
    1cf6:	84 0b       	sbc	r24, r20
    1cf8:	ba 0b       	sbc	r27, r26
    1cfa:	ee 1f       	adc	r30, r30
    1cfc:	88 f7       	brcc	.-30     	; 0x1ce0 <__divsf3_pse+0x90>
    1cfe:	e0 95       	com	r30
    1d00:	08 95       	ret

00001d02 <__fixsfsi>:
    1d02:	04 d0       	rcall	.+8      	; 0x1d0c <__fixunssfsi>
    1d04:	68 94       	set
    1d06:	b1 11       	cpse	r27, r1
    1d08:	d9 c0       	rjmp	.+434    	; 0x1ebc <__fp_szero>
    1d0a:	08 95       	ret

00001d0c <__fixunssfsi>:
    1d0c:	bc d0       	rcall	.+376    	; 0x1e86 <__fp_splitA>
    1d0e:	88 f0       	brcs	.+34     	; 0x1d32 <__fixunssfsi+0x26>
    1d10:	9f 57       	subi	r25, 0x7F	; 127
    1d12:	90 f0       	brcs	.+36     	; 0x1d38 <__fixunssfsi+0x2c>
    1d14:	b9 2f       	mov	r27, r25
    1d16:	99 27       	eor	r25, r25
    1d18:	b7 51       	subi	r27, 0x17	; 23
    1d1a:	a0 f0       	brcs	.+40     	; 0x1d44 <__fixunssfsi+0x38>
    1d1c:	d1 f0       	breq	.+52     	; 0x1d52 <__fixunssfsi+0x46>
    1d1e:	66 0f       	add	r22, r22
    1d20:	77 1f       	adc	r23, r23
    1d22:	88 1f       	adc	r24, r24
    1d24:	99 1f       	adc	r25, r25
    1d26:	1a f0       	brmi	.+6      	; 0x1d2e <__fixunssfsi+0x22>
    1d28:	ba 95       	dec	r27
    1d2a:	c9 f7       	brne	.-14     	; 0x1d1e <__fixunssfsi+0x12>
    1d2c:	12 c0       	rjmp	.+36     	; 0x1d52 <__fixunssfsi+0x46>
    1d2e:	b1 30       	cpi	r27, 0x01	; 1
    1d30:	81 f0       	breq	.+32     	; 0x1d52 <__fixunssfsi+0x46>
    1d32:	c3 d0       	rcall	.+390    	; 0x1eba <__fp_zero>
    1d34:	b1 e0       	ldi	r27, 0x01	; 1
    1d36:	08 95       	ret
    1d38:	c0 c0       	rjmp	.+384    	; 0x1eba <__fp_zero>
    1d3a:	67 2f       	mov	r22, r23
    1d3c:	78 2f       	mov	r23, r24
    1d3e:	88 27       	eor	r24, r24
    1d40:	b8 5f       	subi	r27, 0xF8	; 248
    1d42:	39 f0       	breq	.+14     	; 0x1d52 <__fixunssfsi+0x46>
    1d44:	b9 3f       	cpi	r27, 0xF9	; 249
    1d46:	cc f3       	brlt	.-14     	; 0x1d3a <__fixunssfsi+0x2e>
    1d48:	86 95       	lsr	r24
    1d4a:	77 95       	ror	r23
    1d4c:	67 95       	ror	r22
    1d4e:	b3 95       	inc	r27
    1d50:	d9 f7       	brne	.-10     	; 0x1d48 <__fixunssfsi+0x3c>
    1d52:	3e f4       	brtc	.+14     	; 0x1d62 <__fixunssfsi+0x56>
    1d54:	90 95       	com	r25
    1d56:	80 95       	com	r24
    1d58:	70 95       	com	r23
    1d5a:	61 95       	neg	r22
    1d5c:	7f 4f       	sbci	r23, 0xFF	; 255
    1d5e:	8f 4f       	sbci	r24, 0xFF	; 255
    1d60:	9f 4f       	sbci	r25, 0xFF	; 255
    1d62:	08 95       	ret

00001d64 <__floatunsisf>:
    1d64:	e8 94       	clt
    1d66:	09 c0       	rjmp	.+18     	; 0x1d7a <__floatsisf+0x12>

00001d68 <__floatsisf>:
    1d68:	97 fb       	bst	r25, 7
    1d6a:	3e f4       	brtc	.+14     	; 0x1d7a <__floatsisf+0x12>
    1d6c:	90 95       	com	r25
    1d6e:	80 95       	com	r24
    1d70:	70 95       	com	r23
    1d72:	61 95       	neg	r22
    1d74:	7f 4f       	sbci	r23, 0xFF	; 255
    1d76:	8f 4f       	sbci	r24, 0xFF	; 255
    1d78:	9f 4f       	sbci	r25, 0xFF	; 255
    1d7a:	99 23       	and	r25, r25
    1d7c:	a9 f0       	breq	.+42     	; 0x1da8 <__floatsisf+0x40>
    1d7e:	f9 2f       	mov	r31, r25
    1d80:	96 e9       	ldi	r25, 0x96	; 150
    1d82:	bb 27       	eor	r27, r27
    1d84:	93 95       	inc	r25
    1d86:	f6 95       	lsr	r31
    1d88:	87 95       	ror	r24
    1d8a:	77 95       	ror	r23
    1d8c:	67 95       	ror	r22
    1d8e:	b7 95       	ror	r27
    1d90:	f1 11       	cpse	r31, r1
    1d92:	f8 cf       	rjmp	.-16     	; 0x1d84 <__floatsisf+0x1c>
    1d94:	fa f4       	brpl	.+62     	; 0x1dd4 <__floatsisf+0x6c>
    1d96:	bb 0f       	add	r27, r27
    1d98:	11 f4       	brne	.+4      	; 0x1d9e <__floatsisf+0x36>
    1d9a:	60 ff       	sbrs	r22, 0
    1d9c:	1b c0       	rjmp	.+54     	; 0x1dd4 <__floatsisf+0x6c>
    1d9e:	6f 5f       	subi	r22, 0xFF	; 255
    1da0:	7f 4f       	sbci	r23, 0xFF	; 255
    1da2:	8f 4f       	sbci	r24, 0xFF	; 255
    1da4:	9f 4f       	sbci	r25, 0xFF	; 255
    1da6:	16 c0       	rjmp	.+44     	; 0x1dd4 <__floatsisf+0x6c>
    1da8:	88 23       	and	r24, r24
    1daa:	11 f0       	breq	.+4      	; 0x1db0 <__floatsisf+0x48>
    1dac:	96 e9       	ldi	r25, 0x96	; 150
    1dae:	11 c0       	rjmp	.+34     	; 0x1dd2 <__floatsisf+0x6a>
    1db0:	77 23       	and	r23, r23
    1db2:	21 f0       	breq	.+8      	; 0x1dbc <__floatsisf+0x54>
    1db4:	9e e8       	ldi	r25, 0x8E	; 142
    1db6:	87 2f       	mov	r24, r23
    1db8:	76 2f       	mov	r23, r22
    1dba:	05 c0       	rjmp	.+10     	; 0x1dc6 <__floatsisf+0x5e>
    1dbc:	66 23       	and	r22, r22
    1dbe:	71 f0       	breq	.+28     	; 0x1ddc <__floatsisf+0x74>
    1dc0:	96 e8       	ldi	r25, 0x86	; 134
    1dc2:	86 2f       	mov	r24, r22
    1dc4:	70 e0       	ldi	r23, 0x00	; 0
    1dc6:	60 e0       	ldi	r22, 0x00	; 0
    1dc8:	2a f0       	brmi	.+10     	; 0x1dd4 <__floatsisf+0x6c>
    1dca:	9a 95       	dec	r25
    1dcc:	66 0f       	add	r22, r22
    1dce:	77 1f       	adc	r23, r23
    1dd0:	88 1f       	adc	r24, r24
    1dd2:	da f7       	brpl	.-10     	; 0x1dca <__floatsisf+0x62>
    1dd4:	88 0f       	add	r24, r24
    1dd6:	96 95       	lsr	r25
    1dd8:	87 95       	ror	r24
    1dda:	97 f9       	bld	r25, 7
    1ddc:	08 95       	ret

00001dde <__fp_cmp>:
    1dde:	99 0f       	add	r25, r25
    1de0:	00 08       	sbc	r0, r0
    1de2:	55 0f       	add	r21, r21
    1de4:	aa 0b       	sbc	r26, r26
    1de6:	e0 e8       	ldi	r30, 0x80	; 128
    1de8:	fe ef       	ldi	r31, 0xFE	; 254
    1dea:	16 16       	cp	r1, r22
    1dec:	17 06       	cpc	r1, r23
    1dee:	e8 07       	cpc	r30, r24
    1df0:	f9 07       	cpc	r31, r25
    1df2:	c0 f0       	brcs	.+48     	; 0x1e24 <__fp_cmp+0x46>
    1df4:	12 16       	cp	r1, r18
    1df6:	13 06       	cpc	r1, r19
    1df8:	e4 07       	cpc	r30, r20
    1dfa:	f5 07       	cpc	r31, r21
    1dfc:	98 f0       	brcs	.+38     	; 0x1e24 <__fp_cmp+0x46>
    1dfe:	62 1b       	sub	r22, r18
    1e00:	73 0b       	sbc	r23, r19
    1e02:	84 0b       	sbc	r24, r20
    1e04:	95 0b       	sbc	r25, r21
    1e06:	39 f4       	brne	.+14     	; 0x1e16 <__fp_cmp+0x38>
    1e08:	0a 26       	eor	r0, r26
    1e0a:	61 f0       	breq	.+24     	; 0x1e24 <__fp_cmp+0x46>
    1e0c:	23 2b       	or	r18, r19
    1e0e:	24 2b       	or	r18, r20
    1e10:	25 2b       	or	r18, r21
    1e12:	21 f4       	brne	.+8      	; 0x1e1c <__fp_cmp+0x3e>
    1e14:	08 95       	ret
    1e16:	0a 26       	eor	r0, r26
    1e18:	09 f4       	brne	.+2      	; 0x1e1c <__fp_cmp+0x3e>
    1e1a:	a1 40       	sbci	r26, 0x01	; 1
    1e1c:	a6 95       	lsr	r26
    1e1e:	8f ef       	ldi	r24, 0xFF	; 255
    1e20:	81 1d       	adc	r24, r1
    1e22:	81 1d       	adc	r24, r1
    1e24:	08 95       	ret

00001e26 <__fp_inf>:
    1e26:	97 f9       	bld	r25, 7
    1e28:	9f 67       	ori	r25, 0x7F	; 127
    1e2a:	80 e8       	ldi	r24, 0x80	; 128
    1e2c:	70 e0       	ldi	r23, 0x00	; 0
    1e2e:	60 e0       	ldi	r22, 0x00	; 0
    1e30:	08 95       	ret

00001e32 <__fp_nan>:
    1e32:	9f ef       	ldi	r25, 0xFF	; 255
    1e34:	80 ec       	ldi	r24, 0xC0	; 192
    1e36:	08 95       	ret

00001e38 <__fp_pscA>:
    1e38:	00 24       	eor	r0, r0
    1e3a:	0a 94       	dec	r0
    1e3c:	16 16       	cp	r1, r22
    1e3e:	17 06       	cpc	r1, r23
    1e40:	18 06       	cpc	r1, r24
    1e42:	09 06       	cpc	r0, r25
    1e44:	08 95       	ret

00001e46 <__fp_pscB>:
    1e46:	00 24       	eor	r0, r0
    1e48:	0a 94       	dec	r0
    1e4a:	12 16       	cp	r1, r18
    1e4c:	13 06       	cpc	r1, r19
    1e4e:	14 06       	cpc	r1, r20
    1e50:	05 06       	cpc	r0, r21
    1e52:	08 95       	ret

00001e54 <__fp_round>:
    1e54:	09 2e       	mov	r0, r25
    1e56:	03 94       	inc	r0
    1e58:	00 0c       	add	r0, r0
    1e5a:	11 f4       	brne	.+4      	; 0x1e60 <__fp_round+0xc>
    1e5c:	88 23       	and	r24, r24
    1e5e:	52 f0       	brmi	.+20     	; 0x1e74 <__fp_round+0x20>
    1e60:	bb 0f       	add	r27, r27
    1e62:	40 f4       	brcc	.+16     	; 0x1e74 <__fp_round+0x20>
    1e64:	bf 2b       	or	r27, r31
    1e66:	11 f4       	brne	.+4      	; 0x1e6c <__fp_round+0x18>
    1e68:	60 ff       	sbrs	r22, 0
    1e6a:	04 c0       	rjmp	.+8      	; 0x1e74 <__fp_round+0x20>
    1e6c:	6f 5f       	subi	r22, 0xFF	; 255
    1e6e:	7f 4f       	sbci	r23, 0xFF	; 255
    1e70:	8f 4f       	sbci	r24, 0xFF	; 255
    1e72:	9f 4f       	sbci	r25, 0xFF	; 255
    1e74:	08 95       	ret

00001e76 <__fp_split3>:
    1e76:	57 fd       	sbrc	r21, 7
    1e78:	90 58       	subi	r25, 0x80	; 128
    1e7a:	44 0f       	add	r20, r20
    1e7c:	55 1f       	adc	r21, r21
    1e7e:	59 f0       	breq	.+22     	; 0x1e96 <__fp_splitA+0x10>
    1e80:	5f 3f       	cpi	r21, 0xFF	; 255
    1e82:	71 f0       	breq	.+28     	; 0x1ea0 <__fp_splitA+0x1a>
    1e84:	47 95       	ror	r20

00001e86 <__fp_splitA>:
    1e86:	88 0f       	add	r24, r24
    1e88:	97 fb       	bst	r25, 7
    1e8a:	99 1f       	adc	r25, r25
    1e8c:	61 f0       	breq	.+24     	; 0x1ea6 <__fp_splitA+0x20>
    1e8e:	9f 3f       	cpi	r25, 0xFF	; 255
    1e90:	79 f0       	breq	.+30     	; 0x1eb0 <__fp_splitA+0x2a>
    1e92:	87 95       	ror	r24
    1e94:	08 95       	ret
    1e96:	12 16       	cp	r1, r18
    1e98:	13 06       	cpc	r1, r19
    1e9a:	14 06       	cpc	r1, r20
    1e9c:	55 1f       	adc	r21, r21
    1e9e:	f2 cf       	rjmp	.-28     	; 0x1e84 <__fp_split3+0xe>
    1ea0:	46 95       	lsr	r20
    1ea2:	f1 df       	rcall	.-30     	; 0x1e86 <__fp_splitA>
    1ea4:	08 c0       	rjmp	.+16     	; 0x1eb6 <__fp_splitA+0x30>
    1ea6:	16 16       	cp	r1, r22
    1ea8:	17 06       	cpc	r1, r23
    1eaa:	18 06       	cpc	r1, r24
    1eac:	99 1f       	adc	r25, r25
    1eae:	f1 cf       	rjmp	.-30     	; 0x1e92 <__fp_splitA+0xc>
    1eb0:	86 95       	lsr	r24
    1eb2:	71 05       	cpc	r23, r1
    1eb4:	61 05       	cpc	r22, r1
    1eb6:	08 94       	sec
    1eb8:	08 95       	ret

00001eba <__fp_zero>:
    1eba:	e8 94       	clt

00001ebc <__fp_szero>:
    1ebc:	bb 27       	eor	r27, r27
    1ebe:	66 27       	eor	r22, r22
    1ec0:	77 27       	eor	r23, r23
    1ec2:	cb 01       	movw	r24, r22
    1ec4:	97 f9       	bld	r25, 7
    1ec6:	08 95       	ret

00001ec8 <__gesf2>:
    1ec8:	8a df       	rcall	.-236    	; 0x1dde <__fp_cmp>
    1eca:	08 f4       	brcc	.+2      	; 0x1ece <__gesf2+0x6>
    1ecc:	8f ef       	ldi	r24, 0xFF	; 255
    1ece:	08 95       	ret

00001ed0 <__mulsf3>:
    1ed0:	0b d0       	rcall	.+22     	; 0x1ee8 <__mulsf3x>
    1ed2:	c0 cf       	rjmp	.-128    	; 0x1e54 <__fp_round>
    1ed4:	b1 df       	rcall	.-158    	; 0x1e38 <__fp_pscA>
    1ed6:	28 f0       	brcs	.+10     	; 0x1ee2 <__mulsf3+0x12>
    1ed8:	b6 df       	rcall	.-148    	; 0x1e46 <__fp_pscB>
    1eda:	18 f0       	brcs	.+6      	; 0x1ee2 <__mulsf3+0x12>
    1edc:	95 23       	and	r25, r21
    1ede:	09 f0       	breq	.+2      	; 0x1ee2 <__mulsf3+0x12>
    1ee0:	a2 cf       	rjmp	.-188    	; 0x1e26 <__fp_inf>
    1ee2:	a7 cf       	rjmp	.-178    	; 0x1e32 <__fp_nan>
    1ee4:	11 24       	eor	r1, r1
    1ee6:	ea cf       	rjmp	.-44     	; 0x1ebc <__fp_szero>

00001ee8 <__mulsf3x>:
    1ee8:	c6 df       	rcall	.-116    	; 0x1e76 <__fp_split3>
    1eea:	a0 f3       	brcs	.-24     	; 0x1ed4 <__mulsf3+0x4>

00001eec <__mulsf3_pse>:
    1eec:	95 9f       	mul	r25, r21
    1eee:	d1 f3       	breq	.-12     	; 0x1ee4 <__mulsf3+0x14>
    1ef0:	95 0f       	add	r25, r21
    1ef2:	50 e0       	ldi	r21, 0x00	; 0
    1ef4:	55 1f       	adc	r21, r21
    1ef6:	62 9f       	mul	r22, r18
    1ef8:	f0 01       	movw	r30, r0
    1efa:	72 9f       	mul	r23, r18
    1efc:	bb 27       	eor	r27, r27
    1efe:	f0 0d       	add	r31, r0
    1f00:	b1 1d       	adc	r27, r1
    1f02:	63 9f       	mul	r22, r19
    1f04:	aa 27       	eor	r26, r26
    1f06:	f0 0d       	add	r31, r0
    1f08:	b1 1d       	adc	r27, r1
    1f0a:	aa 1f       	adc	r26, r26
    1f0c:	64 9f       	mul	r22, r20
    1f0e:	66 27       	eor	r22, r22
    1f10:	b0 0d       	add	r27, r0
    1f12:	a1 1d       	adc	r26, r1
    1f14:	66 1f       	adc	r22, r22
    1f16:	82 9f       	mul	r24, r18
    1f18:	22 27       	eor	r18, r18
    1f1a:	b0 0d       	add	r27, r0
    1f1c:	a1 1d       	adc	r26, r1
    1f1e:	62 1f       	adc	r22, r18
    1f20:	73 9f       	mul	r23, r19
    1f22:	b0 0d       	add	r27, r0
    1f24:	a1 1d       	adc	r26, r1
    1f26:	62 1f       	adc	r22, r18
    1f28:	83 9f       	mul	r24, r19
    1f2a:	a0 0d       	add	r26, r0
    1f2c:	61 1d       	adc	r22, r1
    1f2e:	22 1f       	adc	r18, r18
    1f30:	74 9f       	mul	r23, r20
    1f32:	33 27       	eor	r19, r19
    1f34:	a0 0d       	add	r26, r0
    1f36:	61 1d       	adc	r22, r1
    1f38:	23 1f       	adc	r18, r19
    1f3a:	84 9f       	mul	r24, r20
    1f3c:	60 0d       	add	r22, r0
    1f3e:	21 1d       	adc	r18, r1
    1f40:	82 2f       	mov	r24, r18
    1f42:	76 2f       	mov	r23, r22
    1f44:	6a 2f       	mov	r22, r26
    1f46:	11 24       	eor	r1, r1
    1f48:	9f 57       	subi	r25, 0x7F	; 127
    1f4a:	50 40       	sbci	r21, 0x00	; 0
    1f4c:	8a f0       	brmi	.+34     	; 0x1f70 <__mulsf3_pse+0x84>
    1f4e:	e1 f0       	breq	.+56     	; 0x1f88 <__mulsf3_pse+0x9c>
    1f50:	88 23       	and	r24, r24
    1f52:	4a f0       	brmi	.+18     	; 0x1f66 <__mulsf3_pse+0x7a>
    1f54:	ee 0f       	add	r30, r30
    1f56:	ff 1f       	adc	r31, r31
    1f58:	bb 1f       	adc	r27, r27
    1f5a:	66 1f       	adc	r22, r22
    1f5c:	77 1f       	adc	r23, r23
    1f5e:	88 1f       	adc	r24, r24
    1f60:	91 50       	subi	r25, 0x01	; 1
    1f62:	50 40       	sbci	r21, 0x00	; 0
    1f64:	a9 f7       	brne	.-22     	; 0x1f50 <__mulsf3_pse+0x64>
    1f66:	9e 3f       	cpi	r25, 0xFE	; 254
    1f68:	51 05       	cpc	r21, r1
    1f6a:	70 f0       	brcs	.+28     	; 0x1f88 <__mulsf3_pse+0x9c>
    1f6c:	5c cf       	rjmp	.-328    	; 0x1e26 <__fp_inf>
    1f6e:	a6 cf       	rjmp	.-180    	; 0x1ebc <__fp_szero>
    1f70:	5f 3f       	cpi	r21, 0xFF	; 255
    1f72:	ec f3       	brlt	.-6      	; 0x1f6e <__mulsf3_pse+0x82>
    1f74:	98 3e       	cpi	r25, 0xE8	; 232
    1f76:	dc f3       	brlt	.-10     	; 0x1f6e <__mulsf3_pse+0x82>
    1f78:	86 95       	lsr	r24
    1f7a:	77 95       	ror	r23
    1f7c:	67 95       	ror	r22
    1f7e:	b7 95       	ror	r27
    1f80:	f7 95       	ror	r31
    1f82:	e7 95       	ror	r30
    1f84:	9f 5f       	subi	r25, 0xFF	; 255
    1f86:	c1 f7       	brne	.-16     	; 0x1f78 <__mulsf3_pse+0x8c>
    1f88:	fe 2b       	or	r31, r30
    1f8a:	88 0f       	add	r24, r24
    1f8c:	91 1d       	adc	r25, r1
    1f8e:	96 95       	lsr	r25
    1f90:	87 95       	ror	r24
    1f92:	97 f9       	bld	r25, 7
    1f94:	08 95       	ret

00001f96 <__tablejump2__>:
    1f96:	ee 0f       	add	r30, r30
    1f98:	ff 1f       	adc	r31, r31
    1f9a:	00 24       	eor	r0, r0
    1f9c:	00 1c       	adc	r0, r0
    1f9e:	0b be       	out	0x3b, r0	; 59
    1fa0:	07 90       	elpm	r0, Z+
    1fa2:	f6 91       	elpm	r31, Z
    1fa4:	e0 2d       	mov	r30, r0
    1fa6:	09 94       	ijmp

00001fa8 <printf>:
    1fa8:	cf 93       	push	r28
    1faa:	df 93       	push	r29
    1fac:	cd b7       	in	r28, 0x3d	; 61
    1fae:	de b7       	in	r29, 0x3e	; 62
    1fb0:	ae 01       	movw	r20, r28
    1fb2:	4b 5f       	subi	r20, 0xFB	; 251
    1fb4:	5f 4f       	sbci	r21, 0xFF	; 255
    1fb6:	fa 01       	movw	r30, r20
    1fb8:	61 91       	ld	r22, Z+
    1fba:	71 91       	ld	r23, Z+
    1fbc:	af 01       	movw	r20, r30
    1fbe:	80 91 9a 03 	lds	r24, 0x039A	; 0x80039a <__iob+0x2>
    1fc2:	90 91 9b 03 	lds	r25, 0x039B	; 0x80039b <__iob+0x3>
    1fc6:	38 d0       	rcall	.+112    	; 0x2038 <vfprintf>
    1fc8:	df 91       	pop	r29
    1fca:	cf 91       	pop	r28
    1fcc:	08 95       	ret

00001fce <putchar>:
    1fce:	60 91 9a 03 	lds	r22, 0x039A	; 0x80039a <__iob+0x2>
    1fd2:	70 91 9b 03 	lds	r23, 0x039B	; 0x80039b <__iob+0x3>
    1fd6:	43 c2       	rjmp	.+1158   	; 0x245e <fputc>

00001fd8 <puts>:
    1fd8:	0f 93       	push	r16
    1fda:	1f 93       	push	r17
    1fdc:	cf 93       	push	r28
    1fde:	df 93       	push	r29
    1fe0:	e0 91 9a 03 	lds	r30, 0x039A	; 0x80039a <__iob+0x2>
    1fe4:	f0 91 9b 03 	lds	r31, 0x039B	; 0x80039b <__iob+0x3>
    1fe8:	23 81       	ldd	r18, Z+3	; 0x03
    1fea:	21 ff       	sbrs	r18, 1
    1fec:	1b c0       	rjmp	.+54     	; 0x2024 <puts+0x4c>
    1fee:	8c 01       	movw	r16, r24
    1ff0:	d0 e0       	ldi	r29, 0x00	; 0
    1ff2:	c0 e0       	ldi	r28, 0x00	; 0
    1ff4:	f8 01       	movw	r30, r16
    1ff6:	81 91       	ld	r24, Z+
    1ff8:	8f 01       	movw	r16, r30
    1ffa:	60 91 9a 03 	lds	r22, 0x039A	; 0x80039a <__iob+0x2>
    1ffe:	70 91 9b 03 	lds	r23, 0x039B	; 0x80039b <__iob+0x3>
    2002:	db 01       	movw	r26, r22
    2004:	18 96       	adiw	r26, 0x08	; 8
    2006:	ed 91       	ld	r30, X+
    2008:	fc 91       	ld	r31, X
    200a:	19 97       	sbiw	r26, 0x09	; 9
    200c:	88 23       	and	r24, r24
    200e:	31 f0       	breq	.+12     	; 0x201c <puts+0x44>
    2010:	09 95       	icall
    2012:	89 2b       	or	r24, r25
    2014:	79 f3       	breq	.-34     	; 0x1ff4 <puts+0x1c>
    2016:	df ef       	ldi	r29, 0xFF	; 255
    2018:	cf ef       	ldi	r28, 0xFF	; 255
    201a:	ec cf       	rjmp	.-40     	; 0x1ff4 <puts+0x1c>
    201c:	8a e0       	ldi	r24, 0x0A	; 10
    201e:	09 95       	icall
    2020:	89 2b       	or	r24, r25
    2022:	19 f0       	breq	.+6      	; 0x202a <puts+0x52>
    2024:	8f ef       	ldi	r24, 0xFF	; 255
    2026:	9f ef       	ldi	r25, 0xFF	; 255
    2028:	02 c0       	rjmp	.+4      	; 0x202e <puts+0x56>
    202a:	8d 2f       	mov	r24, r29
    202c:	9c 2f       	mov	r25, r28
    202e:	df 91       	pop	r29
    2030:	cf 91       	pop	r28
    2032:	1f 91       	pop	r17
    2034:	0f 91       	pop	r16
    2036:	08 95       	ret

00002038 <vfprintf>:
    2038:	2f 92       	push	r2
    203a:	3f 92       	push	r3
    203c:	4f 92       	push	r4
    203e:	5f 92       	push	r5
    2040:	6f 92       	push	r6
    2042:	7f 92       	push	r7
    2044:	8f 92       	push	r8
    2046:	9f 92       	push	r9
    2048:	af 92       	push	r10
    204a:	bf 92       	push	r11
    204c:	cf 92       	push	r12
    204e:	df 92       	push	r13
    2050:	ef 92       	push	r14
    2052:	ff 92       	push	r15
    2054:	0f 93       	push	r16
    2056:	1f 93       	push	r17
    2058:	cf 93       	push	r28
    205a:	df 93       	push	r29
    205c:	cd b7       	in	r28, 0x3d	; 61
    205e:	de b7       	in	r29, 0x3e	; 62
    2060:	2b 97       	sbiw	r28, 0x0b	; 11
    2062:	0f b6       	in	r0, 0x3f	; 63
    2064:	f8 94       	cli
    2066:	de bf       	out	0x3e, r29	; 62
    2068:	0f be       	out	0x3f, r0	; 63
    206a:	cd bf       	out	0x3d, r28	; 61
    206c:	6c 01       	movw	r12, r24
    206e:	7b 01       	movw	r14, r22
    2070:	8a 01       	movw	r16, r20
    2072:	fc 01       	movw	r30, r24
    2074:	17 82       	std	Z+7, r1	; 0x07
    2076:	16 82       	std	Z+6, r1	; 0x06
    2078:	83 81       	ldd	r24, Z+3	; 0x03
    207a:	81 ff       	sbrs	r24, 1
    207c:	bf c1       	rjmp	.+894    	; 0x23fc <vfprintf+0x3c4>
    207e:	ce 01       	movw	r24, r28
    2080:	01 96       	adiw	r24, 0x01	; 1
    2082:	3c 01       	movw	r6, r24
    2084:	f6 01       	movw	r30, r12
    2086:	93 81       	ldd	r25, Z+3	; 0x03
    2088:	f7 01       	movw	r30, r14
    208a:	93 fd       	sbrc	r25, 3
    208c:	85 91       	lpm	r24, Z+
    208e:	93 ff       	sbrs	r25, 3
    2090:	81 91       	ld	r24, Z+
    2092:	7f 01       	movw	r14, r30
    2094:	88 23       	and	r24, r24
    2096:	09 f4       	brne	.+2      	; 0x209a <vfprintf+0x62>
    2098:	ad c1       	rjmp	.+858    	; 0x23f4 <vfprintf+0x3bc>
    209a:	85 32       	cpi	r24, 0x25	; 37
    209c:	39 f4       	brne	.+14     	; 0x20ac <vfprintf+0x74>
    209e:	93 fd       	sbrc	r25, 3
    20a0:	85 91       	lpm	r24, Z+
    20a2:	93 ff       	sbrs	r25, 3
    20a4:	81 91       	ld	r24, Z+
    20a6:	7f 01       	movw	r14, r30
    20a8:	85 32       	cpi	r24, 0x25	; 37
    20aa:	21 f4       	brne	.+8      	; 0x20b4 <vfprintf+0x7c>
    20ac:	b6 01       	movw	r22, r12
    20ae:	90 e0       	ldi	r25, 0x00	; 0
    20b0:	d6 d1       	rcall	.+940    	; 0x245e <fputc>
    20b2:	e8 cf       	rjmp	.-48     	; 0x2084 <vfprintf+0x4c>
    20b4:	91 2c       	mov	r9, r1
    20b6:	21 2c       	mov	r2, r1
    20b8:	31 2c       	mov	r3, r1
    20ba:	ff e1       	ldi	r31, 0x1F	; 31
    20bc:	f3 15       	cp	r31, r3
    20be:	d8 f0       	brcs	.+54     	; 0x20f6 <vfprintf+0xbe>
    20c0:	8b 32       	cpi	r24, 0x2B	; 43
    20c2:	79 f0       	breq	.+30     	; 0x20e2 <vfprintf+0xaa>
    20c4:	38 f4       	brcc	.+14     	; 0x20d4 <vfprintf+0x9c>
    20c6:	80 32       	cpi	r24, 0x20	; 32
    20c8:	79 f0       	breq	.+30     	; 0x20e8 <vfprintf+0xb0>
    20ca:	83 32       	cpi	r24, 0x23	; 35
    20cc:	a1 f4       	brne	.+40     	; 0x20f6 <vfprintf+0xbe>
    20ce:	23 2d       	mov	r18, r3
    20d0:	20 61       	ori	r18, 0x10	; 16
    20d2:	1d c0       	rjmp	.+58     	; 0x210e <vfprintf+0xd6>
    20d4:	8d 32       	cpi	r24, 0x2D	; 45
    20d6:	61 f0       	breq	.+24     	; 0x20f0 <vfprintf+0xb8>
    20d8:	80 33       	cpi	r24, 0x30	; 48
    20da:	69 f4       	brne	.+26     	; 0x20f6 <vfprintf+0xbe>
    20dc:	23 2d       	mov	r18, r3
    20de:	21 60       	ori	r18, 0x01	; 1
    20e0:	16 c0       	rjmp	.+44     	; 0x210e <vfprintf+0xd6>
    20e2:	83 2d       	mov	r24, r3
    20e4:	82 60       	ori	r24, 0x02	; 2
    20e6:	38 2e       	mov	r3, r24
    20e8:	e3 2d       	mov	r30, r3
    20ea:	e4 60       	ori	r30, 0x04	; 4
    20ec:	3e 2e       	mov	r3, r30
    20ee:	2a c0       	rjmp	.+84     	; 0x2144 <vfprintf+0x10c>
    20f0:	f3 2d       	mov	r31, r3
    20f2:	f8 60       	ori	r31, 0x08	; 8
    20f4:	1d c0       	rjmp	.+58     	; 0x2130 <vfprintf+0xf8>
    20f6:	37 fc       	sbrc	r3, 7
    20f8:	2d c0       	rjmp	.+90     	; 0x2154 <vfprintf+0x11c>
    20fa:	20 ed       	ldi	r18, 0xD0	; 208
    20fc:	28 0f       	add	r18, r24
    20fe:	2a 30       	cpi	r18, 0x0A	; 10
    2100:	40 f0       	brcs	.+16     	; 0x2112 <vfprintf+0xda>
    2102:	8e 32       	cpi	r24, 0x2E	; 46
    2104:	b9 f4       	brne	.+46     	; 0x2134 <vfprintf+0xfc>
    2106:	36 fc       	sbrc	r3, 6
    2108:	75 c1       	rjmp	.+746    	; 0x23f4 <vfprintf+0x3bc>
    210a:	23 2d       	mov	r18, r3
    210c:	20 64       	ori	r18, 0x40	; 64
    210e:	32 2e       	mov	r3, r18
    2110:	19 c0       	rjmp	.+50     	; 0x2144 <vfprintf+0x10c>
    2112:	36 fe       	sbrs	r3, 6
    2114:	06 c0       	rjmp	.+12     	; 0x2122 <vfprintf+0xea>
    2116:	8a e0       	ldi	r24, 0x0A	; 10
    2118:	98 9e       	mul	r9, r24
    211a:	20 0d       	add	r18, r0
    211c:	11 24       	eor	r1, r1
    211e:	92 2e       	mov	r9, r18
    2120:	11 c0       	rjmp	.+34     	; 0x2144 <vfprintf+0x10c>
    2122:	ea e0       	ldi	r30, 0x0A	; 10
    2124:	2e 9e       	mul	r2, r30
    2126:	20 0d       	add	r18, r0
    2128:	11 24       	eor	r1, r1
    212a:	22 2e       	mov	r2, r18
    212c:	f3 2d       	mov	r31, r3
    212e:	f0 62       	ori	r31, 0x20	; 32
    2130:	3f 2e       	mov	r3, r31
    2132:	08 c0       	rjmp	.+16     	; 0x2144 <vfprintf+0x10c>
    2134:	8c 36       	cpi	r24, 0x6C	; 108
    2136:	21 f4       	brne	.+8      	; 0x2140 <vfprintf+0x108>
    2138:	83 2d       	mov	r24, r3
    213a:	80 68       	ori	r24, 0x80	; 128
    213c:	38 2e       	mov	r3, r24
    213e:	02 c0       	rjmp	.+4      	; 0x2144 <vfprintf+0x10c>
    2140:	88 36       	cpi	r24, 0x68	; 104
    2142:	41 f4       	brne	.+16     	; 0x2154 <vfprintf+0x11c>
    2144:	f7 01       	movw	r30, r14
    2146:	93 fd       	sbrc	r25, 3
    2148:	85 91       	lpm	r24, Z+
    214a:	93 ff       	sbrs	r25, 3
    214c:	81 91       	ld	r24, Z+
    214e:	7f 01       	movw	r14, r30
    2150:	81 11       	cpse	r24, r1
    2152:	b3 cf       	rjmp	.-154    	; 0x20ba <vfprintf+0x82>
    2154:	98 2f       	mov	r25, r24
    2156:	9f 7d       	andi	r25, 0xDF	; 223
    2158:	95 54       	subi	r25, 0x45	; 69
    215a:	93 30       	cpi	r25, 0x03	; 3
    215c:	28 f4       	brcc	.+10     	; 0x2168 <vfprintf+0x130>
    215e:	0c 5f       	subi	r16, 0xFC	; 252
    2160:	1f 4f       	sbci	r17, 0xFF	; 255
    2162:	9f e3       	ldi	r25, 0x3F	; 63
    2164:	99 83       	std	Y+1, r25	; 0x01
    2166:	0d c0       	rjmp	.+26     	; 0x2182 <vfprintf+0x14a>
    2168:	83 36       	cpi	r24, 0x63	; 99
    216a:	31 f0       	breq	.+12     	; 0x2178 <vfprintf+0x140>
    216c:	83 37       	cpi	r24, 0x73	; 115
    216e:	71 f0       	breq	.+28     	; 0x218c <vfprintf+0x154>
    2170:	83 35       	cpi	r24, 0x53	; 83
    2172:	09 f0       	breq	.+2      	; 0x2176 <vfprintf+0x13e>
    2174:	55 c0       	rjmp	.+170    	; 0x2220 <vfprintf+0x1e8>
    2176:	20 c0       	rjmp	.+64     	; 0x21b8 <vfprintf+0x180>
    2178:	f8 01       	movw	r30, r16
    217a:	80 81       	ld	r24, Z
    217c:	89 83       	std	Y+1, r24	; 0x01
    217e:	0e 5f       	subi	r16, 0xFE	; 254
    2180:	1f 4f       	sbci	r17, 0xFF	; 255
    2182:	88 24       	eor	r8, r8
    2184:	83 94       	inc	r8
    2186:	91 2c       	mov	r9, r1
    2188:	53 01       	movw	r10, r6
    218a:	12 c0       	rjmp	.+36     	; 0x21b0 <vfprintf+0x178>
    218c:	28 01       	movw	r4, r16
    218e:	f2 e0       	ldi	r31, 0x02	; 2
    2190:	4f 0e       	add	r4, r31
    2192:	51 1c       	adc	r5, r1
    2194:	f8 01       	movw	r30, r16
    2196:	a0 80       	ld	r10, Z
    2198:	b1 80       	ldd	r11, Z+1	; 0x01
    219a:	36 fe       	sbrs	r3, 6
    219c:	03 c0       	rjmp	.+6      	; 0x21a4 <vfprintf+0x16c>
    219e:	69 2d       	mov	r22, r9
    21a0:	70 e0       	ldi	r23, 0x00	; 0
    21a2:	02 c0       	rjmp	.+4      	; 0x21a8 <vfprintf+0x170>
    21a4:	6f ef       	ldi	r22, 0xFF	; 255
    21a6:	7f ef       	ldi	r23, 0xFF	; 255
    21a8:	c5 01       	movw	r24, r10
    21aa:	4e d1       	rcall	.+668    	; 0x2448 <strnlen>
    21ac:	4c 01       	movw	r8, r24
    21ae:	82 01       	movw	r16, r4
    21b0:	f3 2d       	mov	r31, r3
    21b2:	ff 77       	andi	r31, 0x7F	; 127
    21b4:	3f 2e       	mov	r3, r31
    21b6:	15 c0       	rjmp	.+42     	; 0x21e2 <vfprintf+0x1aa>
    21b8:	28 01       	movw	r4, r16
    21ba:	22 e0       	ldi	r18, 0x02	; 2
    21bc:	42 0e       	add	r4, r18
    21be:	51 1c       	adc	r5, r1
    21c0:	f8 01       	movw	r30, r16
    21c2:	a0 80       	ld	r10, Z
    21c4:	b1 80       	ldd	r11, Z+1	; 0x01
    21c6:	36 fe       	sbrs	r3, 6
    21c8:	03 c0       	rjmp	.+6      	; 0x21d0 <vfprintf+0x198>
    21ca:	69 2d       	mov	r22, r9
    21cc:	70 e0       	ldi	r23, 0x00	; 0
    21ce:	02 c0       	rjmp	.+4      	; 0x21d4 <vfprintf+0x19c>
    21d0:	6f ef       	ldi	r22, 0xFF	; 255
    21d2:	7f ef       	ldi	r23, 0xFF	; 255
    21d4:	c5 01       	movw	r24, r10
    21d6:	2d d1       	rcall	.+602    	; 0x2432 <strnlen_P>
    21d8:	4c 01       	movw	r8, r24
    21da:	f3 2d       	mov	r31, r3
    21dc:	f0 68       	ori	r31, 0x80	; 128
    21de:	3f 2e       	mov	r3, r31
    21e0:	82 01       	movw	r16, r4
    21e2:	33 fc       	sbrc	r3, 3
    21e4:	19 c0       	rjmp	.+50     	; 0x2218 <vfprintf+0x1e0>
    21e6:	82 2d       	mov	r24, r2
    21e8:	90 e0       	ldi	r25, 0x00	; 0
    21ea:	88 16       	cp	r8, r24
    21ec:	99 06       	cpc	r9, r25
    21ee:	a0 f4       	brcc	.+40     	; 0x2218 <vfprintf+0x1e0>
    21f0:	b6 01       	movw	r22, r12
    21f2:	80 e2       	ldi	r24, 0x20	; 32
    21f4:	90 e0       	ldi	r25, 0x00	; 0
    21f6:	33 d1       	rcall	.+614    	; 0x245e <fputc>
    21f8:	2a 94       	dec	r2
    21fa:	f5 cf       	rjmp	.-22     	; 0x21e6 <vfprintf+0x1ae>
    21fc:	f5 01       	movw	r30, r10
    21fe:	37 fc       	sbrc	r3, 7
    2200:	85 91       	lpm	r24, Z+
    2202:	37 fe       	sbrs	r3, 7
    2204:	81 91       	ld	r24, Z+
    2206:	5f 01       	movw	r10, r30
    2208:	b6 01       	movw	r22, r12
    220a:	90 e0       	ldi	r25, 0x00	; 0
    220c:	28 d1       	rcall	.+592    	; 0x245e <fputc>
    220e:	21 10       	cpse	r2, r1
    2210:	2a 94       	dec	r2
    2212:	21 e0       	ldi	r18, 0x01	; 1
    2214:	82 1a       	sub	r8, r18
    2216:	91 08       	sbc	r9, r1
    2218:	81 14       	cp	r8, r1
    221a:	91 04       	cpc	r9, r1
    221c:	79 f7       	brne	.-34     	; 0x21fc <vfprintf+0x1c4>
    221e:	e1 c0       	rjmp	.+450    	; 0x23e2 <vfprintf+0x3aa>
    2220:	84 36       	cpi	r24, 0x64	; 100
    2222:	11 f0       	breq	.+4      	; 0x2228 <vfprintf+0x1f0>
    2224:	89 36       	cpi	r24, 0x69	; 105
    2226:	39 f5       	brne	.+78     	; 0x2276 <vfprintf+0x23e>
    2228:	f8 01       	movw	r30, r16
    222a:	37 fe       	sbrs	r3, 7
    222c:	07 c0       	rjmp	.+14     	; 0x223c <vfprintf+0x204>
    222e:	60 81       	ld	r22, Z
    2230:	71 81       	ldd	r23, Z+1	; 0x01
    2232:	82 81       	ldd	r24, Z+2	; 0x02
    2234:	93 81       	ldd	r25, Z+3	; 0x03
    2236:	0c 5f       	subi	r16, 0xFC	; 252
    2238:	1f 4f       	sbci	r17, 0xFF	; 255
    223a:	08 c0       	rjmp	.+16     	; 0x224c <vfprintf+0x214>
    223c:	60 81       	ld	r22, Z
    223e:	71 81       	ldd	r23, Z+1	; 0x01
    2240:	07 2e       	mov	r0, r23
    2242:	00 0c       	add	r0, r0
    2244:	88 0b       	sbc	r24, r24
    2246:	99 0b       	sbc	r25, r25
    2248:	0e 5f       	subi	r16, 0xFE	; 254
    224a:	1f 4f       	sbci	r17, 0xFF	; 255
    224c:	f3 2d       	mov	r31, r3
    224e:	ff 76       	andi	r31, 0x6F	; 111
    2250:	3f 2e       	mov	r3, r31
    2252:	97 ff       	sbrs	r25, 7
    2254:	09 c0       	rjmp	.+18     	; 0x2268 <vfprintf+0x230>
    2256:	90 95       	com	r25
    2258:	80 95       	com	r24
    225a:	70 95       	com	r23
    225c:	61 95       	neg	r22
    225e:	7f 4f       	sbci	r23, 0xFF	; 255
    2260:	8f 4f       	sbci	r24, 0xFF	; 255
    2262:	9f 4f       	sbci	r25, 0xFF	; 255
    2264:	f0 68       	ori	r31, 0x80	; 128
    2266:	3f 2e       	mov	r3, r31
    2268:	2a e0       	ldi	r18, 0x0A	; 10
    226a:	30 e0       	ldi	r19, 0x00	; 0
    226c:	a3 01       	movw	r20, r6
    226e:	33 d1       	rcall	.+614    	; 0x24d6 <__ultoa_invert>
    2270:	88 2e       	mov	r8, r24
    2272:	86 18       	sub	r8, r6
    2274:	44 c0       	rjmp	.+136    	; 0x22fe <vfprintf+0x2c6>
    2276:	85 37       	cpi	r24, 0x75	; 117
    2278:	31 f4       	brne	.+12     	; 0x2286 <vfprintf+0x24e>
    227a:	23 2d       	mov	r18, r3
    227c:	2f 7e       	andi	r18, 0xEF	; 239
    227e:	b2 2e       	mov	r11, r18
    2280:	2a e0       	ldi	r18, 0x0A	; 10
    2282:	30 e0       	ldi	r19, 0x00	; 0
    2284:	25 c0       	rjmp	.+74     	; 0x22d0 <vfprintf+0x298>
    2286:	93 2d       	mov	r25, r3
    2288:	99 7f       	andi	r25, 0xF9	; 249
    228a:	b9 2e       	mov	r11, r25
    228c:	8f 36       	cpi	r24, 0x6F	; 111
    228e:	c1 f0       	breq	.+48     	; 0x22c0 <vfprintf+0x288>
    2290:	18 f4       	brcc	.+6      	; 0x2298 <vfprintf+0x260>
    2292:	88 35       	cpi	r24, 0x58	; 88
    2294:	79 f0       	breq	.+30     	; 0x22b4 <vfprintf+0x27c>
    2296:	ae c0       	rjmp	.+348    	; 0x23f4 <vfprintf+0x3bc>
    2298:	80 37       	cpi	r24, 0x70	; 112
    229a:	19 f0       	breq	.+6      	; 0x22a2 <vfprintf+0x26a>
    229c:	88 37       	cpi	r24, 0x78	; 120
    229e:	21 f0       	breq	.+8      	; 0x22a8 <vfprintf+0x270>
    22a0:	a9 c0       	rjmp	.+338    	; 0x23f4 <vfprintf+0x3bc>
    22a2:	e9 2f       	mov	r30, r25
    22a4:	e0 61       	ori	r30, 0x10	; 16
    22a6:	be 2e       	mov	r11, r30
    22a8:	b4 fe       	sbrs	r11, 4
    22aa:	0d c0       	rjmp	.+26     	; 0x22c6 <vfprintf+0x28e>
    22ac:	fb 2d       	mov	r31, r11
    22ae:	f4 60       	ori	r31, 0x04	; 4
    22b0:	bf 2e       	mov	r11, r31
    22b2:	09 c0       	rjmp	.+18     	; 0x22c6 <vfprintf+0x28e>
    22b4:	34 fe       	sbrs	r3, 4
    22b6:	0a c0       	rjmp	.+20     	; 0x22cc <vfprintf+0x294>
    22b8:	29 2f       	mov	r18, r25
    22ba:	26 60       	ori	r18, 0x06	; 6
    22bc:	b2 2e       	mov	r11, r18
    22be:	06 c0       	rjmp	.+12     	; 0x22cc <vfprintf+0x294>
    22c0:	28 e0       	ldi	r18, 0x08	; 8
    22c2:	30 e0       	ldi	r19, 0x00	; 0
    22c4:	05 c0       	rjmp	.+10     	; 0x22d0 <vfprintf+0x298>
    22c6:	20 e1       	ldi	r18, 0x10	; 16
    22c8:	30 e0       	ldi	r19, 0x00	; 0
    22ca:	02 c0       	rjmp	.+4      	; 0x22d0 <vfprintf+0x298>
    22cc:	20 e1       	ldi	r18, 0x10	; 16
    22ce:	32 e0       	ldi	r19, 0x02	; 2
    22d0:	f8 01       	movw	r30, r16
    22d2:	b7 fe       	sbrs	r11, 7
    22d4:	07 c0       	rjmp	.+14     	; 0x22e4 <vfprintf+0x2ac>
    22d6:	60 81       	ld	r22, Z
    22d8:	71 81       	ldd	r23, Z+1	; 0x01
    22da:	82 81       	ldd	r24, Z+2	; 0x02
    22dc:	93 81       	ldd	r25, Z+3	; 0x03
    22de:	0c 5f       	subi	r16, 0xFC	; 252
    22e0:	1f 4f       	sbci	r17, 0xFF	; 255
    22e2:	06 c0       	rjmp	.+12     	; 0x22f0 <vfprintf+0x2b8>
    22e4:	60 81       	ld	r22, Z
    22e6:	71 81       	ldd	r23, Z+1	; 0x01
    22e8:	80 e0       	ldi	r24, 0x00	; 0
    22ea:	90 e0       	ldi	r25, 0x00	; 0
    22ec:	0e 5f       	subi	r16, 0xFE	; 254
    22ee:	1f 4f       	sbci	r17, 0xFF	; 255
    22f0:	a3 01       	movw	r20, r6
    22f2:	f1 d0       	rcall	.+482    	; 0x24d6 <__ultoa_invert>
    22f4:	88 2e       	mov	r8, r24
    22f6:	86 18       	sub	r8, r6
    22f8:	fb 2d       	mov	r31, r11
    22fa:	ff 77       	andi	r31, 0x7F	; 127
    22fc:	3f 2e       	mov	r3, r31
    22fe:	36 fe       	sbrs	r3, 6
    2300:	0d c0       	rjmp	.+26     	; 0x231c <vfprintf+0x2e4>
    2302:	23 2d       	mov	r18, r3
    2304:	2e 7f       	andi	r18, 0xFE	; 254
    2306:	a2 2e       	mov	r10, r18
    2308:	89 14       	cp	r8, r9
    230a:	58 f4       	brcc	.+22     	; 0x2322 <vfprintf+0x2ea>
    230c:	34 fe       	sbrs	r3, 4
    230e:	0b c0       	rjmp	.+22     	; 0x2326 <vfprintf+0x2ee>
    2310:	32 fc       	sbrc	r3, 2
    2312:	09 c0       	rjmp	.+18     	; 0x2326 <vfprintf+0x2ee>
    2314:	83 2d       	mov	r24, r3
    2316:	8e 7e       	andi	r24, 0xEE	; 238
    2318:	a8 2e       	mov	r10, r24
    231a:	05 c0       	rjmp	.+10     	; 0x2326 <vfprintf+0x2ee>
    231c:	b8 2c       	mov	r11, r8
    231e:	a3 2c       	mov	r10, r3
    2320:	03 c0       	rjmp	.+6      	; 0x2328 <vfprintf+0x2f0>
    2322:	b8 2c       	mov	r11, r8
    2324:	01 c0       	rjmp	.+2      	; 0x2328 <vfprintf+0x2f0>
    2326:	b9 2c       	mov	r11, r9
    2328:	a4 fe       	sbrs	r10, 4
    232a:	0f c0       	rjmp	.+30     	; 0x234a <vfprintf+0x312>
    232c:	fe 01       	movw	r30, r28
    232e:	e8 0d       	add	r30, r8
    2330:	f1 1d       	adc	r31, r1
    2332:	80 81       	ld	r24, Z
    2334:	80 33       	cpi	r24, 0x30	; 48
    2336:	21 f4       	brne	.+8      	; 0x2340 <vfprintf+0x308>
    2338:	9a 2d       	mov	r25, r10
    233a:	99 7e       	andi	r25, 0xE9	; 233
    233c:	a9 2e       	mov	r10, r25
    233e:	09 c0       	rjmp	.+18     	; 0x2352 <vfprintf+0x31a>
    2340:	a2 fe       	sbrs	r10, 2
    2342:	06 c0       	rjmp	.+12     	; 0x2350 <vfprintf+0x318>
    2344:	b3 94       	inc	r11
    2346:	b3 94       	inc	r11
    2348:	04 c0       	rjmp	.+8      	; 0x2352 <vfprintf+0x31a>
    234a:	8a 2d       	mov	r24, r10
    234c:	86 78       	andi	r24, 0x86	; 134
    234e:	09 f0       	breq	.+2      	; 0x2352 <vfprintf+0x31a>
    2350:	b3 94       	inc	r11
    2352:	a3 fc       	sbrc	r10, 3
    2354:	10 c0       	rjmp	.+32     	; 0x2376 <vfprintf+0x33e>
    2356:	a0 fe       	sbrs	r10, 0
    2358:	06 c0       	rjmp	.+12     	; 0x2366 <vfprintf+0x32e>
    235a:	b2 14       	cp	r11, r2
    235c:	80 f4       	brcc	.+32     	; 0x237e <vfprintf+0x346>
    235e:	28 0c       	add	r2, r8
    2360:	92 2c       	mov	r9, r2
    2362:	9b 18       	sub	r9, r11
    2364:	0d c0       	rjmp	.+26     	; 0x2380 <vfprintf+0x348>
    2366:	b2 14       	cp	r11, r2
    2368:	58 f4       	brcc	.+22     	; 0x2380 <vfprintf+0x348>
    236a:	b6 01       	movw	r22, r12
    236c:	80 e2       	ldi	r24, 0x20	; 32
    236e:	90 e0       	ldi	r25, 0x00	; 0
    2370:	76 d0       	rcall	.+236    	; 0x245e <fputc>
    2372:	b3 94       	inc	r11
    2374:	f8 cf       	rjmp	.-16     	; 0x2366 <vfprintf+0x32e>
    2376:	b2 14       	cp	r11, r2
    2378:	18 f4       	brcc	.+6      	; 0x2380 <vfprintf+0x348>
    237a:	2b 18       	sub	r2, r11
    237c:	02 c0       	rjmp	.+4      	; 0x2382 <vfprintf+0x34a>
    237e:	98 2c       	mov	r9, r8
    2380:	21 2c       	mov	r2, r1
    2382:	a4 fe       	sbrs	r10, 4
    2384:	0f c0       	rjmp	.+30     	; 0x23a4 <vfprintf+0x36c>
    2386:	b6 01       	movw	r22, r12
    2388:	80 e3       	ldi	r24, 0x30	; 48
    238a:	90 e0       	ldi	r25, 0x00	; 0
    238c:	68 d0       	rcall	.+208    	; 0x245e <fputc>
    238e:	a2 fe       	sbrs	r10, 2
    2390:	16 c0       	rjmp	.+44     	; 0x23be <vfprintf+0x386>
    2392:	a1 fc       	sbrc	r10, 1
    2394:	03 c0       	rjmp	.+6      	; 0x239c <vfprintf+0x364>
    2396:	88 e7       	ldi	r24, 0x78	; 120
    2398:	90 e0       	ldi	r25, 0x00	; 0
    239a:	02 c0       	rjmp	.+4      	; 0x23a0 <vfprintf+0x368>
    239c:	88 e5       	ldi	r24, 0x58	; 88
    239e:	90 e0       	ldi	r25, 0x00	; 0
    23a0:	b6 01       	movw	r22, r12
    23a2:	0c c0       	rjmp	.+24     	; 0x23bc <vfprintf+0x384>
    23a4:	8a 2d       	mov	r24, r10
    23a6:	86 78       	andi	r24, 0x86	; 134
    23a8:	51 f0       	breq	.+20     	; 0x23be <vfprintf+0x386>
    23aa:	a1 fe       	sbrs	r10, 1
    23ac:	02 c0       	rjmp	.+4      	; 0x23b2 <vfprintf+0x37a>
    23ae:	8b e2       	ldi	r24, 0x2B	; 43
    23b0:	01 c0       	rjmp	.+2      	; 0x23b4 <vfprintf+0x37c>
    23b2:	80 e2       	ldi	r24, 0x20	; 32
    23b4:	a7 fc       	sbrc	r10, 7
    23b6:	8d e2       	ldi	r24, 0x2D	; 45
    23b8:	b6 01       	movw	r22, r12
    23ba:	90 e0       	ldi	r25, 0x00	; 0
    23bc:	50 d0       	rcall	.+160    	; 0x245e <fputc>
    23be:	89 14       	cp	r8, r9
    23c0:	30 f4       	brcc	.+12     	; 0x23ce <vfprintf+0x396>
    23c2:	b6 01       	movw	r22, r12
    23c4:	80 e3       	ldi	r24, 0x30	; 48
    23c6:	90 e0       	ldi	r25, 0x00	; 0
    23c8:	4a d0       	rcall	.+148    	; 0x245e <fputc>
    23ca:	9a 94       	dec	r9
    23cc:	f8 cf       	rjmp	.-16     	; 0x23be <vfprintf+0x386>
    23ce:	8a 94       	dec	r8
    23d0:	f3 01       	movw	r30, r6
    23d2:	e8 0d       	add	r30, r8
    23d4:	f1 1d       	adc	r31, r1
    23d6:	80 81       	ld	r24, Z
    23d8:	b6 01       	movw	r22, r12
    23da:	90 e0       	ldi	r25, 0x00	; 0
    23dc:	40 d0       	rcall	.+128    	; 0x245e <fputc>
    23de:	81 10       	cpse	r8, r1
    23e0:	f6 cf       	rjmp	.-20     	; 0x23ce <vfprintf+0x396>
    23e2:	22 20       	and	r2, r2
    23e4:	09 f4       	brne	.+2      	; 0x23e8 <vfprintf+0x3b0>
    23e6:	4e ce       	rjmp	.-868    	; 0x2084 <vfprintf+0x4c>
    23e8:	b6 01       	movw	r22, r12
    23ea:	80 e2       	ldi	r24, 0x20	; 32
    23ec:	90 e0       	ldi	r25, 0x00	; 0
    23ee:	37 d0       	rcall	.+110    	; 0x245e <fputc>
    23f0:	2a 94       	dec	r2
    23f2:	f7 cf       	rjmp	.-18     	; 0x23e2 <vfprintf+0x3aa>
    23f4:	f6 01       	movw	r30, r12
    23f6:	86 81       	ldd	r24, Z+6	; 0x06
    23f8:	97 81       	ldd	r25, Z+7	; 0x07
    23fa:	02 c0       	rjmp	.+4      	; 0x2400 <vfprintf+0x3c8>
    23fc:	8f ef       	ldi	r24, 0xFF	; 255
    23fe:	9f ef       	ldi	r25, 0xFF	; 255
    2400:	2b 96       	adiw	r28, 0x0b	; 11
    2402:	0f b6       	in	r0, 0x3f	; 63
    2404:	f8 94       	cli
    2406:	de bf       	out	0x3e, r29	; 62
    2408:	0f be       	out	0x3f, r0	; 63
    240a:	cd bf       	out	0x3d, r28	; 61
    240c:	df 91       	pop	r29
    240e:	cf 91       	pop	r28
    2410:	1f 91       	pop	r17
    2412:	0f 91       	pop	r16
    2414:	ff 90       	pop	r15
    2416:	ef 90       	pop	r14
    2418:	df 90       	pop	r13
    241a:	cf 90       	pop	r12
    241c:	bf 90       	pop	r11
    241e:	af 90       	pop	r10
    2420:	9f 90       	pop	r9
    2422:	8f 90       	pop	r8
    2424:	7f 90       	pop	r7
    2426:	6f 90       	pop	r6
    2428:	5f 90       	pop	r5
    242a:	4f 90       	pop	r4
    242c:	3f 90       	pop	r3
    242e:	2f 90       	pop	r2
    2430:	08 95       	ret

00002432 <strnlen_P>:
    2432:	fc 01       	movw	r30, r24
    2434:	05 90       	lpm	r0, Z+
    2436:	61 50       	subi	r22, 0x01	; 1
    2438:	70 40       	sbci	r23, 0x00	; 0
    243a:	01 10       	cpse	r0, r1
    243c:	d8 f7       	brcc	.-10     	; 0x2434 <strnlen_P+0x2>
    243e:	80 95       	com	r24
    2440:	90 95       	com	r25
    2442:	8e 0f       	add	r24, r30
    2444:	9f 1f       	adc	r25, r31
    2446:	08 95       	ret

00002448 <strnlen>:
    2448:	fc 01       	movw	r30, r24
    244a:	61 50       	subi	r22, 0x01	; 1
    244c:	70 40       	sbci	r23, 0x00	; 0
    244e:	01 90       	ld	r0, Z+
    2450:	01 10       	cpse	r0, r1
    2452:	d8 f7       	brcc	.-10     	; 0x244a <strnlen+0x2>
    2454:	80 95       	com	r24
    2456:	90 95       	com	r25
    2458:	8e 0f       	add	r24, r30
    245a:	9f 1f       	adc	r25, r31
    245c:	08 95       	ret

0000245e <fputc>:
    245e:	0f 93       	push	r16
    2460:	1f 93       	push	r17
    2462:	cf 93       	push	r28
    2464:	df 93       	push	r29
    2466:	fb 01       	movw	r30, r22
    2468:	23 81       	ldd	r18, Z+3	; 0x03
    246a:	21 fd       	sbrc	r18, 1
    246c:	03 c0       	rjmp	.+6      	; 0x2474 <fputc+0x16>
    246e:	8f ef       	ldi	r24, 0xFF	; 255
    2470:	9f ef       	ldi	r25, 0xFF	; 255
    2472:	2c c0       	rjmp	.+88     	; 0x24cc <fputc+0x6e>
    2474:	22 ff       	sbrs	r18, 2
    2476:	16 c0       	rjmp	.+44     	; 0x24a4 <fputc+0x46>
    2478:	46 81       	ldd	r20, Z+6	; 0x06
    247a:	57 81       	ldd	r21, Z+7	; 0x07
    247c:	24 81       	ldd	r18, Z+4	; 0x04
    247e:	35 81       	ldd	r19, Z+5	; 0x05
    2480:	42 17       	cp	r20, r18
    2482:	53 07       	cpc	r21, r19
    2484:	44 f4       	brge	.+16     	; 0x2496 <fputc+0x38>
    2486:	a0 81       	ld	r26, Z
    2488:	b1 81       	ldd	r27, Z+1	; 0x01
    248a:	9d 01       	movw	r18, r26
    248c:	2f 5f       	subi	r18, 0xFF	; 255
    248e:	3f 4f       	sbci	r19, 0xFF	; 255
    2490:	31 83       	std	Z+1, r19	; 0x01
    2492:	20 83       	st	Z, r18
    2494:	8c 93       	st	X, r24
    2496:	26 81       	ldd	r18, Z+6	; 0x06
    2498:	37 81       	ldd	r19, Z+7	; 0x07
    249a:	2f 5f       	subi	r18, 0xFF	; 255
    249c:	3f 4f       	sbci	r19, 0xFF	; 255
    249e:	37 83       	std	Z+7, r19	; 0x07
    24a0:	26 83       	std	Z+6, r18	; 0x06
    24a2:	14 c0       	rjmp	.+40     	; 0x24cc <fputc+0x6e>
    24a4:	8b 01       	movw	r16, r22
    24a6:	ec 01       	movw	r28, r24
    24a8:	fb 01       	movw	r30, r22
    24aa:	00 84       	ldd	r0, Z+8	; 0x08
    24ac:	f1 85       	ldd	r31, Z+9	; 0x09
    24ae:	e0 2d       	mov	r30, r0
    24b0:	09 95       	icall
    24b2:	89 2b       	or	r24, r25
    24b4:	e1 f6       	brne	.-72     	; 0x246e <fputc+0x10>
    24b6:	d8 01       	movw	r26, r16
    24b8:	16 96       	adiw	r26, 0x06	; 6
    24ba:	8d 91       	ld	r24, X+
    24bc:	9c 91       	ld	r25, X
    24be:	17 97       	sbiw	r26, 0x07	; 7
    24c0:	01 96       	adiw	r24, 0x01	; 1
    24c2:	17 96       	adiw	r26, 0x07	; 7
    24c4:	9c 93       	st	X, r25
    24c6:	8e 93       	st	-X, r24
    24c8:	16 97       	sbiw	r26, 0x06	; 6
    24ca:	ce 01       	movw	r24, r28
    24cc:	df 91       	pop	r29
    24ce:	cf 91       	pop	r28
    24d0:	1f 91       	pop	r17
    24d2:	0f 91       	pop	r16
    24d4:	08 95       	ret

000024d6 <__ultoa_invert>:
    24d6:	fa 01       	movw	r30, r20
    24d8:	aa 27       	eor	r26, r26
    24da:	28 30       	cpi	r18, 0x08	; 8
    24dc:	51 f1       	breq	.+84     	; 0x2532 <__ultoa_invert+0x5c>
    24de:	20 31       	cpi	r18, 0x10	; 16
    24e0:	81 f1       	breq	.+96     	; 0x2542 <__ultoa_invert+0x6c>
    24e2:	e8 94       	clt
    24e4:	6f 93       	push	r22
    24e6:	6e 7f       	andi	r22, 0xFE	; 254
    24e8:	6e 5f       	subi	r22, 0xFE	; 254
    24ea:	7f 4f       	sbci	r23, 0xFF	; 255
    24ec:	8f 4f       	sbci	r24, 0xFF	; 255
    24ee:	9f 4f       	sbci	r25, 0xFF	; 255
    24f0:	af 4f       	sbci	r26, 0xFF	; 255
    24f2:	b1 e0       	ldi	r27, 0x01	; 1
    24f4:	3e d0       	rcall	.+124    	; 0x2572 <__ultoa_invert+0x9c>
    24f6:	b4 e0       	ldi	r27, 0x04	; 4
    24f8:	3c d0       	rcall	.+120    	; 0x2572 <__ultoa_invert+0x9c>
    24fa:	67 0f       	add	r22, r23
    24fc:	78 1f       	adc	r23, r24
    24fe:	89 1f       	adc	r24, r25
    2500:	9a 1f       	adc	r25, r26
    2502:	a1 1d       	adc	r26, r1
    2504:	68 0f       	add	r22, r24
    2506:	79 1f       	adc	r23, r25
    2508:	8a 1f       	adc	r24, r26
    250a:	91 1d       	adc	r25, r1
    250c:	a1 1d       	adc	r26, r1
    250e:	6a 0f       	add	r22, r26
    2510:	71 1d       	adc	r23, r1
    2512:	81 1d       	adc	r24, r1
    2514:	91 1d       	adc	r25, r1
    2516:	a1 1d       	adc	r26, r1
    2518:	20 d0       	rcall	.+64     	; 0x255a <__ultoa_invert+0x84>
    251a:	09 f4       	brne	.+2      	; 0x251e <__ultoa_invert+0x48>
    251c:	68 94       	set
    251e:	3f 91       	pop	r19
    2520:	2a e0       	ldi	r18, 0x0A	; 10
    2522:	26 9f       	mul	r18, r22
    2524:	11 24       	eor	r1, r1
    2526:	30 19       	sub	r19, r0
    2528:	30 5d       	subi	r19, 0xD0	; 208
    252a:	31 93       	st	Z+, r19
    252c:	de f6       	brtc	.-74     	; 0x24e4 <__ultoa_invert+0xe>
    252e:	cf 01       	movw	r24, r30
    2530:	08 95       	ret
    2532:	46 2f       	mov	r20, r22
    2534:	47 70       	andi	r20, 0x07	; 7
    2536:	40 5d       	subi	r20, 0xD0	; 208
    2538:	41 93       	st	Z+, r20
    253a:	b3 e0       	ldi	r27, 0x03	; 3
    253c:	0f d0       	rcall	.+30     	; 0x255c <__ultoa_invert+0x86>
    253e:	c9 f7       	brne	.-14     	; 0x2532 <__ultoa_invert+0x5c>
    2540:	f6 cf       	rjmp	.-20     	; 0x252e <__ultoa_invert+0x58>
    2542:	46 2f       	mov	r20, r22
    2544:	4f 70       	andi	r20, 0x0F	; 15
    2546:	40 5d       	subi	r20, 0xD0	; 208
    2548:	4a 33       	cpi	r20, 0x3A	; 58
    254a:	18 f0       	brcs	.+6      	; 0x2552 <__ultoa_invert+0x7c>
    254c:	49 5d       	subi	r20, 0xD9	; 217
    254e:	31 fd       	sbrc	r19, 1
    2550:	40 52       	subi	r20, 0x20	; 32
    2552:	41 93       	st	Z+, r20
    2554:	02 d0       	rcall	.+4      	; 0x255a <__ultoa_invert+0x84>
    2556:	a9 f7       	brne	.-22     	; 0x2542 <__ultoa_invert+0x6c>
    2558:	ea cf       	rjmp	.-44     	; 0x252e <__ultoa_invert+0x58>
    255a:	b4 e0       	ldi	r27, 0x04	; 4
    255c:	a6 95       	lsr	r26
    255e:	97 95       	ror	r25
    2560:	87 95       	ror	r24
    2562:	77 95       	ror	r23
    2564:	67 95       	ror	r22
    2566:	ba 95       	dec	r27
    2568:	c9 f7       	brne	.-14     	; 0x255c <__ultoa_invert+0x86>
    256a:	00 97       	sbiw	r24, 0x00	; 0
    256c:	61 05       	cpc	r22, r1
    256e:	71 05       	cpc	r23, r1
    2570:	08 95       	ret
    2572:	9b 01       	movw	r18, r22
    2574:	ac 01       	movw	r20, r24
    2576:	0a 2e       	mov	r0, r26
    2578:	06 94       	lsr	r0
    257a:	57 95       	ror	r21
    257c:	47 95       	ror	r20
    257e:	37 95       	ror	r19
    2580:	27 95       	ror	r18
    2582:	ba 95       	dec	r27
    2584:	c9 f7       	brne	.-14     	; 0x2578 <__ultoa_invert+0xa2>
    2586:	62 0f       	add	r22, r18
    2588:	73 1f       	adc	r23, r19
    258a:	84 1f       	adc	r24, r20
    258c:	95 1f       	adc	r25, r21
    258e:	a0 1d       	adc	r26, r0
    2590:	08 95       	ret

00002592 <_exit>:
    2592:	f8 94       	cli

00002594 <__stop_program>:
    2594:	ff cf       	rjmp	.-2      	; 0x2594 <__stop_program>
