#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 28 11:01:22 2024
# Process ID: 2212
# Current directory: C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9816 C:\Users\Stan\Documents\Git\LaboSystemNumeric\Rendu_5\Vivado\Vivado.xpr
# Log file: C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/vivado.log
# Journal file: C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_4/Vivado' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.gen/sources_1', nor could it be found using path 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_4/Vivado/Vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.723 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/Stan/Downloads/testbench.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Address_Decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Address_Decode'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Data_Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_Multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Instruction_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Operandes_Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Operandes_Multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Operandes_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Operandes_Register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Output_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Output_Register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Program_Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/new/Registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registers'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Sequenceur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sequenceur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/new/Stack.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Stack'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/Status_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Status_Register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/new/Sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/W_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'W_Register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoControleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nanoControleur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sources_1/imports/design.hdl/nanoProcesseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nanoProcesseur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sim_1/imports/Downloads/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab -wto 59e4eea8557c45008183b1543f1ea080 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 59e4eea8557c45008183b1543f1ea080 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.nanoprocesseur_package
Compiling architecture behavioral of entity xil_defaultlib.Stack [stack_default]
Compiling architecture behavioral of entity xil_defaultlib.Sync [sync_default]
Compiling architecture behavioral of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.Sequenceur [sequenceur_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Register [instruction_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Operandes_Multiplexer [operandes_multiplexer_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Status_Register [status_register_default]
Compiling architecture behavioral of entity xil_defaultlib.W_Register [w_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Operandes_Register [operandes_register_default]
Compiling architecture structural of entity xil_defaultlib.nanoProcesseur [nanoprocesseur_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Multiplexer [data_multiplexer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.Output_Register [output_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Address_Decode [address_decode_default]
Compiling architecture structural of entity xil_defaultlib.nanoControleur [nanocontroleur_default]
Compiling architecture structure of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 28 12:11:21 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: la simulation est en cours
Time: 0 ps  Iteration: 0  Process: /testbench/run  File: C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sim_1/imports/Downloads/testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1201.723 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: la simulation est en cours
Time: 0 ps  Iteration: 0  Process: /testbench/run  File: C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sim_1/imports/Downloads/testbench.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sim_1/imports/Downloads/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
ERROR: [VRFC 10-4982] syntax error near 'sim_end' [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sim_1/imports/Downloads/testbench.vhd:121]
ERROR: [VRFC 10-3782] unit 'structure' ignored due to previous errors [C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sim_1/imports/Downloads/testbench.vhd:7]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sim_1/imports/Downloads/testbench.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sim_1/imports/Downloads/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim'
"xelab -wto 59e4eea8557c45008183b1543f1ea080 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 59e4eea8557c45008183b1543f1ea080 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.nanoprocesseur_package
Compiling architecture behavioral of entity xil_defaultlib.Stack [stack_default]
Compiling architecture behavioral of entity xil_defaultlib.Sync [sync_default]
Compiling architecture behavioral of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.Sequenceur [sequenceur_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Register [instruction_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Operandes_Multiplexer [operandes_multiplexer_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Status_Register [status_register_default]
Compiling architecture behavioral of entity xil_defaultlib.W_Register [w_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Operandes_Register [operandes_register_default]
Compiling architecture structural of entity xil_defaultlib.nanoProcesseur [nanoprocesseur_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Data_Multiplexer [data_multiplexer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.Output_Register [output_register_default]
Compiling architecture behavioral of entity xil_defaultlib.Address_Decode [address_decode_default]
Compiling architecture structural of entity xil_defaultlib.nanoControleur [nanocontroleur_default]
Compiling architecture structure of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: la simulation est en cours
Time: 0 ps  Iteration: 0  Process: /testbench/run  File: C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sim_1/imports/Downloads/testbench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.723 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Note: la simulation est en cours
Time: 0 ps  Iteration: 0  Process: /testbench/run  File: C:/Users/Stan/Documents/Git/LaboSystemNumeric/Rendu_5/Vivado/Vivado.srcs/sim_1/imports/Downloads/testbench.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 28 12:18:33 2024...
