Classic Timing Analyzer report for project5
Fri Dec 06 02:27:03 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Sys_CLK'
  7. Clock Hold: 'Sys_CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                       ; To                                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 12.100 ns                        ; UART_Recieve                                                               ; design4TJN:inst|Delay_Function:inst15|inst                                 ; --         ; Sys_CLK  ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 45.800 ns                        ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lG                                                                         ; Sys_CLK    ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.000 ns                         ; Rst_UART                                                                   ; design4TJN:inst|inst39                                                     ; --         ; Sys_CLK  ; 0            ;
; Clock Setup: 'Sys_CLK'       ; N/A                                      ; None          ; 26.74 MHz ( period = 37.400 ns ) ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; design4TJN:inst|inst5                                                      ; Sys_CLK    ; Sys_CLK  ; 0            ;
; Clock Hold: 'Sys_CLK'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; design4TJN:inst|inst34                                                     ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; Sys_CLK    ; Sys_CLK  ; 9            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                            ;                                                                            ;            ;          ; 9            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K70RC240-4    ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Sys_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Rst_UART        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; UART_Recieve    ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sys_CLK'                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                      ; To                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 26.74 MHz ( period = 37.400 ns )                    ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0]                ; design4TJN:inst|inst5                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; 26.88 MHz ( period = 37.200 ns )                    ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2]                ; design4TJN:inst|inst9                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; 27.03 MHz ( period = 37.000 ns )                    ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3]                ; design4TJN:inst|inst11                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; 27.03 MHz ( period = 37.000 ns )                    ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1]                ; design4TJN:inst|inst7                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; 28.25 MHz ( period = 35.400 ns )                    ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3]                ; design4TJN:inst|inst4                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; 28.25 MHz ( period = 35.400 ns )                    ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2]                ; design4TJN:inst|inst3                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; 28.25 MHz ( period = 35.400 ns )                    ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1]                ; design4TJN:inst|inst2                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; 28.57 MHz ( period = 35.000 ns )                    ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0]                ; design4TJN:inst|inst1                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; design4TJN:inst|inst47                                                                    ; design4TJN:inst|inst37                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; design4TJN:inst|inst47                                                                    ; design4TJN:inst|inst33                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; design4TJN:inst|inst47                                                                    ; design4TJN:inst|inst34                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; design4TJN:inst|inst47                                                                    ; design4TJN:inst|inst36                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; design4TJN:inst|inst47                                                                    ; design4TJN:inst|inst32                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 57.47 MHz ( period = 17.400 ns )                    ; design4TJN:inst|inst47                                                                    ; design4TJN:inst|inst29                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 57.80 MHz ( period = 17.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.300 ns               ;
; N/A                                     ; 58.14 MHz ( period = 17.200 ns )                    ; design4TJN:inst|inst47                                                                    ; design4TJN:inst|inst31                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.000 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.000 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.000 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.000 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.000 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.000 ns               ;
; N/A                                     ; 58.82 MHz ( period = 17.000 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 13.000 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.800 ns               ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; design4TJN:inst|inst9                                                                     ; inst18                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 69.44 MHz ( period = 14.400 ns )                    ; design4TJN:inst|inst9                                                                     ; inst19                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; design4TJN:inst|inst7                                                                     ; inst18                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 69.93 MHz ( period = 14.300 ns )                    ; design4TJN:inst|inst7                                                                     ; inst19                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; design4TJN:inst|inst11                                                                    ; inst18                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 70.42 MHz ( period = 14.200 ns )                    ; design4TJN:inst|inst11                                                                    ; inst19                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 10.200 ns               ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; design4TJN:inst|inst4                                                                     ; inst18                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; design4TJN:inst|inst2                                                                     ; inst18                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; design4TJN:inst|inst4                                                                     ; inst19                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; design4TJN:inst|inst2                                                                     ; inst19                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 71.43 MHz ( period = 14.000 ns )                    ; design4TJN:inst|inst39                                                                    ; design4TJN:inst|inst42                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; design4TJN:inst|inst3                                                                     ; inst18                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 71.94 MHz ( period = 13.900 ns )                    ; design4TJN:inst|inst3                                                                     ; inst19                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 74.63 MHz ( period = 13.400 ns )                    ; design4TJN:inst|inst1                                                                     ; inst18                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 74.63 MHz ( period = 13.400 ns )                    ; design4TJN:inst|inst1                                                                     ; inst19                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; design4TJN:inst|inst49                                                                    ; design4TJN:inst|Delay_Function:inst15|inst                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 8.000 ns                ;
; N/A                                     ; 84.75 MHz ( period = 11.800 ns )                    ; design4TJN:inst|Delay_Function:inst15|inst45                                              ; design4TJN:inst|inst42                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; design4TJN:inst|inst5                                                                     ; inst18                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; design4TJN:inst|inst5                                                                     ; inst19                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 85.47 MHz ( period = 11.700 ns )                    ; design4TJN:inst|inst42                                                                    ; design4TJN:inst|Delay_Function:inst15|inst                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; design4TJN:inst|inst3                                                                     ; inst62                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; design4TJN:inst|inst2                                                                     ; inst62                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; design4TJN:inst|inst1                                                                     ; inst62                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]  ; inst3                                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 88.50 MHz ( period = 11.300 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]  ; inst3                                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; design4TJN:inst|Delay_Function:inst28|inst47                                              ; design4TJN:inst|inst42                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; design4TJN:inst|inst4                                                                     ; inst62                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]  ; inst3                                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; design4TJN:inst|Delay_Function:inst6|inst39                                               ; design4TJN:inst|Delay_Function:inst6|inst43                                               ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; design4TJN:inst|Delay_Function:inst6|inst21                                               ; design4TJN:inst|Delay_Function:inst6|inst25                                               ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 93.46 MHz ( period = 10.700 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]  ; inst3                                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]  ; inst3                                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 95.24 MHz ( period = 10.500 ns )                    ; design4TJN:inst|Delay_Function:inst8|inst47                                               ; design4TJN:inst|Delay_Function:inst10|inst                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; design4TJN:inst|Delay_Function:inst28|inst19                                              ; design4TJN:inst|Delay_Function:inst28|inst23                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; design4TJN:inst|Delay_Function:inst|inst36                                                ; design4TJN:inst|Delay_Function:inst|inst40                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0] ; inst62                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]  ; inst3                                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; design4TJN:inst|Delay_Function:inst|inst39                                                ; design4TJN:inst|Delay_Function:inst|inst43                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 98.04 MHz ( period = 10.200 ns )                    ; design4TJN:inst|inst47                                                                    ; design4TJN:inst|inst30                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; design4TJN:inst|Delay_Function:inst16|inst41                                              ; design4TJN:inst|Delay_Function:inst16|inst45                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 99.01 MHz ( period = 10.100 ns )                    ; design4TJN:inst|Delay_Function:inst8|inst29                                               ; design4TJN:inst|Delay_Function:inst8|inst33                                               ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0] ; inst63                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] ; inst62                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]  ; inst3                                                                                     ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; design4TJN:inst|Delay_Function:inst10|inst45                                              ; design4TJN:inst|Delay_Function:inst10|inst18                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; design4TJN:inst|Delay_Function:inst25|inst                                                ; design4TJN:inst|Delay_Function:inst25|inst20                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 102.04 MHz ( period = 9.800 ns )                    ; design4TJN:inst|Delay_Function:inst25|inst40                                              ; design4TJN:inst|Delay_Function:inst25|inst44                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] ; inst63                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; design4TJN:inst|Delay_Function:inst16|inst38                                              ; design4TJN:inst|Delay_Function:inst16|inst42                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 103.09 MHz ( period = 9.700 ns )                    ; design4TJN:inst|inst49                                                                    ; design4TJN:inst|inst49                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2] ; inst62                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; design4TJN:inst|Delay_Function:inst28|inst24                                              ; design4TJN:inst|Delay_Function:inst28|inst28                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.500 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; design4TJN:inst|Delay_Function:inst23|inst                                                ; design4TJN:inst|Delay_Function:inst23|inst20                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.500 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2] ; inst63                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; design4TJN:inst|Delay_Function:inst28|inst18                                              ; design4TJN:inst|Delay_Function:inst28|inst22                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 106.38 MHz ( period = 9.400 ns )                    ; design4TJN:inst|inst42                                                                    ; design4TJN:inst|inst49                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 107.53 MHz ( period = 9.300 ns )                    ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] ; inst62                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.300 ns                ;
; N/A                                     ; 107.53 MHz ( period = 9.300 ns )                    ; design4TJN:inst|inst7                                                                     ; inst63                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.300 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; design4TJN:inst|inst9                                                                     ; inst63                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] ; inst63                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; design4TJN:inst|Delay_Function:inst|inst33                                                ; design4TJN:inst|Delay_Function:inst|inst37                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; design4TJN:inst|inst18                                                                    ; design4TJN:inst|Delay_Function:inst15|inst                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 111.11 MHz ( period = 9.000 ns )                    ; design4TJN:inst|Delay_Function:inst25|inst43                                              ; design4TJN:inst|Delay_Function:inst25|inst47                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 111.11 MHz ( period = 9.000 ns )                    ; design4TJN:inst|Delay_Function:inst23|inst35                                              ; design4TJN:inst|Delay_Function:inst23|inst39                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 111.11 MHz ( period = 9.000 ns )                    ; design4TJN:inst|Delay_Function:inst27|inst33                                              ; design4TJN:inst|Delay_Function:inst27|inst37                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 111.11 MHz ( period = 9.000 ns )                    ; design4TJN:inst|Delay_Function:inst16|inst                                                ; design4TJN:inst|Delay_Function:inst16|inst20                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 112.36 MHz ( period = 8.900 ns )                    ; inst61                                                                                    ; inst37                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 112.36 MHz ( period = 8.900 ns )                    ; design4TJN:inst|Delay_Function:inst28|inst47                                              ; inst61                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; design4TJN:inst|Delay_Function:inst|inst19                                                ; design4TJN:inst|Delay_Function:inst|inst23                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; design4TJN:inst|Delay_Function:inst25|inst26                                              ; design4TJN:inst|Delay_Function:inst25|inst30                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; design4TJN:inst|Delay_Function:inst23|inst40                                              ; design4TJN:inst|Delay_Function:inst23|inst44                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; design4TJN:inst|Delay_Function:inst|inst                                                  ; design4TJN:inst|Delay_Function:inst|inst20                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; inst62                                                                                    ; inst18                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; design4TJN:inst|Delay_Function:inst27|inst39                                              ; design4TJN:inst|Delay_Function:inst27|inst43                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; design4TJN:inst|Delay_Function:inst25|inst19                                              ; design4TJN:inst|Delay_Function:inst25|inst23                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; design4TJN:inst|Delay_Function:inst8|inst26                                               ; design4TJN:inst|Delay_Function:inst8|inst30                                               ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; design4TJN:inst|Delay_Function:inst6|inst45                                               ; design4TJN:inst|Delay_Function:inst6|inst18                                               ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; design4TJN:inst|Delay_Function:inst27|inst                                                ; design4TJN:inst|Delay_Function:inst27|inst20                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; design4TJN:inst|inst39                                                                    ; design4TJN:inst|Delay_Function:inst|inst                                                  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; design4TJN:inst|inst11                                                                    ; inst63                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; inst24                                                                                    ; inst37                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; design4TJN:inst|Delay_Function:inst16|inst23                                              ; design4TJN:inst|Delay_Function:inst16|inst27                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; design4TJN:inst|Delay_Function:inst6|inst42                                               ; design4TJN:inst|Delay_Function:inst6|inst46                                               ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; design4TJN:inst|Delay_Function:inst10|inst38                                              ; design4TJN:inst|Delay_Function:inst10|inst42                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; design4TJN:inst|Delay_Function:inst27|inst22                                              ; design4TJN:inst|Delay_Function:inst27|inst26                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; inst63                                                                                    ; inst19                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; design4TJN:inst|Delay_Function:inst8|inst23                                               ; design4TJN:inst|Delay_Function:inst8|inst27                                               ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; design4TJN:inst|Delay_Function:inst27|inst46                                              ; design4TJN:inst|Delay_Function:inst27|inst19                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; design4TJN:inst|Delay_Function:inst|inst26                                                ; design4TJN:inst|Delay_Function:inst|inst30                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; design4TJN:inst|Delay_Function:inst23|inst41                                              ; design4TJN:inst|Delay_Function:inst23|inst45                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; design4TJN:inst|Delay_Function:inst25|inst33                                              ; design4TJN:inst|Delay_Function:inst25|inst37                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; design4TJN:inst|Delay_Function:inst28|inst25                                              ; design4TJN:inst|Delay_Function:inst28|inst29                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; design4TJN:inst|Delay_Function:inst10|inst25                                              ; design4TJN:inst|Delay_Function:inst10|inst29                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; design4TJN:inst|Delay_Function:inst27|inst40                                              ; design4TJN:inst|Delay_Function:inst27|inst44                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; design4TJN:inst|Delay_Function:inst10|inst32                                              ; design4TJN:inst|Delay_Function:inst10|inst36                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; design4TJN:inst|Delay_Function:inst6|inst24                                               ; design4TJN:inst|Delay_Function:inst6|inst28                                               ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; design4TJN:inst|Delay_Function:inst15|inst41                                              ; design4TJN:inst|Delay_Function:inst15|inst45                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 117.65 MHz ( period = 8.500 ns )                    ; design4TJN:inst|Delay_Function:inst15|inst40                                              ; design4TJN:inst|Delay_Function:inst15|inst44                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; design4TJN:inst|Delay_Function:inst10|inst31                                              ; design4TJN:inst|Delay_Function:inst10|inst35                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.400 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; design4TJN:inst|Delay_Function:inst23|inst34                                              ; design4TJN:inst|Delay_Function:inst23|inst38                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.400 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; design4TJN:inst|Delay_Function:inst16|inst44                                              ; design4TJN:inst|Delay_Function:inst16|inst17                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.400 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; design4TJN:inst|Delay_Function:inst8|inst28                                               ; design4TJN:inst|Delay_Function:inst8|inst32                                               ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 4.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|inst5                                                                     ; inst63                                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0] ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst45                                              ; design4TJN:inst|Delay_Function:inst|inst                                                  ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|inst49                                                                    ; design4TJN:inst|inst18                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst45                                              ; design4TJN:inst|inst49                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|inst18                                                                    ; design4TJN:inst|inst49                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1] ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3] ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0] ; lpm_counter3:inst53|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2] ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst25|inst20                                              ; design4TJN:inst|Delay_Function:inst25|inst24                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst23|inst20                                              ; design4TJN:inst|Delay_Function:inst23|inst24                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst27|inst47                                              ; design4TJN:inst|Delay_Function:inst28|inst                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst10|inst                                                ; design4TJN:inst|Delay_Function:inst10|inst20                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst8|inst                                                 ; design4TJN:inst|Delay_Function:inst8|inst20                                               ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst6|inst                                                 ; design4TJN:inst|Delay_Function:inst6|inst20                                               ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst6|inst47                                               ; design4TJN:inst|Delay_Function:inst8|inst                                                 ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst|inst47                                                ; design4TJN:inst|Delay_Function:inst6|inst                                                 ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst10|inst47                                              ; design4TJN:inst|Delay_Function:inst16|inst                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst25|inst47                                              ; design4TJN:inst|Delay_Function:inst27|inst                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst23|inst47                                              ; design4TJN:inst|Delay_Function:inst25|inst                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst16|inst47                                              ; design4TJN:inst|Delay_Function:inst23|inst                                                ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst37                                              ; design4TJN:inst|Delay_Function:inst15|inst41                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst33                                              ; design4TJN:inst|Delay_Function:inst15|inst37                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst29                                              ; design4TJN:inst|Delay_Function:inst15|inst33                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst25                                              ; design4TJN:inst|Delay_Function:inst15|inst29                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst21                                              ; design4TJN:inst|Delay_Function:inst15|inst25                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst17                                              ; design4TJN:inst|Delay_Function:inst15|inst21                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst44                                              ; design4TJN:inst|Delay_Function:inst15|inst17                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst36                                              ; design4TJN:inst|Delay_Function:inst15|inst40                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst32                                              ; design4TJN:inst|Delay_Function:inst15|inst36                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst28                                              ; design4TJN:inst|Delay_Function:inst15|inst32                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst24                                              ; design4TJN:inst|Delay_Function:inst15|inst28                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst20                                              ; design4TJN:inst|Delay_Function:inst15|inst24                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|Delay_Function:inst15|inst                                                ; design4TJN:inst|Delay_Function:inst15|inst20                                              ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; design4TJN:inst|inst42                                                                    ; design4TJN:inst|inst18                                                                    ; Sys_CLK    ; Sys_CLK  ; None                        ; None                      ; 2.200 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                           ;                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sys_CLK'                                                                                                                                                                                                                                       ;
+------------------------------------------+------------------------+----------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                   ; To                                                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------+----------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; design4TJN:inst|inst34 ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; Sys_CLK    ; Sys_CLK  ; None                       ; None                       ; 3.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; design4TJN:inst|inst37 ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; Sys_CLK    ; Sys_CLK  ; None                       ; None                       ; 3.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; design4TJN:inst|inst36 ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; Sys_CLK    ; Sys_CLK  ; None                       ; None                       ; 3.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; design4TJN:inst|inst32 ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; Sys_CLK    ; Sys_CLK  ; None                       ; None                       ; 3.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; design4TJN:inst|inst33 ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; Sys_CLK    ; Sys_CLK  ; None                       ; None                       ; 5.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; design4TJN:inst|inst29 ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; Sys_CLK    ; Sys_CLK  ; None                       ; None                       ; 5.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; design4TJN:inst|inst31 ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; Sys_CLK    ; Sys_CLK  ; None                       ; None                       ; 5.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; design4TJN:inst|inst30 ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; Sys_CLK    ; Sys_CLK  ; None                       ; None                       ; 3.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; design4TJN:inst|inst47 ; design4TJN:inst|inst30                                                     ; Sys_CLK    ; Sys_CLK  ; None                       ; None                       ; 6.800 ns                 ;
+------------------------------------------+------------------------+----------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+--------------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                         ; To Clock ;
+-------+--------------+------------+--------------+--------------------------------------------+----------+
; N/A   ; None         ; 12.100 ns  ; UART_Recieve ; design4TJN:inst|Delay_Function:inst15|inst ; Sys_CLK  ;
; N/A   ; None         ; 11.600 ns  ; UART_Recieve ; design4TJN:inst|inst42                     ; Sys_CLK  ;
; N/A   ; None         ; 11.600 ns  ; Rst_UART     ; design4TJN:inst|Delay_Function:inst15|inst ; Sys_CLK  ;
; N/A   ; None         ; 11.400 ns  ; Rst_UART     ; design4TJN:inst|inst42                     ; Sys_CLK  ;
; N/A   ; None         ; 9.800 ns   ; UART_Recieve ; design4TJN:inst|inst49                     ; Sys_CLK  ;
; N/A   ; None         ; 9.300 ns   ; Rst_UART     ; design4TJN:inst|inst49                     ; Sys_CLK  ;
; N/A   ; None         ; 6.600 ns   ; UART_Recieve ; design4TJN:inst|inst18                     ; Sys_CLK  ;
; N/A   ; None         ; 6.500 ns   ; UART_Recieve ; inst61                                     ; Sys_CLK  ;
; N/A   ; None         ; 6.500 ns   ; UART_Recieve ; design4TJN:inst|inst47                     ; Sys_CLK  ;
; N/A   ; None         ; 6.300 ns   ; UART_Recieve ; design4TJN:inst|Delay_Function:inst|inst   ; Sys_CLK  ;
; N/A   ; None         ; 6.100 ns   ; Rst_UART     ; design4TJN:inst|Delay_Function:inst|inst   ; Sys_CLK  ;
; N/A   ; None         ; 6.100 ns   ; Rst_UART     ; design4TJN:inst|inst18                     ; Sys_CLK  ;
; N/A   ; None         ; 5.700 ns   ; Rst_UART     ; inst61                                     ; Sys_CLK  ;
; N/A   ; None         ; 5.700 ns   ; Rst_UART     ; design4TJN:inst|inst47                     ; Sys_CLK  ;
; N/A   ; None         ; 5.700 ns   ; Rst_UART     ; design4TJN:inst|inst39                     ; Sys_CLK  ;
+-------+--------------+------------+--------------+--------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                    ;
+-------+--------------+------------+----------------------------------------------------------------------------+--------+--------------+
; Slack ; Required tco ; Actual tco ; From                                                                       ; To     ; From Clock   ;
+-------+--------------+------------+----------------------------------------------------------------------------+--------+--------------+
; N/A   ; None         ; 45.800 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lG     ; Sys_CLK      ;
; N/A   ; None         ; 45.600 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lF     ; Sys_CLK      ;
; N/A   ; None         ; 45.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UB     ; Sys_CLK      ;
; N/A   ; None         ; 45.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UB     ; Sys_CLK      ;
; N/A   ; None         ; 45.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UB     ; Sys_CLK      ;
; N/A   ; None         ; 45.200 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lG     ; Sys_CLK      ;
; N/A   ; None         ; 45.200 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lG     ; Sys_CLK      ;
; N/A   ; None         ; 45.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lF     ; Sys_CLK      ;
; N/A   ; None         ; 45.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lF     ; Sys_CLK      ;
; N/A   ; None         ; 44.800 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UB     ; Sys_CLK      ;
; N/A   ; None         ; 44.800 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UA     ; Sys_CLK      ;
; N/A   ; None         ; 44.400 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lE     ; Sys_CLK      ;
; N/A   ; None         ; 44.400 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lD     ; Sys_CLK      ;
; N/A   ; None         ; 44.400 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lC     ; Sys_CLK      ;
; N/A   ; None         ; 44.400 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lB     ; Sys_CLK      ;
; N/A   ; None         ; 44.300 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lE     ; Sys_CLK      ;
; N/A   ; None         ; 44.300 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lE     ; Sys_CLK      ;
; N/A   ; None         ; 44.300 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lD     ; Sys_CLK      ;
; N/A   ; None         ; 44.300 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lD     ; Sys_CLK      ;
; N/A   ; None         ; 44.300 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lC     ; Sys_CLK      ;
; N/A   ; None         ; 44.300 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lB     ; Sys_CLK      ;
; N/A   ; None         ; 44.300 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lA     ; Sys_CLK      ;
; N/A   ; None         ; 44.300 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lA     ; Sys_CLK      ;
; N/A   ; None         ; 44.200 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lC     ; Sys_CLK      ;
; N/A   ; None         ; 44.200 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lB     ; Sys_CLK      ;
; N/A   ; None         ; 44.200 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lA     ; Sys_CLK      ;
; N/A   ; None         ; 44.100 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lA     ; Sys_CLK      ;
; N/A   ; None         ; 44.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lC     ; Sys_CLK      ;
; N/A   ; None         ; 44.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lB     ; Sys_CLK      ;
; N/A   ; None         ; 44.000 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UC     ; Sys_CLK      ;
; N/A   ; None         ; 44.000 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UC     ; Sys_CLK      ;
; N/A   ; None         ; 44.000 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UC     ; Sys_CLK      ;
; N/A   ; None         ; 43.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lE     ; Sys_CLK      ;
; N/A   ; None         ; 43.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lD     ; Sys_CLK      ;
; N/A   ; None         ; 43.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UG     ; Sys_CLK      ;
; N/A   ; None         ; 43.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UG     ; Sys_CLK      ;
; N/A   ; None         ; 43.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UF     ; Sys_CLK      ;
; N/A   ; None         ; 43.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UF     ; Sys_CLK      ;
; N/A   ; None         ; 43.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UE     ; Sys_CLK      ;
; N/A   ; None         ; 43.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UE     ; Sys_CLK      ;
; N/A   ; None         ; 43.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UD     ; Sys_CLK      ;
; N/A   ; None         ; 43.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UD     ; Sys_CLK      ;
; N/A   ; None         ; 43.400 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lG     ; UART_Recieve ;
; N/A   ; None         ; 43.300 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lG     ; Sys_CLK      ;
; N/A   ; None         ; 43.300 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UG     ; Sys_CLK      ;
; N/A   ; None         ; 43.300 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UF     ; Sys_CLK      ;
; N/A   ; None         ; 43.300 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UE     ; Sys_CLK      ;
; N/A   ; None         ; 43.300 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UD     ; Sys_CLK      ;
; N/A   ; None         ; 43.200 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lF     ; UART_Recieve ;
; N/A   ; None         ; 43.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UB     ; UART_Recieve ;
; N/A   ; None         ; 43.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UB     ; UART_Recieve ;
; N/A   ; None         ; 43.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UB     ; UART_Recieve ;
; N/A   ; None         ; 43.100 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lF     ; Sys_CLK      ;
; N/A   ; None         ; 43.100 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UG     ; Sys_CLK      ;
; N/A   ; None         ; 43.100 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UF     ; Sys_CLK      ;
; N/A   ; None         ; 43.100 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UE     ; Sys_CLK      ;
; N/A   ; None         ; 43.100 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UD     ; Sys_CLK      ;
; N/A   ; None         ; 43.100 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UC     ; Sys_CLK      ;
; N/A   ; None         ; 42.800 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lG     ; UART_Recieve ;
; N/A   ; None         ; 42.800 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lG     ; UART_Recieve ;
; N/A   ; None         ; 42.600 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lG     ; Rst_UART     ;
; N/A   ; None         ; 42.600 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lF     ; UART_Recieve ;
; N/A   ; None         ; 42.600 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lF     ; UART_Recieve ;
; N/A   ; None         ; 42.400 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lF     ; Rst_UART     ;
; N/A   ; None         ; 42.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UB     ; Rst_UART     ;
; N/A   ; None         ; 42.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UB     ; Rst_UART     ;
; N/A   ; None         ; 42.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UB     ; Rst_UART     ;
; N/A   ; None         ; 42.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UB     ; UART_Recieve ;
; N/A   ; None         ; 42.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UA     ; UART_Recieve ;
; N/A   ; None         ; 42.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UA     ; Sys_CLK      ;
; N/A   ; None         ; 42.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UA     ; Sys_CLK      ;
; N/A   ; None         ; 42.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lG     ; Rst_UART     ;
; N/A   ; None         ; 42.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lG     ; Rst_UART     ;
; N/A   ; None         ; 42.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lE     ; UART_Recieve ;
; N/A   ; None         ; 42.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lD     ; UART_Recieve ;
; N/A   ; None         ; 42.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lC     ; UART_Recieve ;
; N/A   ; None         ; 42.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lB     ; UART_Recieve ;
; N/A   ; None         ; 41.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lE     ; UART_Recieve ;
; N/A   ; None         ; 41.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lE     ; UART_Recieve ;
; N/A   ; None         ; 41.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lD     ; UART_Recieve ;
; N/A   ; None         ; 41.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lD     ; UART_Recieve ;
; N/A   ; None         ; 41.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lC     ; UART_Recieve ;
; N/A   ; None         ; 41.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lB     ; UART_Recieve ;
; N/A   ; None         ; 41.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lA     ; UART_Recieve ;
; N/A   ; None         ; 41.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lA     ; UART_Recieve ;
; N/A   ; None         ; 41.900 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UA     ; Sys_CLK      ;
; N/A   ; None         ; 41.800 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lF     ; Rst_UART     ;
; N/A   ; None         ; 41.800 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lF     ; Rst_UART     ;
; N/A   ; None         ; 41.800 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lC     ; UART_Recieve ;
; N/A   ; None         ; 41.800 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lB     ; UART_Recieve ;
; N/A   ; None         ; 41.800 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lA     ; UART_Recieve ;
; N/A   ; None         ; 41.700 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lA     ; UART_Recieve ;
; N/A   ; None         ; 41.600 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lC     ; UART_Recieve ;
; N/A   ; None         ; 41.600 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lB     ; UART_Recieve ;
; N/A   ; None         ; 41.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UC     ; UART_Recieve ;
; N/A   ; None         ; 41.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UC     ; UART_Recieve ;
; N/A   ; None         ; 41.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UC     ; UART_Recieve ;
; N/A   ; None         ; 41.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UB     ; Rst_UART     ;
; N/A   ; None         ; 41.600 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UA     ; Rst_UART     ;
; N/A   ; None         ; 41.500 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lE     ; UART_Recieve ;
; N/A   ; None         ; 41.500 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lD     ; UART_Recieve ;
; N/A   ; None         ; 41.200 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lE     ; Rst_UART     ;
; N/A   ; None         ; 41.200 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lD     ; Rst_UART     ;
; N/A   ; None         ; 41.200 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lC     ; Rst_UART     ;
; N/A   ; None         ; 41.200 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lB     ; Rst_UART     ;
; N/A   ; None         ; 41.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UG     ; UART_Recieve ;
; N/A   ; None         ; 41.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UG     ; UART_Recieve ;
; N/A   ; None         ; 41.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UF     ; UART_Recieve ;
; N/A   ; None         ; 41.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UF     ; UART_Recieve ;
; N/A   ; None         ; 41.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UE     ; UART_Recieve ;
; N/A   ; None         ; 41.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UE     ; UART_Recieve ;
; N/A   ; None         ; 41.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UD     ; UART_Recieve ;
; N/A   ; None         ; 41.200 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UD     ; UART_Recieve ;
; N/A   ; None         ; 41.100 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lE     ; Rst_UART     ;
; N/A   ; None         ; 41.100 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lE     ; Rst_UART     ;
; N/A   ; None         ; 41.100 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lD     ; Rst_UART     ;
; N/A   ; None         ; 41.100 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lD     ; Rst_UART     ;
; N/A   ; None         ; 41.100 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lC     ; Rst_UART     ;
; N/A   ; None         ; 41.100 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lB     ; Rst_UART     ;
; N/A   ; None         ; 41.100 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lA     ; Rst_UART     ;
; N/A   ; None         ; 41.100 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lA     ; Rst_UART     ;
; N/A   ; None         ; 41.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lC     ; Rst_UART     ;
; N/A   ; None         ; 41.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lB     ; Rst_UART     ;
; N/A   ; None         ; 41.000 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lA     ; Rst_UART     ;
; N/A   ; None         ; 40.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lG     ; UART_Recieve ;
; N/A   ; None         ; 40.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1] ; lA     ; Rst_UART     ;
; N/A   ; None         ; 40.900 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UG     ; UART_Recieve ;
; N/A   ; None         ; 40.900 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UF     ; UART_Recieve ;
; N/A   ; None         ; 40.900 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UE     ; UART_Recieve ;
; N/A   ; None         ; 40.900 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UD     ; UART_Recieve ;
; N/A   ; None         ; 40.800 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lC     ; Rst_UART     ;
; N/A   ; None         ; 40.800 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0] ; lB     ; Rst_UART     ;
; N/A   ; None         ; 40.800 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UC     ; Rst_UART     ;
; N/A   ; None         ; 40.800 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UC     ; Rst_UART     ;
; N/A   ; None         ; 40.800 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UC     ; Rst_UART     ;
; N/A   ; None         ; 40.700 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lF     ; UART_Recieve ;
; N/A   ; None         ; 40.700 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lE     ; Rst_UART     ;
; N/A   ; None         ; 40.700 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3] ; lD     ; Rst_UART     ;
; N/A   ; None         ; 40.700 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UG     ; UART_Recieve ;
; N/A   ; None         ; 40.700 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UF     ; UART_Recieve ;
; N/A   ; None         ; 40.700 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UE     ; UART_Recieve ;
; N/A   ; None         ; 40.700 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UD     ; UART_Recieve ;
; N/A   ; None         ; 40.700 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UC     ; UART_Recieve ;
; N/A   ; None         ; 40.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UG     ; Rst_UART     ;
; N/A   ; None         ; 40.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UG     ; Rst_UART     ;
; N/A   ; None         ; 40.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UF     ; Rst_UART     ;
; N/A   ; None         ; 40.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UF     ; Rst_UART     ;
; N/A   ; None         ; 40.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UE     ; Rst_UART     ;
; N/A   ; None         ; 40.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UE     ; Rst_UART     ;
; N/A   ; None         ; 40.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UD     ; Rst_UART     ;
; N/A   ; None         ; 40.400 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UD     ; Rst_UART     ;
; N/A   ; None         ; 40.100 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lG     ; Rst_UART     ;
; N/A   ; None         ; 40.100 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UG     ; Rst_UART     ;
; N/A   ; None         ; 40.100 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UF     ; Rst_UART     ;
; N/A   ; None         ; 40.100 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UE     ; Rst_UART     ;
; N/A   ; None         ; 40.100 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UD     ; Rst_UART     ;
; N/A   ; None         ; 39.900 ns  ; design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2] ; lF     ; Rst_UART     ;
; N/A   ; None         ; 39.900 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UG     ; Rst_UART     ;
; N/A   ; None         ; 39.900 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UF     ; Rst_UART     ;
; N/A   ; None         ; 39.900 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UE     ; Rst_UART     ;
; N/A   ; None         ; 39.900 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UD     ; Rst_UART     ;
; N/A   ; None         ; 39.900 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0] ; UC     ; Rst_UART     ;
; N/A   ; None         ; 39.800 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UA     ; UART_Recieve ;
; N/A   ; None         ; 39.800 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UA     ; UART_Recieve ;
; N/A   ; None         ; 39.500 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UA     ; UART_Recieve ;
; N/A   ; None         ; 39.000 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3] ; UA     ; Rst_UART     ;
; N/A   ; None         ; 39.000 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] ; UA     ; Rst_UART     ;
; N/A   ; None         ; 38.700 ns  ; design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1] ; UA     ; Rst_UART     ;
; N/A   ; None         ; 31.200 ns  ; design4TJN:inst|inst5                                                      ; LN0    ; Sys_CLK      ;
; N/A   ; None         ; 29.500 ns  ; inst19                                                                     ; 3      ; Sys_CLK      ;
; N/A   ; None         ; 29.500 ns  ; inst18                                                                     ; 1      ; Sys_CLK      ;
; N/A   ; None         ; 29.100 ns  ; inst37                                                                     ; enable ; Sys_CLK      ;
; N/A   ; None         ; 28.400 ns  ; design4TJN:inst|inst2                                                      ; UP1    ; Sys_CLK      ;
; N/A   ; None         ; 28.100 ns  ; design4TJN:inst|inst4                                                      ; UP3    ; Sys_CLK      ;
; N/A   ; None         ; 26.800 ns  ; design4TJN:inst|inst11                                                     ; LN3    ; Sys_CLK      ;
; N/A   ; None         ; 26.700 ns  ; design4TJN:inst|inst7                                                      ; LN1    ; Sys_CLK      ;
; N/A   ; None         ; 26.600 ns  ; design4TJN:inst|inst9                                                      ; LN2    ; Sys_CLK      ;
; N/A   ; None         ; 25.200 ns  ; design4TJN:inst|inst1                                                      ; UP0    ; Sys_CLK      ;
; N/A   ; None         ; 25.200 ns  ; design4TJN:inst|inst3                                                      ; UP2    ; Sys_CLK      ;
+-------+--------------+------------+----------------------------------------------------------------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+--------------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                         ; To Clock ;
+---------------+-------------+-----------+--------------+--------------------------------------------+----------+
; N/A           ; None        ; 0.000 ns  ; Rst_UART     ; inst61                                     ; Sys_CLK  ;
; N/A           ; None        ; 0.000 ns  ; Rst_UART     ; design4TJN:inst|inst47                     ; Sys_CLK  ;
; N/A           ; None        ; 0.000 ns  ; Rst_UART     ; design4TJN:inst|inst39                     ; Sys_CLK  ;
; N/A           ; None        ; -0.400 ns ; Rst_UART     ; design4TJN:inst|Delay_Function:inst|inst   ; Sys_CLK  ;
; N/A           ; None        ; -0.400 ns ; Rst_UART     ; design4TJN:inst|inst18                     ; Sys_CLK  ;
; N/A           ; None        ; -0.600 ns ; UART_Recieve ; design4TJN:inst|Delay_Function:inst|inst   ; Sys_CLK  ;
; N/A           ; None        ; -0.800 ns ; UART_Recieve ; inst61                                     ; Sys_CLK  ;
; N/A           ; None        ; -0.800 ns ; UART_Recieve ; design4TJN:inst|inst47                     ; Sys_CLK  ;
; N/A           ; None        ; -0.900 ns ; UART_Recieve ; design4TJN:inst|inst18                     ; Sys_CLK  ;
; N/A           ; None        ; -3.600 ns ; Rst_UART     ; design4TJN:inst|inst49                     ; Sys_CLK  ;
; N/A           ; None        ; -4.100 ns ; UART_Recieve ; design4TJN:inst|inst49                     ; Sys_CLK  ;
; N/A           ; None        ; -5.700 ns ; Rst_UART     ; design4TJN:inst|inst42                     ; Sys_CLK  ;
; N/A           ; None        ; -5.900 ns ; UART_Recieve ; design4TJN:inst|inst42                     ; Sys_CLK  ;
; N/A           ; None        ; -5.900 ns ; Rst_UART     ; design4TJN:inst|Delay_Function:inst15|inst ; Sys_CLK  ;
; N/A           ; None        ; -6.400 ns ; UART_Recieve ; design4TJN:inst|Delay_Function:inst15|inst ; Sys_CLK  ;
+---------------+-------------+-----------+--------------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 06 02:27:02 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project6 -c project5
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "design4TJN:inst|lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "design4TJN:inst|inst32" is a latch
    Warning: Node "design4TJN:inst|inst29" is a latch
    Warning: Node "design4TJN:inst|inst30" is a latch
    Warning: Node "design4TJN:inst|inst31" is a latch
    Warning: Node "design4TJN:inst|inst33" is a latch
    Warning: Node "design4TJN:inst|inst37" is a latch
    Warning: Node "design4TJN:inst|inst34" is a latch
    Warning: Node "design4TJN:inst|inst36" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Sys_CLK" is an undefined clock
    Info: Assuming node "Rst_UART" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "UART_Recieve" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "design4TJN:inst|Delay_Function:inst23|inst47" as buffer
    Info: Detected ripple clock "design4TJN:inst|Delay_Function:inst25|inst47" as buffer
    Info: Detected ripple clock "design4TJN:inst|Delay_Function:inst27|inst47" as buffer
    Info: Detected ripple clock "design4TJN:inst|Delay_Function:inst16|inst47" as buffer
    Info: Detected ripple clock "design4TJN:inst|Delay_Function:inst6|inst47" as buffer
    Info: Detected ripple clock "design4TJN:inst|Delay_Function:inst8|inst47" as buffer
    Info: Detected ripple clock "design4TJN:inst|Delay_Function:inst10|inst47" as buffer
    Info: Detected ripple clock "design4TJN:inst|Delay_Function:inst|inst47" as buffer
    Info: Detected ripple clock "design4TJN:inst|Delay_Function:inst28|inst47" as buffer
    Info: Detected gated clock "design4TJN:inst|inst53" as buffer
    Info: Detected ripple clock "inst3" as buffer
Info: Clock "Sys_CLK" has Internal fmax of 26.74 MHz between source register "design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0]" and destination register "design4TJN:inst|inst5" (period= 37.4 ns)
    Info: + Longest register to register delay is 2.200 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_A37; Fanout = 8; REG Node = 'design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(0.500 ns) + CELL(1.700 ns) = 2.200 ns; Loc. = LC7_A37; Fanout = 3; REG Node = 'design4TJN:inst|inst5'
        Info: Total cell delay = 1.700 ns ( 77.27 % )
        Info: Total interconnect delay = 0.500 ns ( 22.73 % )
    Info: - Smallest clock skew is -13.900 ns
        Info: + Shortest clock path from clock "Sys_CLK" to destination register is 17.200 ns
            Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Sys_CLK'
            Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I11; Fanout = 330; REG Node = 'inst3'
            Info: 3: + IC(8.800 ns) + CELL(0.000 ns) = 17.200 ns; Loc. = LC7_A37; Fanout = 3; REG Node = 'design4TJN:inst|inst5'
            Info: Total cell delay = 4.300 ns ( 25.00 % )
            Info: Total interconnect delay = 12.900 ns ( 75.00 % )
        Info: - Longest clock path from clock "Sys_CLK" to source register is 31.100 ns
            Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Sys_CLK'
            Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I11; Fanout = 330; REG Node = 'inst3'
            Info: 3: + IC(8.800 ns) + CELL(1.400 ns) = 18.600 ns; Loc. = LC1_C28; Fanout = 3; REG Node = 'design4TJN:inst|Delay_Function:inst28|inst47'
            Info: 4: + IC(2.900 ns) + CELL(2.700 ns) = 24.200 ns; Loc. = LC2_C30; Fanout = 8; COMB Node = 'design4TJN:inst|inst53'
            Info: 5: + IC(4.500 ns) + CELL(2.400 ns) = 31.100 ns; Loc. = LC6_A37; Fanout = 8; REG Node = 'design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 10.800 ns ( 34.73 % )
            Info: Total interconnect delay = 20.300 ns ( 65.27 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 2.600 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "Sys_CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "design4TJN:inst|inst34" and destination pin or register "design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2]" for clock "Sys_CLK" (Hold time is 6.3 ns)
    Info: + Largest clock skew is 9.500 ns
        Info: + Longest clock path from clock "Sys_CLK" to destination register is 31.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Sys_CLK'
            Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I11; Fanout = 330; REG Node = 'inst3'
            Info: 3: + IC(8.800 ns) + CELL(1.400 ns) = 18.600 ns; Loc. = LC1_C28; Fanout = 3; REG Node = 'design4TJN:inst|Delay_Function:inst28|inst47'
            Info: 4: + IC(2.900 ns) + CELL(2.700 ns) = 24.200 ns; Loc. = LC2_C30; Fanout = 8; COMB Node = 'design4TJN:inst|inst53'
            Info: 5: + IC(4.400 ns) + CELL(2.400 ns) = 31.000 ns; Loc. = LC5_A29; Fanout = 8; REG Node = 'design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2]'
            Info: Total cell delay = 10.800 ns ( 34.84 % )
            Info: Total interconnect delay = 20.200 ns ( 65.16 % )
        Info: - Shortest clock path from clock "Sys_CLK" to source register is 21.500 ns
            Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Sys_CLK'
            Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I11; Fanout = 330; REG Node = 'inst3'
            Info: 3: + IC(8.800 ns) + CELL(1.400 ns) = 18.600 ns; Loc. = LC6_A29; Fanout = 2; REG Node = 'design4TJN:inst|Delay_Function:inst25|inst47'
            Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 21.500 ns; Loc. = LC7_A29; Fanout = 1; REG Node = 'design4TJN:inst|inst34'
            Info: Total cell delay = 8.100 ns ( 37.67 % )
            Info: Total interconnect delay = 13.400 ns ( 62.33 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 3.200 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A29; Fanout = 1; REG Node = 'design4TJN:inst|inst34'
        Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC5_A29; Fanout = 8; REG Node = 'design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[2]'
        Info: Total cell delay = 2.700 ns ( 84.38 % )
        Info: Total interconnect delay = 0.500 ns ( 15.63 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "design4TJN:inst|Delay_Function:inst15|inst" (data pin = "UART_Recieve", clock pin = "Sys_CLK") is 12.100 ns
    Info: + Longest pin to register delay is 26.700 ns
        Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_45; Fanout = 7; CLK Node = 'UART_Recieve'
        Info: 2: + IC(8.900 ns) + CELL(2.700 ns) = 21.900 ns; Loc. = LC4_C27; Fanout = 2; COMB Node = 'design4TJN:inst|lpm_mux0:inst40|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~2'
        Info: 3: + IC(3.100 ns) + CELL(1.700 ns) = 26.700 ns; Loc. = LC7_C40; Fanout = 1; REG Node = 'design4TJN:inst|Delay_Function:inst15|inst'
        Info: Total cell delay = 14.700 ns ( 55.06 % )
        Info: Total interconnect delay = 12.000 ns ( 44.94 % )
    Info: + Micro setup delay of destination is 2.600 ns
    Info: - Shortest clock path from clock "Sys_CLK" to destination register is 17.200 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Sys_CLK'
        Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I11; Fanout = 330; REG Node = 'inst3'
        Info: 3: + IC(8.800 ns) + CELL(0.000 ns) = 17.200 ns; Loc. = LC7_C40; Fanout = 1; REG Node = 'design4TJN:inst|Delay_Function:inst15|inst'
        Info: Total cell delay = 4.300 ns ( 25.00 % )
        Info: Total interconnect delay = 12.900 ns ( 75.00 % )
Info: tco from clock "Sys_CLK" to destination pin "lG" through register "design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0]" is 45.800 ns
    Info: + Longest clock path from clock "Sys_CLK" to source register is 31.100 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Sys_CLK'
        Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I11; Fanout = 330; REG Node = 'inst3'
        Info: 3: + IC(8.800 ns) + CELL(1.400 ns) = 18.600 ns; Loc. = LC1_C28; Fanout = 3; REG Node = 'design4TJN:inst|Delay_Function:inst28|inst47'
        Info: 4: + IC(2.900 ns) + CELL(2.700 ns) = 24.200 ns; Loc. = LC2_C30; Fanout = 8; COMB Node = 'design4TJN:inst|inst53'
        Info: 5: + IC(4.500 ns) + CELL(2.400 ns) = 31.100 ns; Loc. = LC6_A37; Fanout = 8; REG Node = 'design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 10.800 ns ( 34.73 % )
        Info: Total interconnect delay = 20.300 ns ( 65.27 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 14.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_A37; Fanout = 8; REG Node = 'design4TJN:inst|lpm_latch1:inst55|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(2.900 ns) + CELL(2.700 ns) = 5.600 ns; Loc. = LC3_A29; Fanout = 1; COMB Node = 'design4TJN:inst|7_Segment_Decoder:inst26|inst7~0'
        Info: 3: + IC(4.100 ns) + CELL(5.000 ns) = 14.700 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'lG'
        Info: Total cell delay = 7.700 ns ( 52.38 % )
        Info: Total interconnect delay = 7.000 ns ( 47.62 % )
Info: th for register "inst61" (data pin = "Rst_UART", clock pin = "Sys_CLK") is 0.000 ns
    Info: + Longest clock path from clock "Sys_CLK" to destination register is 17.200 ns
        Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Sys_CLK'
        Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I11; Fanout = 330; REG Node = 'inst3'
        Info: 3: + IC(8.800 ns) + CELL(0.000 ns) = 17.200 ns; Loc. = LC4_C30; Fanout = 2; REG Node = 'inst61'
        Info: Total cell delay = 4.300 ns ( 25.00 % )
        Info: Total interconnect delay = 12.900 ns ( 75.00 % )
    Info: + Micro hold delay of destination is 3.100 ns
    Info: - Shortest pin to register delay is 20.300 ns
        Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 11; CLK Node = 'Rst_UART'
        Info: 2: + IC(8.300 ns) + CELL(1.700 ns) = 20.300 ns; Loc. = LC4_C30; Fanout = 2; REG Node = 'inst61'
        Info: Total cell delay = 12.000 ns ( 59.11 % )
        Info: Total interconnect delay = 8.300 ns ( 40.89 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Fri Dec 06 02:27:03 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


