Generating HDL for page 14.71.40.1 ADDRESS MODIFIER CONTROL-ACC at 9/7/2020 11:11:06 AM
Found combinatorial loop (need D FF) at output of gate at 3A
Found combinatorial loop (need D FF) at output of gate at 1A
Found combinatorial loop (need D FF) at output of gate at 3C
Found combinatorial loop (need D FF) at output of gate at 1C
Found combinatorial loop (need D FF) at output of gate at 1E
Found combinatorial loop (need D FF) at output of gate at 3F
Removed 1 outputs from Gate at 1A to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_B
	and inputs of PS_2ND_CLOCK_PULSE_3
	and logic function of NOT
Generating Statement for block at 3A with *latched* output pin(s) of OUT_3A_NoPin_Latch
	and inputs of OUT_1A_D,MS_PROGRAM_RESET_5,MS_LOGIC_GATE_B_1
	and logic function of NAND
Generating Statement for block at 1A with *latched* output pin(s) of OUT_1A_D_Latch, OUT_1A_D_Latch
	and inputs of OUT_3A_NoPin,OUT_DOT_5A
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_C
	and inputs of PS_BORROW_LATCH_ON,PS_LOGIC_GATE_D_1
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_B
	and inputs of PS_2ND_CLOCK_PULSE_3
	and logic function of NOT
Generating Statement for block at 3C with *latched* output pin(s) of OUT_3C_E_Latch
	and inputs of OUT_1C_K,MS_LOGIC_GATE_B_1,MS_PROGRAM_RESET_5
	and logic function of NAND
Generating Statement for block at 1C with *latched* output pin(s) of OUT_1C_K_Latch, OUT_1C_K_Latch
	and inputs of OUT_DOT_5C,OUT_3C_E
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_D
	and inputs of PS_LOGIC_GATE_D_1,PS_ZERO_LATCH_ON
	and logic function of NAND
Generating Statement for block at 1E with *latched* output pin(s) of OUT_1E_F_Latch
	and inputs of OUT_3F_G
	and logic function of NOT
Generating Statement for block at 5F with output pin(s) of OUT_5F_NoPin
	and inputs of PS_LOGIC_GATE_A_OR_R,PS_2ND_CLOCK_PULSE_3
	and logic function of NAND
Generating Statement for block at 3F with *latched* output pin(s) of OUT_3F_G_Latch
	and inputs of OUT_5F_NoPin,OUT_DOT_1E
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_D
	and inputs of MV_2ND_CHECK_TEST_SWITCH,OUT_5G_R,MS_PROGRAM_RESET_5
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_R
	and inputs of PS_2ND_CLOCK_PULSE_3,PS_LOGIC_GATE_Z
	and logic function of NAND
Generating Statement for block at 5A with output pin(s) of OUT_DOT_5A
	and inputs of OUT_5A_B,OUT_5B_C
	and logic function of OR
Generating Statement for block at 5C with output pin(s) of OUT_DOT_5C
	and inputs of OUT_5C_B,OUT_5D_D
	and logic function of OR
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E, OUT_DOT_1E
	and inputs of OUT_1E_F,OUT_1F_D
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_EVEN_HUNDREDS_ADDR
	from gate output OUT_1A_D
Generating output sheet edge signal assignment to 
	signal PS_NOT_EVEN_HUNDREDS_ADDR
	from gate output OUT_1C_K
Generating output sheet edge signal assignment to 
	signal PS_RESET_ADDR_MOD_CTRL_LATCH
	from gate output OUT_DOT_1E
Generating D Flip Flop for block at 3A
Generating D Flip Flop for block at 1A
Generating D Flip Flop for block at 3C
Generating D Flip Flop for block at 1C
Generating D Flip Flop for block at 1E
Generating D Flip Flop for block at 3F
