

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Mon Oct  6 20:08:35 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer   |        ?|        ?|         ?|          -|          -|     5|        no|
        | + inner  |        ?|        ?|   20 ~ 32|          -|          -|     ?|        no|
        | + inner  |        ?|        ?|   20 ~ 32|          -|          -|     ?|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|   40225|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    48|    2052|    2540|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|    1040|    -|
|Register         |        -|     -|    4266|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    48|    6318|   43805|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       1|      14|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U1  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U2  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dmul_64ns_64ns_64_5_full_dsp_1_U3      |dmul_64ns_64ns_64_5_full_dsp_1      |        0|  10|  282|  213|    0|
    |dmul_64ns_64ns_64_5_full_dsp_1_U4      |dmul_64ns_64ns_64_5_full_dsp_1      |        0|  10|  282|  213|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U5       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|  11|  299|  203|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U6       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|  11|  299|  203|    0|
    |mux_223_64_1_1_U7                      |mux_223_64_1_1                      |        0|   0|    0|    9|    0|
    |mux_223_64_1_1_U8                      |mux_223_64_1_1                      |        0|   0|    0|    9|    0|
    |mux_223_64_1_1_U9                      |mux_223_64_1_1                      |        0|   0|    0|    9|    0|
    |mux_223_64_1_1_U10                     |mux_223_64_1_1                      |        0|   0|    0|    9|    0|
    |mux_223_64_1_1_U12                     |mux_223_64_1_1                      |        0|   0|    0|    9|    0|
    |mux_223_64_1_1_U14                     |mux_223_64_1_1                      |        0|   0|    0|    9|    0|
    |mux_223_64_1_1_U15                     |mux_223_64_1_1                      |        0|   0|    0|    9|    0|
    |mux_223_64_1_1_U16                     |mux_223_64_1_1                      |        0|   0|    0|    9|    0|
    |mux_223_64_1_1_U17                     |mux_223_64_1_1                      |        0|   0|    0|    9|    0|
    |mux_223_64_1_1_U18                     |mux_223_64_1_1                      |        0|   0|    0|    9|    0|
    |mux_223_64_1_1_U20                     |mux_223_64_1_1                      |        0|   0|    0|    9|    0|
    |mux_223_64_1_1_U22                     |mux_223_64_1_1                      |        0|   0|    0|    9|    0|
    |mux_22_64_1_1_U11                      |mux_22_64_1_1                       |        0|   0|    0|    9|    0|
    |mux_22_64_1_1_U13                      |mux_22_64_1_1                       |        0|   0|    0|    9|    0|
    |mux_22_64_1_1_U19                      |mux_22_64_1_1                       |        0|   0|    0|    9|    0|
    |mux_22_64_1_1_U21                      |mux_22_64_1_1                       |        0|   0|    0|    9|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  48| 2052| 2540|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln8_fu_2597_p2       |         +|   0|  0|   13|           4|           2|
    |add_ln9_1_fu_2562_p2     |         +|   0|  0|   39|          32|           1|
    |add_ln9_fu_1513_p2       |         +|   0|  0|   39|          32|           1|
    |and_ln11_1_fu_1631_p2    |       and|   0|  0|   10|          10|          10|
    |and_ln11_fu_580_p2       |       and|   0|  0|   10|          10|          10|
    |and_ln14_1_fu_789_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln14_2_fu_1863_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln14_3_fu_1840_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln14_fu_812_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln15_1_fu_861_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln15_2_fu_1949_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln15_3_fu_1912_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln15_fu_898_p2       |       and|   0|  0|  128|         128|         128|
    |and_ln18_1_fu_1025_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln18_2_fu_2098_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln18_3_fu_2076_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln18_fu_1048_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln19_1_fu_1090_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln19_2_fu_2176_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln19_3_fu_2139_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln19_fu_1127_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln25_1_fu_1397_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln25_2_fu_2504_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln25_3_fu_2446_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln25_fu_1455_p2      |       and|   0|  0|  128|         128|         128|
    |and_ln27_1_fu_1433_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln27_2_fu_2541_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln27_3_fu_2483_p2    |       and|   0|  0|  128|         128|         128|
    |and_ln27_fu_1491_p2      |       and|   0|  0|  128|         128|         128|
    |icmp_ln22_1_fu_2210_p2   |      icmp|   0|  0|   11|          10|           1|
    |icmp_ln22_fu_1161_p2     |      icmp|   0|  0|   11|          10|           1|
    |icmp_ln8_fu_510_p2       |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln9_1_fu_1528_p2    |      icmp|   0|  0|   14|          22|           1|
    |icmp_ln9_2_fu_1567_p2    |      icmp|   0|  0|   13|          17|           1|
    |icmp_ln9_3_fu_2577_p2    |      icmp|   0|  0|   14|          22|           1|
    |icmp_ln9_fu_534_p2       |      icmp|   0|  0|   13|          18|           1|
    |lshr_ln13_10_fu_1786_p2  |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln13_1_fu_672_p2    |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln13_3_fu_717_p2    |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln13_5_fu_735_p2    |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln13_7_fu_1705_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln13_8_fu_1723_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln13_9_fu_1768_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln13_fu_654_p2      |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln17_1_fu_940_p2    |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln17_2_fu_966_p2    |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln17_3_fu_983_p2    |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln17_4_fu_1974_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln17_5_fu_1991_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln17_6_fu_2017_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln17_7_fu_2034_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln17_fu_923_p2      |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln23_1_fu_1221_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln23_3_fu_1247_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln23_4_fu_1264_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln23_5_fu_2252_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln23_6_fu_2270_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln23_7_fu_2296_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln23_8_fu_2313_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln23_fu_1203_p2     |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln24_1_fu_1309_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln24_2_fu_1335_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln24_3_fu_1352_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln24_4_fu_2340_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln24_5_fu_2358_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln24_6_fu_2384_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln24_7_fu_2401_p2   |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln24_fu_1291_p2     |      lshr|   0|  0|  423|         128|         128|
    |or_ln10_1_fu_1674_p2     |        or|   0|  0|   32|          32|          32|
    |or_ln10_fu_623_p2        |        or|   0|  0|   32|          32|          32|
    |or_ln11_1_fu_575_p2      |        or|   0|  0|    9|           9|           9|
    |or_ln11_2_fu_1621_p2     |        or|   0|  0|    8|           8|           8|
    |or_ln11_3_fu_1626_p2     |        or|   0|  0|    9|           9|           9|
    |or_ln11_fu_570_p2        |        or|   0|  0|    8|           8|           8|
    |or_ln14_1_fu_805_p2      |        or|   0|  0|  128|         128|         128|
    |or_ln14_2_fu_1879_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln14_3_fu_1856_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln14_fu_828_p2        |        or|   0|  0|  128|         128|         128|
    |or_ln15_1_fu_876_p2      |        or|   0|  0|  128|         128|         128|
    |or_ln15_2_fu_1964_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln15_3_fu_1927_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln15_fu_913_p2        |        or|   0|  0|  128|         128|         128|
    |or_ln18_1_fu_1041_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln18_2_fu_2113_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln18_3_fu_2091_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln18_fu_1064_p2       |        or|   0|  0|  128|         128|         128|
    |or_ln19_1_fu_1105_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln19_2_fu_2191_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln19_3_fu_2154_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln19_fu_1142_p2       |        or|   0|  0|  128|         128|         128|
    |or_ln25_1_fu_1411_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln25_2_fu_2519_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln25_3_fu_2461_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln25_fu_1469_p2       |        or|   0|  0|  128|         128|         128|
    |or_ln27_1_fu_1448_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln27_2_fu_2555_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln27_3_fu_2497_p2     |        or|   0|  0|  128|         128|         128|
    |or_ln27_fu_1506_p2       |        or|   0|  0|  128|         128|         128|
    |or_ln8_fu_1548_p2        |        or|   0|  0|    4|           4|           1|
    |shl_ln14_1_fu_822_p2     |       shl|   0|  0|  423|         128|         128|
    |shl_ln14_2_fu_799_p2     |       shl|   0|  0|  423|         128|         128|
    |shl_ln14_3_fu_1828_p2    |       shl|   0|  0|  423|          64|         128|
    |shl_ln14_4_fu_1873_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln14_5_fu_1850_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln14_fu_777_p2       |       shl|   0|  0|  423|          64|         128|
    |shl_ln15_1_fu_907_p2     |       shl|   0|  0|  423|         128|         128|
    |shl_ln15_2_fu_849_p2     |       shl|   0|  0|  423|          64|         128|
    |shl_ln15_3_fu_870_p2     |       shl|   0|  0|  423|         128|         128|
    |shl_ln15_4_fu_1937_p2    |       shl|   0|  0|  423|          64|         128|
    |shl_ln15_5_fu_1958_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln15_6_fu_1900_p2    |       shl|   0|  0|  423|          64|         128|
    |shl_ln15_7_fu_1921_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln15_fu_886_p2       |       shl|   0|  0|  423|          64|         128|
    |shl_ln18_1_fu_1058_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln18_2_fu_1035_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln18_3_fu_2064_p2    |       shl|   0|  0|  423|          64|         128|
    |shl_ln18_4_fu_2107_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln18_5_fu_2085_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln18_fu_1013_p2      |       shl|   0|  0|  423|          64|         128|
    |shl_ln19_1_fu_1136_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln19_2_fu_1078_p2    |       shl|   0|  0|  423|          64|         128|
    |shl_ln19_3_fu_1099_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln19_4_fu_2164_p2    |       shl|   0|  0|  423|          64|         128|
    |shl_ln19_5_fu_2185_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln19_6_fu_2127_p2    |       shl|   0|  0|  423|          64|         128|
    |shl_ln19_7_fu_2148_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln19_fu_1115_p2      |       shl|   0|  0|  423|          64|         128|
    |shl_ln21_1_fu_2198_p2    |       shl|   0|  0|   35|          16|          16|
    |shl_ln21_fu_1149_p2      |       shl|   0|  0|   24|          11|          11|
    |shl_ln25_1_fu_1463_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln25_2_fu_1405_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln25_3_fu_2434_p2    |       shl|   0|  0|  423|          64|         128|
    |shl_ln25_4_fu_2513_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln25_5_fu_2455_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln25_fu_1385_p2      |       shl|   0|  0|  423|          64|         128|
    |shl_ln27_1_fu_1500_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln27_2_fu_1421_p2    |       shl|   0|  0|  423|          64|         128|
    |shl_ln27_3_fu_1442_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln27_4_fu_2529_p2    |       shl|   0|  0|  423|          64|         128|
    |shl_ln27_5_fu_2549_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln27_6_fu_2471_p2    |       shl|   0|  0|  423|          64|         128|
    |shl_ln27_7_fu_2491_p2    |       shl|   0|  0|  423|         128|         128|
    |shl_ln27_fu_1479_p2      |       shl|   0|  0|  423|          64|         128|
    |xor_ln11_1_fu_1679_p2    |       xor|   0|  0|   32|          32|          32|
    |xor_ln11_2_fu_552_p2     |       xor|   0|  0|   10|          10|           2|
    |xor_ln11_3_fu_585_p2     |       xor|   0|  0|    8|           8|           8|
    |xor_ln11_4_fu_590_p2     |       xor|   0|  0|    9|           9|           9|
    |xor_ln11_5_fu_1603_p2    |       xor|   0|  0|   10|          10|           2|
    |xor_ln11_6_fu_1636_p2    |       xor|   0|  0|    8|           8|           8|
    |xor_ln11_7_fu_1641_p2    |       xor|   0|  0|    9|           9|           9|
    |xor_ln11_fu_628_p2       |       xor|   0|  0|   32|          32|          32|
    |xor_ln14_1_fu_1834_p2    |       xor|   0|  0|  128|         128|           2|
    |xor_ln14_fu_783_p2       |       xor|   0|  0|  128|         128|           2|
    |xor_ln15_1_fu_855_p2     |       xor|   0|  0|  128|         128|           2|
    |xor_ln15_2_fu_1943_p2    |       xor|   0|  0|  128|         128|           2|
    |xor_ln15_3_fu_1906_p2    |       xor|   0|  0|  128|         128|           2|
    |xor_ln15_fu_892_p2       |       xor|   0|  0|  128|         128|           2|
    |xor_ln18_1_fu_2070_p2    |       xor|   0|  0|  128|         128|           2|
    |xor_ln18_fu_1019_p2      |       xor|   0|  0|  128|         128|           2|
    |xor_ln19_1_fu_1084_p2    |       xor|   0|  0|  128|         128|           2|
    |xor_ln19_2_fu_2170_p2    |       xor|   0|  0|  128|         128|           2|
    |xor_ln19_3_fu_2133_p2    |       xor|   0|  0|  128|         128|           2|
    |xor_ln19_fu_1121_p2      |       xor|   0|  0|  128|         128|           2|
    |xor_ln25_1_fu_2440_p2    |       xor|   0|  0|  128|         128|           2|
    |xor_ln25_fu_1391_p2      |       xor|   0|  0|  128|         128|           2|
    |xor_ln27_1_fu_1427_p2    |       xor|   0|  0|  128|         128|           2|
    |xor_ln27_2_fu_2535_p2    |       xor|   0|  0|  128|         128|           2|
    |xor_ln27_3_fu_2477_p2    |       xor|   0|  0|  128|         128|           2|
    |xor_ln27_fu_1485_p2      |       xor|   0|  0|  128|         128|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|40225|       17206|       15914|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  318|         71|    1|         71|
    |grp_fu_422_opcode     |   13|          3|    2|          6|
    |grp_fu_422_p0         |   25|          6|   64|        384|
    |grp_fu_422_p1         |   25|          6|   64|        384|
    |grp_fu_426_opcode     |   13|          3|    2|          6|
    |grp_fu_426_p0         |   25|          6|   64|        384|
    |grp_fu_426_p1         |   25|          6|   64|        384|
    |grp_fu_430_p0         |   13|          3|   64|        192|
    |grp_fu_430_p1         |   13|          3|   64|        192|
    |grp_fu_434_p0         |   13|          3|   64|        192|
    |grp_fu_434_p1         |   13|          3|   64|        192|
    |grp_fu_438_p0         |   13|          3|   64|        192|
    |grp_fu_438_p1         |   13|          3|   64|        192|
    |grp_fu_442_p0         |   13|          3|   64|        192|
    |grp_fu_442_p1         |   13|          3|   64|        192|
    |img_0_address0        |   29|          7|    8|         56|
    |img_0_address1        |   29|          7|    8|         56|
    |img_0_d0              |   17|          4|  128|        512|
    |img_0_d1              |   17|          4|  128|        512|
    |img_1_address0        |   29|          7|    8|         56|
    |img_1_address1        |   29|          7|    8|         56|
    |img_1_d0              |   17|          4|  128|        512|
    |img_1_d1              |   17|          4|  128|        512|
    |img_twid_0_address0   |   13|          3|    7|         21|
    |img_twid_1_address0   |   13|          3|    7|         21|
    |log_0_fu_146          |    9|          2|    4|          8|
    |odd_1_0_reg_402       |    9|          2|   32|         64|
    |odd_1_1_reg_412       |    9|          2|   32|         64|
    |real_0_address0       |   29|          7|    8|         56|
    |real_0_address1       |   29|          7|    8|         56|
    |real_0_d0             |   17|          4|  128|        512|
    |real_0_d1             |   17|          4|  128|        512|
    |real_1_address0       |   29|          7|    8|         56|
    |real_1_address1       |   29|          7|    8|         56|
    |real_1_d0             |   17|          4|  128|        512|
    |real_1_d1             |   17|          4|  128|        512|
    |real_twid_0_address0  |   13|          3|    7|         21|
    |real_twid_1_address0  |   13|          3|    7|         21|
    |reg_449               |    9|          2|  128|        256|
    |reg_454               |    9|          2|  128|        256|
    |reg_467               |    9|          2|  128|        256|
    |reg_472               |    9|          2|  128|        256|
    |span_2_0_fu_150       |    9|          2|   28|         56|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 | 1040|        241| 2497|       8999|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add_1_reg_3233           |   64|   0|   64|          0|
    |and_ln11_1_reg_2972      |   10|   0|   10|          0|
    |and_ln11_reg_2665        |   10|   0|   10|          0|
    |ap_CS_fsm                |   70|   0|   70|          0|
    |bitcast_ln15_1_reg_3095  |   64|   0|   64|          0|
    |bitcast_ln15_reg_2788    |   64|   0|   64|          0|
    |bitcast_ln18_1_reg_3137  |   64|   0|   64|          0|
    |bitcast_ln19_1_reg_3143  |   64|   0|   64|          0|
    |bitcast_ln19_reg_2830    |   64|   0|   64|          0|
    |bitcast_ln25_reg_2925    |   64|   0|   64|          0|
    |bitcast_ln27_1_reg_3238  |   64|   0|   64|          0|
    |icmp_ln22_1_reg_3154     |    1|   0|    1|          0|
    |icmp_ln22_reg_2841       |    1|   0|    1|          0|
    |icmp_ln9_2_reg_2951      |    1|   0|    1|          0|
    |icmp_ln9_reg_2644        |    1|   0|    1|          0|
    |img_0_addr_1_reg_2806    |    8|   0|    8|          0|
    |img_0_addr_2_reg_3101    |    8|   0|    8|          0|
    |img_0_addr_3_reg_3113    |    8|   0|    8|          0|
    |img_0_addr_reg_2794      |    8|   0|    8|          0|
    |img_0_load_3_reg_2904    |  128|   0|  128|          0|
    |img_0_load_7_reg_3217    |  128|   0|  128|          0|
    |img_1_addr_1_reg_2812    |    8|   0|    8|          0|
    |img_1_addr_2_reg_3107    |    8|   0|    8|          0|
    |img_1_addr_3_reg_3119    |    8|   0|    8|          0|
    |img_1_addr_reg_2800      |    8|   0|    8|          0|
    |img_1_load_3_reg_2909    |  128|   0|  128|          0|
    |img_1_load_7_reg_3222    |  128|   0|  128|          0|
    |log_0_cast_reg_2639      |    4|   0|   11|          7|
    |log_0_fu_146             |    4|   0|    4|          0|
    |lshr_ln13_2_reg_2747     |   23|   0|   23|          0|
    |lshr_ln13_4_reg_3033     |   23|   0|   23|          0|
    |lshr_ln13_6_reg_3054     |   23|   0|   23|          0|
    |lshr_ln1_reg_2845        |    2|   0|    2|          0|
    |lshr_ln23_2_reg_3158     |    2|   0|    2|          0|
    |lshr_ln_reg_2726         |   23|   0|   23|          0|
    |odd_1_0_reg_402          |   32|   0|   32|          0|
    |odd_1_1_reg_412          |   32|   0|   32|          0|
    |or_ln10_1_reg_3023       |   32|   0|   32|          0|
    |or_ln10_reg_2716         |   32|   0|   32|          0|
    |real_0_addr_1_reg_2704   |    8|   0|    8|          0|
    |real_0_addr_2_reg_2988   |    8|   0|    8|          0|
    |real_0_addr_3_reg_3011   |    8|   0|    8|          0|
    |real_0_addr_reg_2681     |    8|   0|    8|          0|
    |real_0_load_3_reg_2882   |  128|   0|  128|          0|
    |real_0_load_7_reg_3195   |  128|   0|  128|          0|
    |real_1_addr_1_reg_2710   |    8|   0|    8|          0|
    |real_1_addr_2_reg_2994   |    8|   0|    8|          0|
    |real_1_addr_3_reg_3017   |    8|   0|    8|          0|
    |real_1_addr_reg_2687     |    8|   0|    8|          0|
    |real_1_load_3_reg_2887   |  128|   0|  128|          0|
    |real_1_load_7_reg_3200   |  128|   0|  128|          0|
    |reg_449                  |  128|   0|  128|          0|
    |reg_454                  |  128|   0|  128|          0|
    |reg_459                  |   64|   0|   64|          0|
    |reg_463                  |   64|   0|   64|          0|
    |reg_467                  |  128|   0|  128|          0|
    |reg_472                  |  128|   0|  128|          0|
    |reg_477                  |   64|   0|   64|          0|
    |reg_482                  |   64|   0|   64|          0|
    |reg_487                  |   64|   0|   64|          0|
    |reg_492                  |   64|   0|   64|          0|
    |sext_ln8_reg_2939        |   32|   0|   32|          0|
    |shl_ln13_1_reg_2754      |    1|   0|    7|          6|
    |shl_ln13_2_reg_3038      |    1|   0|    7|          6|
    |shl_ln13_3_reg_3061      |    1|   0|    7|          6|
    |shl_ln_reg_2731          |    1|   0|    7|          6|
    |span_2_0_cast_reg_2632   |   32|   0|   32|          0|
    |span_2_0_fu_150          |   28|   0|   28|          0|
    |temp_2_reg_2920          |   64|   0|   64|          0|
    |tmp_10_reg_2892          |   64|   0|   64|          0|
    |tmp_11_1_reg_3125        |   64|   0|   64|          0|
    |tmp_11_reg_2898          |   64|   0|   64|          0|
    |tmp_12_reg_2914          |   64|   0|   64|          0|
    |tmp_14_1_reg_3131        |   64|   0|   64|          0|
    |tmp_16_reg_2977          |    1|   0|    1|          0|
    |tmp_17_reg_3000          |    1|   0|    1|          0|
    |tmp_18_reg_3082          |    1|   0|    1|          0|
    |tmp_19_reg_3091          |    1|   0|    1|          0|
    |tmp_1_reg_2670           |    1|   0|    1|          0|
    |tmp_20_reg_3164          |    1|   0|    1|          0|
    |tmp_21_1_reg_3189        |   64|   0|   64|          0|
    |tmp_24_1_reg_3205        |   64|   0|   64|          0|
    |tmp_27_1_reg_3211        |   64|   0|   64|          0|
    |tmp_2_1_reg_3048         |   64|   0|   64|          0|
    |tmp_2_reg_2741           |   64|   0|   64|          0|
    |tmp_30_1_reg_3227        |   64|   0|   64|          0|
    |tmp_3_reg_2693           |    1|   0|    1|          0|
    |tmp_4_reg_2775           |    1|   0|    1|          0|
    |tmp_5_1_reg_3076         |   64|   0|   64|          0|
    |tmp_5_reg_2769           |   64|   0|   64|          0|
    |tmp_6_reg_2784           |    1|   0|    1|          0|
    |tmp_7_reg_2824           |   64|   0|   64|          0|
    |tmp_8_reg_2851           |    1|   0|    1|          0|
    |tmp_9_reg_2876           |   64|   0|   64|          0|
    |tmp_s_reg_2818           |   64|   0|   64|          0|
    |trunc_ln10_1_reg_2654    |    8|   0|    8|          0|
    |trunc_ln10_5_reg_2955    |    9|   0|    9|          0|
    |trunc_ln10_7_reg_2961    |    8|   0|    8|          0|
    |trunc_ln10_reg_2648      |    9|   0|    9|          0|
    |trunc_ln21_1_reg_2836    |    7|   0|    7|          0|
    |trunc_ln21_3_reg_3149    |    6|   0|    7|          1|
    |xor_ln11_1_reg_3028      |   32|   0|   32|          0|
    |xor_ln11_2_reg_2660      |   10|   0|   10|          0|
    |xor_ln11_5_reg_2967      |   10|   0|   10|          0|
    |xor_ln11_reg_2721        |   32|   0|   32|          0|
    |zext_ln11_1_reg_3086     |   10|   0|   16|          6|
    |zext_ln11_reg_2779       |   10|   0|   11|          1|
    |zext_ln13_3_reg_2698     |    8|   0|   64|         56|
    |zext_ln13_5_reg_2982     |    8|   0|   64|         56|
    |zext_ln13_7_reg_3005     |    8|   0|   64|         56|
    |zext_ln13_reg_2675       |    8|   0|   64|         56|
    |zext_ln9_reg_2946        |    3|   0|   16|         13|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 4266|   0| 4542|        276|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           fft|  return value|
|real_0_address0       |  out|    8|   ap_memory|        real_0|         array|
|real_0_ce0            |  out|    1|   ap_memory|        real_0|         array|
|real_0_we0            |  out|    1|   ap_memory|        real_0|         array|
|real_0_d0             |  out|  128|   ap_memory|        real_0|         array|
|real_0_q0             |   in|  128|   ap_memory|        real_0|         array|
|real_0_address1       |  out|    8|   ap_memory|        real_0|         array|
|real_0_ce1            |  out|    1|   ap_memory|        real_0|         array|
|real_0_we1            |  out|    1|   ap_memory|        real_0|         array|
|real_0_d1             |  out|  128|   ap_memory|        real_0|         array|
|real_0_q1             |   in|  128|   ap_memory|        real_0|         array|
|real_1_address0       |  out|    8|   ap_memory|        real_1|         array|
|real_1_ce0            |  out|    1|   ap_memory|        real_1|         array|
|real_1_we0            |  out|    1|   ap_memory|        real_1|         array|
|real_1_d0             |  out|  128|   ap_memory|        real_1|         array|
|real_1_q0             |   in|  128|   ap_memory|        real_1|         array|
|real_1_address1       |  out|    8|   ap_memory|        real_1|         array|
|real_1_ce1            |  out|    1|   ap_memory|        real_1|         array|
|real_1_we1            |  out|    1|   ap_memory|        real_1|         array|
|real_1_d1             |  out|  128|   ap_memory|        real_1|         array|
|real_1_q1             |   in|  128|   ap_memory|        real_1|         array|
|img_0_address0        |  out|    8|   ap_memory|         img_0|         array|
|img_0_ce0             |  out|    1|   ap_memory|         img_0|         array|
|img_0_we0             |  out|    1|   ap_memory|         img_0|         array|
|img_0_d0              |  out|  128|   ap_memory|         img_0|         array|
|img_0_q0              |   in|  128|   ap_memory|         img_0|         array|
|img_0_address1        |  out|    8|   ap_memory|         img_0|         array|
|img_0_ce1             |  out|    1|   ap_memory|         img_0|         array|
|img_0_we1             |  out|    1|   ap_memory|         img_0|         array|
|img_0_d1              |  out|  128|   ap_memory|         img_0|         array|
|img_0_q1              |   in|  128|   ap_memory|         img_0|         array|
|img_1_address0        |  out|    8|   ap_memory|         img_1|         array|
|img_1_ce0             |  out|    1|   ap_memory|         img_1|         array|
|img_1_we0             |  out|    1|   ap_memory|         img_1|         array|
|img_1_d0              |  out|  128|   ap_memory|         img_1|         array|
|img_1_q0              |   in|  128|   ap_memory|         img_1|         array|
|img_1_address1        |  out|    8|   ap_memory|         img_1|         array|
|img_1_ce1             |  out|    1|   ap_memory|         img_1|         array|
|img_1_we1             |  out|    1|   ap_memory|         img_1|         array|
|img_1_d1              |  out|  128|   ap_memory|         img_1|         array|
|img_1_q1              |   in|  128|   ap_memory|         img_1|         array|
|real_twid_0_address0  |  out|    7|   ap_memory|   real_twid_0|         array|
|real_twid_0_ce0       |  out|    1|   ap_memory|   real_twid_0|         array|
|real_twid_0_q0        |   in|  128|   ap_memory|   real_twid_0|         array|
|real_twid_1_address0  |  out|    7|   ap_memory|   real_twid_1|         array|
|real_twid_1_ce0       |  out|    1|   ap_memory|   real_twid_1|         array|
|real_twid_1_q0        |   in|  128|   ap_memory|   real_twid_1|         array|
|img_twid_0_address0   |  out|    7|   ap_memory|    img_twid_0|         array|
|img_twid_0_ce0        |  out|    1|   ap_memory|    img_twid_0|         array|
|img_twid_0_q0         |   in|  128|   ap_memory|    img_twid_0|         array|
|img_twid_1_address0   |  out|    7|   ap_memory|    img_twid_1|         array|
|img_twid_1_ce0        |  out|    1|   ap_memory|    img_twid_1|         array|
|img_twid_1_q0         |   in|  128|   ap_memory|    img_twid_1|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 36 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 13 
11 --> 12 
12 --> 14 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 23 
21 --> 22 
22 --> 24 36 
23 --> 22 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 3 70 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 47 
45 --> 46 
46 --> 48 
47 --> 46 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 57 
55 --> 56 
56 --> 58 70 
57 --> 56 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 37 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%log_0 = alloca i32 1"   --->   Operation 71 'alloca' 'log_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%span_2_0 = alloca i32 1"   --->   Operation 72 'alloca' 'span_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 73 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_0"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_1"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_0"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_1"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_twid_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_twid_0"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_twid_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_twid_1"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_twid_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_twid_0"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_twid_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_twid_1"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.84ns)   --->   "%store_ln8 = store i28 512, i28 %span_2_0" [fft.c:8]   --->   Operation 90 'store' 'store_ln8' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 91 [1/1] (0.84ns)   --->   "%store_ln8 = store i4 0, i4 %log_0" [fft.c:8]   --->   Operation 91 'store' 'store_ln8' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.cond.0" [fft.c:8]   --->   Operation 92 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%log_0_load = load i4 %log_0" [fft.c:8]   --->   Operation 93 'load' 'log_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 94 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.87ns)   --->   "%icmp_ln8 = icmp_eq  i4 %log_0_load, i4 10" [fft.c:8]   --->   Operation 95 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %inner.0, void %for.end55" [fft.c:8]   --->   Operation 96 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%span_2_0_load = load i28 %span_2_0" [fft.c:9]   --->   Operation 97 'load' 'span_2_0_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%span_2_0_cast = sext i28 %span_2_0_load" [fft.c:9]   --->   Operation 98 'sext' 'span_2_0_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%log_0_cast = zext i4 %log_0_load" [fft.c:8]   --->   Operation 99 'zext' 'log_0_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_3" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/fft/strided/dir_test.tcl:2]   --->   Operation 100 'specpipeline' 'specpipeline_ln2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fft.c:4]   --->   Operation 101 'specloopname' 'specloopname_ln4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = partselect i18 @_ssdm_op_PartSelect.i18.i28.i32.i32, i28 %span_2_0_load, i32 10, i32 27" [fft.c:9]   --->   Operation 102 'partselect' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.19ns)   --->   "%icmp_ln9 = icmp_slt  i18 %tmp, i18 1" [fft.c:9]   --->   Operation 103 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln8)> <Delay = 1.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc53.0, void %for.body2.0.preheader" [fft.c:9]   --->   Operation 104 'br' 'br_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i28 %span_2_0_load" [fft.c:10]   --->   Operation 105 'trunc' 'trunc_ln10' <Predicate = (!icmp_ln8 & icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = trunc i28 %span_2_0_load" [fft.c:10]   --->   Operation 106 'trunc' 'trunc_ln10_1' <Predicate = (!icmp_ln8 & icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i28 %span_2_0_load" [fft.c:11]   --->   Operation 107 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln8 & icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.27ns)   --->   "%xor_ln11_2 = xor i10 %trunc_ln11, i10 1023" [fft.c:11]   --->   Operation 108 'xor' 'xor_ln11_2' <Predicate = (!icmp_ln8 & icmp_ln9)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.84ns)   --->   "%br_ln4 = br void %fpga_resource_hint.for.body2.5" [fft.c:4]   --->   Operation 109 'br' 'br_ln4' <Predicate = (!icmp_ln8 & icmp_ln9)> <Delay = 0.84>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [fft.c:31]   --->   Operation 110 'ret' 'ret_ln31' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%odd_1_0 = phi i32 %add_ln9, void %for.inc.0, i32 %span_2_0_cast, void %for.body2.0.preheader" [fft.c:9]   --->   Operation 111 'phi' 'odd_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = trunc i32 %odd_1_0" [fft.c:10]   --->   Operation 112 'trunc' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = trunc i32 %odd_1_0" [fft.c:10]   --->   Operation 113 'trunc' 'trunc_ln10_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln10_4 = trunc i32 %odd_1_0" [fft.c:10]   --->   Operation 114 'trunc' 'trunc_ln10_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.51ns)   --->   "%or_ln11 = or i8 %trunc_ln10_3, i8 %trunc_ln10_1" [fft.c:11]   --->   Operation 115 'or' 'or_ln11' <Predicate = true> <Delay = 0.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.39ns)   --->   "%or_ln11_1 = or i9 %trunc_ln10_2, i9 %trunc_ln10" [fft.c:11]   --->   Operation 116 'or' 'or_ln11_1' <Predicate = true> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.27ns)   --->   "%and_ln11 = and i10 %trunc_ln10_4, i10 %xor_ln11_2" [fft.c:11]   --->   Operation 117 'and' 'and_ln11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.51ns)   --->   "%xor_ln11_3 = xor i8 %or_ln11, i8 %trunc_ln10_1" [fft.c:11]   --->   Operation 118 'xor' 'xor_ln11_3' <Predicate = true> <Delay = 0.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.39ns)   --->   "%xor_ln11_4 = xor i9 %or_ln11_1, i9 %trunc_ln10" [fft.c:11]   --->   Operation 119 'xor' 'xor_ln11_4' <Predicate = true> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln11_4, i32 8" [fft.c:13]   --->   Operation 120 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %xor_ln11_3" [fft.c:13]   --->   Operation 121 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%real_0_addr = getelementptr i128 %real_0, i64 0, i64 %zext_ln13" [fft.c:13]   --->   Operation 122 'getelementptr' 'real_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (2.26ns)   --->   "%real_0_load = load i8 %real_0_addr" [fft.c:13]   --->   Operation 123 'load' 'real_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%real_1_addr = getelementptr i128 %real_1, i64 0, i64 %zext_ln13" [fft.c:13]   --->   Operation 124 'getelementptr' 'real_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (2.26ns)   --->   "%real_1_load = load i8 %real_1_addr" [fft.c:13]   --->   Operation 125 'load' 'real_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %or_ln11_1, i32 8" [fft.c:13]   --->   Operation 126 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i8 %or_ln11" [fft.c:13]   --->   Operation 127 'zext' 'zext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%real_0_addr_1 = getelementptr i128 %real_0, i64 0, i64 %zext_ln13_3" [fft.c:13]   --->   Operation 128 'getelementptr' 'real_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (2.26ns)   --->   "%real_0_load_1 = load i8 %real_0_addr_1" [fft.c:13]   --->   Operation 129 'load' 'real_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%real_1_addr_1 = getelementptr i128 %real_1, i64 0, i64 %zext_ln13_3" [fft.c:13]   --->   Operation 130 'getelementptr' 'real_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (2.26ns)   --->   "%real_1_load_1 = load i8 %real_1_addr_1" [fft.c:13]   --->   Operation 131 'load' 'real_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 5.48>
ST_4 : Operation 132 [1/1] (0.52ns)   --->   "%or_ln10 = or i32 %odd_1_0, i32 %span_2_0_cast" [fft.c:10]   --->   Operation 132 'or' 'or_ln10' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.52ns)   --->   "%xor_ln11 = xor i32 %or_ln10, i32 %span_2_0_cast" [fft.c:11]   --->   Operation 133 'xor' 'xor_ln11' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %xor_ln11, i32 9, i32 31" [fft.c:13]   --->   Operation 134 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_1, i6 0" [fft.c:13]   --->   Operation 135 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/2] (2.26ns)   --->   "%real_0_load = load i8 %real_0_addr" [fft.c:13]   --->   Operation 136 'load' 'real_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i7 %shl_ln" [fft.c:13]   --->   Operation 137 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (2.37ns)   --->   "%lshr_ln13 = lshr i128 %real_0_load, i128 %zext_ln13_1" [fft.c:13]   --->   Operation 138 'lshr' 'lshr_ln13' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i128 %lshr_ln13" [fft.c:13]   --->   Operation 139 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %trunc_ln13" [fft.c:13]   --->   Operation 140 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/2] (2.26ns)   --->   "%real_1_load = load i8 %real_1_addr" [fft.c:13]   --->   Operation 141 'load' 'real_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i7 %shl_ln" [fft.c:13]   --->   Operation 142 'zext' 'zext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (2.37ns)   --->   "%lshr_ln13_1 = lshr i128 %real_1_load, i128 %zext_ln13_2" [fft.c:13]   --->   Operation 143 'lshr' 'lshr_ln13_1' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i128 %lshr_ln13_1" [fft.c:13]   --->   Operation 144 'trunc' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i64 %trunc_ln13_1" [fft.c:13]   --->   Operation 145 'bitcast' 'bitcast_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.84ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13, i64 %bitcast_ln13_1, i23 %lshr_ln" [fft.c:13]   --->   Operation 146 'mux' 'tmp_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%lshr_ln13_2 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %or_ln10, i32 9, i32 31" [fft.c:13]   --->   Operation 147 'partselect' 'lshr_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln13_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_3, i6 0" [fft.c:13]   --->   Operation 148 'bitconcatenate' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/2] (2.26ns)   --->   "%real_0_load_1 = load i8 %real_0_addr_1" [fft.c:13]   --->   Operation 149 'load' 'real_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i7 %shl_ln13_1" [fft.c:13]   --->   Operation 150 'zext' 'zext_ln13_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (2.37ns)   --->   "%lshr_ln13_3 = lshr i128 %real_0_load_1, i128 %zext_ln13_4" [fft.c:13]   --->   Operation 151 'lshr' 'lshr_ln13_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = trunc i128 %lshr_ln13_3" [fft.c:13]   --->   Operation 152 'trunc' 'trunc_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln13_2 = bitcast i64 %trunc_ln13_2" [fft.c:13]   --->   Operation 153 'bitcast' 'bitcast_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/2] (2.26ns)   --->   "%real_1_load_1 = load i8 %real_1_addr_1" [fft.c:13]   --->   Operation 154 'load' 'real_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i7 %shl_ln13_1" [fft.c:13]   --->   Operation 155 'zext' 'zext_ln13_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (2.37ns)   --->   "%lshr_ln13_5 = lshr i128 %real_1_load_1, i128 %zext_ln13_6" [fft.c:13]   --->   Operation 156 'lshr' 'lshr_ln13_5' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln13_3 = trunc i128 %lshr_ln13_5" [fft.c:13]   --->   Operation 157 'trunc' 'trunc_ln13_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln13_3 = bitcast i64 %trunc_ln13_3" [fft.c:13]   --->   Operation 158 'bitcast' 'bitcast_ln13_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.84ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13_2, i64 %bitcast_ln13_3, i23 %lshr_ln13_2" [fft.c:13]   --->   Operation 159 'mux' 'tmp_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln10, i32 9" [fft.c:14]   --->   Operation 160 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 161 [5/5] (6.40ns)   --->   "%temp = dadd i64 %tmp_2, i64 %tmp_5" [fft.c:13]   --->   Operation 161 'dadd' 'temp' <Predicate = true> <Delay = 6.40> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [5/5] (6.40ns)   --->   "%sub = dsub i64 %tmp_2, i64 %tmp_5" [fft.c:14]   --->   Operation 162 'dsub' 'sub' <Predicate = true> <Delay = 6.40> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.86>
ST_6 : Operation 163 [4/5] (5.86ns)   --->   "%temp = dadd i64 %tmp_2, i64 %tmp_5" [fft.c:13]   --->   Operation 163 'dadd' 'temp' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [4/5] (5.86ns)   --->   "%sub = dsub i64 %tmp_2, i64 %tmp_5" [fft.c:14]   --->   Operation 164 'dsub' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.86>
ST_7 : Operation 165 [3/5] (5.86ns)   --->   "%temp = dadd i64 %tmp_2, i64 %tmp_5" [fft.c:13]   --->   Operation 165 'dadd' 'temp' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [3/5] (5.86ns)   --->   "%sub = dsub i64 %tmp_2, i64 %tmp_5" [fft.c:14]   --->   Operation 166 'dsub' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.86>
ST_8 : Operation 167 [2/5] (5.86ns)   --->   "%temp = dadd i64 %tmp_2, i64 %tmp_5" [fft.c:13]   --->   Operation 167 'dadd' 'temp' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [2/5] (5.86ns)   --->   "%sub = dsub i64 %tmp_2, i64 %tmp_5" [fft.c:14]   --->   Operation 168 'dsub' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.86>
ST_9 : Operation 169 [1/5] (5.86ns)   --->   "%temp = dadd i64 %tmp_2, i64 %tmp_5" [fft.c:13]   --->   Operation 169 'dadd' 'temp' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp, i64 508, i64 12, i64 18446744073709551615" [fft.c:5]   --->   Operation 170 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/5] (5.86ns)   --->   "%sub = dsub i64 %tmp_2, i64 %tmp_5" [fft.c:14]   --->   Operation 171 'dsub' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fft.c:4]   --->   Operation 172 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i10 %and_ln11" [fft.c:11]   --->   Operation 173 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [fft.c:11]   --->   Operation 174 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%rend6_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5" [fft.c:13]   --->   Operation 175 'specregionend' 'rend6_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i64 %sub" [fft.c:14]   --->   Operation 176 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %shl_ln13_1" [fft.c:14]   --->   Operation 177 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln14)   --->   "%shl_ln14 = shl i128 18446744073709551615, i128 %zext_ln14" [fft.c:14]   --->   Operation 178 'shl' 'shl_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (2.35ns) (out node of the LUT)   --->   "%xor_ln14 = xor i128 %shl_ln14, i128 340282366920938463463374607431768211455" [fft.c:14]   --->   Operation 179 'xor' 'xor_ln14' <Predicate = true> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_4, void %arrayidx42.case.0.0, void %arrayidx42.case.1.0" [fft.c:14]   --->   Operation 180 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_1)   --->   "%and_ln14_1 = and i128 %real_0_load_1, i128 %xor_ln14" [fft.c:14]   --->   Operation 181 'and' 'and_ln14_1' <Predicate = (!tmp_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_1)   --->   "%zext_ln14_2 = zext i64 %bitcast_ln14" [fft.c:14]   --->   Operation 182 'zext' 'zext_ln14_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_1)   --->   "%shl_ln14_2 = shl i128 %zext_ln14_2, i128 %zext_ln14" [fft.c:14]   --->   Operation 183 'shl' 'shl_ln14_2' <Predicate = (!tmp_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln14_1 = or i128 %and_ln14_1, i128 %shl_ln14_2" [fft.c:14]   --->   Operation 184 'or' 'or_ln14_1' <Predicate = (!tmp_4)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (2.26ns)   --->   "%store_ln14 = store i128 %or_ln14_1, i8 %real_0_addr_1" [fft.c:14]   --->   Operation 185 'store' 'store_ln14' <Predicate = (!tmp_4)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx42.exit.0" [fft.c:14]   --->   Operation 186 'br' 'br_ln14' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln14)   --->   "%and_ln14 = and i128 %real_1_load_1, i128 %xor_ln14" [fft.c:14]   --->   Operation 187 'and' 'and_ln14' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln14)   --->   "%zext_ln14_1 = zext i64 %bitcast_ln14" [fft.c:14]   --->   Operation 188 'zext' 'zext_ln14_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln14)   --->   "%shl_ln14_1 = shl i128 %zext_ln14_1, i128 %zext_ln14" [fft.c:14]   --->   Operation 189 'shl' 'shl_ln14_1' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln14 = or i128 %and_ln14, i128 %shl_ln14_1" [fft.c:14]   --->   Operation 190 'or' 'or_ln14' <Predicate = (tmp_4)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (2.26ns)   --->   "%store_ln14 = store i128 %or_ln14, i8 %real_1_addr_1" [fft.c:14]   --->   Operation 191 'store' 'store_ln14' <Predicate = (tmp_4)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx42.exit.0" [fft.c:14]   --->   Operation 192 'br' 'br_ln14' <Predicate = (tmp_4)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln11, i32 9" [fft.c:15]   --->   Operation 193 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i64 %temp" [fft.c:15]   --->   Operation 194 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %tmp_6, void %arrayidx1.case.0.0, void %arrayidx1.case.1.0" [fft.c:15]   --->   Operation 195 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 196 [2/2] (2.26ns)   --->   "%real_0_load_2 = load i8 %real_0_addr" [fft.c:15]   --->   Operation 196 'load' 'real_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 6.88>
ST_12 : Operation 197 [1/2] (2.26ns)   --->   "%real_0_load_2 = load i8 %real_0_addr" [fft.c:15]   --->   Operation 197 'load' 'real_0_load_2' <Predicate = (!tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i7 %shl_ln" [fft.c:15]   --->   Operation 198 'zext' 'zext_ln15_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_1)   --->   "%shl_ln15_2 = shl i128 18446744073709551615, i128 %zext_ln15_2" [fft.c:15]   --->   Operation 199 'shl' 'shl_ln15_2' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_1)   --->   "%xor_ln15_1 = xor i128 %shl_ln15_2, i128 340282366920938463463374607431768211455" [fft.c:15]   --->   Operation 200 'xor' 'xor_ln15_1' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_1)   --->   "%and_ln15_1 = and i128 %real_0_load_2, i128 %xor_ln15_1" [fft.c:15]   --->   Operation 201 'and' 'and_ln15_1' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_1)   --->   "%zext_ln15_3 = zext i64 %bitcast_ln15" [fft.c:15]   --->   Operation 202 'zext' 'zext_ln15_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_1)   --->   "%shl_ln15_3 = shl i128 %zext_ln15_3, i128 %zext_ln15_2" [fft.c:15]   --->   Operation 203 'shl' 'shl_ln15_3' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln15_1 = or i128 %and_ln15_1, i128 %shl_ln15_3" [fft.c:15]   --->   Operation 204 'or' 'or_ln15_1' <Predicate = (!tmp_6)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (2.26ns)   --->   "%store_ln15 = store i128 %or_ln15_1, i8 %real_0_addr" [fft.c:15]   --->   Operation 205 'store' 'store_ln15' <Predicate = (!tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.3" [fft.c:15]   --->   Operation 206 'br' 'br_ln15' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_12 : Operation 207 [1/2] (2.26ns)   --->   "%real_1_load_2 = load i8 %real_1_addr" [fft.c:15]   --->   Operation 207 'load' 'real_1_load_2' <Predicate = (tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %shl_ln" [fft.c:15]   --->   Operation 208 'zext' 'zext_ln15' <Predicate = (tmp_6)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node or_ln15)   --->   "%shl_ln15 = shl i128 18446744073709551615, i128 %zext_ln15" [fft.c:15]   --->   Operation 209 'shl' 'shl_ln15' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln15)   --->   "%xor_ln15 = xor i128 %shl_ln15, i128 340282366920938463463374607431768211455" [fft.c:15]   --->   Operation 210 'xor' 'xor_ln15' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln15)   --->   "%and_ln15 = and i128 %real_1_load_2, i128 %xor_ln15" [fft.c:15]   --->   Operation 211 'and' 'and_ln15' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node or_ln15)   --->   "%zext_ln15_1 = zext i64 %bitcast_ln15" [fft.c:15]   --->   Operation 212 'zext' 'zext_ln15_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_ln15)   --->   "%shl_ln15_1 = shl i128 %zext_ln15_1, i128 %zext_ln15" [fft.c:15]   --->   Operation 213 'shl' 'shl_ln15_1' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 214 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln15 = or i128 %and_ln15, i128 %shl_ln15_1" [fft.c:15]   --->   Operation 214 'or' 'or_ln15' <Predicate = (tmp_6)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (2.26ns)   --->   "%store_ln15 = store i128 %or_ln15, i8 %real_1_addr" [fft.c:15]   --->   Operation 215 'store' 'store_ln15' <Predicate = (tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.3" [fft.c:15]   --->   Operation 216 'br' 'br_ln15' <Predicate = (tmp_6)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%img_0_addr = getelementptr i128 %img_0, i64 0, i64 %zext_ln13" [fft.c:17]   --->   Operation 217 'getelementptr' 'img_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [2/2] (2.26ns)   --->   "%img_0_load = load i8 %img_0_addr" [fft.c:17]   --->   Operation 218 'load' 'img_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%img_1_addr = getelementptr i128 %img_1, i64 0, i64 %zext_ln13" [fft.c:17]   --->   Operation 219 'getelementptr' 'img_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [2/2] (2.26ns)   --->   "%img_1_load = load i8 %img_1_addr" [fft.c:17]   --->   Operation 220 'load' 'img_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%img_0_addr_1 = getelementptr i128 %img_0, i64 0, i64 %zext_ln13_3" [fft.c:17]   --->   Operation 221 'getelementptr' 'img_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [2/2] (2.26ns)   --->   "%img_0_load_1 = load i8 %img_0_addr_1" [fft.c:17]   --->   Operation 222 'load' 'img_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%img_1_addr_1 = getelementptr i128 %img_1, i64 0, i64 %zext_ln13_3" [fft.c:17]   --->   Operation 223 'getelementptr' 'img_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [2/2] (2.26ns)   --->   "%img_1_load_1 = load i8 %img_1_addr_1" [fft.c:17]   --->   Operation 224 'load' 'img_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 13 <SV = 10> <Delay = 2.26>
ST_13 : Operation 225 [2/2] (2.26ns)   --->   "%real_1_load_2 = load i8 %real_1_addr" [fft.c:15]   --->   Operation 225 'load' 'real_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 14 <SV = 12> <Delay = 5.48>
ST_14 : Operation 226 [1/2] (2.26ns)   --->   "%img_0_load = load i8 %img_0_addr" [fft.c:17]   --->   Operation 226 'load' 'img_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %shl_ln" [fft.c:17]   --->   Operation 227 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (2.37ns)   --->   "%lshr_ln17 = lshr i128 %img_0_load, i128 %zext_ln17" [fft.c:17]   --->   Operation 228 'lshr' 'lshr_ln17' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i128 %lshr_ln17" [fft.c:17]   --->   Operation 229 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i64 %trunc_ln17" [fft.c:17]   --->   Operation 230 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/2] (2.26ns)   --->   "%img_1_load = load i8 %img_1_addr" [fft.c:17]   --->   Operation 231 'load' 'img_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i7 %shl_ln" [fft.c:17]   --->   Operation 232 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (2.37ns)   --->   "%lshr_ln17_1 = lshr i128 %img_1_load, i128 %zext_ln17_1" [fft.c:17]   --->   Operation 233 'lshr' 'lshr_ln17_1' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i128 %lshr_ln17_1" [fft.c:17]   --->   Operation 234 'trunc' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i64 %trunc_ln17_1" [fft.c:17]   --->   Operation 235 'bitcast' 'bitcast_ln17_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.84ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17, i64 %bitcast_ln17_1, i23 %lshr_ln" [fft.c:17]   --->   Operation 236 'mux' 'tmp_s' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 237 [1/2] (2.26ns)   --->   "%img_0_load_1 = load i8 %img_0_addr_1" [fft.c:17]   --->   Operation 237 'load' 'img_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i7 %shl_ln13_1" [fft.c:17]   --->   Operation 238 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (2.37ns)   --->   "%lshr_ln17_2 = lshr i128 %img_0_load_1, i128 %zext_ln17_2" [fft.c:17]   --->   Operation 239 'lshr' 'lshr_ln17_2' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = trunc i128 %lshr_ln17_2" [fft.c:17]   --->   Operation 240 'trunc' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln17_2 = bitcast i64 %trunc_ln17_2" [fft.c:17]   --->   Operation 241 'bitcast' 'bitcast_ln17_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/2] (2.26ns)   --->   "%img_1_load_1 = load i8 %img_1_addr_1" [fft.c:17]   --->   Operation 242 'load' 'img_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i7 %shl_ln13_1" [fft.c:17]   --->   Operation 243 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (2.37ns)   --->   "%lshr_ln17_3 = lshr i128 %img_1_load_1, i128 %zext_ln17_3" [fft.c:17]   --->   Operation 244 'lshr' 'lshr_ln17_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = trunc i128 %lshr_ln17_3" [fft.c:17]   --->   Operation 245 'trunc' 'trunc_ln17_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln17_3 = bitcast i64 %trunc_ln17_3" [fft.c:17]   --->   Operation 246 'bitcast' 'bitcast_ln17_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.84ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17_2, i64 %bitcast_ln17_3, i23 %lshr_ln13_2" [fft.c:17]   --->   Operation 247 'mux' 'tmp_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 6.40>
ST_15 : Operation 248 [5/5] (6.40ns)   --->   "%temp_1 = dadd i64 %tmp_s, i64 %tmp_7" [fft.c:17]   --->   Operation 248 'dadd' 'temp_1' <Predicate = true> <Delay = 6.40> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 249 [5/5] (6.40ns)   --->   "%sub1 = dsub i64 %tmp_s, i64 %tmp_7" [fft.c:18]   --->   Operation 249 'dsub' 'sub1' <Predicate = true> <Delay = 6.40> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 5.86>
ST_16 : Operation 250 [4/5] (5.86ns)   --->   "%temp_1 = dadd i64 %tmp_s, i64 %tmp_7" [fft.c:17]   --->   Operation 250 'dadd' 'temp_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [4/5] (5.86ns)   --->   "%sub1 = dsub i64 %tmp_s, i64 %tmp_7" [fft.c:18]   --->   Operation 251 'dsub' 'sub1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 5.86>
ST_17 : Operation 252 [3/5] (5.86ns)   --->   "%temp_1 = dadd i64 %tmp_s, i64 %tmp_7" [fft.c:17]   --->   Operation 252 'dadd' 'temp_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [3/5] (5.86ns)   --->   "%sub1 = dsub i64 %tmp_s, i64 %tmp_7" [fft.c:18]   --->   Operation 253 'dsub' 'sub1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 5.86>
ST_18 : Operation 254 [2/5] (5.86ns)   --->   "%temp_1 = dadd i64 %tmp_s, i64 %tmp_7" [fft.c:17]   --->   Operation 254 'dadd' 'temp_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [2/5] (5.86ns)   --->   "%sub1 = dsub i64 %tmp_s, i64 %tmp_7" [fft.c:18]   --->   Operation 255 'dsub' 'sub1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 5.86>
ST_19 : Operation 256 [1/5] (5.86ns)   --->   "%temp_1 = dadd i64 %tmp_s, i64 %tmp_7" [fft.c:17]   --->   Operation 256 'dadd' 'temp_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_1, i64 508, i64 12, i64 18446744073709551615" [fft.c:5]   --->   Operation 257 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 258 [1/5] (5.86ns)   --->   "%sub1 = dsub i64 %tmp_s, i64 %tmp_7" [fft.c:18]   --->   Operation 258 'dsub' 'sub1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 6.97>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [fft.c:15]   --->   Operation 259 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%rend2_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1" [fft.c:17]   --->   Operation 260 'specregionend' 'rend2_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i64 %sub1" [fft.c:18]   --->   Operation 261 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %shl_ln13_1" [fft.c:18]   --->   Operation 262 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18)   --->   "%shl_ln18 = shl i128 18446744073709551615, i128 %zext_ln18" [fft.c:18]   --->   Operation 263 'shl' 'shl_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (2.35ns) (out node of the LUT)   --->   "%xor_ln18 = xor i128 %shl_ln18, i128 340282366920938463463374607431768211455" [fft.c:18]   --->   Operation 264 'xor' 'xor_ln18' <Predicate = true> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %tmp_4, void %arrayidx164.case.0.0, void %arrayidx164.case.1.0" [fft.c:18]   --->   Operation 265 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%and_ln18_1 = and i128 %img_0_load_1, i128 %xor_ln18" [fft.c:18]   --->   Operation 266 'and' 'and_ln18_1' <Predicate = (!tmp_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%zext_ln18_2 = zext i64 %bitcast_ln18" [fft.c:18]   --->   Operation 267 'zext' 'zext_ln18_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_1)   --->   "%shl_ln18_2 = shl i128 %zext_ln18_2, i128 %zext_ln18" [fft.c:18]   --->   Operation 268 'shl' 'shl_ln18_2' <Predicate = (!tmp_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln18_1 = or i128 %and_ln18_1, i128 %shl_ln18_2" [fft.c:18]   --->   Operation 269 'or' 'or_ln18_1' <Predicate = (!tmp_4)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (2.26ns)   --->   "%store_ln18 = store i128 %or_ln18_1, i8 %img_0_addr_1" [fft.c:18]   --->   Operation 270 'store' 'store_ln18' <Predicate = (!tmp_4)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx164.exit.0" [fft.c:18]   --->   Operation 271 'br' 'br_ln18' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%and_ln18 = and i128 %img_1_load_1, i128 %xor_ln18" [fft.c:18]   --->   Operation 272 'and' 'and_ln18' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%zext_ln18_1 = zext i64 %bitcast_ln18" [fft.c:18]   --->   Operation 273 'zext' 'zext_ln18_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_20 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%shl_ln18_1 = shl i128 %zext_ln18_1, i128 %zext_ln18" [fft.c:18]   --->   Operation 274 'shl' 'shl_ln18_1' <Predicate = (tmp_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln18 = or i128 %and_ln18, i128 %shl_ln18_1" [fft.c:18]   --->   Operation 275 'or' 'or_ln18' <Predicate = (tmp_4)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (2.26ns)   --->   "%store_ln18 = store i128 %or_ln18, i8 %img_1_addr_1" [fft.c:18]   --->   Operation 276 'store' 'store_ln18' <Predicate = (tmp_4)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx164.exit.0" [fft.c:18]   --->   Operation 277 'br' 'br_ln18' <Predicate = (tmp_4)> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %temp_1" [fft.c:19]   --->   Operation 278 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %tmp_6, void %arrayidx143.case.0.0, void %arrayidx143.case.1.0" [fft.c:19]   --->   Operation 279 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 21 <SV = 19> <Delay = 2.26>
ST_21 : Operation 280 [2/2] (2.26ns)   --->   "%img_0_load_2 = load i8 %img_0_addr" [fft.c:19]   --->   Operation 280 'load' 'img_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 22 <SV = 20> <Delay = 6.88>
ST_22 : Operation 281 [1/2] (2.26ns)   --->   "%img_0_load_2 = load i8 %img_0_addr" [fft.c:19]   --->   Operation 281 'load' 'img_0_load_2' <Predicate = (!tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i7 %shl_ln" [fft.c:19]   --->   Operation 282 'zext' 'zext_ln19_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%shl_ln19_2 = shl i128 18446744073709551615, i128 %zext_ln19_2" [fft.c:19]   --->   Operation 283 'shl' 'shl_ln19_2' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%xor_ln19_1 = xor i128 %shl_ln19_2, i128 340282366920938463463374607431768211455" [fft.c:19]   --->   Operation 284 'xor' 'xor_ln19_1' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%and_ln19_1 = and i128 %img_0_load_2, i128 %xor_ln19_1" [fft.c:19]   --->   Operation 285 'and' 'and_ln19_1' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%zext_ln19_3 = zext i64 %bitcast_ln19" [fft.c:19]   --->   Operation 286 'zext' 'zext_ln19_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%shl_ln19_3 = shl i128 %zext_ln19_3, i128 %zext_ln19_2" [fft.c:19]   --->   Operation 287 'shl' 'shl_ln19_3' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 288 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln19_1 = or i128 %and_ln19_1, i128 %shl_ln19_3" [fft.c:19]   --->   Operation 288 'or' 'or_ln19_1' <Predicate = (!tmp_6)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [1/1] (2.26ns)   --->   "%store_ln19 = store i128 %or_ln19_1, i8 %img_0_addr" [fft.c:19]   --->   Operation 289 'store' 'store_ln19' <Predicate = (!tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx143.exit.0" [fft.c:19]   --->   Operation 290 'br' 'br_ln19' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_22 : Operation 291 [1/2] (2.26ns)   --->   "%img_1_load_2 = load i8 %img_1_addr" [fft.c:19]   --->   Operation 291 'load' 'img_1_load_2' <Predicate = (tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %shl_ln" [fft.c:19]   --->   Operation 292 'zext' 'zext_ln19' <Predicate = (tmp_6)> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln19)   --->   "%shl_ln19 = shl i128 18446744073709551615, i128 %zext_ln19" [fft.c:19]   --->   Operation 293 'shl' 'shl_ln19' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node or_ln19)   --->   "%xor_ln19 = xor i128 %shl_ln19, i128 340282366920938463463374607431768211455" [fft.c:19]   --->   Operation 294 'xor' 'xor_ln19' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln19)   --->   "%and_ln19 = and i128 %img_1_load_2, i128 %xor_ln19" [fft.c:19]   --->   Operation 295 'and' 'and_ln19' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln19)   --->   "%zext_ln19_1 = zext i64 %bitcast_ln19" [fft.c:19]   --->   Operation 296 'zext' 'zext_ln19_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln19)   --->   "%shl_ln19_1 = shl i128 %zext_ln19_1, i128 %zext_ln19" [fft.c:19]   --->   Operation 297 'shl' 'shl_ln19_1' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 298 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln19 = or i128 %and_ln19, i128 %shl_ln19_1" [fft.c:19]   --->   Operation 298 'or' 'or_ln19' <Predicate = (tmp_6)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [1/1] (2.26ns)   --->   "%store_ln19 = store i128 %or_ln19, i8 %img_1_addr" [fft.c:19]   --->   Operation 299 'store' 'store_ln19' <Predicate = (tmp_6)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx143.exit.0" [fft.c:19]   --->   Operation 300 'br' 'br_ln19' <Predicate = (tmp_6)> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (1.72ns)   --->   "%shl_ln21 = shl i11 %zext_ln11, i11 %log_0_cast" [fft.c:21]   --->   Operation 301 'shl' 'shl_ln21' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i11 %shl_ln21" [fft.c:21]   --->   Operation 302 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i11 %shl_ln21" [fft.c:21]   --->   Operation 303 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (0.94ns)   --->   "%icmp_ln22 = icmp_eq  i10 %trunc_ln21, i10 0" [fft.c:22]   --->   Operation 304 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %fpga_resource_hint.if.then.1, void %for.inc.0" [fft.c:22]   --->   Operation 305 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %shl_ln21, i32 8, i32 9" [fft.c:23]   --->   Operation 306 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %shl_ln21, i32 7" [fft.c:23]   --->   Operation 307 'bitselect' 'tmp_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 23 <SV = 19> <Delay = 2.26>
ST_23 : Operation 308 [2/2] (2.26ns)   --->   "%img_1_load_2 = load i8 %img_1_addr" [fft.c:19]   --->   Operation 308 'load' 'img_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 24 <SV = 21> <Delay = 2.26>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %trunc_ln21_1" [fft.c:23]   --->   Operation 309 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.00ns)   --->   "%real_twid_0_addr = getelementptr i128 %real_twid_0, i64 0, i64 %zext_ln23" [fft.c:23]   --->   Operation 310 'getelementptr' 'real_twid_0_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 311 [2/2] (2.26ns)   --->   "%real_twid_0_load = load i7 %real_twid_0_addr" [fft.c:23]   --->   Operation 311 'load' 'real_twid_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%real_twid_1_addr = getelementptr i128 %real_twid_1, i64 0, i64 %zext_ln23" [fft.c:23]   --->   Operation 312 'getelementptr' 'real_twid_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 313 [2/2] (2.26ns)   --->   "%real_twid_1_load = load i7 %real_twid_1_addr" [fft.c:23]   --->   Operation 313 'load' 'real_twid_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_24 : Operation 314 [2/2] (2.26ns)   --->   "%real_0_load_3 = load i8 %real_0_addr_1" [fft.c:23]   --->   Operation 314 'load' 'real_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_24 : Operation 315 [2/2] (2.26ns)   --->   "%real_1_load_3 = load i8 %real_1_addr_1" [fft.c:23]   --->   Operation 315 'load' 'real_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%img_twid_0_addr = getelementptr i128 %img_twid_0, i64 0, i64 %zext_ln23" [fft.c:24]   --->   Operation 316 'getelementptr' 'img_twid_0_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 317 [2/2] (2.26ns)   --->   "%img_twid_0_load = load i7 %img_twid_0_addr" [fft.c:24]   --->   Operation 317 'load' 'img_twid_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%img_twid_1_addr = getelementptr i128 %img_twid_1, i64 0, i64 %zext_ln23" [fft.c:24]   --->   Operation 318 'getelementptr' 'img_twid_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 319 [2/2] (2.26ns)   --->   "%img_twid_1_load = load i7 %img_twid_1_addr" [fft.c:24]   --->   Operation 319 'load' 'img_twid_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_24 : Operation 320 [2/2] (2.26ns)   --->   "%img_0_load_3 = load i8 %img_0_addr_1" [fft.c:24]   --->   Operation 320 'load' 'img_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_24 : Operation 321 [2/2] (2.26ns)   --->   "%img_1_load_3 = load i8 %img_1_addr_1" [fft.c:24]   --->   Operation 321 'load' 'img_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 25 <SV = 22> <Delay = 5.48>
ST_25 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_8, i6 0" [fft.c:23]   --->   Operation 322 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 323 [1/2] (2.26ns)   --->   "%real_twid_0_load = load i7 %real_twid_0_addr" [fft.c:23]   --->   Operation 323 'load' 'real_twid_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_25 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %shl_ln1" [fft.c:23]   --->   Operation 324 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 325 [1/1] (2.37ns)   --->   "%lshr_ln23 = lshr i128 %real_twid_0_load, i128 %zext_ln23_1" [fft.c:23]   --->   Operation 325 'lshr' 'lshr_ln23' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i128 %lshr_ln23" [fft.c:23]   --->   Operation 326 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %trunc_ln23" [fft.c:23]   --->   Operation 327 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 328 [1/2] (2.26ns)   --->   "%real_twid_1_load = load i7 %real_twid_1_addr" [fft.c:23]   --->   Operation 328 'load' 'real_twid_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_25 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i7 %shl_ln1" [fft.c:23]   --->   Operation 329 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 330 [1/1] (2.37ns)   --->   "%lshr_ln23_1 = lshr i128 %real_twid_1_load, i128 %zext_ln23_2" [fft.c:23]   --->   Operation 330 'lshr' 'lshr_ln23_1' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i128 %lshr_ln23_1" [fft.c:23]   --->   Operation 331 'trunc' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %trunc_ln23_1" [fft.c:23]   --->   Operation 332 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 333 [1/1] (0.84ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln23, i64 %bitcast_ln23_1, i2 %lshr_ln1" [fft.c:23]   --->   Operation 333 'mux' 'tmp_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 334 [1/2] (2.26ns)   --->   "%real_0_load_3 = load i8 %real_0_addr_1" [fft.c:23]   --->   Operation 334 'load' 'real_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_25 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i7 %shl_ln13_1" [fft.c:23]   --->   Operation 335 'zext' 'zext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 336 [1/1] (2.37ns)   --->   "%lshr_ln23_3 = lshr i128 %real_0_load_3, i128 %zext_ln23_4" [fft.c:23]   --->   Operation 336 'lshr' 'lshr_ln23_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i128 %lshr_ln23_3" [fft.c:23]   --->   Operation 337 'trunc' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln23_2 = bitcast i64 %trunc_ln23_2" [fft.c:23]   --->   Operation 338 'bitcast' 'bitcast_ln23_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 339 [1/2] (2.26ns)   --->   "%real_1_load_3 = load i8 %real_1_addr_1" [fft.c:23]   --->   Operation 339 'load' 'real_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_25 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i7 %shl_ln13_1" [fft.c:23]   --->   Operation 340 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 341 [1/1] (2.37ns)   --->   "%lshr_ln23_4 = lshr i128 %real_1_load_3, i128 %zext_ln23_5" [fft.c:23]   --->   Operation 341 'lshr' 'lshr_ln23_4' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = trunc i128 %lshr_ln23_4" [fft.c:23]   --->   Operation 342 'trunc' 'trunc_ln23_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln23_3 = bitcast i64 %trunc_ln23_3" [fft.c:23]   --->   Operation 343 'bitcast' 'bitcast_ln23_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 344 [1/1] (0.84ns)   --->   "%tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln23_2, i64 %bitcast_ln23_3, i23 %lshr_ln13_2" [fft.c:23]   --->   Operation 344 'mux' 'tmp_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 345 [1/2] (2.26ns)   --->   "%img_twid_0_load = load i7 %img_twid_0_addr" [fft.c:24]   --->   Operation 345 'load' 'img_twid_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_25 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i7 %shl_ln1" [fft.c:24]   --->   Operation 346 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (2.37ns)   --->   "%lshr_ln24 = lshr i128 %img_twid_0_load, i128 %zext_ln24" [fft.c:24]   --->   Operation 347 'lshr' 'lshr_ln24' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i128 %lshr_ln24" [fft.c:24]   --->   Operation 348 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 349 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %trunc_ln24" [fft.c:24]   --->   Operation 349 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 350 [1/2] (2.26ns)   --->   "%img_twid_1_load = load i7 %img_twid_1_addr" [fft.c:24]   --->   Operation 350 'load' 'img_twid_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i7 %shl_ln1" [fft.c:24]   --->   Operation 351 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (2.37ns)   --->   "%lshr_ln24_1 = lshr i128 %img_twid_1_load, i128 %zext_ln24_1" [fft.c:24]   --->   Operation 352 'lshr' 'lshr_ln24_1' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i128 %lshr_ln24_1" [fft.c:24]   --->   Operation 353 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %trunc_ln24_1" [fft.c:24]   --->   Operation 354 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.84ns)   --->   "%tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln24, i64 %bitcast_ln24_1, i2 %lshr_ln1" [fft.c:24]   --->   Operation 355 'mux' 'tmp_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 356 [1/2] (2.26ns)   --->   "%img_0_load_3 = load i8 %img_0_addr_1" [fft.c:24]   --->   Operation 356 'load' 'img_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i7 %shl_ln13_1" [fft.c:24]   --->   Operation 357 'zext' 'zext_ln24_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (2.37ns)   --->   "%lshr_ln24_2 = lshr i128 %img_0_load_3, i128 %zext_ln24_2" [fft.c:24]   --->   Operation 358 'lshr' 'lshr_ln24_2' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = trunc i128 %lshr_ln24_2" [fft.c:24]   --->   Operation 359 'trunc' 'trunc_ln24_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln24_2 = bitcast i64 %trunc_ln24_2" [fft.c:24]   --->   Operation 360 'bitcast' 'bitcast_ln24_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 361 [1/2] (2.26ns)   --->   "%img_1_load_3 = load i8 %img_1_addr_1" [fft.c:24]   --->   Operation 361 'load' 'img_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_25 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i7 %shl_ln13_1" [fft.c:24]   --->   Operation 362 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 363 [1/1] (2.37ns)   --->   "%lshr_ln24_3 = lshr i128 %img_1_load_3, i128 %zext_ln24_3" [fft.c:24]   --->   Operation 363 'lshr' 'lshr_ln24_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln24_3 = trunc i128 %lshr_ln24_3" [fft.c:24]   --->   Operation 364 'trunc' 'trunc_ln24_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%bitcast_ln24_3 = bitcast i64 %trunc_ln24_3" [fft.c:24]   --->   Operation 365 'bitcast' 'bitcast_ln24_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 366 [1/1] (0.84ns)   --->   "%tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln24_2, i64 %bitcast_ln24_3, i23 %lshr_ln13_2" [fft.c:24]   --->   Operation 366 'mux' 'tmp_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 7.14>
ST_26 : Operation 367 [5/5] (6.50ns)   --->   "%mul = dmul i64 %tmp_9, i64 %tmp_10" [fft.c:23]   --->   Operation 367 'dmul' 'mul' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 368 [5/5] (6.50ns)   --->   "%mul1 = dmul i64 %tmp_11, i64 %tmp_12" [fft.c:24]   --->   Operation 368 'dmul' 'mul1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 369 [5/5] (7.14ns)   --->   "%mul2 = dmul i64 %tmp_9, i64 %tmp_12" [fft.c:25]   --->   Operation 369 'dmul' 'mul2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 370 [5/5] (7.14ns)   --->   "%mul3 = dmul i64 %tmp_11, i64 %tmp_10" [fft.c:26]   --->   Operation 370 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 7.14>
ST_27 : Operation 371 [4/5] (6.50ns)   --->   "%mul = dmul i64 %tmp_9, i64 %tmp_10" [fft.c:23]   --->   Operation 371 'dmul' 'mul' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 372 [4/5] (6.50ns)   --->   "%mul1 = dmul i64 %tmp_11, i64 %tmp_12" [fft.c:24]   --->   Operation 372 'dmul' 'mul1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 373 [4/5] (7.14ns)   --->   "%mul2 = dmul i64 %tmp_9, i64 %tmp_12" [fft.c:25]   --->   Operation 373 'dmul' 'mul2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 374 [4/5] (7.14ns)   --->   "%mul3 = dmul i64 %tmp_11, i64 %tmp_10" [fft.c:26]   --->   Operation 374 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 7.14>
ST_28 : Operation 375 [3/5] (6.50ns)   --->   "%mul = dmul i64 %tmp_9, i64 %tmp_10" [fft.c:23]   --->   Operation 375 'dmul' 'mul' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 376 [3/5] (6.50ns)   --->   "%mul1 = dmul i64 %tmp_11, i64 %tmp_12" [fft.c:24]   --->   Operation 376 'dmul' 'mul1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 377 [3/5] (7.14ns)   --->   "%mul2 = dmul i64 %tmp_9, i64 %tmp_12" [fft.c:25]   --->   Operation 377 'dmul' 'mul2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 378 [3/5] (7.14ns)   --->   "%mul3 = dmul i64 %tmp_11, i64 %tmp_10" [fft.c:26]   --->   Operation 378 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 7.14>
ST_29 : Operation 379 [2/5] (6.50ns)   --->   "%mul = dmul i64 %tmp_9, i64 %tmp_10" [fft.c:23]   --->   Operation 379 'dmul' 'mul' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 380 [2/5] (6.50ns)   --->   "%mul1 = dmul i64 %tmp_11, i64 %tmp_12" [fft.c:24]   --->   Operation 380 'dmul' 'mul1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 381 [2/5] (7.14ns)   --->   "%mul2 = dmul i64 %tmp_9, i64 %tmp_12" [fft.c:25]   --->   Operation 381 'dmul' 'mul2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 382 [2/5] (7.14ns)   --->   "%mul3 = dmul i64 %tmp_11, i64 %tmp_10" [fft.c:26]   --->   Operation 382 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 7.14>
ST_30 : Operation 383 [1/5] (6.50ns)   --->   "%mul = dmul i64 %tmp_9, i64 %tmp_10" [fft.c:23]   --->   Operation 383 'dmul' 'mul' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 384 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul, i64 510, i64 12, i64 18446744073709551615" [fft.c:24]   --->   Operation 384 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 385 [1/5] (6.50ns)   --->   "%mul1 = dmul i64 %tmp_11, i64 %tmp_12" [fft.c:24]   --->   Operation 385 'dmul' 'mul1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 386 [1/1] (0.00ns)   --->   "%specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul1, i64 510, i64 12, i64 18446744073709551615" [fft.c:23]   --->   Operation 386 'specfucore' 'specfucore_ln23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 387 [1/5] (7.14ns)   --->   "%mul2 = dmul i64 %tmp_9, i64 %tmp_12" [fft.c:25]   --->   Operation 387 'dmul' 'mul2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 388 [1/5] (7.14ns)   --->   "%mul3 = dmul i64 %tmp_11, i64 %tmp_10" [fft.c:26]   --->   Operation 388 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 6.40>
ST_31 : Operation 389 [5/5] (6.40ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [fft.c:23]   --->   Operation 389 'dsub' 'temp_2' <Predicate = true> <Delay = 6.40> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 390 [5/5] (6.40ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [fft.c:25]   --->   Operation 390 'dadd' 'add' <Predicate = true> <Delay = 6.40> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 5.86>
ST_32 : Operation 391 [4/5] (5.86ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [fft.c:23]   --->   Operation 391 'dsub' 'temp_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 392 [4/5] (5.86ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [fft.c:25]   --->   Operation 392 'dadd' 'add' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 5.86>
ST_33 : Operation 393 [3/5] (5.86ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [fft.c:23]   --->   Operation 393 'dsub' 'temp_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 394 [3/5] (5.86ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [fft.c:25]   --->   Operation 394 'dadd' 'add' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 5.86>
ST_34 : Operation 395 [2/5] (5.86ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [fft.c:23]   --->   Operation 395 'dsub' 'temp_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 396 [2/5] (5.86ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [fft.c:25]   --->   Operation 396 'dadd' 'add' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 5.86>
ST_35 : Operation 397 [1/5] (5.86ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [fft.c:23]   --->   Operation 397 'dsub' 'temp_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 398 [1/5] (5.86ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [fft.c:25]   --->   Operation 398 'dadd' 'add' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 399 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i64 %add" [fft.c:25]   --->   Operation 399 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>

State 36 <SV = 33> <Delay = 6.97>
ST_36 : Operation 400 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [fft.c:22]   --->   Operation 400 'specregionbegin' 'rbegin2' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 401 [1/1] (0.00ns)   --->   "%rend12_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin2" [fft.c:23]   --->   Operation 401 'specregionend' 'rend12_0' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i64 %temp_2" [fft.c:27]   --->   Operation 402 'bitcast' 'bitcast_ln27' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %shl_ln13_1" [fft.c:25]   --->   Operation 403 'zext' 'zext_ln25' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25)   --->   "%shl_ln25 = shl i128 18446744073709551615, i128 %zext_ln25" [fft.c:25]   --->   Operation 404 'shl' 'shl_ln25' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 405 [1/1] (2.35ns) (out node of the LUT)   --->   "%xor_ln25 = xor i128 %shl_ln25, i128 340282366920938463463374607431768211455" [fft.c:25]   --->   Operation 405 'xor' 'xor_ln25' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %tmp_4, void %arrayidx42.case.019.0, void %arrayidx42.case.120.0" [fft.c:25]   --->   Operation 406 'br' 'br_ln25' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_1)   --->   "%and_ln25_1 = and i128 %img_0_load_3, i128 %xor_ln25" [fft.c:25]   --->   Operation 407 'and' 'and_ln25_1' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_1)   --->   "%zext_ln25_2 = zext i64 %bitcast_ln25" [fft.c:25]   --->   Operation 408 'zext' 'zext_ln25_2' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_1)   --->   "%shl_ln25_2 = shl i128 %zext_ln25_2, i128 %zext_ln25" [fft.c:25]   --->   Operation 409 'shl' 'shl_ln25_2' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 410 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln25_1 = or i128 %and_ln25_1, i128 %shl_ln25_2" [fft.c:25]   --->   Operation 410 'or' 'or_ln25_1' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 411 [1/1] (2.26ns)   --->   "%store_ln25 = store i128 %or_ln25_1, i8 %img_0_addr_1" [fft.c:25]   --->   Operation 411 'store' 'store_ln25' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_36 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %shl_ln13_1" [fft.c:27]   --->   Operation 412 'zext' 'zext_ln27_2' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%shl_ln27_2 = shl i128 18446744073709551615, i128 %zext_ln27_2" [fft.c:27]   --->   Operation 413 'shl' 'shl_ln27_2' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%xor_ln27_1 = xor i128 %shl_ln27_2, i128 340282366920938463463374607431768211455" [fft.c:27]   --->   Operation 414 'xor' 'xor_ln27_1' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%and_ln27_1 = and i128 %real_0_load_3, i128 %xor_ln27_1" [fft.c:27]   --->   Operation 415 'and' 'and_ln27_1' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%zext_ln27_3 = zext i64 %bitcast_ln27" [fft.c:27]   --->   Operation 416 'zext' 'zext_ln27_3' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%shl_ln27_3 = shl i128 %zext_ln27_3, i128 %zext_ln27_2" [fft.c:27]   --->   Operation 417 'shl' 'shl_ln27_3' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 418 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln27_1 = or i128 %and_ln27_1, i128 %shl_ln27_3" [fft.c:27]   --->   Operation 418 'or' 'or_ln27_1' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 419 [1/1] (2.26ns)   --->   "%store_ln27 = store i128 %or_ln27_1, i8 %real_0_addr_1" [fft.c:27]   --->   Operation 419 'store' 'store_ln27' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_36 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx42.exit18.0" [fft.c:27]   --->   Operation 420 'br' 'br_ln27' <Predicate = (icmp_ln9 & !tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln25)   --->   "%and_ln25 = and i128 %img_1_load_3, i128 %xor_ln25" [fft.c:25]   --->   Operation 421 'and' 'and_ln25' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln25)   --->   "%zext_ln25_1 = zext i64 %bitcast_ln25" [fft.c:25]   --->   Operation 422 'zext' 'zext_ln25_1' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln25)   --->   "%shl_ln25_1 = shl i128 %zext_ln25_1, i128 %zext_ln25" [fft.c:25]   --->   Operation 423 'shl' 'shl_ln25_1' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 424 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln25 = or i128 %and_ln25, i128 %shl_ln25_1" [fft.c:25]   --->   Operation 424 'or' 'or_ln25' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 425 [1/1] (2.26ns)   --->   "%store_ln25 = store i128 %or_ln25, i8 %img_1_addr_1" [fft.c:25]   --->   Operation 425 'store' 'store_ln25' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_36 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %shl_ln13_1" [fft.c:27]   --->   Operation 426 'zext' 'zext_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%shl_ln27 = shl i128 18446744073709551615, i128 %zext_ln27" [fft.c:27]   --->   Operation 427 'shl' 'shl_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%xor_ln27 = xor i128 %shl_ln27, i128 340282366920938463463374607431768211455" [fft.c:27]   --->   Operation 428 'xor' 'xor_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%and_ln27 = and i128 %real_1_load_3, i128 %xor_ln27" [fft.c:27]   --->   Operation 429 'and' 'and_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%zext_ln27_1 = zext i64 %bitcast_ln27" [fft.c:27]   --->   Operation 430 'zext' 'zext_ln27_1' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%shl_ln27_1 = shl i128 %zext_ln27_1, i128 %zext_ln27" [fft.c:27]   --->   Operation 431 'shl' 'shl_ln27_1' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 432 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln27 = or i128 %and_ln27, i128 %shl_ln27_1" [fft.c:27]   --->   Operation 432 'or' 'or_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 433 [1/1] (2.26ns)   --->   "%store_ln27 = store i128 %or_ln27, i8 %real_1_addr_1" [fft.c:27]   --->   Operation 433 'store' 'store_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_36 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx42.exit18.0" [fft.c:27]   --->   Operation 434 'br' 'br_ln27' <Predicate = (icmp_ln9 & tmp_4 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.0" [fft.c:28]   --->   Operation 435 'br' 'br_ln28' <Predicate = (icmp_ln9 & !icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 436 [1/1] (1.51ns)   --->   "%add_ln9 = add i32 %or_ln10, i32 1" [fft.c:9]   --->   Operation 436 'add' 'add_ln9' <Predicate = (icmp_ln9)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %add_ln9, i32 10, i32 31" [fft.c:9]   --->   Operation 437 'partselect' 'tmp_13' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 438 [1/1] (1.21ns)   --->   "%icmp_ln9_1 = icmp_slt  i22 %tmp_13, i22 1" [fft.c:9]   --->   Operation 438 'icmp' 'icmp_ln9_1' <Predicate = (icmp_ln9)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9_1, void %for.inc53.0.loopexit, void %fpga_resource_hint.for.body2.5" [fft.c:9]   --->   Operation 439 'br' 'br_ln9' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53.0"   --->   Operation 440 'br' 'br_ln0' <Predicate = (icmp_ln9 & !icmp_ln9_1)> <Delay = 0.00>
ST_36 : Operation 441 [1/1] (0.00ns)   --->   "%span_2_0_load_1 = load i28 %span_2_0" [fft.c:8]   --->   Operation 441 'load' 'span_2_0_load_1' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 27" [fft.c:8]   --->   Operation 442 'partselect' 'tmp_14' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i27 %tmp_14" [fft.c:8]   --->   Operation 443 'sext' 'sext_ln8' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 444 [1/1] (0.00ns)   --->   "%or_ln8 = or i4 %log_0_load, i4 1" [fft.c:8]   --->   Operation 444 'or' 'or_ln8' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %or_ln8" [fft.c:9]   --->   Operation 445 'zext' 'zext_ln9' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i17 @_ssdm_op_PartSelect.i17.i28.i32.i32, i28 %span_2_0_load_1, i32 11, i32 27" [fft.c:9]   --->   Operation 446 'partselect' 'tmp_15' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 447 [1/1] (1.18ns)   --->   "%icmp_ln9_2 = icmp_slt  i17 %tmp_15, i17 1" [fft.c:9]   --->   Operation 447 'icmp' 'icmp_ln9_2' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9_2, void %for.inc53.1, void %for.body2.1.preheader" [fft.c:9]   --->   Operation 448 'br' 'br_ln9' <Predicate = (!icmp_ln9_1) | (!icmp_ln9)> <Delay = 0.00>
ST_36 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln10_5 = partselect i9 @_ssdm_op_PartSelect.i9.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 9" [fft.c:10]   --->   Operation 449 'partselect' 'trunc_ln10_5' <Predicate = (!icmp_ln9_1 & icmp_ln9_2) | (!icmp_ln9 & icmp_ln9_2)> <Delay = 0.00>
ST_36 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln10_7 = partselect i8 @_ssdm_op_PartSelect.i8.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 8" [fft.c:10]   --->   Operation 450 'partselect' 'trunc_ln10_7' <Predicate = (!icmp_ln9_1 & icmp_ln9_2) | (!icmp_ln9 & icmp_ln9_2)> <Delay = 0.00>
ST_36 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln11_5 = partselect i10 @_ssdm_op_PartSelect.i10.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 10" [fft.c:11]   --->   Operation 451 'partselect' 'trunc_ln11_5' <Predicate = (!icmp_ln9_1 & icmp_ln9_2) | (!icmp_ln9 & icmp_ln9_2)> <Delay = 0.00>
ST_36 : Operation 452 [1/1] (0.27ns)   --->   "%xor_ln11_5 = xor i10 %trunc_ln11_5, i10 1023" [fft.c:11]   --->   Operation 452 'xor' 'xor_ln11_5' <Predicate = (!icmp_ln9_1 & icmp_ln9_2) | (!icmp_ln9 & icmp_ln9_2)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 453 [1/1] (0.84ns)   --->   "%br_ln4 = br void %fpga_resource_hint.for.body2.51" [fft.c:4]   --->   Operation 453 'br' 'br_ln4' <Predicate = (!icmp_ln9_1 & icmp_ln9_2) | (!icmp_ln9 & icmp_ln9_2)> <Delay = 0.84>

State 37 <SV = 34> <Delay = 3.30>
ST_37 : Operation 454 [1/1] (0.00ns)   --->   "%odd_1_1 = phi i32 %add_ln9_1, void %for.inc.1, i32 %sext_ln8, void %for.body2.1.preheader" [fft.c:9]   --->   Operation 454 'phi' 'odd_1_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln10_6 = trunc i32 %odd_1_1" [fft.c:10]   --->   Operation 455 'trunc' 'trunc_ln10_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln10_8 = trunc i32 %odd_1_1" [fft.c:10]   --->   Operation 456 'trunc' 'trunc_ln10_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln10_9 = trunc i32 %odd_1_1" [fft.c:10]   --->   Operation 457 'trunc' 'trunc_ln10_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 458 [1/1] (0.51ns)   --->   "%or_ln11_2 = or i8 %trunc_ln10_8, i8 %trunc_ln10_7" [fft.c:11]   --->   Operation 458 'or' 'or_ln11_2' <Predicate = true> <Delay = 0.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 459 [1/1] (0.39ns)   --->   "%or_ln11_3 = or i9 %trunc_ln10_6, i9 %trunc_ln10_5" [fft.c:11]   --->   Operation 459 'or' 'or_ln11_3' <Predicate = true> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 460 [1/1] (0.27ns)   --->   "%and_ln11_1 = and i10 %trunc_ln10_9, i10 %xor_ln11_5" [fft.c:11]   --->   Operation 460 'and' 'and_ln11_1' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 461 [1/1] (0.51ns)   --->   "%xor_ln11_6 = xor i8 %or_ln11_2, i8 %trunc_ln10_7" [fft.c:11]   --->   Operation 461 'xor' 'xor_ln11_6' <Predicate = true> <Delay = 0.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 462 [1/1] (0.39ns)   --->   "%xor_ln11_7 = xor i9 %or_ln11_3, i9 %trunc_ln10_5" [fft.c:11]   --->   Operation 462 'xor' 'xor_ln11_7' <Predicate = true> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln11_7, i32 8" [fft.c:13]   --->   Operation 463 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i8 %xor_ln11_6" [fft.c:13]   --->   Operation 464 'zext' 'zext_ln13_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 465 [1/1] (0.00ns)   --->   "%real_0_addr_2 = getelementptr i128 %real_0, i64 0, i64 %zext_ln13_5" [fft.c:13]   --->   Operation 465 'getelementptr' 'real_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 466 [2/2] (2.26ns)   --->   "%real_0_load_4 = load i8 %real_0_addr_2" [fft.c:13]   --->   Operation 466 'load' 'real_0_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_37 : Operation 467 [1/1] (0.00ns)   --->   "%real_1_addr_2 = getelementptr i128 %real_1, i64 0, i64 %zext_ln13_5" [fft.c:13]   --->   Operation 467 'getelementptr' 'real_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 468 [2/2] (2.26ns)   --->   "%real_1_load_4 = load i8 %real_1_addr_2" [fft.c:13]   --->   Operation 468 'load' 'real_1_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_37 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %or_ln11_3, i32 8" [fft.c:13]   --->   Operation 469 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln13_7 = zext i8 %or_ln11_2" [fft.c:13]   --->   Operation 470 'zext' 'zext_ln13_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 471 [1/1] (0.00ns)   --->   "%real_0_addr_3 = getelementptr i128 %real_0, i64 0, i64 %zext_ln13_7" [fft.c:13]   --->   Operation 471 'getelementptr' 'real_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 472 [2/2] (2.26ns)   --->   "%real_0_load_5 = load i8 %real_0_addr_3" [fft.c:13]   --->   Operation 472 'load' 'real_0_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_37 : Operation 473 [1/1] (0.00ns)   --->   "%real_1_addr_3 = getelementptr i128 %real_1, i64 0, i64 %zext_ln13_7" [fft.c:13]   --->   Operation 473 'getelementptr' 'real_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 474 [2/2] (2.26ns)   --->   "%real_1_load_5 = load i8 %real_1_addr_3" [fft.c:13]   --->   Operation 474 'load' 'real_1_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 38 <SV = 35> <Delay = 5.48>
ST_38 : Operation 475 [1/1] (0.52ns)   --->   "%or_ln10_1 = or i32 %odd_1_1, i32 %sext_ln8" [fft.c:10]   --->   Operation 475 'or' 'or_ln10_1' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 476 [1/1] (0.52ns)   --->   "%xor_ln11_1 = xor i32 %or_ln10_1, i32 %sext_ln8" [fft.c:11]   --->   Operation 476 'xor' 'xor_ln11_1' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 477 [1/1] (0.00ns)   --->   "%lshr_ln13_4 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %xor_ln11_1, i32 9, i32 31" [fft.c:13]   --->   Operation 477 'partselect' 'lshr_ln13_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 478 [1/1] (0.00ns)   --->   "%shl_ln13_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_16, i6 0" [fft.c:13]   --->   Operation 478 'bitconcatenate' 'shl_ln13_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 479 [1/2] (2.26ns)   --->   "%real_0_load_4 = load i8 %real_0_addr_2" [fft.c:13]   --->   Operation 479 'load' 'real_0_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_38 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln13_8 = zext i7 %shl_ln13_2" [fft.c:13]   --->   Operation 480 'zext' 'zext_ln13_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 481 [1/1] (2.37ns)   --->   "%lshr_ln13_7 = lshr i128 %real_0_load_4, i128 %zext_ln13_8" [fft.c:13]   --->   Operation 481 'lshr' 'lshr_ln13_7' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln13_4 = trunc i128 %lshr_ln13_7" [fft.c:13]   --->   Operation 482 'trunc' 'trunc_ln13_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 483 [1/1] (0.00ns)   --->   "%bitcast_ln13_4 = bitcast i64 %trunc_ln13_4" [fft.c:13]   --->   Operation 483 'bitcast' 'bitcast_ln13_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 484 [1/2] (2.26ns)   --->   "%real_1_load_4 = load i8 %real_1_addr_2" [fft.c:13]   --->   Operation 484 'load' 'real_1_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_38 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln13_9 = zext i7 %shl_ln13_2" [fft.c:13]   --->   Operation 485 'zext' 'zext_ln13_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 486 [1/1] (2.37ns)   --->   "%lshr_ln13_8 = lshr i128 %real_1_load_4, i128 %zext_ln13_9" [fft.c:13]   --->   Operation 486 'lshr' 'lshr_ln13_8' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln13_5 = trunc i128 %lshr_ln13_8" [fft.c:13]   --->   Operation 487 'trunc' 'trunc_ln13_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln13_5 = bitcast i64 %trunc_ln13_5" [fft.c:13]   --->   Operation 488 'bitcast' 'bitcast_ln13_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 489 [1/1] (0.84ns)   --->   "%tmp_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13_4, i64 %bitcast_ln13_5, i23 %lshr_ln13_4" [fft.c:13]   --->   Operation 489 'mux' 'tmp_2_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 490 [1/1] (0.00ns)   --->   "%lshr_ln13_6 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %or_ln10_1, i32 9, i32 31" [fft.c:13]   --->   Operation 490 'partselect' 'lshr_ln13_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln13_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_17, i6 0" [fft.c:13]   --->   Operation 491 'bitconcatenate' 'shl_ln13_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 492 [1/2] (2.26ns)   --->   "%real_0_load_5 = load i8 %real_0_addr_3" [fft.c:13]   --->   Operation 492 'load' 'real_0_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_38 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln13_10 = zext i7 %shl_ln13_3" [fft.c:13]   --->   Operation 493 'zext' 'zext_ln13_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 494 [1/1] (2.37ns)   --->   "%lshr_ln13_9 = lshr i128 %real_0_load_5, i128 %zext_ln13_10" [fft.c:13]   --->   Operation 494 'lshr' 'lshr_ln13_9' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln13_6 = trunc i128 %lshr_ln13_9" [fft.c:13]   --->   Operation 495 'trunc' 'trunc_ln13_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 496 [1/1] (0.00ns)   --->   "%bitcast_ln13_6 = bitcast i64 %trunc_ln13_6" [fft.c:13]   --->   Operation 496 'bitcast' 'bitcast_ln13_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 497 [1/2] (2.26ns)   --->   "%real_1_load_5 = load i8 %real_1_addr_3" [fft.c:13]   --->   Operation 497 'load' 'real_1_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_38 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln13_11 = zext i7 %shl_ln13_3" [fft.c:13]   --->   Operation 498 'zext' 'zext_ln13_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 499 [1/1] (2.37ns)   --->   "%lshr_ln13_10 = lshr i128 %real_1_load_5, i128 %zext_ln13_11" [fft.c:13]   --->   Operation 499 'lshr' 'lshr_ln13_10' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln13_7 = trunc i128 %lshr_ln13_10" [fft.c:13]   --->   Operation 500 'trunc' 'trunc_ln13_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 501 [1/1] (0.00ns)   --->   "%bitcast_ln13_7 = bitcast i64 %trunc_ln13_7" [fft.c:13]   --->   Operation 501 'bitcast' 'bitcast_ln13_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 502 [1/1] (0.84ns)   --->   "%tmp_5_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13_6, i64 %bitcast_ln13_7, i23 %lshr_ln13_6" [fft.c:13]   --->   Operation 502 'mux' 'tmp_5_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln10_1, i32 9" [fft.c:14]   --->   Operation 503 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 39 <SV = 36> <Delay = 6.40>
ST_39 : Operation 504 [5/5] (6.40ns)   --->   "%temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:13]   --->   Operation 504 'dadd' 'temp_s' <Predicate = true> <Delay = 6.40> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 505 [5/5] (6.40ns)   --->   "%sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:14]   --->   Operation 505 'dsub' 'sub_1' <Predicate = true> <Delay = 6.40> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 5.86>
ST_40 : Operation 506 [4/5] (5.86ns)   --->   "%temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:13]   --->   Operation 506 'dadd' 'temp_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 507 [4/5] (5.86ns)   --->   "%sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:14]   --->   Operation 507 'dsub' 'sub_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 5.86>
ST_41 : Operation 508 [3/5] (5.86ns)   --->   "%temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:13]   --->   Operation 508 'dadd' 'temp_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 509 [3/5] (5.86ns)   --->   "%sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:14]   --->   Operation 509 'dsub' 'sub_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 5.86>
ST_42 : Operation 510 [2/5] (5.86ns)   --->   "%temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:13]   --->   Operation 510 'dadd' 'temp_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 511 [2/5] (5.86ns)   --->   "%sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:14]   --->   Operation 511 'dsub' 'sub_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 5.86>
ST_43 : Operation 512 [1/5] (5.86ns)   --->   "%temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:13]   --->   Operation 512 'dadd' 'temp_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 513 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_s, i64 508, i64 12, i64 18446744073709551615" [fft.c:5]   --->   Operation 513 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 514 [1/5] (5.86ns)   --->   "%sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1" [fft.c:14]   --->   Operation 514 'dsub' 'sub_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 6.97>
ST_44 : Operation 515 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fft.c:4]   --->   Operation 515 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i10 %and_ln11_1" [fft.c:11]   --->   Operation 516 'zext' 'zext_ln11_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 517 [1/1] (0.00ns)   --->   "%rbegin5_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [fft.c:11]   --->   Operation 517 'specregionbegin' 'rbegin5_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 518 [1/1] (0.00ns)   --->   "%rend6_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5_1" [fft.c:13]   --->   Operation 518 'specregionend' 'rend6_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 519 [1/1] (0.00ns)   --->   "%bitcast_ln14_1 = bitcast i64 %sub_1" [fft.c:14]   --->   Operation 519 'bitcast' 'bitcast_ln14_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i7 %shl_ln13_3" [fft.c:14]   --->   Operation 520 'zext' 'zext_ln14_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node xor_ln14_1)   --->   "%shl_ln14_3 = shl i128 18446744073709551615, i128 %zext_ln14_3" [fft.c:14]   --->   Operation 521 'shl' 'shl_ln14_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 522 [1/1] (2.35ns) (out node of the LUT)   --->   "%xor_ln14_1 = xor i128 %shl_ln14_3, i128 340282366920938463463374607431768211455" [fft.c:14]   --->   Operation 522 'xor' 'xor_ln14_1' <Predicate = true> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %tmp_18, void %arrayidx42.case.0.1, void %arrayidx42.case.1.1" [fft.c:14]   --->   Operation 523 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_3)   --->   "%and_ln14_3 = and i128 %real_0_load_5, i128 %xor_ln14_1" [fft.c:14]   --->   Operation 524 'and' 'and_ln14_3' <Predicate = (!tmp_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_3)   --->   "%zext_ln14_5 = zext i64 %bitcast_ln14_1" [fft.c:14]   --->   Operation 525 'zext' 'zext_ln14_5' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_44 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_3)   --->   "%shl_ln14_5 = shl i128 %zext_ln14_5, i128 %zext_ln14_3" [fft.c:14]   --->   Operation 526 'shl' 'shl_ln14_5' <Predicate = (!tmp_18)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 527 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln14_3 = or i128 %and_ln14_3, i128 %shl_ln14_5" [fft.c:14]   --->   Operation 527 'or' 'or_ln14_3' <Predicate = (!tmp_18)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 528 [1/1] (2.26ns)   --->   "%store_ln14 = store i128 %or_ln14_3, i8 %real_0_addr_3" [fft.c:14]   --->   Operation 528 'store' 'store_ln14' <Predicate = (!tmp_18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_44 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx42.exit.1" [fft.c:14]   --->   Operation 529 'br' 'br_ln14' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_44 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_2)   --->   "%and_ln14_2 = and i128 %real_1_load_5, i128 %xor_ln14_1" [fft.c:14]   --->   Operation 530 'and' 'and_ln14_2' <Predicate = (tmp_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_2)   --->   "%zext_ln14_4 = zext i64 %bitcast_ln14_1" [fft.c:14]   --->   Operation 531 'zext' 'zext_ln14_4' <Predicate = (tmp_18)> <Delay = 0.00>
ST_44 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_2)   --->   "%shl_ln14_4 = shl i128 %zext_ln14_4, i128 %zext_ln14_3" [fft.c:14]   --->   Operation 532 'shl' 'shl_ln14_4' <Predicate = (tmp_18)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 533 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln14_2 = or i128 %and_ln14_2, i128 %shl_ln14_4" [fft.c:14]   --->   Operation 533 'or' 'or_ln14_2' <Predicate = (tmp_18)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 534 [1/1] (2.26ns)   --->   "%store_ln14 = store i128 %or_ln14_2, i8 %real_1_addr_3" [fft.c:14]   --->   Operation 534 'store' 'store_ln14' <Predicate = (tmp_18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_44 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln14 = br void %arrayidx42.exit.1" [fft.c:14]   --->   Operation 535 'br' 'br_ln14' <Predicate = (tmp_18)> <Delay = 0.00>
ST_44 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln11_1, i32 9" [fft.c:15]   --->   Operation 536 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 537 [1/1] (0.00ns)   --->   "%bitcast_ln15_1 = bitcast i64 %temp_s" [fft.c:15]   --->   Operation 537 'bitcast' 'bitcast_ln15_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %tmp_19, void %arrayidx1.case.0.1, void %arrayidx1.case.1.1" [fft.c:15]   --->   Operation 538 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 45 <SV = 42> <Delay = 2.26>
ST_45 : Operation 539 [2/2] (2.26ns)   --->   "%real_0_load_6 = load i8 %real_0_addr_2" [fft.c:15]   --->   Operation 539 'load' 'real_0_load_6' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 46 <SV = 43> <Delay = 6.88>
ST_46 : Operation 540 [1/2] (2.26ns)   --->   "%real_0_load_6 = load i8 %real_0_addr_2" [fft.c:15]   --->   Operation 540 'load' 'real_0_load_6' <Predicate = (!tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i7 %shl_ln13_2" [fft.c:15]   --->   Operation 541 'zext' 'zext_ln15_6' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_46 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%shl_ln15_6 = shl i128 18446744073709551615, i128 %zext_ln15_6" [fft.c:15]   --->   Operation 542 'shl' 'shl_ln15_6' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%xor_ln15_3 = xor i128 %shl_ln15_6, i128 340282366920938463463374607431768211455" [fft.c:15]   --->   Operation 543 'xor' 'xor_ln15_3' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%and_ln15_3 = and i128 %real_0_load_6, i128 %xor_ln15_3" [fft.c:15]   --->   Operation 544 'and' 'and_ln15_3' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%zext_ln15_7 = zext i64 %bitcast_ln15_1" [fft.c:15]   --->   Operation 545 'zext' 'zext_ln15_7' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_46 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%shl_ln15_7 = shl i128 %zext_ln15_7, i128 %zext_ln15_6" [fft.c:15]   --->   Operation 546 'shl' 'shl_ln15_7' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 547 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln15_3 = or i128 %and_ln15_3, i128 %shl_ln15_7" [fft.c:15]   --->   Operation 547 'or' 'or_ln15_3' <Predicate = (!tmp_19)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 548 [1/1] (2.26ns)   --->   "%store_ln15 = store i128 %or_ln15_3, i8 %real_0_addr_2" [fft.c:15]   --->   Operation 548 'store' 'store_ln15' <Predicate = (!tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.31" [fft.c:15]   --->   Operation 549 'br' 'br_ln15' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_46 : Operation 550 [1/2] (2.26ns)   --->   "%real_1_load_6 = load i8 %real_1_addr_2" [fft.c:15]   --->   Operation 550 'load' 'real_1_load_6' <Predicate = (tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i7 %shl_ln13_2" [fft.c:15]   --->   Operation 551 'zext' 'zext_ln15_4' <Predicate = (tmp_19)> <Delay = 0.00>
ST_46 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_2)   --->   "%shl_ln15_4 = shl i128 18446744073709551615, i128 %zext_ln15_4" [fft.c:15]   --->   Operation 552 'shl' 'shl_ln15_4' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_2)   --->   "%xor_ln15_2 = xor i128 %shl_ln15_4, i128 340282366920938463463374607431768211455" [fft.c:15]   --->   Operation 553 'xor' 'xor_ln15_2' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_2)   --->   "%and_ln15_2 = and i128 %real_1_load_6, i128 %xor_ln15_2" [fft.c:15]   --->   Operation 554 'and' 'and_ln15_2' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_2)   --->   "%zext_ln15_5 = zext i64 %bitcast_ln15_1" [fft.c:15]   --->   Operation 555 'zext' 'zext_ln15_5' <Predicate = (tmp_19)> <Delay = 0.00>
ST_46 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_2)   --->   "%shl_ln15_5 = shl i128 %zext_ln15_5, i128 %zext_ln15_4" [fft.c:15]   --->   Operation 556 'shl' 'shl_ln15_5' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 557 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln15_2 = or i128 %and_ln15_2, i128 %shl_ln15_5" [fft.c:15]   --->   Operation 557 'or' 'or_ln15_2' <Predicate = (tmp_19)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 558 [1/1] (2.26ns)   --->   "%store_ln15 = store i128 %or_ln15_2, i8 %real_1_addr_2" [fft.c:15]   --->   Operation 558 'store' 'store_ln15' <Predicate = (tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.31" [fft.c:15]   --->   Operation 559 'br' 'br_ln15' <Predicate = (tmp_19)> <Delay = 0.00>
ST_46 : Operation 560 [1/1] (0.00ns)   --->   "%img_0_addr_2 = getelementptr i128 %img_0, i64 0, i64 %zext_ln13_5" [fft.c:17]   --->   Operation 560 'getelementptr' 'img_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 561 [2/2] (2.26ns)   --->   "%img_0_load_4 = load i8 %img_0_addr_2" [fft.c:17]   --->   Operation 561 'load' 'img_0_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 562 [1/1] (0.00ns)   --->   "%img_1_addr_2 = getelementptr i128 %img_1, i64 0, i64 %zext_ln13_5" [fft.c:17]   --->   Operation 562 'getelementptr' 'img_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 563 [2/2] (2.26ns)   --->   "%img_1_load_4 = load i8 %img_1_addr_2" [fft.c:17]   --->   Operation 563 'load' 'img_1_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 564 [1/1] (0.00ns)   --->   "%img_0_addr_3 = getelementptr i128 %img_0, i64 0, i64 %zext_ln13_7" [fft.c:17]   --->   Operation 564 'getelementptr' 'img_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 565 [2/2] (2.26ns)   --->   "%img_0_load_5 = load i8 %img_0_addr_3" [fft.c:17]   --->   Operation 565 'load' 'img_0_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_46 : Operation 566 [1/1] (0.00ns)   --->   "%img_1_addr_3 = getelementptr i128 %img_1, i64 0, i64 %zext_ln13_7" [fft.c:17]   --->   Operation 566 'getelementptr' 'img_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 567 [2/2] (2.26ns)   --->   "%img_1_load_5 = load i8 %img_1_addr_3" [fft.c:17]   --->   Operation 567 'load' 'img_1_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 47 <SV = 42> <Delay = 2.26>
ST_47 : Operation 568 [2/2] (2.26ns)   --->   "%real_1_load_6 = load i8 %real_1_addr_2" [fft.c:15]   --->   Operation 568 'load' 'real_1_load_6' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 48 <SV = 44> <Delay = 5.48>
ST_48 : Operation 569 [1/2] (2.26ns)   --->   "%img_0_load_4 = load i8 %img_0_addr_2" [fft.c:17]   --->   Operation 569 'load' 'img_0_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_48 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i7 %shl_ln13_2" [fft.c:17]   --->   Operation 570 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 571 [1/1] (2.37ns)   --->   "%lshr_ln17_4 = lshr i128 %img_0_load_4, i128 %zext_ln17_4" [fft.c:17]   --->   Operation 571 'lshr' 'lshr_ln17_4' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = trunc i128 %lshr_ln17_4" [fft.c:17]   --->   Operation 572 'trunc' 'trunc_ln17_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 573 [1/1] (0.00ns)   --->   "%bitcast_ln17_4 = bitcast i64 %trunc_ln17_4" [fft.c:17]   --->   Operation 573 'bitcast' 'bitcast_ln17_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 574 [1/2] (2.26ns)   --->   "%img_1_load_4 = load i8 %img_1_addr_2" [fft.c:17]   --->   Operation 574 'load' 'img_1_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_48 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i7 %shl_ln13_2" [fft.c:17]   --->   Operation 575 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 576 [1/1] (2.37ns)   --->   "%lshr_ln17_5 = lshr i128 %img_1_load_4, i128 %zext_ln17_5" [fft.c:17]   --->   Operation 576 'lshr' 'lshr_ln17_5' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = trunc i128 %lshr_ln17_5" [fft.c:17]   --->   Operation 577 'trunc' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 578 [1/1] (0.00ns)   --->   "%bitcast_ln17_5 = bitcast i64 %trunc_ln17_5" [fft.c:17]   --->   Operation 578 'bitcast' 'bitcast_ln17_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 579 [1/1] (0.84ns)   --->   "%tmp_11_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17_4, i64 %bitcast_ln17_5, i23 %lshr_ln13_4" [fft.c:17]   --->   Operation 579 'mux' 'tmp_11_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 580 [1/2] (2.26ns)   --->   "%img_0_load_5 = load i8 %img_0_addr_3" [fft.c:17]   --->   Operation 580 'load' 'img_0_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_48 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i7 %shl_ln13_3" [fft.c:17]   --->   Operation 581 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 582 [1/1] (2.37ns)   --->   "%lshr_ln17_6 = lshr i128 %img_0_load_5, i128 %zext_ln17_6" [fft.c:17]   --->   Operation 582 'lshr' 'lshr_ln17_6' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln17_6 = trunc i128 %lshr_ln17_6" [fft.c:17]   --->   Operation 583 'trunc' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 584 [1/1] (0.00ns)   --->   "%bitcast_ln17_6 = bitcast i64 %trunc_ln17_6" [fft.c:17]   --->   Operation 584 'bitcast' 'bitcast_ln17_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 585 [1/2] (2.26ns)   --->   "%img_1_load_5 = load i8 %img_1_addr_3" [fft.c:17]   --->   Operation 585 'load' 'img_1_load_5' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_48 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i7 %shl_ln13_3" [fft.c:17]   --->   Operation 586 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 587 [1/1] (2.37ns)   --->   "%lshr_ln17_7 = lshr i128 %img_1_load_5, i128 %zext_ln17_7" [fft.c:17]   --->   Operation 587 'lshr' 'lshr_ln17_7' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln17_7 = trunc i128 %lshr_ln17_7" [fft.c:17]   --->   Operation 588 'trunc' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 589 [1/1] (0.00ns)   --->   "%bitcast_ln17_7 = bitcast i64 %trunc_ln17_7" [fft.c:17]   --->   Operation 589 'bitcast' 'bitcast_ln17_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 590 [1/1] (0.84ns)   --->   "%tmp_14_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17_6, i64 %bitcast_ln17_7, i23 %lshr_ln13_6" [fft.c:17]   --->   Operation 590 'mux' 'tmp_14_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 45> <Delay = 6.40>
ST_49 : Operation 591 [5/5] (6.40ns)   --->   "%temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:17]   --->   Operation 591 'dadd' 'temp_1_1' <Predicate = true> <Delay = 6.40> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 592 [5/5] (6.40ns)   --->   "%sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:18]   --->   Operation 592 'dsub' 'sub1_1' <Predicate = true> <Delay = 6.40> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 46> <Delay = 5.86>
ST_50 : Operation 593 [4/5] (5.86ns)   --->   "%temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:17]   --->   Operation 593 'dadd' 'temp_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 594 [4/5] (5.86ns)   --->   "%sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:18]   --->   Operation 594 'dsub' 'sub1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 5.86>
ST_51 : Operation 595 [3/5] (5.86ns)   --->   "%temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:17]   --->   Operation 595 'dadd' 'temp_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 596 [3/5] (5.86ns)   --->   "%sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:18]   --->   Operation 596 'dsub' 'sub1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 5.86>
ST_52 : Operation 597 [2/5] (5.86ns)   --->   "%temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:17]   --->   Operation 597 'dadd' 'temp_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 598 [2/5] (5.86ns)   --->   "%sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:18]   --->   Operation 598 'dsub' 'sub1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 5.86>
ST_53 : Operation 599 [1/5] (5.86ns)   --->   "%temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:17]   --->   Operation 599 'dadd' 'temp_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 600 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_1_1, i64 508, i64 12, i64 18446744073709551615" [fft.c:5]   --->   Operation 600 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 601 [1/5] (5.86ns)   --->   "%sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1" [fft.c:18]   --->   Operation 601 'dsub' 'sub1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 602 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i64 %sub1_1" [fft.c:18]   --->   Operation 602 'bitcast' 'bitcast_ln18_1' <Predicate = true> <Delay = 0.00>

State 54 <SV = 50> <Delay = 6.97>
ST_54 : Operation 603 [1/1] (0.00ns)   --->   "%rbegin1_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [fft.c:15]   --->   Operation 603 'specregionbegin' 'rbegin1_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 604 [1/1] (0.00ns)   --->   "%rend2_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1_1" [fft.c:17]   --->   Operation 604 'specregionend' 'rend2_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i7 %shl_ln13_3" [fft.c:18]   --->   Operation 605 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node xor_ln18_1)   --->   "%shl_ln18_3 = shl i128 18446744073709551615, i128 %zext_ln18_3" [fft.c:18]   --->   Operation 606 'shl' 'shl_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 607 [1/1] (2.35ns) (out node of the LUT)   --->   "%xor_ln18_1 = xor i128 %shl_ln18_3, i128 340282366920938463463374607431768211455" [fft.c:18]   --->   Operation 607 'xor' 'xor_ln18_1' <Predicate = true> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %tmp_18, void %arrayidx164.case.0.1, void %arrayidx164.case.1.1" [fft.c:18]   --->   Operation 608 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_3)   --->   "%and_ln18_3 = and i128 %img_0_load_5, i128 %xor_ln18_1" [fft.c:18]   --->   Operation 609 'and' 'and_ln18_3' <Predicate = (!tmp_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_3)   --->   "%zext_ln18_5 = zext i64 %bitcast_ln18_1" [fft.c:18]   --->   Operation 610 'zext' 'zext_ln18_5' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_54 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_3)   --->   "%shl_ln18_5 = shl i128 %zext_ln18_5, i128 %zext_ln18_3" [fft.c:18]   --->   Operation 611 'shl' 'shl_ln18_5' <Predicate = (!tmp_18)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 612 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln18_3 = or i128 %and_ln18_3, i128 %shl_ln18_5" [fft.c:18]   --->   Operation 612 'or' 'or_ln18_3' <Predicate = (!tmp_18)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 613 [1/1] (2.26ns)   --->   "%store_ln18 = store i128 %or_ln18_3, i8 %img_0_addr_3" [fft.c:18]   --->   Operation 613 'store' 'store_ln18' <Predicate = (!tmp_18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_54 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx164.exit.1" [fft.c:18]   --->   Operation 614 'br' 'br_ln18' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_54 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%and_ln18_2 = and i128 %img_1_load_5, i128 %xor_ln18_1" [fft.c:18]   --->   Operation 615 'and' 'and_ln18_2' <Predicate = (tmp_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%zext_ln18_4 = zext i64 %bitcast_ln18_1" [fft.c:18]   --->   Operation 616 'zext' 'zext_ln18_4' <Predicate = (tmp_18)> <Delay = 0.00>
ST_54 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%shl_ln18_4 = shl i128 %zext_ln18_4, i128 %zext_ln18_3" [fft.c:18]   --->   Operation 617 'shl' 'shl_ln18_4' <Predicate = (tmp_18)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 618 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln18_2 = or i128 %and_ln18_2, i128 %shl_ln18_4" [fft.c:18]   --->   Operation 618 'or' 'or_ln18_2' <Predicate = (tmp_18)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 619 [1/1] (2.26ns)   --->   "%store_ln18 = store i128 %or_ln18_2, i8 %img_1_addr_3" [fft.c:18]   --->   Operation 619 'store' 'store_ln18' <Predicate = (tmp_18)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_54 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln18 = br void %arrayidx164.exit.1" [fft.c:18]   --->   Operation 620 'br' 'br_ln18' <Predicate = (tmp_18)> <Delay = 0.00>
ST_54 : Operation 621 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i64 %temp_1_1" [fft.c:19]   --->   Operation 621 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %tmp_19, void %arrayidx143.case.0.1, void %arrayidx143.case.1.1" [fft.c:19]   --->   Operation 622 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 55 <SV = 51> <Delay = 2.26>
ST_55 : Operation 623 [2/2] (2.26ns)   --->   "%img_0_load_6 = load i8 %img_0_addr_2" [fft.c:19]   --->   Operation 623 'load' 'img_0_load_6' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 56 <SV = 52> <Delay = 6.88>
ST_56 : Operation 624 [1/2] (2.26ns)   --->   "%img_0_load_6 = load i8 %img_0_addr_2" [fft.c:19]   --->   Operation 624 'load' 'img_0_load_6' <Predicate = (!tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_56 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i7 %shl_ln13_2" [fft.c:19]   --->   Operation 625 'zext' 'zext_ln19_6' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_56 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_3)   --->   "%shl_ln19_6 = shl i128 18446744073709551615, i128 %zext_ln19_6" [fft.c:19]   --->   Operation 626 'shl' 'shl_ln19_6' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_3)   --->   "%xor_ln19_3 = xor i128 %shl_ln19_6, i128 340282366920938463463374607431768211455" [fft.c:19]   --->   Operation 627 'xor' 'xor_ln19_3' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_3)   --->   "%and_ln19_3 = and i128 %img_0_load_6, i128 %xor_ln19_3" [fft.c:19]   --->   Operation 628 'and' 'and_ln19_3' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_3)   --->   "%zext_ln19_7 = zext i64 %bitcast_ln19_1" [fft.c:19]   --->   Operation 629 'zext' 'zext_ln19_7' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_56 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_3)   --->   "%shl_ln19_7 = shl i128 %zext_ln19_7, i128 %zext_ln19_6" [fft.c:19]   --->   Operation 630 'shl' 'shl_ln19_7' <Predicate = (!tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 631 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln19_3 = or i128 %and_ln19_3, i128 %shl_ln19_7" [fft.c:19]   --->   Operation 631 'or' 'or_ln19_3' <Predicate = (!tmp_19)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 632 [1/1] (2.26ns)   --->   "%store_ln19 = store i128 %or_ln19_3, i8 %img_0_addr_2" [fft.c:19]   --->   Operation 632 'store' 'store_ln19' <Predicate = (!tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_56 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx143.exit.1" [fft.c:19]   --->   Operation 633 'br' 'br_ln19' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_56 : Operation 634 [1/2] (2.26ns)   --->   "%img_1_load_6 = load i8 %img_1_addr_2" [fft.c:19]   --->   Operation 634 'load' 'img_1_load_6' <Predicate = (tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_56 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i7 %shl_ln13_2" [fft.c:19]   --->   Operation 635 'zext' 'zext_ln19_4' <Predicate = (tmp_19)> <Delay = 0.00>
ST_56 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%shl_ln19_4 = shl i128 18446744073709551615, i128 %zext_ln19_4" [fft.c:19]   --->   Operation 636 'shl' 'shl_ln19_4' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%xor_ln19_2 = xor i128 %shl_ln19_4, i128 340282366920938463463374607431768211455" [fft.c:19]   --->   Operation 637 'xor' 'xor_ln19_2' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%and_ln19_2 = and i128 %img_1_load_6, i128 %xor_ln19_2" [fft.c:19]   --->   Operation 638 'and' 'and_ln19_2' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%zext_ln19_5 = zext i64 %bitcast_ln19_1" [fft.c:19]   --->   Operation 639 'zext' 'zext_ln19_5' <Predicate = (tmp_19)> <Delay = 0.00>
ST_56 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%shl_ln19_5 = shl i128 %zext_ln19_5, i128 %zext_ln19_4" [fft.c:19]   --->   Operation 640 'shl' 'shl_ln19_5' <Predicate = (tmp_19)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 641 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln19_2 = or i128 %and_ln19_2, i128 %shl_ln19_5" [fft.c:19]   --->   Operation 641 'or' 'or_ln19_2' <Predicate = (tmp_19)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 642 [1/1] (2.26ns)   --->   "%store_ln19 = store i128 %or_ln19_2, i8 %img_1_addr_2" [fft.c:19]   --->   Operation 642 'store' 'store_ln19' <Predicate = (tmp_19)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_56 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx143.exit.1" [fft.c:19]   --->   Operation 643 'br' 'br_ln19' <Predicate = (tmp_19)> <Delay = 0.00>
ST_56 : Operation 644 [1/1] (1.72ns)   --->   "%shl_ln21_1 = shl i16 %zext_ln11_1, i16 %zext_ln9" [fft.c:21]   --->   Operation 644 'shl' 'shl_ln21_1' <Predicate = true> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = trunc i16 %shl_ln21_1" [fft.c:21]   --->   Operation 645 'trunc' 'trunc_ln21_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln21_3 = trunc i16 %shl_ln21_1" [fft.c:21]   --->   Operation 646 'trunc' 'trunc_ln21_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 647 [1/1] (0.94ns)   --->   "%icmp_ln22_1 = icmp_eq  i10 %trunc_ln21_2, i10 0" [fft.c:22]   --->   Operation 647 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %fpga_resource_hint.if.then.11, void %for.inc.1" [fft.c:22]   --->   Operation 648 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 649 [1/1] (0.00ns)   --->   "%lshr_ln23_2 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %shl_ln21_1, i32 8, i32 9" [fft.c:23]   --->   Operation 649 'partselect' 'lshr_ln23_2' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_56 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %shl_ln21_1, i32 7" [fft.c:23]   --->   Operation 650 'bitselect' 'tmp_20' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>

State 57 <SV = 51> <Delay = 2.26>
ST_57 : Operation 651 [2/2] (2.26ns)   --->   "%img_1_load_6 = load i8 %img_1_addr_2" [fft.c:19]   --->   Operation 651 'load' 'img_1_load_6' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 58 <SV = 53> <Delay = 2.26>
ST_58 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i7 %trunc_ln21_3" [fft.c:23]   --->   Operation 652 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 653 [1/1] (0.00ns)   --->   "%real_twid_0_addr_1 = getelementptr i128 %real_twid_0, i64 0, i64 %zext_ln23_3" [fft.c:23]   --->   Operation 653 'getelementptr' 'real_twid_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 654 [2/2] (2.26ns)   --->   "%real_twid_0_load_1 = load i7 %real_twid_0_addr_1" [fft.c:23]   --->   Operation 654 'load' 'real_twid_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_58 : Operation 655 [1/1] (0.00ns)   --->   "%real_twid_1_addr_1 = getelementptr i128 %real_twid_1, i64 0, i64 %zext_ln23_3" [fft.c:23]   --->   Operation 655 'getelementptr' 'real_twid_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 656 [2/2] (2.26ns)   --->   "%real_twid_1_load_1 = load i7 %real_twid_1_addr_1" [fft.c:23]   --->   Operation 656 'load' 'real_twid_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_58 : Operation 657 [2/2] (2.26ns)   --->   "%real_0_load_7 = load i8 %real_0_addr_3" [fft.c:23]   --->   Operation 657 'load' 'real_0_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_58 : Operation 658 [2/2] (2.26ns)   --->   "%real_1_load_7 = load i8 %real_1_addr_3" [fft.c:23]   --->   Operation 658 'load' 'real_1_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_58 : Operation 659 [1/1] (0.00ns)   --->   "%img_twid_0_addr_1 = getelementptr i128 %img_twid_0, i64 0, i64 %zext_ln23_3" [fft.c:24]   --->   Operation 659 'getelementptr' 'img_twid_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 660 [2/2] (2.26ns)   --->   "%img_twid_0_load_1 = load i7 %img_twid_0_addr_1" [fft.c:24]   --->   Operation 660 'load' 'img_twid_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_58 : Operation 661 [1/1] (0.00ns)   --->   "%img_twid_1_addr_1 = getelementptr i128 %img_twid_1, i64 0, i64 %zext_ln23_3" [fft.c:24]   --->   Operation 661 'getelementptr' 'img_twid_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 662 [2/2] (2.26ns)   --->   "%img_twid_1_load_1 = load i7 %img_twid_1_addr_1" [fft.c:24]   --->   Operation 662 'load' 'img_twid_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_58 : Operation 663 [2/2] (2.26ns)   --->   "%img_0_load_7 = load i8 %img_0_addr_3" [fft.c:24]   --->   Operation 663 'load' 'img_0_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_58 : Operation 664 [2/2] (2.26ns)   --->   "%img_1_load_7 = load i8 %img_1_addr_3" [fft.c:24]   --->   Operation 664 'load' 'img_1_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>

State 59 <SV = 54> <Delay = 5.48>
ST_59 : Operation 665 [1/1] (0.00ns)   --->   "%shl_ln23_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_20, i6 0" [fft.c:23]   --->   Operation 665 'bitconcatenate' 'shl_ln23_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 666 [1/2] (2.26ns)   --->   "%real_twid_0_load_1 = load i7 %real_twid_0_addr_1" [fft.c:23]   --->   Operation 666 'load' 'real_twid_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_59 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i7 %shl_ln23_1" [fft.c:23]   --->   Operation 667 'zext' 'zext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 668 [1/1] (2.37ns)   --->   "%lshr_ln23_5 = lshr i128 %real_twid_0_load_1, i128 %zext_ln23_6" [fft.c:23]   --->   Operation 668 'lshr' 'lshr_ln23_5' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = trunc i128 %lshr_ln23_5" [fft.c:23]   --->   Operation 669 'trunc' 'trunc_ln23_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 670 [1/1] (0.00ns)   --->   "%bitcast_ln23_4 = bitcast i64 %trunc_ln23_4" [fft.c:23]   --->   Operation 670 'bitcast' 'bitcast_ln23_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 671 [1/2] (2.26ns)   --->   "%real_twid_1_load_1 = load i7 %real_twid_1_addr_1" [fft.c:23]   --->   Operation 671 'load' 'real_twid_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_59 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i7 %shl_ln23_1" [fft.c:23]   --->   Operation 672 'zext' 'zext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 673 [1/1] (2.37ns)   --->   "%lshr_ln23_6 = lshr i128 %real_twid_1_load_1, i128 %zext_ln23_7" [fft.c:23]   --->   Operation 673 'lshr' 'lshr_ln23_6' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = trunc i128 %lshr_ln23_6" [fft.c:23]   --->   Operation 674 'trunc' 'trunc_ln23_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 675 [1/1] (0.00ns)   --->   "%bitcast_ln23_5 = bitcast i64 %trunc_ln23_5" [fft.c:23]   --->   Operation 675 'bitcast' 'bitcast_ln23_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 676 [1/1] (0.84ns)   --->   "%tmp_21_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln23_4, i64 %bitcast_ln23_5, i2 %lshr_ln23_2" [fft.c:23]   --->   Operation 676 'mux' 'tmp_21_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 677 [1/2] (2.26ns)   --->   "%real_0_load_7 = load i8 %real_0_addr_3" [fft.c:23]   --->   Operation 677 'load' 'real_0_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_59 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i7 %shl_ln13_3" [fft.c:23]   --->   Operation 678 'zext' 'zext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 679 [1/1] (2.37ns)   --->   "%lshr_ln23_7 = lshr i128 %real_0_load_7, i128 %zext_ln23_8" [fft.c:23]   --->   Operation 679 'lshr' 'lshr_ln23_7' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 680 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = trunc i128 %lshr_ln23_7" [fft.c:23]   --->   Operation 680 'trunc' 'trunc_ln23_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 681 [1/1] (0.00ns)   --->   "%bitcast_ln23_6 = bitcast i64 %trunc_ln23_6" [fft.c:23]   --->   Operation 681 'bitcast' 'bitcast_ln23_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 682 [1/2] (2.26ns)   --->   "%real_1_load_7 = load i8 %real_1_addr_3" [fft.c:23]   --->   Operation 682 'load' 'real_1_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_59 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i7 %shl_ln13_3" [fft.c:23]   --->   Operation 683 'zext' 'zext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 684 [1/1] (2.37ns)   --->   "%lshr_ln23_8 = lshr i128 %real_1_load_7, i128 %zext_ln23_9" [fft.c:23]   --->   Operation 684 'lshr' 'lshr_ln23_8' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = trunc i128 %lshr_ln23_8" [fft.c:23]   --->   Operation 685 'trunc' 'trunc_ln23_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 686 [1/1] (0.00ns)   --->   "%bitcast_ln23_7 = bitcast i64 %trunc_ln23_7" [fft.c:23]   --->   Operation 686 'bitcast' 'bitcast_ln23_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 687 [1/1] (0.84ns)   --->   "%tmp_24_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln23_6, i64 %bitcast_ln23_7, i23 %lshr_ln13_6" [fft.c:23]   --->   Operation 687 'mux' 'tmp_24_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 688 [1/2] (2.26ns)   --->   "%img_twid_0_load_1 = load i7 %img_twid_0_addr_1" [fft.c:24]   --->   Operation 688 'load' 'img_twid_0_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_59 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i7 %shl_ln23_1" [fft.c:24]   --->   Operation 689 'zext' 'zext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 690 [1/1] (2.37ns)   --->   "%lshr_ln24_4 = lshr i128 %img_twid_0_load_1, i128 %zext_ln24_4" [fft.c:24]   --->   Operation 690 'lshr' 'lshr_ln24_4' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln24_4 = trunc i128 %lshr_ln24_4" [fft.c:24]   --->   Operation 691 'trunc' 'trunc_ln24_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 692 [1/1] (0.00ns)   --->   "%bitcast_ln24_4 = bitcast i64 %trunc_ln24_4" [fft.c:24]   --->   Operation 692 'bitcast' 'bitcast_ln24_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 693 [1/2] (2.26ns)   --->   "%img_twid_1_load_1 = load i7 %img_twid_1_addr_1" [fft.c:24]   --->   Operation 693 'load' 'img_twid_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 128> <RAM>
ST_59 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i7 %shl_ln23_1" [fft.c:24]   --->   Operation 694 'zext' 'zext_ln24_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 695 [1/1] (2.37ns)   --->   "%lshr_ln24_5 = lshr i128 %img_twid_1_load_1, i128 %zext_ln24_5" [fft.c:24]   --->   Operation 695 'lshr' 'lshr_ln24_5' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln24_5 = trunc i128 %lshr_ln24_5" [fft.c:24]   --->   Operation 696 'trunc' 'trunc_ln24_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 697 [1/1] (0.00ns)   --->   "%bitcast_ln24_5 = bitcast i64 %trunc_ln24_5" [fft.c:24]   --->   Operation 697 'bitcast' 'bitcast_ln24_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 698 [1/1] (0.84ns)   --->   "%tmp_27_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln24_4, i64 %bitcast_ln24_5, i2 %lshr_ln23_2" [fft.c:24]   --->   Operation 698 'mux' 'tmp_27_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 699 [1/2] (2.26ns)   --->   "%img_0_load_7 = load i8 %img_0_addr_3" [fft.c:24]   --->   Operation 699 'load' 'img_0_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_59 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i7 %shl_ln13_3" [fft.c:24]   --->   Operation 700 'zext' 'zext_ln24_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 701 [1/1] (2.37ns)   --->   "%lshr_ln24_6 = lshr i128 %img_0_load_7, i128 %zext_ln24_6" [fft.c:24]   --->   Operation 701 'lshr' 'lshr_ln24_6' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln24_6 = trunc i128 %lshr_ln24_6" [fft.c:24]   --->   Operation 702 'trunc' 'trunc_ln24_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 703 [1/1] (0.00ns)   --->   "%bitcast_ln24_6 = bitcast i64 %trunc_ln24_6" [fft.c:24]   --->   Operation 703 'bitcast' 'bitcast_ln24_6' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 704 [1/2] (2.26ns)   --->   "%img_1_load_7 = load i8 %img_1_addr_3" [fft.c:24]   --->   Operation 704 'load' 'img_1_load_7' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_59 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i7 %shl_ln13_3" [fft.c:24]   --->   Operation 705 'zext' 'zext_ln24_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 706 [1/1] (2.37ns)   --->   "%lshr_ln24_7 = lshr i128 %img_1_load_7, i128 %zext_ln24_7" [fft.c:24]   --->   Operation 706 'lshr' 'lshr_ln24_7' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln24_7 = trunc i128 %lshr_ln24_7" [fft.c:24]   --->   Operation 707 'trunc' 'trunc_ln24_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 708 [1/1] (0.00ns)   --->   "%bitcast_ln24_7 = bitcast i64 %trunc_ln24_7" [fft.c:24]   --->   Operation 708 'bitcast' 'bitcast_ln24_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 709 [1/1] (0.84ns)   --->   "%tmp_30_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln24_6, i64 %bitcast_ln24_7, i23 %lshr_ln13_6" [fft.c:24]   --->   Operation 709 'mux' 'tmp_30_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 7.14>
ST_60 : Operation 710 [5/5] (6.50ns)   --->   "%mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1" [fft.c:23]   --->   Operation 710 'dmul' 'mul_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 711 [5/5] (6.50ns)   --->   "%mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1" [fft.c:24]   --->   Operation 711 'dmul' 'mul1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 712 [5/5] (7.14ns)   --->   "%mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1" [fft.c:25]   --->   Operation 712 'dmul' 'mul2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 713 [5/5] (7.14ns)   --->   "%mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1" [fft.c:26]   --->   Operation 713 'dmul' 'mul3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 7.14>
ST_61 : Operation 714 [4/5] (6.50ns)   --->   "%mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1" [fft.c:23]   --->   Operation 714 'dmul' 'mul_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 715 [4/5] (6.50ns)   --->   "%mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1" [fft.c:24]   --->   Operation 715 'dmul' 'mul1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 716 [4/5] (7.14ns)   --->   "%mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1" [fft.c:25]   --->   Operation 716 'dmul' 'mul2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 717 [4/5] (7.14ns)   --->   "%mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1" [fft.c:26]   --->   Operation 717 'dmul' 'mul3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 7.14>
ST_62 : Operation 718 [3/5] (6.50ns)   --->   "%mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1" [fft.c:23]   --->   Operation 718 'dmul' 'mul_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 719 [3/5] (6.50ns)   --->   "%mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1" [fft.c:24]   --->   Operation 719 'dmul' 'mul1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 720 [3/5] (7.14ns)   --->   "%mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1" [fft.c:25]   --->   Operation 720 'dmul' 'mul2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 721 [3/5] (7.14ns)   --->   "%mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1" [fft.c:26]   --->   Operation 721 'dmul' 'mul3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 58> <Delay = 7.14>
ST_63 : Operation 722 [2/5] (6.50ns)   --->   "%mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1" [fft.c:23]   --->   Operation 722 'dmul' 'mul_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 723 [2/5] (6.50ns)   --->   "%mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1" [fft.c:24]   --->   Operation 723 'dmul' 'mul1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 724 [2/5] (7.14ns)   --->   "%mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1" [fft.c:25]   --->   Operation 724 'dmul' 'mul2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 725 [2/5] (7.14ns)   --->   "%mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1" [fft.c:26]   --->   Operation 725 'dmul' 'mul3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 7.14>
ST_64 : Operation 726 [1/5] (6.50ns)   --->   "%mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1" [fft.c:23]   --->   Operation 726 'dmul' 'mul_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 727 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul_1, i64 510, i64 12, i64 18446744073709551615" [fft.c:24]   --->   Operation 727 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 728 [1/5] (6.50ns)   --->   "%mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1" [fft.c:24]   --->   Operation 728 'dmul' 'mul1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 729 [1/1] (0.00ns)   --->   "%specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul1_1, i64 510, i64 12, i64 18446744073709551615" [fft.c:23]   --->   Operation 729 'specfucore' 'specfucore_ln23' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 730 [1/5] (7.14ns)   --->   "%mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1" [fft.c:25]   --->   Operation 730 'dmul' 'mul2_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 731 [1/5] (7.14ns)   --->   "%mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1" [fft.c:26]   --->   Operation 731 'dmul' 'mul3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 6.40>
ST_65 : Operation 732 [5/5] (6.40ns)   --->   "%temp_2_1 = dsub i64 %mul_1, i64 %mul1_1" [fft.c:23]   --->   Operation 732 'dsub' 'temp_2_1' <Predicate = true> <Delay = 6.40> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 733 [5/5] (6.40ns)   --->   "%add_1 = dadd i64 %mul2_1, i64 %mul3_1" [fft.c:25]   --->   Operation 733 'dadd' 'add_1' <Predicate = true> <Delay = 6.40> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 5.86>
ST_66 : Operation 734 [4/5] (5.86ns)   --->   "%temp_2_1 = dsub i64 %mul_1, i64 %mul1_1" [fft.c:23]   --->   Operation 734 'dsub' 'temp_2_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 735 [4/5] (5.86ns)   --->   "%add_1 = dadd i64 %mul2_1, i64 %mul3_1" [fft.c:25]   --->   Operation 735 'dadd' 'add_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 62> <Delay = 5.86>
ST_67 : Operation 736 [3/5] (5.86ns)   --->   "%temp_2_1 = dsub i64 %mul_1, i64 %mul1_1" [fft.c:23]   --->   Operation 736 'dsub' 'temp_2_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 737 [3/5] (5.86ns)   --->   "%add_1 = dadd i64 %mul2_1, i64 %mul3_1" [fft.c:25]   --->   Operation 737 'dadd' 'add_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 5.86>
ST_68 : Operation 738 [2/5] (5.86ns)   --->   "%temp_2_1 = dsub i64 %mul_1, i64 %mul1_1" [fft.c:23]   --->   Operation 738 'dsub' 'temp_2_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 739 [2/5] (5.86ns)   --->   "%add_1 = dadd i64 %mul2_1, i64 %mul3_1" [fft.c:25]   --->   Operation 739 'dadd' 'add_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 5.86>
ST_69 : Operation 740 [1/5] (5.86ns)   --->   "%temp_2_1 = dsub i64 %mul_1, i64 %mul1_1" [fft.c:23]   --->   Operation 740 'dsub' 'temp_2_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 741 [1/5] (5.86ns)   --->   "%add_1 = dadd i64 %mul2_1, i64 %mul3_1" [fft.c:25]   --->   Operation 741 'dadd' 'add_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 742 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i64 %temp_2_1" [fft.c:27]   --->   Operation 742 'bitcast' 'bitcast_ln27_1' <Predicate = true> <Delay = 0.00>

State 70 <SV = 65> <Delay = 6.97>
ST_70 : Operation 743 [1/1] (0.00ns)   --->   "%rbegin2_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [fft.c:22]   --->   Operation 743 'specregionbegin' 'rbegin2_1' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 744 [1/1] (0.00ns)   --->   "%rend12_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin2_1" [fft.c:23]   --->   Operation 744 'specregionend' 'rend12_1' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 745 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i64 %add_1" [fft.c:25]   --->   Operation 745 'bitcast' 'bitcast_ln25_1' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i7 %shl_ln13_3" [fft.c:25]   --->   Operation 746 'zext' 'zext_ln25_3' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_1)   --->   "%shl_ln25_3 = shl i128 18446744073709551615, i128 %zext_ln25_3" [fft.c:25]   --->   Operation 747 'shl' 'shl_ln25_3' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 748 [1/1] (2.35ns) (out node of the LUT)   --->   "%xor_ln25_1 = xor i128 %shl_ln25_3, i128 340282366920938463463374607431768211455" [fft.c:25]   --->   Operation 748 'xor' 'xor_ln25_1' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 749 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %tmp_18, void %arrayidx42.case.019.1, void %arrayidx42.case.120.1" [fft.c:25]   --->   Operation 749 'br' 'br_ln25' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_3)   --->   "%and_ln25_3 = and i128 %img_0_load_7, i128 %xor_ln25_1" [fft.c:25]   --->   Operation 750 'and' 'and_ln25_3' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_3)   --->   "%zext_ln25_5 = zext i64 %bitcast_ln25_1" [fft.c:25]   --->   Operation 751 'zext' 'zext_ln25_5' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_3)   --->   "%shl_ln25_5 = shl i128 %zext_ln25_5, i128 %zext_ln25_3" [fft.c:25]   --->   Operation 752 'shl' 'shl_ln25_5' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 753 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln25_3 = or i128 %and_ln25_3, i128 %shl_ln25_5" [fft.c:25]   --->   Operation 753 'or' 'or_ln25_3' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 754 [1/1] (2.26ns)   --->   "%store_ln25 = store i128 %or_ln25_3, i8 %img_0_addr_3" [fft.c:25]   --->   Operation 754 'store' 'store_ln25' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_70 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i7 %shl_ln13_3" [fft.c:27]   --->   Operation 755 'zext' 'zext_ln27_6' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%shl_ln27_6 = shl i128 18446744073709551615, i128 %zext_ln27_6" [fft.c:27]   --->   Operation 756 'shl' 'shl_ln27_6' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%xor_ln27_3 = xor i128 %shl_ln27_6, i128 340282366920938463463374607431768211455" [fft.c:27]   --->   Operation 757 'xor' 'xor_ln27_3' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%and_ln27_3 = and i128 %real_0_load_7, i128 %xor_ln27_3" [fft.c:27]   --->   Operation 758 'and' 'and_ln27_3' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%zext_ln27_7 = zext i64 %bitcast_ln27_1" [fft.c:27]   --->   Operation 759 'zext' 'zext_ln27_7' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%shl_ln27_7 = shl i128 %zext_ln27_7, i128 %zext_ln27_6" [fft.c:27]   --->   Operation 760 'shl' 'shl_ln27_7' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 761 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln27_3 = or i128 %and_ln27_3, i128 %shl_ln27_7" [fft.c:27]   --->   Operation 761 'or' 'or_ln27_3' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 762 [1/1] (2.26ns)   --->   "%store_ln27 = store i128 %or_ln27_3, i8 %real_0_addr_3" [fft.c:27]   --->   Operation 762 'store' 'store_ln27' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_70 : Operation 763 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx42.exit18.1" [fft.c:27]   --->   Operation 763 'br' 'br_ln27' <Predicate = (icmp_ln9_2 & !tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_2)   --->   "%and_ln25_2 = and i128 %img_1_load_7, i128 %xor_ln25_1" [fft.c:25]   --->   Operation 764 'and' 'and_ln25_2' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_2)   --->   "%zext_ln25_4 = zext i64 %bitcast_ln25_1" [fft.c:25]   --->   Operation 765 'zext' 'zext_ln25_4' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node or_ln25_2)   --->   "%shl_ln25_4 = shl i128 %zext_ln25_4, i128 %zext_ln25_3" [fft.c:25]   --->   Operation 766 'shl' 'shl_ln25_4' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 767 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln25_2 = or i128 %and_ln25_2, i128 %shl_ln25_4" [fft.c:25]   --->   Operation 767 'or' 'or_ln25_2' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 768 [1/1] (2.26ns)   --->   "%store_ln25 = store i128 %or_ln25_2, i8 %img_1_addr_3" [fft.c:25]   --->   Operation 768 'store' 'store_ln25' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_70 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i7 %shl_ln13_3" [fft.c:27]   --->   Operation 769 'zext' 'zext_ln27_4' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%shl_ln27_4 = shl i128 18446744073709551615, i128 %zext_ln27_4" [fft.c:27]   --->   Operation 770 'shl' 'shl_ln27_4' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%xor_ln27_2 = xor i128 %shl_ln27_4, i128 340282366920938463463374607431768211455" [fft.c:27]   --->   Operation 771 'xor' 'xor_ln27_2' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%and_ln27_2 = and i128 %real_1_load_7, i128 %xor_ln27_2" [fft.c:27]   --->   Operation 772 'and' 'and_ln27_2' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%zext_ln27_5 = zext i64 %bitcast_ln27_1" [fft.c:27]   --->   Operation 773 'zext' 'zext_ln27_5' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%shl_ln27_5 = shl i128 %zext_ln27_5, i128 %zext_ln27_4" [fft.c:27]   --->   Operation 774 'shl' 'shl_ln27_5' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 775 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln27_2 = or i128 %and_ln27_2, i128 %shl_ln27_5" [fft.c:27]   --->   Operation 775 'or' 'or_ln27_2' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 776 [1/1] (2.26ns)   --->   "%store_ln27 = store i128 %or_ln27_2, i8 %real_1_addr_3" [fft.c:27]   --->   Operation 776 'store' 'store_ln27' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 256> <RAM>
ST_70 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx42.exit18.1" [fft.c:27]   --->   Operation 777 'br' 'br_ln27' <Predicate = (icmp_ln9_2 & tmp_18 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 778 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.1" [fft.c:28]   --->   Operation 778 'br' 'br_ln28' <Predicate = (icmp_ln9_2 & !icmp_ln22_1)> <Delay = 0.00>
ST_70 : Operation 779 [1/1] (1.51ns)   --->   "%add_ln9_1 = add i32 %or_ln10_1, i32 1" [fft.c:9]   --->   Operation 779 'add' 'add_ln9_1' <Predicate = (icmp_ln9_2)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %add_ln9_1, i32 10, i32 31" [fft.c:9]   --->   Operation 780 'partselect' 'tmp_21' <Predicate = (icmp_ln9_2)> <Delay = 0.00>
ST_70 : Operation 781 [1/1] (1.21ns)   --->   "%icmp_ln9_3 = icmp_slt  i22 %tmp_21, i22 1" [fft.c:9]   --->   Operation 781 'icmp' 'icmp_ln9_3' <Predicate = (icmp_ln9_2)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 782 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9_3, void %for.inc53.1.loopexit, void %fpga_resource_hint.for.body2.51" [fft.c:9]   --->   Operation 782 'br' 'br_ln9' <Predicate = (icmp_ln9_2)> <Delay = 0.00>
ST_70 : Operation 783 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53.1"   --->   Operation 783 'br' 'br_ln0' <Predicate = (icmp_ln9_2 & !icmp_ln9_3)> <Delay = 0.00>
ST_70 : Operation 784 [1/1] (0.00ns)   --->   "%span_2_0_load_2 = load i28 %span_2_0" [fft.c:8]   --->   Operation 784 'load' 'span_2_0_load_2' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 0.00>
ST_70 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i26 @_ssdm_op_PartSelect.i26.i28.i32.i32, i28 %span_2_0_load_2, i32 2, i32 27" [fft.c:8]   --->   Operation 785 'partselect' 'tmp_22' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 0.00>
ST_70 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln8_1 = sext i26 %tmp_22" [fft.c:8]   --->   Operation 786 'sext' 'sext_ln8_1' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 0.00>
ST_70 : Operation 787 [1/1] (1.01ns)   --->   "%add_ln8 = add i4 %log_0_load, i4 2" [fft.c:8]   --->   Operation 787 'add' 'add_ln8' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 788 [1/1] (0.84ns)   --->   "%store_ln8 = store i28 %sext_ln8_1, i28 %span_2_0" [fft.c:8]   --->   Operation 788 'store' 'store_ln8' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 0.84>
ST_70 : Operation 789 [1/1] (0.84ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %log_0" [fft.c:8]   --->   Operation 789 'store' 'store_ln8' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 0.84>
ST_70 : Operation 790 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.cond.0" [fft.c:8]   --->   Operation 790 'br' 'br_ln8' <Predicate = (!icmp_ln9_3) | (!icmp_ln9_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ real_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ img_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ img_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ real_twid_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ real_twid_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ img_twid_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ img_twid_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
log_0              (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
span_2_0           (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln8          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln8          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln8             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
log_0_load         (load             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111]
empty              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln8           (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
br_ln8             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
span_2_0_load      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
span_2_0_cast      (sext             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
log_0_cast         (zext             ) [ 00011111111111111111111111111111111110000000000000000000000000000000000]
specpipeline_ln2   (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln4   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln9           (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
br_ln9             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln10         (trunc            ) [ 00011111111111111111111111111111111110000000000000000000000000000000000]
trunc_ln10_1       (trunc            ) [ 00011111111111111111111111111111111110000000000000000000000000000000000]
trunc_ln11         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln11_2         (xor              ) [ 00011111111111111111111111111111111110000000000000000000000000000000000]
br_ln4             (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
ret_ln31           (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
odd_1_0            (phi              ) [ 00011000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln10_2       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln10_3       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln10_4       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln11            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln11_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln11           (and              ) [ 00001111111000000000000000000000000000000000000000000000000000000000000]
xor_ln11_3         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln11_4         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1              (bitselect        ) [ 00001000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13          (zext             ) [ 00001111111111000000000000000000000000000000000000000000000000000000000]
real_0_addr        (getelementptr    ) [ 00001111111111000000000000000000000000000000000000000000000000000000000]
real_1_addr        (getelementptr    ) [ 00001111111111000000000000000000000000000000000000000000000000000000000]
tmp_3              (bitselect        ) [ 00001000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13_3        (zext             ) [ 00001111111111000000000000000000000000000000000000000000000000000000000]
real_0_addr_1      (getelementptr    ) [ 00101111111111111111111111111111111111111111111111111111111111111111111]
real_1_addr_1      (getelementptr    ) [ 00101111111111111111111111111111111111111111111111111111111111111111111]
or_ln10            (or               ) [ 00100111111111111111111111111111111111111111111111111111111111111111111]
xor_ln11           (xor              ) [ 00000111111000000000000000000000000000000000000000000000000000000000000]
lshr_ln            (partselect       ) [ 00000111111111100000000000000000000000000000000000000000000000000000000]
shl_ln             (bitconcatenate   ) [ 00000111111111111111111100000000000000000000000000000000000000000000000]
real_0_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln13          (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln13         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln13       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_1_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln13_1        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln13_1       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln13_1     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2              (mux              ) [ 00000111110000000000000000000000000000000000000000000000000000000000000]
lshr_ln13_2        (partselect       ) [ 00000111111111111111111111000000000000000000000000000000000000000000000]
shl_ln13_1         (bitconcatenate   ) [ 00100111111111111111111111111111111111111111111111111111111111111111111]
real_0_load_1      (load             ) [ 00000111111000000000000000000000000000000000000000000000000000000000000]
zext_ln13_4        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln13_3        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln13_2       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln13_2     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_1_load_1      (load             ) [ 00000111111000000000000000000000000000000000000000000000000000000000000]
zext_ln13_6        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln13_5        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln13_3       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln13_3     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5              (mux              ) [ 00000111110000000000000000000000000000000000000000000000000000000000000]
tmp_4              (bitselect        ) [ 00100111111111111111111111111111111111111111111111111111111111111111111]
temp               (dadd             ) [ 00000000001000000000000000000000000000000000000000000000000000000000000]
specfucore_ln5     (specfucore       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sub                (dsub             ) [ 00000000001000000000000000000000000000000000000000000000000000000000000]
specloopname_ln4   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln11          (zext             ) [ 00000000000111111111111100000000000000000000000000000000000000000000000]
rbegin5            (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rend6_0            (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln14       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln14           (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln14           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln14            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln14_1         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln14_2         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln14_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln14            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln14           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln14_1         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln14            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln14            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6              (bitselect        ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
bitcast_ln15       (bitcast          ) [ 00000000000111000000000000000000000000000000000000000000000000000000000]
br_ln15            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_0_load_2      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln15_2         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln15_1         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln15_1         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln15_3         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln15_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln15         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln15            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_1_load_2      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln15           (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln15           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln15           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln15_1         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln15            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln15         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln15            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_0_addr         (getelementptr    ) [ 00000000000000111111111100000000000000000000000000000000000000000000000]
img_1_addr         (getelementptr    ) [ 00000000000000111111111100000000000000000000000000000000000000000000000]
img_0_addr_1       (getelementptr    ) [ 00100000000000111111111111111111111111111111111111111111111111111111111]
img_1_addr_1       (getelementptr    ) [ 00100000000000111111111111111111111111111111111111111111111111111111111]
img_0_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln17          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln17          (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln17         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_1_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln17_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln17_1        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln17_1       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17_1     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s              (mux              ) [ 00000000000000011111000000000000000000000000000000000000000000000000000]
img_0_load_1       (load             ) [ 00000000000000011111100000000000000000000000000000000000000000000000000]
zext_ln17_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln17_2        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln17_2       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17_2     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_1_load_1       (load             ) [ 00000000000000011111100000000000000000000000000000000000000000000000000]
zext_ln17_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln17_3        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln17_3       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17_3     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7              (mux              ) [ 00000000000000011111000000000000000000000000000000000000000000000000000]
temp_1             (dadd             ) [ 00000000000000000000100000000000000000000000000000000000000000000000000]
specfucore_ln5     (specfucore       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sub1               (dsub             ) [ 00000000000000000000100000000000000000000000000000000000000000000000000]
rbegin1            (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rend2_0            (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln18       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18           (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln18            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln18_1         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18_2         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln18_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln18            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln18           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18_1         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln18            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln18            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln19       (bitcast          ) [ 00000000000000000000011100000000000000000000000000000000000000000000000]
br_ln19            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_0_load_2       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln19_2         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln19_1         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln19_1         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln19_3         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln19_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln19         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln19            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_1_load_2       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln19           (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln19           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln19           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln19_1         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln19            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln19         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln19            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln21           (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln21         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln21_1       (trunc            ) [ 00000000000000000000000010000000000000000000000000000000000000000000000]
icmp_ln22          (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
br_ln22            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln1           (partselect       ) [ 00000000000000000000000011000000000000000000000000000000000000000000000]
tmp_8              (bitselect        ) [ 00000000000000000000000011000000000000000000000000000000000000000000000]
zext_ln23          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_twid_0_addr   (getelementptr    ) [ 00000000000000000000000001000000000000000000000000000000000000000000000]
real_twid_1_addr   (getelementptr    ) [ 00000000000000000000000001000000000000000000000000000000000000000000000]
img_twid_0_addr    (getelementptr    ) [ 00000000000000000000000001000000000000000000000000000000000000000000000]
img_twid_1_addr    (getelementptr    ) [ 00000000000000000000000001000000000000000000000000000000000000000000000]
shl_ln1            (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_twid_0_load   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln23_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln23          (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln23       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_twid_1_load   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln23_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln23_1        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23_1       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln23_1     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9              (mux              ) [ 00000000000000000000000000111110000000000000000000000000000000000000000]
real_0_load_3      (load             ) [ 00111111111111111111111100111111111111111111111111111111111111111111111]
zext_ln23_4        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln23_3        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23_2       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln23_2     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_1_load_3      (load             ) [ 00111111111111111111111100111111111111111111111111111111111111111111111]
zext_ln23_5        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln23_4        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23_3       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln23_3     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10             (mux              ) [ 00000000000000000000000000111110000000000000000000000000000000000000000]
img_twid_0_load    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln24          (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln24       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_twid_1_load    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln24_1        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_1       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln24_1     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11             (mux              ) [ 00000000000000000000000000111110000000000000000000000000000000000000000]
img_0_load_3       (load             ) [ 00111111111111111111111100111111111111111111111111111111111111111111111]
zext_ln24_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln24_2        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_2       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln24_2     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_1_load_3       (load             ) [ 00111111111111111111111100111111111111111111111111111111111111111111111]
zext_ln24_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln24_3        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_3       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln24_3     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12             (mux              ) [ 00000000000000000000000000111110000000000000000000000000000000000000000]
mul                (dmul             ) [ 00000000000000000000000000000001111100000000000000000000000000000000000]
specfucore_ln24    (specfucore       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
mul1               (dmul             ) [ 00000000000000000000000000000001111100000000000000000000000000000000000]
specfucore_ln23    (specfucore       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
mul2               (dmul             ) [ 00000000000000000000000000000001111100000000000000000000000000000000000]
mul3               (dmul             ) [ 00000000000000000000000000000001111100000000000000000000000000000000000]
temp_2             (dsub             ) [ 00111111111111111111111100000000000011111111111111111111111111111111111]
add                (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25       (bitcast          ) [ 00111111111111111111111100000000000011111111111111111111111111111111111]
rbegin2            (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rend12_0           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln27       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln25           (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln25_1         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln25_2         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln25_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln27_2         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_1         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln27_1         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln27_3         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln27_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln27            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln25           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln25_1         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln25            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln27           (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln27           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln27_1         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln27            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln27            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln28            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln9            (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
tmp_13             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln9_1         (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
br_ln9             (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
span_2_0_load_1    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln8           (sext             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
or_ln8             (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln9           (zext             ) [ 00000000000000000000000000000000000001111111111111111111111111111111111]
tmp_15             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln9_2         (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
br_ln9             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln10_5       (partselect       ) [ 00000000000000000000000000000000000001111111111111111111111111111111111]
trunc_ln10_7       (partselect       ) [ 00000000000000000000000000000000000001111111111111111111111111111111111]
trunc_ln11_5       (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln11_5         (xor              ) [ 00000000000000000000000000000000000001111111111111111111111111111111111]
br_ln4             (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
odd_1_1            (phi              ) [ 00000000000000000000000000000000000001100000000000000000000000000000000]
trunc_ln10_6       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln10_8       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln10_9       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln11_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln11_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln11_1         (and              ) [ 00000000000000000000000000000000000000111111100000000000000000000000000]
xor_ln11_6         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln11_7         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16             (bitselect        ) [ 00000000000000000000000000000000000000100000000000000000000000000000000]
zext_ln13_5        (zext             ) [ 00000000000000000000000000000000000000111111111100000000000000000000000]
real_0_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000000111111111100000000000000000000000]
real_1_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000000111111111100000000000000000000000]
tmp_17             (bitselect        ) [ 00000000000000000000000000000000000000100000000000000000000000000000000]
zext_ln13_7        (zext             ) [ 00000000000000000000000000000000000000111111111100000000000000000000000]
real_0_addr_3      (getelementptr    ) [ 00111111111111111111111111111111111110111111111111111111111111111111111]
real_1_addr_3      (getelementptr    ) [ 00111111111111111111111111111111111110111111111111111111111111111111111]
or_ln10_1          (or               ) [ 00111111111111111111111111111111111110011111111111111111111111111111111]
xor_ln11_1         (xor              ) [ 00000000000000000000000000000000000000011111100000000000000000000000000]
lshr_ln13_4        (partselect       ) [ 00000000000000000000000000000000000000011111111110000000000000000000000]
shl_ln13_2         (bitconcatenate   ) [ 00000000000000000000000000000000000000011111111111111111110000000000000]
real_0_load_4      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13_8        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln13_7        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln13_4       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln13_4     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_1_load_4      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13_9        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln13_8        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln13_5       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln13_5     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_1            (mux              ) [ 00000000000000000000000000000000000000011111000000000000000000000000000]
lshr_ln13_6        (partselect       ) [ 00000000000000000000000000000000000000011111111111111111111100000000000]
shl_ln13_3         (bitconcatenate   ) [ 00111111111111111111111111111111111110011111111111111111111111111111111]
real_0_load_5      (load             ) [ 00000000000000000000000000000000000000011111100000000000000000000000000]
zext_ln13_10       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln13_9        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln13_6       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln13_6     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_1_load_5      (load             ) [ 00000000000000000000000000000000000000011111100000000000000000000000000]
zext_ln13_11       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln13_10       (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln13_7       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln13_7     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_1            (mux              ) [ 00000000000000000000000000000000000000011111000000000000000000000000000]
tmp_18             (bitselect        ) [ 00111111111111111111111111111111111110011111111111111111111111111111111]
temp_s             (dadd             ) [ 00000000000000000000000000000000000000000000100000000000000000000000000]
specfucore_ln5     (specfucore       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sub_1              (dsub             ) [ 00000000000000000000000000000000000000000000100000000000000000000000000]
specloopname_ln4   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln11_1        (zext             ) [ 00000000000000000000000000000000000000000000011111111111110000000000000]
rbegin5_1          (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rend6_1            (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln14_1     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln14_3         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln14_1         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln14            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln14_3         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14_5        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln14_5         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln14_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln14            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln14_2         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14_4        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln14_4         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln14_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln14            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19             (bitselect        ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
bitcast_ln15_1     (bitcast          ) [ 00000000000000000000000000000000000000000000011100000000000000000000000]
br_ln15            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_0_load_6      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_6        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln15_6         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln15_3         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln15_3         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_7        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln15_7         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln15_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln15         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln15            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_1_load_6      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_4        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln15_4         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln15_2         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln15_2         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_5        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln15_5         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln15_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln15         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln15            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_0_addr_2       (getelementptr    ) [ 00000000000000000000000000000000000000000000000011111111110000000000000]
img_1_addr_2       (getelementptr    ) [ 00000000000000000000000000000000000000000000000011111111110000000000000]
img_0_addr_3       (getelementptr    ) [ 00111111111111111111111111111111111110000000000011111111111111111111111]
img_1_addr_3       (getelementptr    ) [ 00111111111111111111111111111111111110000000000011111111111111111111111]
img_0_load_4       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln17_4        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln17_4        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln17_4       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17_4     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_1_load_4       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln17_5        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln17_5        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln17_5       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17_5     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11_1           (mux              ) [ 00000000000000000000000000000000000000000000000001111100000000000000000]
img_0_load_5       (load             ) [ 00000000000000000000000000000000000000000000000001111110000000000000000]
zext_ln17_6        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln17_6        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln17_6       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17_6     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_1_load_5       (load             ) [ 00000000000000000000000000000000000000000000000001111110000000000000000]
zext_ln17_7        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln17_7        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln17_7       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17_7     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14_1           (mux              ) [ 00000000000000000000000000000000000000000000000001111100000000000000000]
temp_1_1           (dadd             ) [ 00000000000000000000000000000000000000000000000000000010000000000000000]
specfucore_ln5     (specfucore       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sub1_1             (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln18_1     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000010000000000000000]
rbegin1_1          (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rend2_1            (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18_3         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln18_1         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln18            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln18_3         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18_5        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18_5         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln18_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln18            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln18_2         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18_4        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln18_4         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln18_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln18         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln18            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln19_1     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000001110000000000000]
br_ln19            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_0_load_6       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19_6        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln19_6         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln19_3         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln19_3         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19_7        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln19_7         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln19_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln19         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln19            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_1_load_6       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19_4        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln19_4         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln19_2         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln19_2         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19_5        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln19_5         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln19_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln19         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln19            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln21_1         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln21_2       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln21_3       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000001000000000000]
icmp_ln22_1        (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
br_ln22            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln23_2        (partselect       ) [ 00000000000000000000000000000000000000000000000000000000001100000000000]
tmp_20             (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000001100000000000]
zext_ln23_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_twid_0_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000100000000000]
real_twid_1_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000100000000000]
img_twid_0_addr_1  (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000100000000000]
img_twid_1_addr_1  (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000100000000000]
shl_ln23_1         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_twid_0_load_1 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln23_6        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln23_5        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23_4       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln23_4     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_twid_1_load_1 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln23_7        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln23_6        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23_5       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln23_5     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21_1           (mux              ) [ 00000000000000000000000000000000000000000000000000000000000011111000000]
real_0_load_7      (load             ) [ 00111111111111111111111111111111111111111111111111111111110011111111111]
zext_ln23_8        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln23_7        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23_6       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln23_6     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
real_1_load_7      (load             ) [ 00111111111111111111111111111111111111111111111111111111110011111111111]
zext_ln23_9        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln23_8        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln23_7       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln23_7     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24_1           (mux              ) [ 00000000000000000000000000000000000000000000000000000000000011111000000]
img_twid_0_load_1  (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_4        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln24_4        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_4       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln24_4     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_twid_1_load_1  (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24_5        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln24_5        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_5       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln24_5     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27_1           (mux              ) [ 00000000000000000000000000000000000000000000000000000000000011111000000]
img_0_load_7       (load             ) [ 00111111111111111111111111111111111111111111111111111111110011111111111]
zext_ln24_6        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln24_6        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_6       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln24_6     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
img_1_load_7       (load             ) [ 00111111111111111111111111111111111111111111111111111111110011111111111]
zext_ln24_7        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln24_7        (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln24_7       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln24_7     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_30_1           (mux              ) [ 00000000000000000000000000000000000000000000000000000000000011111000000]
mul_1              (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000111110]
specfucore_ln24    (specfucore       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
mul1_1             (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000111110]
specfucore_ln23    (specfucore       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
mul2_1             (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000111110]
mul3_1             (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000111110]
temp_2_1           (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_1              (dadd             ) [ 00111111111111111111111111111111111111111111111111111111110000000000001]
bitcast_ln27_1     (bitcast          ) [ 00111111111111111111111111111111111111111111111111111111110000000000001]
rbegin2_1          (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
rend12_1           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln25_1     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln25_3         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25_1         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln25_3         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25_5        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln25_5         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln25_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27_6        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln27_6         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_3         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln27_3         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27_7        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln27_7         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln27_3          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln27            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln25_2         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25_4        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln25_4         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln25_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln25         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27_4        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln27_4         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27_2         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
and_ln27_2         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27_5        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln27_5         (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
or_ln27_2          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln27         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln27            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln28            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln9_1          (add              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
tmp_21             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln9_3         (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
br_ln9             (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
span_2_0_load_2    (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln8_1         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
add_ln8            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln8          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
store_ln8          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
br_ln8             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="real_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="real_twid_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_twid_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="real_twid_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_twid_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_twid_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_twid_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_twid_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_twid_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2double.i23"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2double.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="log_0_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="log_0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="span_2_0_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="span_2_0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="real_0_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="128" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_0_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="128" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="0"/>
<pin id="166" dir="0" index="4" bw="8" slack="0"/>
<pin id="167" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="128" slack="0"/>
<pin id="169" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_0_load/3 real_0_load_1/3 store_ln14/10 real_0_load_2/11 store_ln15/12 real_0_load_3/24 store_ln27/36 real_0_load_4/37 real_0_load_5/37 store_ln14/44 real_0_load_6/45 store_ln15/46 real_0_load_7/58 store_ln27/70 "/>
</bind>
</comp>

<comp id="171" class="1004" name="real_1_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="128" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_1_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="128" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="8" slack="0"/>
<pin id="184" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="128" slack="0"/>
<pin id="186" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_1_load/3 real_1_load_1/3 store_ln14/10 store_ln15/12 real_1_load_2/13 real_1_load_3/24 store_ln27/36 real_1_load_4/37 real_1_load_5/37 store_ln14/44 store_ln15/46 real_1_load_6/47 real_1_load_7/58 store_ln27/70 "/>
</bind>
</comp>

<comp id="188" class="1004" name="real_0_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="128" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_0_addr_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="real_1_addr_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="128" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_1_addr_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="img_0_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="128" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="9"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_0_addr/12 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="128" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="0"/>
<pin id="216" dir="0" index="4" bw="8" slack="0"/>
<pin id="217" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="218" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="128" slack="0"/>
<pin id="219" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="img_0_load/12 img_0_load_1/12 store_ln18/20 img_0_load_2/21 store_ln19/22 img_0_load_3/24 store_ln25/36 img_0_load_4/46 img_0_load_5/46 store_ln18/54 img_0_load_6/55 store_ln19/56 img_0_load_7/58 store_ln25/70 "/>
</bind>
</comp>

<comp id="221" class="1004" name="img_1_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="128" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="9"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_1_addr/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="128" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="0"/>
<pin id="233" dir="0" index="4" bw="8" slack="0"/>
<pin id="234" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="128" slack="0"/>
<pin id="236" dir="1" index="7" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="img_1_load/12 img_1_load_1/12 store_ln18/20 store_ln19/22 img_1_load_2/23 img_1_load_3/24 store_ln25/36 img_1_load_4/46 img_1_load_5/46 store_ln18/54 store_ln19/56 img_1_load_6/57 img_1_load_7/58 store_ln25/70 "/>
</bind>
</comp>

<comp id="238" class="1004" name="img_0_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="128" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="9"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_0_addr_1/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="img_1_addr_1_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="128" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="9"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_1_addr_1/12 "/>
</bind>
</comp>

<comp id="254" class="1004" name="real_twid_0_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="128" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_twid_0_addr/24 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="real_twid_0_load/24 real_twid_0_load_1/58 "/>
</bind>
</comp>

<comp id="267" class="1004" name="real_twid_1_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="128" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_twid_1_addr/24 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="real_twid_1_load/24 real_twid_1_load_1/58 "/>
</bind>
</comp>

<comp id="280" class="1004" name="img_twid_0_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="128" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_twid_0_addr/24 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_twid_0_load/24 img_twid_0_load_1/58 "/>
</bind>
</comp>

<comp id="293" class="1004" name="img_twid_1_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="128" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="7" slack="0"/>
<pin id="297" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_twid_1_addr/24 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_twid_1_load/24 img_twid_1_load_1/58 "/>
</bind>
</comp>

<comp id="306" class="1004" name="real_0_addr_2_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="128" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_0_addr_2/37 "/>
</bind>
</comp>

<comp id="314" class="1004" name="real_1_addr_2_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="128" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_1_addr_2/37 "/>
</bind>
</comp>

<comp id="322" class="1004" name="real_0_addr_3_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="128" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_0_addr_3/37 "/>
</bind>
</comp>

<comp id="330" class="1004" name="real_1_addr_3_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="128" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_1_addr_3/37 "/>
</bind>
</comp>

<comp id="338" class="1004" name="img_0_addr_2_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="128" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="8" slack="9"/>
<pin id="342" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_0_addr_2/46 "/>
</bind>
</comp>

<comp id="346" class="1004" name="img_1_addr_2_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="128" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="9"/>
<pin id="350" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_1_addr_2/46 "/>
</bind>
</comp>

<comp id="354" class="1004" name="img_0_addr_3_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="128" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="8" slack="9"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_0_addr_3/46 "/>
</bind>
</comp>

<comp id="362" class="1004" name="img_1_addr_3_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="128" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="8" slack="9"/>
<pin id="366" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_1_addr_3/46 "/>
</bind>
</comp>

<comp id="370" class="1004" name="real_twid_0_addr_1_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="128" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_twid_0_addr_1/58 "/>
</bind>
</comp>

<comp id="378" class="1004" name="real_twid_1_addr_1_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="128" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="7" slack="0"/>
<pin id="382" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_twid_1_addr_1/58 "/>
</bind>
</comp>

<comp id="386" class="1004" name="img_twid_0_addr_1_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="128" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_twid_0_addr_1/58 "/>
</bind>
</comp>

<comp id="394" class="1004" name="img_twid_1_addr_1_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="128" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="7" slack="0"/>
<pin id="398" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_twid_1_addr_1/58 "/>
</bind>
</comp>

<comp id="402" class="1005" name="odd_1_0_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="odd_1_0 (phireg) "/>
</bind>
</comp>

<comp id="405" class="1004" name="odd_1_0_phi_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="28" slack="1"/>
<pin id="409" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="odd_1_0/3 "/>
</bind>
</comp>

<comp id="412" class="1005" name="odd_1_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="odd_1_1 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="odd_1_1_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="27" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="odd_1_1/37 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="1"/>
<pin id="424" dir="0" index="1" bw="64" slack="1"/>
<pin id="425" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="temp/5 temp_1/15 temp_2/31 temp_s/39 temp_1_1/49 temp_2_1/65 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="1"/>
<pin id="428" dir="0" index="1" bw="64" slack="1"/>
<pin id="429" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub/5 sub1/15 add/31 sub_1/39 sub1_1/49 add_1/65 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="0" index="1" bw="64" slack="1"/>
<pin id="433" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/26 mul_1/60 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="0" index="1" bw="64" slack="1"/>
<pin id="437" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/26 mul1_1/60 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="1"/>
<pin id="440" dir="0" index="1" bw="64" slack="1"/>
<pin id="441" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul2/26 mul2_1/60 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="1"/>
<pin id="444" dir="0" index="1" bw="64" slack="1"/>
<pin id="445" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul3/26 mul3_1/60 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="28" slack="1"/>
<pin id="448" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="span_2_0_load/2 span_2_0_load_1/36 span_2_0_load_2/70 "/>
</bind>
</comp>

<comp id="449" class="1005" name="reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="128" slack="6"/>
<pin id="451" dir="1" index="1" bw="128" slack="6"/>
</pin_list>
<bind>
<opset="real_0_load_1 real_0_load_5 "/>
</bind>
</comp>

<comp id="454" class="1005" name="reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="128" slack="6"/>
<pin id="456" dir="1" index="1" bw="128" slack="6"/>
</pin_list>
<bind>
<opset="real_1_load_1 real_1_load_5 "/>
</bind>
</comp>

<comp id="459" class="1005" name="reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp temp_1 temp_s temp_1_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub sub1 sub_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="128" slack="6"/>
<pin id="469" dir="1" index="1" bw="128" slack="6"/>
</pin_list>
<bind>
<opset="img_0_load_1 img_0_load_5 "/>
</bind>
</comp>

<comp id="472" class="1005" name="reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="128" slack="6"/>
<pin id="474" dir="1" index="1" bw="128" slack="6"/>
</pin_list>
<bind>
<opset="img_1_load_1 img_1_load_5 "/>
</bind>
</comp>

<comp id="477" class="1005" name="reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="1"/>
<pin id="479" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul mul_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="1"/>
<pin id="484" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 mul1_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2 mul2_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3 mul3_1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln8_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="0"/>
<pin id="499" dir="0" index="1" bw="28" slack="0"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln8_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="4" slack="0"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="log_0_load_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="1"/>
<pin id="509" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_0_load/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln8_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="0" index="1" bw="4" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="span_2_0_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="28" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="span_2_0_cast/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="log_0_cast_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="1" index="1" bw="11" slack="19"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="log_0_cast/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="18" slack="0"/>
<pin id="526" dir="0" index="1" bw="28" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="0" index="3" bw="6" slack="0"/>
<pin id="529" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln9_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="18" slack="0"/>
<pin id="536" dir="0" index="1" bw="18" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln10_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="28" slack="0"/>
<pin id="542" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln10_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="28" slack="0"/>
<pin id="546" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10_1/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln11_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="28" slack="0"/>
<pin id="550" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="xor_ln11_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="0" index="1" bw="10" slack="0"/>
<pin id="555" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_2/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln10_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10_2/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln10_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10_3/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="trunc_ln10_4_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10_4/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln11_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="1"/>
<pin id="573" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln11_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="0"/>
<pin id="577" dir="0" index="1" bw="9" slack="1"/>
<pin id="578" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_1/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="and_ln11_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="0"/>
<pin id="582" dir="0" index="1" bw="10" slack="1"/>
<pin id="583" dir="1" index="2" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="xor_ln11_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="1"/>
<pin id="588" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_3/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="xor_ln11_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="0"/>
<pin id="592" dir="0" index="1" bw="9" slack="1"/>
<pin id="593" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_4/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="9" slack="0"/>
<pin id="598" dir="0" index="2" bw="5" slack="0"/>
<pin id="599" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln13_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="9" slack="0"/>
<pin id="612" dir="0" index="2" bw="5" slack="0"/>
<pin id="613" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln13_3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="or_ln10_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="0" index="1" bw="32" slack="2"/>
<pin id="626" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="xor_ln11_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="2"/>
<pin id="631" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="lshr_ln_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="23" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="0" index="2" bw="5" slack="0"/>
<pin id="637" dir="0" index="3" bw="6" slack="0"/>
<pin id="638" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="shl_ln_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="1"/>
<pin id="646" dir="0" index="2" bw="1" slack="0"/>
<pin id="647" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln13_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="7" slack="0"/>
<pin id="652" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="lshr_ln13_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="128" slack="0"/>
<pin id="656" dir="0" index="1" bw="7" slack="0"/>
<pin id="657" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln13/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln13_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="128" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="bitcast_ln13_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="0"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln13_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="7" slack="0"/>
<pin id="670" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="lshr_ln13_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="128" slack="0"/>
<pin id="674" dir="0" index="1" bw="7" slack="0"/>
<pin id="675" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln13_1/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln13_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="128" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_1/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="bitcast_ln13_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_1/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="0"/>
<pin id="688" dir="0" index="1" bw="64" slack="0"/>
<pin id="689" dir="0" index="2" bw="64" slack="0"/>
<pin id="690" dir="0" index="3" bw="23" slack="0"/>
<pin id="691" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="lshr_ln13_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="23" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="0" index="2" bw="5" slack="0"/>
<pin id="700" dir="0" index="3" bw="6" slack="0"/>
<pin id="701" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln13_2/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="shl_ln13_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="1"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13_1/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln13_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="0"/>
<pin id="715" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_4/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="lshr_ln13_3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="128" slack="0"/>
<pin id="719" dir="0" index="1" bw="7" slack="0"/>
<pin id="720" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln13_3/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="trunc_ln13_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="128" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_2/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="bitcast_ln13_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_2/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln13_6_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="0"/>
<pin id="733" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_6/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="lshr_ln13_5_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="128" slack="0"/>
<pin id="737" dir="0" index="1" bw="7" slack="0"/>
<pin id="738" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln13_5/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="trunc_ln13_3_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="128" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_3/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="bitcast_ln13_3_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="0"/>
<pin id="747" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_3/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_5_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="0"/>
<pin id="751" dir="0" index="1" bw="64" slack="0"/>
<pin id="752" dir="0" index="2" bw="64" slack="0"/>
<pin id="753" dir="0" index="3" bw="23" slack="0"/>
<pin id="754" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_4_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="0" index="2" bw="5" slack="0"/>
<pin id="763" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln11_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="7"/>
<pin id="769" dir="1" index="1" bw="11" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/10 "/>
</bind>
</comp>

<comp id="770" class="1004" name="bitcast_ln14_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="1"/>
<pin id="772" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln14_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="7" slack="6"/>
<pin id="776" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/10 "/>
</bind>
</comp>

<comp id="777" class="1004" name="shl_ln14_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="65" slack="0"/>
<pin id="779" dir="0" index="1" bw="7" slack="0"/>
<pin id="780" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln14/10 "/>
</bind>
</comp>

<comp id="783" class="1004" name="xor_ln14_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="128" slack="0"/>
<pin id="785" dir="0" index="1" bw="128" slack="0"/>
<pin id="786" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/10 "/>
</bind>
</comp>

<comp id="789" class="1004" name="and_ln14_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="128" slack="6"/>
<pin id="791" dir="0" index="1" bw="128" slack="0"/>
<pin id="792" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_1/10 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln14_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="64" slack="0"/>
<pin id="797" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="shl_ln14_2_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="64" slack="0"/>
<pin id="801" dir="0" index="1" bw="7" slack="0"/>
<pin id="802" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln14_2/10 "/>
</bind>
</comp>

<comp id="805" class="1004" name="or_ln14_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="128" slack="0"/>
<pin id="807" dir="0" index="1" bw="128" slack="0"/>
<pin id="808" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_1/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="and_ln14_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="128" slack="6"/>
<pin id="814" dir="0" index="1" bw="128" slack="0"/>
<pin id="815" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="zext_ln14_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="0"/>
<pin id="820" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/10 "/>
</bind>
</comp>

<comp id="822" class="1004" name="shl_ln14_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="64" slack="0"/>
<pin id="824" dir="0" index="1" bw="7" slack="0"/>
<pin id="825" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln14_1/10 "/>
</bind>
</comp>

<comp id="828" class="1004" name="or_ln14_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="128" slack="0"/>
<pin id="830" dir="0" index="1" bw="128" slack="0"/>
<pin id="831" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_6_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="6"/>
<pin id="838" dir="0" index="2" bw="5" slack="0"/>
<pin id="839" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="bitcast_ln15_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="64" slack="1"/>
<pin id="844" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15/10 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln15_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="7" slack="8"/>
<pin id="848" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/12 "/>
</bind>
</comp>

<comp id="849" class="1004" name="shl_ln15_2_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="65" slack="0"/>
<pin id="851" dir="0" index="1" bw="7" slack="0"/>
<pin id="852" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln15_2/12 "/>
</bind>
</comp>

<comp id="855" class="1004" name="xor_ln15_1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="128" slack="0"/>
<pin id="857" dir="0" index="1" bw="128" slack="0"/>
<pin id="858" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_1/12 "/>
</bind>
</comp>

<comp id="861" class="1004" name="and_ln15_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="128" slack="0"/>
<pin id="863" dir="0" index="1" bw="128" slack="0"/>
<pin id="864" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15_1/12 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln15_3_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="64" slack="2"/>
<pin id="869" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/12 "/>
</bind>
</comp>

<comp id="870" class="1004" name="shl_ln15_3_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="64" slack="0"/>
<pin id="872" dir="0" index="1" bw="7" slack="0"/>
<pin id="873" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln15_3/12 "/>
</bind>
</comp>

<comp id="876" class="1004" name="or_ln15_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="128" slack="0"/>
<pin id="878" dir="0" index="1" bw="128" slack="0"/>
<pin id="879" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_1/12 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln15_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="7" slack="8"/>
<pin id="885" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/12 "/>
</bind>
</comp>

<comp id="886" class="1004" name="shl_ln15_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="65" slack="0"/>
<pin id="888" dir="0" index="1" bw="7" slack="0"/>
<pin id="889" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln15/12 "/>
</bind>
</comp>

<comp id="892" class="1004" name="xor_ln15_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="128" slack="0"/>
<pin id="894" dir="0" index="1" bw="128" slack="0"/>
<pin id="895" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/12 "/>
</bind>
</comp>

<comp id="898" class="1004" name="and_ln15_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="128" slack="0"/>
<pin id="900" dir="0" index="1" bw="128" slack="0"/>
<pin id="901" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/12 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln15_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="64" slack="2"/>
<pin id="906" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/12 "/>
</bind>
</comp>

<comp id="907" class="1004" name="shl_ln15_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="0"/>
<pin id="909" dir="0" index="1" bw="7" slack="0"/>
<pin id="910" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln15_1/12 "/>
</bind>
</comp>

<comp id="913" class="1004" name="or_ln15_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="128" slack="0"/>
<pin id="915" dir="0" index="1" bw="128" slack="0"/>
<pin id="916" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15/12 "/>
</bind>
</comp>

<comp id="920" class="1004" name="zext_ln17_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="7" slack="9"/>
<pin id="922" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/14 "/>
</bind>
</comp>

<comp id="923" class="1004" name="lshr_ln17_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="128" slack="0"/>
<pin id="925" dir="0" index="1" bw="7" slack="0"/>
<pin id="926" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln17/14 "/>
</bind>
</comp>

<comp id="929" class="1004" name="trunc_ln17_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="128" slack="0"/>
<pin id="931" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/14 "/>
</bind>
</comp>

<comp id="933" class="1004" name="bitcast_ln17_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="64" slack="0"/>
<pin id="935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/14 "/>
</bind>
</comp>

<comp id="937" class="1004" name="zext_ln17_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="7" slack="9"/>
<pin id="939" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/14 "/>
</bind>
</comp>

<comp id="940" class="1004" name="lshr_ln17_1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="128" slack="0"/>
<pin id="942" dir="0" index="1" bw="7" slack="0"/>
<pin id="943" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln17_1/14 "/>
</bind>
</comp>

<comp id="946" class="1004" name="trunc_ln17_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="128" slack="0"/>
<pin id="948" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_1/14 "/>
</bind>
</comp>

<comp id="950" class="1004" name="bitcast_ln17_1_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="64" slack="0"/>
<pin id="952" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_1/14 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_s_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="64" slack="0"/>
<pin id="956" dir="0" index="1" bw="64" slack="0"/>
<pin id="957" dir="0" index="2" bw="64" slack="0"/>
<pin id="958" dir="0" index="3" bw="23" slack="9"/>
<pin id="959" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln17_2_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="7" slack="9"/>
<pin id="965" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/14 "/>
</bind>
</comp>

<comp id="966" class="1004" name="lshr_ln17_2_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="128" slack="0"/>
<pin id="968" dir="0" index="1" bw="7" slack="0"/>
<pin id="969" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln17_2/14 "/>
</bind>
</comp>

<comp id="972" class="1004" name="trunc_ln17_2_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="128" slack="0"/>
<pin id="974" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_2/14 "/>
</bind>
</comp>

<comp id="976" class="1004" name="bitcast_ln17_2_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="64" slack="0"/>
<pin id="978" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_2/14 "/>
</bind>
</comp>

<comp id="980" class="1004" name="zext_ln17_3_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="7" slack="9"/>
<pin id="982" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/14 "/>
</bind>
</comp>

<comp id="983" class="1004" name="lshr_ln17_3_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="128" slack="0"/>
<pin id="985" dir="0" index="1" bw="7" slack="0"/>
<pin id="986" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln17_3/14 "/>
</bind>
</comp>

<comp id="989" class="1004" name="trunc_ln17_3_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="128" slack="0"/>
<pin id="991" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_3/14 "/>
</bind>
</comp>

<comp id="993" class="1004" name="bitcast_ln17_3_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="64" slack="0"/>
<pin id="995" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_3/14 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_7_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="64" slack="0"/>
<pin id="999" dir="0" index="1" bw="64" slack="0"/>
<pin id="1000" dir="0" index="2" bw="64" slack="0"/>
<pin id="1001" dir="0" index="3" bw="23" slack="9"/>
<pin id="1002" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="bitcast_ln18_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="64" slack="1"/>
<pin id="1008" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/20 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="zext_ln18_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="7" slack="15"/>
<pin id="1012" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/20 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="shl_ln18_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="65" slack="0"/>
<pin id="1015" dir="0" index="1" bw="7" slack="0"/>
<pin id="1016" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/20 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="xor_ln18_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="128" slack="0"/>
<pin id="1021" dir="0" index="1" bw="128" slack="0"/>
<pin id="1022" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/20 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="and_ln18_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="128" slack="6"/>
<pin id="1027" dir="0" index="1" bw="128" slack="0"/>
<pin id="1028" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_1/20 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="zext_ln18_2_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="64" slack="0"/>
<pin id="1033" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/20 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="shl_ln18_2_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="64" slack="0"/>
<pin id="1037" dir="0" index="1" bw="7" slack="0"/>
<pin id="1038" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_2/20 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="or_ln18_1_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="128" slack="0"/>
<pin id="1043" dir="0" index="1" bw="128" slack="0"/>
<pin id="1044" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_1/20 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="and_ln18_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="128" slack="6"/>
<pin id="1050" dir="0" index="1" bw="128" slack="0"/>
<pin id="1051" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/20 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="zext_ln18_1_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="64" slack="0"/>
<pin id="1056" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/20 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="shl_ln18_1_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="64" slack="0"/>
<pin id="1060" dir="0" index="1" bw="7" slack="0"/>
<pin id="1061" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_1/20 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="or_ln18_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="128" slack="0"/>
<pin id="1066" dir="0" index="1" bw="128" slack="0"/>
<pin id="1067" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/20 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="bitcast_ln19_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="64" slack="1"/>
<pin id="1073" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/20 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="zext_ln19_2_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="7" slack="17"/>
<pin id="1077" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/22 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="shl_ln19_2_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="65" slack="0"/>
<pin id="1080" dir="0" index="1" bw="7" slack="0"/>
<pin id="1081" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19_2/22 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="xor_ln19_1_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="128" slack="0"/>
<pin id="1086" dir="0" index="1" bw="128" slack="0"/>
<pin id="1087" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19_1/22 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="and_ln19_1_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="128" slack="0"/>
<pin id="1092" dir="0" index="1" bw="128" slack="0"/>
<pin id="1093" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/22 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="zext_ln19_3_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="64" slack="2"/>
<pin id="1098" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_3/22 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="shl_ln19_3_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="64" slack="0"/>
<pin id="1101" dir="0" index="1" bw="7" slack="0"/>
<pin id="1102" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19_3/22 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="or_ln19_1_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="128" slack="0"/>
<pin id="1107" dir="0" index="1" bw="128" slack="0"/>
<pin id="1108" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/22 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="zext_ln19_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="7" slack="17"/>
<pin id="1114" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/22 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="shl_ln19_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="65" slack="0"/>
<pin id="1117" dir="0" index="1" bw="7" slack="0"/>
<pin id="1118" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19/22 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="xor_ln19_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="128" slack="0"/>
<pin id="1123" dir="0" index="1" bw="128" slack="0"/>
<pin id="1124" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/22 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="and_ln19_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="128" slack="0"/>
<pin id="1129" dir="0" index="1" bw="128" slack="0"/>
<pin id="1130" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/22 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="zext_ln19_1_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="64" slack="2"/>
<pin id="1135" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/22 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="shl_ln19_1_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="64" slack="0"/>
<pin id="1138" dir="0" index="1" bw="7" slack="0"/>
<pin id="1139" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19_1/22 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="or_ln19_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="128" slack="0"/>
<pin id="1144" dir="0" index="1" bw="128" slack="0"/>
<pin id="1145" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/22 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="shl_ln21_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="10" slack="11"/>
<pin id="1151" dir="0" index="1" bw="4" slack="19"/>
<pin id="1152" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln21/22 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="trunc_ln21_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="11" slack="0"/>
<pin id="1155" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/22 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="trunc_ln21_1_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="11" slack="0"/>
<pin id="1159" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_1/22 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="icmp_ln22_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="10" slack="0"/>
<pin id="1163" dir="0" index="1" bw="10" slack="0"/>
<pin id="1164" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/22 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="lshr_ln1_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="2" slack="0"/>
<pin id="1169" dir="0" index="1" bw="11" slack="0"/>
<pin id="1170" dir="0" index="2" bw="5" slack="0"/>
<pin id="1171" dir="0" index="3" bw="5" slack="0"/>
<pin id="1172" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/22 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="tmp_8_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="11" slack="0"/>
<pin id="1180" dir="0" index="2" bw="4" slack="0"/>
<pin id="1181" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/22 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="zext_ln23_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="7" slack="1"/>
<pin id="1187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/24 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="shl_ln1_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="7" slack="0"/>
<pin id="1194" dir="0" index="1" bw="1" slack="2"/>
<pin id="1195" dir="0" index="2" bw="1" slack="0"/>
<pin id="1196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/25 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="zext_ln23_1_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="7" slack="0"/>
<pin id="1201" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/25 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="lshr_ln23_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="128" slack="0"/>
<pin id="1205" dir="0" index="1" bw="7" slack="0"/>
<pin id="1206" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln23/25 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="trunc_ln23_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="128" slack="0"/>
<pin id="1211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/25 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="bitcast_ln23_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="64" slack="0"/>
<pin id="1215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/25 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="zext_ln23_2_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="7" slack="0"/>
<pin id="1219" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/25 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="lshr_ln23_1_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="128" slack="0"/>
<pin id="1223" dir="0" index="1" bw="7" slack="0"/>
<pin id="1224" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln23_1/25 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="trunc_ln23_1_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="128" slack="0"/>
<pin id="1229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_1/25 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="bitcast_ln23_1_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="64" slack="0"/>
<pin id="1233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_1/25 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="tmp_9_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="64" slack="0"/>
<pin id="1237" dir="0" index="1" bw="64" slack="0"/>
<pin id="1238" dir="0" index="2" bw="64" slack="0"/>
<pin id="1239" dir="0" index="3" bw="2" slack="2"/>
<pin id="1240" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/25 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="zext_ln23_4_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="7" slack="19"/>
<pin id="1246" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/25 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="lshr_ln23_3_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="128" slack="0"/>
<pin id="1249" dir="0" index="1" bw="7" slack="0"/>
<pin id="1250" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln23_3/25 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="trunc_ln23_2_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="128" slack="0"/>
<pin id="1255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_2/25 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="bitcast_ln23_2_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="64" slack="0"/>
<pin id="1259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_2/25 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="zext_ln23_5_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="7" slack="19"/>
<pin id="1263" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/25 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="lshr_ln23_4_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="128" slack="0"/>
<pin id="1266" dir="0" index="1" bw="7" slack="0"/>
<pin id="1267" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln23_4/25 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="trunc_ln23_3_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="128" slack="0"/>
<pin id="1272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_3/25 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="bitcast_ln23_3_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="64" slack="0"/>
<pin id="1276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_3/25 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="tmp_10_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="64" slack="0"/>
<pin id="1280" dir="0" index="1" bw="64" slack="0"/>
<pin id="1281" dir="0" index="2" bw="64" slack="0"/>
<pin id="1282" dir="0" index="3" bw="23" slack="19"/>
<pin id="1283" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/25 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="zext_ln24_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="7" slack="0"/>
<pin id="1289" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/25 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="lshr_ln24_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="128" slack="0"/>
<pin id="1293" dir="0" index="1" bw="7" slack="0"/>
<pin id="1294" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln24/25 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="trunc_ln24_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="128" slack="0"/>
<pin id="1299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/25 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="bitcast_ln24_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="64" slack="0"/>
<pin id="1303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/25 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="zext_ln24_1_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="7" slack="0"/>
<pin id="1307" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/25 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="lshr_ln24_1_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="128" slack="0"/>
<pin id="1311" dir="0" index="1" bw="7" slack="0"/>
<pin id="1312" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln24_1/25 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="trunc_ln24_1_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="128" slack="0"/>
<pin id="1317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_1/25 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="bitcast_ln24_1_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="64" slack="0"/>
<pin id="1321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_1/25 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="tmp_11_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="64" slack="0"/>
<pin id="1325" dir="0" index="1" bw="64" slack="0"/>
<pin id="1326" dir="0" index="2" bw="64" slack="0"/>
<pin id="1327" dir="0" index="3" bw="2" slack="2"/>
<pin id="1328" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/25 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="zext_ln24_2_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="7" slack="19"/>
<pin id="1334" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/25 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="lshr_ln24_2_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="128" slack="0"/>
<pin id="1337" dir="0" index="1" bw="7" slack="0"/>
<pin id="1338" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln24_2/25 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="trunc_ln24_2_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="128" slack="0"/>
<pin id="1343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_2/25 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="bitcast_ln24_2_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="64" slack="0"/>
<pin id="1347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_2/25 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="zext_ln24_3_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="7" slack="19"/>
<pin id="1351" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/25 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="lshr_ln24_3_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="128" slack="0"/>
<pin id="1354" dir="0" index="1" bw="7" slack="0"/>
<pin id="1355" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln24_3/25 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="trunc_ln24_3_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="128" slack="0"/>
<pin id="1360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_3/25 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="bitcast_ln24_3_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="64" slack="0"/>
<pin id="1364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_3/25 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="tmp_12_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="64" slack="0"/>
<pin id="1368" dir="0" index="1" bw="64" slack="0"/>
<pin id="1369" dir="0" index="2" bw="64" slack="0"/>
<pin id="1370" dir="0" index="3" bw="23" slack="19"/>
<pin id="1371" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_12/25 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="bitcast_ln25_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="64" slack="0"/>
<pin id="1377" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/35 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="bitcast_ln27_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="64" slack="1"/>
<pin id="1381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/36 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="zext_ln25_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="7" slack="30"/>
<pin id="1384" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/36 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="shl_ln25_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="65" slack="0"/>
<pin id="1387" dir="0" index="1" bw="7" slack="0"/>
<pin id="1388" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/36 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="xor_ln25_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="128" slack="0"/>
<pin id="1393" dir="0" index="1" bw="128" slack="0"/>
<pin id="1394" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/36 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="and_ln25_1_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="128" slack="11"/>
<pin id="1399" dir="0" index="1" bw="128" slack="0"/>
<pin id="1400" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_1/36 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="zext_ln25_2_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="64" slack="1"/>
<pin id="1404" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/36 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="shl_ln25_2_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="64" slack="0"/>
<pin id="1407" dir="0" index="1" bw="7" slack="0"/>
<pin id="1408" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_2/36 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="or_ln25_1_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="128" slack="0"/>
<pin id="1413" dir="0" index="1" bw="128" slack="0"/>
<pin id="1414" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_1/36 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="zext_ln27_2_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="7" slack="30"/>
<pin id="1420" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/36 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="shl_ln27_2_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="65" slack="0"/>
<pin id="1423" dir="0" index="1" bw="7" slack="0"/>
<pin id="1424" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_2/36 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="xor_ln27_1_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="128" slack="0"/>
<pin id="1429" dir="0" index="1" bw="128" slack="0"/>
<pin id="1430" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_1/36 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="and_ln27_1_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="128" slack="11"/>
<pin id="1435" dir="0" index="1" bw="128" slack="0"/>
<pin id="1436" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_1/36 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="zext_ln27_3_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="64" slack="0"/>
<pin id="1440" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/36 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="shl_ln27_3_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="64" slack="0"/>
<pin id="1444" dir="0" index="1" bw="7" slack="0"/>
<pin id="1445" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_3/36 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="or_ln27_1_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="128" slack="0"/>
<pin id="1450" dir="0" index="1" bw="128" slack="0"/>
<pin id="1451" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_1/36 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="and_ln25_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="128" slack="11"/>
<pin id="1457" dir="0" index="1" bw="128" slack="0"/>
<pin id="1458" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/36 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="zext_ln25_1_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="64" slack="1"/>
<pin id="1462" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/36 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="shl_ln25_1_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="64" slack="0"/>
<pin id="1465" dir="0" index="1" bw="7" slack="0"/>
<pin id="1466" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_1/36 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="or_ln25_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="128" slack="0"/>
<pin id="1471" dir="0" index="1" bw="128" slack="0"/>
<pin id="1472" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/36 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="zext_ln27_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="7" slack="30"/>
<pin id="1478" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/36 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="shl_ln27_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="65" slack="0"/>
<pin id="1481" dir="0" index="1" bw="7" slack="0"/>
<pin id="1482" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27/36 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="xor_ln27_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="128" slack="0"/>
<pin id="1487" dir="0" index="1" bw="128" slack="0"/>
<pin id="1488" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/36 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="and_ln27_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="128" slack="11"/>
<pin id="1493" dir="0" index="1" bw="128" slack="0"/>
<pin id="1494" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/36 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="zext_ln27_1_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="64" slack="0"/>
<pin id="1498" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/36 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="shl_ln27_1_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="64" slack="0"/>
<pin id="1502" dir="0" index="1" bw="7" slack="0"/>
<pin id="1503" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_1/36 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="or_ln27_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="128" slack="0"/>
<pin id="1508" dir="0" index="1" bw="128" slack="0"/>
<pin id="1509" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/36 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="add_ln9_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="30"/>
<pin id="1515" dir="0" index="1" bw="1" slack="0"/>
<pin id="1516" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/36 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="tmp_13_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="22" slack="0"/>
<pin id="1520" dir="0" index="1" bw="32" slack="0"/>
<pin id="1521" dir="0" index="2" bw="5" slack="0"/>
<pin id="1522" dir="0" index="3" bw="6" slack="0"/>
<pin id="1523" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/36 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="icmp_ln9_1_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="22" slack="0"/>
<pin id="1530" dir="0" index="1" bw="22" slack="0"/>
<pin id="1531" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/36 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="tmp_14_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="27" slack="0"/>
<pin id="1536" dir="0" index="1" bw="28" slack="0"/>
<pin id="1537" dir="0" index="2" bw="1" slack="0"/>
<pin id="1538" dir="0" index="3" bw="6" slack="0"/>
<pin id="1539" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/36 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="sext_ln8_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="27" slack="0"/>
<pin id="1546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8/36 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="or_ln8_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="1550" dir="0" index="1" bw="4" slack="0"/>
<pin id="1551" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln8/36 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="zext_ln9_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="4" slack="0"/>
<pin id="1555" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/36 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="tmp_15_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="17" slack="0"/>
<pin id="1559" dir="0" index="1" bw="28" slack="0"/>
<pin id="1560" dir="0" index="2" bw="5" slack="0"/>
<pin id="1561" dir="0" index="3" bw="6" slack="0"/>
<pin id="1562" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/36 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="icmp_ln9_2_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="17" slack="0"/>
<pin id="1569" dir="0" index="1" bw="17" slack="0"/>
<pin id="1570" dir="1" index="2" bw="1" slack="32"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_2/36 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="trunc_ln10_5_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="9" slack="0"/>
<pin id="1575" dir="0" index="1" bw="28" slack="0"/>
<pin id="1576" dir="0" index="2" bw="1" slack="0"/>
<pin id="1577" dir="0" index="3" bw="5" slack="0"/>
<pin id="1578" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_5/36 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="trunc_ln10_7_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="8" slack="0"/>
<pin id="1585" dir="0" index="1" bw="28" slack="0"/>
<pin id="1586" dir="0" index="2" bw="1" slack="0"/>
<pin id="1587" dir="0" index="3" bw="5" slack="0"/>
<pin id="1588" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_7/36 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="trunc_ln11_5_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="10" slack="0"/>
<pin id="1595" dir="0" index="1" bw="28" slack="0"/>
<pin id="1596" dir="0" index="2" bw="1" slack="0"/>
<pin id="1597" dir="0" index="3" bw="5" slack="0"/>
<pin id="1598" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11_5/36 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="xor_ln11_5_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="10" slack="0"/>
<pin id="1605" dir="0" index="1" bw="10" slack="0"/>
<pin id="1606" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_5/36 "/>
</bind>
</comp>

<comp id="1609" class="1004" name="trunc_ln10_6_fu_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="32" slack="0"/>
<pin id="1611" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10_6/37 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="trunc_ln10_8_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="32" slack="0"/>
<pin id="1615" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10_8/37 "/>
</bind>
</comp>

<comp id="1617" class="1004" name="trunc_ln10_9_fu_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="0"/>
<pin id="1619" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10_9/37 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="or_ln11_2_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="8" slack="0"/>
<pin id="1623" dir="0" index="1" bw="8" slack="1"/>
<pin id="1624" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_2/37 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="or_ln11_3_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="9" slack="0"/>
<pin id="1628" dir="0" index="1" bw="9" slack="1"/>
<pin id="1629" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_3/37 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="and_ln11_1_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="10" slack="0"/>
<pin id="1633" dir="0" index="1" bw="10" slack="1"/>
<pin id="1634" dir="1" index="2" bw="10" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11_1/37 "/>
</bind>
</comp>

<comp id="1636" class="1004" name="xor_ln11_6_fu_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="8" slack="0"/>
<pin id="1638" dir="0" index="1" bw="8" slack="1"/>
<pin id="1639" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_6/37 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="xor_ln11_7_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="9" slack="0"/>
<pin id="1643" dir="0" index="1" bw="9" slack="1"/>
<pin id="1644" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_7/37 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="tmp_16_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="1" slack="0"/>
<pin id="1648" dir="0" index="1" bw="9" slack="0"/>
<pin id="1649" dir="0" index="2" bw="5" slack="0"/>
<pin id="1650" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/37 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="zext_ln13_5_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="8" slack="0"/>
<pin id="1656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_5/37 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="tmp_17_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="1" slack="0"/>
<pin id="1662" dir="0" index="1" bw="9" slack="0"/>
<pin id="1663" dir="0" index="2" bw="5" slack="0"/>
<pin id="1664" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/37 "/>
</bind>
</comp>

<comp id="1668" class="1004" name="zext_ln13_7_fu_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="8" slack="0"/>
<pin id="1670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_7/37 "/>
</bind>
</comp>

<comp id="1674" class="1004" name="or_ln10_1_fu_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="32" slack="1"/>
<pin id="1676" dir="0" index="1" bw="32" slack="2"/>
<pin id="1677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10_1/38 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="xor_ln11_1_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="32" slack="0"/>
<pin id="1681" dir="0" index="1" bw="32" slack="2"/>
<pin id="1682" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11_1/38 "/>
</bind>
</comp>

<comp id="1684" class="1004" name="lshr_ln13_4_fu_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="23" slack="0"/>
<pin id="1686" dir="0" index="1" bw="32" slack="0"/>
<pin id="1687" dir="0" index="2" bw="5" slack="0"/>
<pin id="1688" dir="0" index="3" bw="6" slack="0"/>
<pin id="1689" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln13_4/38 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="shl_ln13_2_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="7" slack="0"/>
<pin id="1696" dir="0" index="1" bw="1" slack="1"/>
<pin id="1697" dir="0" index="2" bw="1" slack="0"/>
<pin id="1698" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13_2/38 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="zext_ln13_8_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="7" slack="0"/>
<pin id="1703" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_8/38 "/>
</bind>
</comp>

<comp id="1705" class="1004" name="lshr_ln13_7_fu_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="128" slack="0"/>
<pin id="1707" dir="0" index="1" bw="7" slack="0"/>
<pin id="1708" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln13_7/38 "/>
</bind>
</comp>

<comp id="1711" class="1004" name="trunc_ln13_4_fu_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="128" slack="0"/>
<pin id="1713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_4/38 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="bitcast_ln13_4_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="64" slack="0"/>
<pin id="1717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_4/38 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="zext_ln13_9_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="7" slack="0"/>
<pin id="1721" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_9/38 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="lshr_ln13_8_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="128" slack="0"/>
<pin id="1725" dir="0" index="1" bw="7" slack="0"/>
<pin id="1726" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln13_8/38 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="trunc_ln13_5_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="128" slack="0"/>
<pin id="1731" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_5/38 "/>
</bind>
</comp>

<comp id="1733" class="1004" name="bitcast_ln13_5_fu_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="64" slack="0"/>
<pin id="1735" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_5/38 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="tmp_2_1_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="64" slack="0"/>
<pin id="1739" dir="0" index="1" bw="64" slack="0"/>
<pin id="1740" dir="0" index="2" bw="64" slack="0"/>
<pin id="1741" dir="0" index="3" bw="23" slack="0"/>
<pin id="1742" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2_1/38 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="lshr_ln13_6_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="23" slack="0"/>
<pin id="1749" dir="0" index="1" bw="32" slack="0"/>
<pin id="1750" dir="0" index="2" bw="5" slack="0"/>
<pin id="1751" dir="0" index="3" bw="6" slack="0"/>
<pin id="1752" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln13_6/38 "/>
</bind>
</comp>

<comp id="1757" class="1004" name="shl_ln13_3_fu_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="7" slack="0"/>
<pin id="1759" dir="0" index="1" bw="1" slack="1"/>
<pin id="1760" dir="0" index="2" bw="1" slack="0"/>
<pin id="1761" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13_3/38 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="zext_ln13_10_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="7" slack="0"/>
<pin id="1766" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_10/38 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="lshr_ln13_9_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="128" slack="0"/>
<pin id="1770" dir="0" index="1" bw="7" slack="0"/>
<pin id="1771" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln13_9/38 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="trunc_ln13_6_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="128" slack="0"/>
<pin id="1776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_6/38 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="bitcast_ln13_6_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="64" slack="0"/>
<pin id="1780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_6/38 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="zext_ln13_11_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="7" slack="0"/>
<pin id="1784" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_11/38 "/>
</bind>
</comp>

<comp id="1786" class="1004" name="lshr_ln13_10_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="128" slack="0"/>
<pin id="1788" dir="0" index="1" bw="7" slack="0"/>
<pin id="1789" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln13_10/38 "/>
</bind>
</comp>

<comp id="1792" class="1004" name="trunc_ln13_7_fu_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="128" slack="0"/>
<pin id="1794" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_7/38 "/>
</bind>
</comp>

<comp id="1796" class="1004" name="bitcast_ln13_7_fu_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="64" slack="0"/>
<pin id="1798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_7/38 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="tmp_5_1_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="64" slack="0"/>
<pin id="1802" dir="0" index="1" bw="64" slack="0"/>
<pin id="1803" dir="0" index="2" bw="64" slack="0"/>
<pin id="1804" dir="0" index="3" bw="23" slack="0"/>
<pin id="1805" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5_1/38 "/>
</bind>
</comp>

<comp id="1810" class="1004" name="tmp_18_fu_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="1" slack="0"/>
<pin id="1812" dir="0" index="1" bw="32" slack="0"/>
<pin id="1813" dir="0" index="2" bw="5" slack="0"/>
<pin id="1814" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/38 "/>
</bind>
</comp>

<comp id="1818" class="1004" name="zext_ln11_1_fu_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="10" slack="7"/>
<pin id="1820" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/44 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="bitcast_ln14_1_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="64" slack="1"/>
<pin id="1823" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14_1/44 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="zext_ln14_3_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="7" slack="6"/>
<pin id="1827" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_3/44 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="shl_ln14_3_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="65" slack="0"/>
<pin id="1830" dir="0" index="1" bw="7" slack="0"/>
<pin id="1831" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln14_3/44 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="xor_ln14_1_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="128" slack="0"/>
<pin id="1836" dir="0" index="1" bw="128" slack="0"/>
<pin id="1837" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14_1/44 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="and_ln14_3_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="128" slack="6"/>
<pin id="1842" dir="0" index="1" bw="128" slack="0"/>
<pin id="1843" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_3/44 "/>
</bind>
</comp>

<comp id="1846" class="1004" name="zext_ln14_5_fu_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="64" slack="0"/>
<pin id="1848" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/44 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="shl_ln14_5_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="64" slack="0"/>
<pin id="1852" dir="0" index="1" bw="7" slack="0"/>
<pin id="1853" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln14_5/44 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="or_ln14_3_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="128" slack="0"/>
<pin id="1858" dir="0" index="1" bw="128" slack="0"/>
<pin id="1859" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_3/44 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="and_ln14_2_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="128" slack="6"/>
<pin id="1865" dir="0" index="1" bw="128" slack="0"/>
<pin id="1866" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_2/44 "/>
</bind>
</comp>

<comp id="1869" class="1004" name="zext_ln14_4_fu_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="64" slack="0"/>
<pin id="1871" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/44 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="shl_ln14_4_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="64" slack="0"/>
<pin id="1875" dir="0" index="1" bw="7" slack="0"/>
<pin id="1876" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln14_4/44 "/>
</bind>
</comp>

<comp id="1879" class="1004" name="or_ln14_2_fu_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="128" slack="0"/>
<pin id="1881" dir="0" index="1" bw="128" slack="0"/>
<pin id="1882" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_2/44 "/>
</bind>
</comp>

<comp id="1886" class="1004" name="tmp_19_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="1" slack="0"/>
<pin id="1888" dir="0" index="1" bw="32" slack="6"/>
<pin id="1889" dir="0" index="2" bw="5" slack="0"/>
<pin id="1890" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/44 "/>
</bind>
</comp>

<comp id="1893" class="1004" name="bitcast_ln15_1_fu_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="64" slack="1"/>
<pin id="1895" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15_1/44 "/>
</bind>
</comp>

<comp id="1897" class="1004" name="zext_ln15_6_fu_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="7" slack="8"/>
<pin id="1899" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_6/46 "/>
</bind>
</comp>

<comp id="1900" class="1004" name="shl_ln15_6_fu_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="65" slack="0"/>
<pin id="1902" dir="0" index="1" bw="7" slack="0"/>
<pin id="1903" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln15_6/46 "/>
</bind>
</comp>

<comp id="1906" class="1004" name="xor_ln15_3_fu_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="128" slack="0"/>
<pin id="1908" dir="0" index="1" bw="128" slack="0"/>
<pin id="1909" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_3/46 "/>
</bind>
</comp>

<comp id="1912" class="1004" name="and_ln15_3_fu_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="128" slack="0"/>
<pin id="1914" dir="0" index="1" bw="128" slack="0"/>
<pin id="1915" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15_3/46 "/>
</bind>
</comp>

<comp id="1918" class="1004" name="zext_ln15_7_fu_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="64" slack="2"/>
<pin id="1920" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_7/46 "/>
</bind>
</comp>

<comp id="1921" class="1004" name="shl_ln15_7_fu_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="64" slack="0"/>
<pin id="1923" dir="0" index="1" bw="7" slack="0"/>
<pin id="1924" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln15_7/46 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="or_ln15_3_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="128" slack="0"/>
<pin id="1929" dir="0" index="1" bw="128" slack="0"/>
<pin id="1930" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_3/46 "/>
</bind>
</comp>

<comp id="1934" class="1004" name="zext_ln15_4_fu_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="7" slack="8"/>
<pin id="1936" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_4/46 "/>
</bind>
</comp>

<comp id="1937" class="1004" name="shl_ln15_4_fu_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="65" slack="0"/>
<pin id="1939" dir="0" index="1" bw="7" slack="0"/>
<pin id="1940" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln15_4/46 "/>
</bind>
</comp>

<comp id="1943" class="1004" name="xor_ln15_2_fu_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="128" slack="0"/>
<pin id="1945" dir="0" index="1" bw="128" slack="0"/>
<pin id="1946" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_2/46 "/>
</bind>
</comp>

<comp id="1949" class="1004" name="and_ln15_2_fu_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="128" slack="0"/>
<pin id="1951" dir="0" index="1" bw="128" slack="0"/>
<pin id="1952" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15_2/46 "/>
</bind>
</comp>

<comp id="1955" class="1004" name="zext_ln15_5_fu_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="64" slack="2"/>
<pin id="1957" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_5/46 "/>
</bind>
</comp>

<comp id="1958" class="1004" name="shl_ln15_5_fu_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="64" slack="0"/>
<pin id="1960" dir="0" index="1" bw="7" slack="0"/>
<pin id="1961" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln15_5/46 "/>
</bind>
</comp>

<comp id="1964" class="1004" name="or_ln15_2_fu_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="128" slack="0"/>
<pin id="1966" dir="0" index="1" bw="128" slack="0"/>
<pin id="1967" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_2/46 "/>
</bind>
</comp>

<comp id="1971" class="1004" name="zext_ln17_4_fu_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="7" slack="9"/>
<pin id="1973" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/48 "/>
</bind>
</comp>

<comp id="1974" class="1004" name="lshr_ln17_4_fu_1974">
<pin_list>
<pin id="1975" dir="0" index="0" bw="128" slack="0"/>
<pin id="1976" dir="0" index="1" bw="7" slack="0"/>
<pin id="1977" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln17_4/48 "/>
</bind>
</comp>

<comp id="1980" class="1004" name="trunc_ln17_4_fu_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="128" slack="0"/>
<pin id="1982" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_4/48 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="bitcast_ln17_4_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="64" slack="0"/>
<pin id="1986" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_4/48 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="zext_ln17_5_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="7" slack="9"/>
<pin id="1990" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_5/48 "/>
</bind>
</comp>

<comp id="1991" class="1004" name="lshr_ln17_5_fu_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="128" slack="0"/>
<pin id="1993" dir="0" index="1" bw="7" slack="0"/>
<pin id="1994" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln17_5/48 "/>
</bind>
</comp>

<comp id="1997" class="1004" name="trunc_ln17_5_fu_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="128" slack="0"/>
<pin id="1999" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_5/48 "/>
</bind>
</comp>

<comp id="2001" class="1004" name="bitcast_ln17_5_fu_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="64" slack="0"/>
<pin id="2003" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_5/48 "/>
</bind>
</comp>

<comp id="2005" class="1004" name="tmp_11_1_fu_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="64" slack="0"/>
<pin id="2007" dir="0" index="1" bw="64" slack="0"/>
<pin id="2008" dir="0" index="2" bw="64" slack="0"/>
<pin id="2009" dir="0" index="3" bw="23" slack="9"/>
<pin id="2010" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11_1/48 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="zext_ln17_6_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="7" slack="9"/>
<pin id="2016" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_6/48 "/>
</bind>
</comp>

<comp id="2017" class="1004" name="lshr_ln17_6_fu_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="128" slack="0"/>
<pin id="2019" dir="0" index="1" bw="7" slack="0"/>
<pin id="2020" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln17_6/48 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="trunc_ln17_6_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="128" slack="0"/>
<pin id="2025" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_6/48 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="bitcast_ln17_6_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="64" slack="0"/>
<pin id="2029" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_6/48 "/>
</bind>
</comp>

<comp id="2031" class="1004" name="zext_ln17_7_fu_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="7" slack="9"/>
<pin id="2033" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_7/48 "/>
</bind>
</comp>

<comp id="2034" class="1004" name="lshr_ln17_7_fu_2034">
<pin_list>
<pin id="2035" dir="0" index="0" bw="128" slack="0"/>
<pin id="2036" dir="0" index="1" bw="7" slack="0"/>
<pin id="2037" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln17_7/48 "/>
</bind>
</comp>

<comp id="2040" class="1004" name="trunc_ln17_7_fu_2040">
<pin_list>
<pin id="2041" dir="0" index="0" bw="128" slack="0"/>
<pin id="2042" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_7/48 "/>
</bind>
</comp>

<comp id="2044" class="1004" name="bitcast_ln17_7_fu_2044">
<pin_list>
<pin id="2045" dir="0" index="0" bw="64" slack="0"/>
<pin id="2046" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_7/48 "/>
</bind>
</comp>

<comp id="2048" class="1004" name="tmp_14_1_fu_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="64" slack="0"/>
<pin id="2050" dir="0" index="1" bw="64" slack="0"/>
<pin id="2051" dir="0" index="2" bw="64" slack="0"/>
<pin id="2052" dir="0" index="3" bw="23" slack="9"/>
<pin id="2053" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_14_1/48 "/>
</bind>
</comp>

<comp id="2057" class="1004" name="bitcast_ln18_1_fu_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="64" slack="0"/>
<pin id="2059" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18_1/53 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="zext_ln18_3_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="7" slack="15"/>
<pin id="2063" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/54 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="shl_ln18_3_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="65" slack="0"/>
<pin id="2066" dir="0" index="1" bw="7" slack="0"/>
<pin id="2067" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_3/54 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="xor_ln18_1_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="128" slack="0"/>
<pin id="2072" dir="0" index="1" bw="128" slack="0"/>
<pin id="2073" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18_1/54 "/>
</bind>
</comp>

<comp id="2076" class="1004" name="and_ln18_3_fu_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="128" slack="6"/>
<pin id="2078" dir="0" index="1" bw="128" slack="0"/>
<pin id="2079" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_3/54 "/>
</bind>
</comp>

<comp id="2082" class="1004" name="zext_ln18_5_fu_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="64" slack="1"/>
<pin id="2084" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/54 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="shl_ln18_5_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="64" slack="0"/>
<pin id="2087" dir="0" index="1" bw="7" slack="0"/>
<pin id="2088" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_5/54 "/>
</bind>
</comp>

<comp id="2091" class="1004" name="or_ln18_3_fu_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="128" slack="0"/>
<pin id="2093" dir="0" index="1" bw="128" slack="0"/>
<pin id="2094" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_3/54 "/>
</bind>
</comp>

<comp id="2098" class="1004" name="and_ln18_2_fu_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="128" slack="6"/>
<pin id="2100" dir="0" index="1" bw="128" slack="0"/>
<pin id="2101" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18_2/54 "/>
</bind>
</comp>

<comp id="2104" class="1004" name="zext_ln18_4_fu_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="64" slack="1"/>
<pin id="2106" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/54 "/>
</bind>
</comp>

<comp id="2107" class="1004" name="shl_ln18_4_fu_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="64" slack="0"/>
<pin id="2109" dir="0" index="1" bw="7" slack="0"/>
<pin id="2110" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_4/54 "/>
</bind>
</comp>

<comp id="2113" class="1004" name="or_ln18_2_fu_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="128" slack="0"/>
<pin id="2115" dir="0" index="1" bw="128" slack="0"/>
<pin id="2116" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_2/54 "/>
</bind>
</comp>

<comp id="2120" class="1004" name="bitcast_ln19_1_fu_2120">
<pin_list>
<pin id="2121" dir="0" index="0" bw="64" slack="1"/>
<pin id="2122" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/54 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="zext_ln19_6_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="7" slack="17"/>
<pin id="2126" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_6/56 "/>
</bind>
</comp>

<comp id="2127" class="1004" name="shl_ln19_6_fu_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="65" slack="0"/>
<pin id="2129" dir="0" index="1" bw="7" slack="0"/>
<pin id="2130" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19_6/56 "/>
</bind>
</comp>

<comp id="2133" class="1004" name="xor_ln19_3_fu_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="128" slack="0"/>
<pin id="2135" dir="0" index="1" bw="128" slack="0"/>
<pin id="2136" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19_3/56 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="and_ln19_3_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="128" slack="0"/>
<pin id="2141" dir="0" index="1" bw="128" slack="0"/>
<pin id="2142" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_3/56 "/>
</bind>
</comp>

<comp id="2145" class="1004" name="zext_ln19_7_fu_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="64" slack="2"/>
<pin id="2147" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_7/56 "/>
</bind>
</comp>

<comp id="2148" class="1004" name="shl_ln19_7_fu_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="64" slack="0"/>
<pin id="2150" dir="0" index="1" bw="7" slack="0"/>
<pin id="2151" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19_7/56 "/>
</bind>
</comp>

<comp id="2154" class="1004" name="or_ln19_3_fu_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="128" slack="0"/>
<pin id="2156" dir="0" index="1" bw="128" slack="0"/>
<pin id="2157" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_3/56 "/>
</bind>
</comp>

<comp id="2161" class="1004" name="zext_ln19_4_fu_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="7" slack="17"/>
<pin id="2163" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_4/56 "/>
</bind>
</comp>

<comp id="2164" class="1004" name="shl_ln19_4_fu_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="65" slack="0"/>
<pin id="2166" dir="0" index="1" bw="7" slack="0"/>
<pin id="2167" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19_4/56 "/>
</bind>
</comp>

<comp id="2170" class="1004" name="xor_ln19_2_fu_2170">
<pin_list>
<pin id="2171" dir="0" index="0" bw="128" slack="0"/>
<pin id="2172" dir="0" index="1" bw="128" slack="0"/>
<pin id="2173" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19_2/56 "/>
</bind>
</comp>

<comp id="2176" class="1004" name="and_ln19_2_fu_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="128" slack="0"/>
<pin id="2178" dir="0" index="1" bw="128" slack="0"/>
<pin id="2179" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_2/56 "/>
</bind>
</comp>

<comp id="2182" class="1004" name="zext_ln19_5_fu_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="64" slack="2"/>
<pin id="2184" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_5/56 "/>
</bind>
</comp>

<comp id="2185" class="1004" name="shl_ln19_5_fu_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="64" slack="0"/>
<pin id="2187" dir="0" index="1" bw="7" slack="0"/>
<pin id="2188" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln19_5/56 "/>
</bind>
</comp>

<comp id="2191" class="1004" name="or_ln19_2_fu_2191">
<pin_list>
<pin id="2192" dir="0" index="0" bw="128" slack="0"/>
<pin id="2193" dir="0" index="1" bw="128" slack="0"/>
<pin id="2194" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_2/56 "/>
</bind>
</comp>

<comp id="2198" class="1004" name="shl_ln21_1_fu_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="10" slack="11"/>
<pin id="2200" dir="0" index="1" bw="4" slack="19"/>
<pin id="2201" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln21_1/56 "/>
</bind>
</comp>

<comp id="2202" class="1004" name="trunc_ln21_2_fu_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="16" slack="0"/>
<pin id="2204" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_2/56 "/>
</bind>
</comp>

<comp id="2206" class="1004" name="trunc_ln21_3_fu_2206">
<pin_list>
<pin id="2207" dir="0" index="0" bw="16" slack="0"/>
<pin id="2208" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_3/56 "/>
</bind>
</comp>

<comp id="2210" class="1004" name="icmp_ln22_1_fu_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="10" slack="0"/>
<pin id="2212" dir="0" index="1" bw="10" slack="0"/>
<pin id="2213" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/56 "/>
</bind>
</comp>

<comp id="2216" class="1004" name="lshr_ln23_2_fu_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="2" slack="0"/>
<pin id="2218" dir="0" index="1" bw="16" slack="0"/>
<pin id="2219" dir="0" index="2" bw="5" slack="0"/>
<pin id="2220" dir="0" index="3" bw="5" slack="0"/>
<pin id="2221" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln23_2/56 "/>
</bind>
</comp>

<comp id="2226" class="1004" name="tmp_20_fu_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="1" slack="0"/>
<pin id="2228" dir="0" index="1" bw="16" slack="0"/>
<pin id="2229" dir="0" index="2" bw="4" slack="0"/>
<pin id="2230" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/56 "/>
</bind>
</comp>

<comp id="2234" class="1004" name="zext_ln23_3_fu_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="7" slack="1"/>
<pin id="2236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/58 "/>
</bind>
</comp>

<comp id="2241" class="1004" name="shl_ln23_1_fu_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="7" slack="0"/>
<pin id="2243" dir="0" index="1" bw="1" slack="2"/>
<pin id="2244" dir="0" index="2" bw="1" slack="0"/>
<pin id="2245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_1/59 "/>
</bind>
</comp>

<comp id="2248" class="1004" name="zext_ln23_6_fu_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="7" slack="0"/>
<pin id="2250" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_6/59 "/>
</bind>
</comp>

<comp id="2252" class="1004" name="lshr_ln23_5_fu_2252">
<pin_list>
<pin id="2253" dir="0" index="0" bw="128" slack="0"/>
<pin id="2254" dir="0" index="1" bw="7" slack="0"/>
<pin id="2255" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln23_5/59 "/>
</bind>
</comp>

<comp id="2258" class="1004" name="trunc_ln23_4_fu_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="128" slack="0"/>
<pin id="2260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_4/59 "/>
</bind>
</comp>

<comp id="2262" class="1004" name="bitcast_ln23_4_fu_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="64" slack="0"/>
<pin id="2264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_4/59 "/>
</bind>
</comp>

<comp id="2266" class="1004" name="zext_ln23_7_fu_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="7" slack="0"/>
<pin id="2268" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_7/59 "/>
</bind>
</comp>

<comp id="2270" class="1004" name="lshr_ln23_6_fu_2270">
<pin_list>
<pin id="2271" dir="0" index="0" bw="128" slack="0"/>
<pin id="2272" dir="0" index="1" bw="7" slack="0"/>
<pin id="2273" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln23_6/59 "/>
</bind>
</comp>

<comp id="2276" class="1004" name="trunc_ln23_5_fu_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="128" slack="0"/>
<pin id="2278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_5/59 "/>
</bind>
</comp>

<comp id="2280" class="1004" name="bitcast_ln23_5_fu_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="64" slack="0"/>
<pin id="2282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_5/59 "/>
</bind>
</comp>

<comp id="2284" class="1004" name="tmp_21_1_fu_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="64" slack="0"/>
<pin id="2286" dir="0" index="1" bw="64" slack="0"/>
<pin id="2287" dir="0" index="2" bw="64" slack="0"/>
<pin id="2288" dir="0" index="3" bw="2" slack="2"/>
<pin id="2289" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_21_1/59 "/>
</bind>
</comp>

<comp id="2293" class="1004" name="zext_ln23_8_fu_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="7" slack="19"/>
<pin id="2295" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_8/59 "/>
</bind>
</comp>

<comp id="2296" class="1004" name="lshr_ln23_7_fu_2296">
<pin_list>
<pin id="2297" dir="0" index="0" bw="128" slack="0"/>
<pin id="2298" dir="0" index="1" bw="7" slack="0"/>
<pin id="2299" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln23_7/59 "/>
</bind>
</comp>

<comp id="2302" class="1004" name="trunc_ln23_6_fu_2302">
<pin_list>
<pin id="2303" dir="0" index="0" bw="128" slack="0"/>
<pin id="2304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_6/59 "/>
</bind>
</comp>

<comp id="2306" class="1004" name="bitcast_ln23_6_fu_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="64" slack="0"/>
<pin id="2308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_6/59 "/>
</bind>
</comp>

<comp id="2310" class="1004" name="zext_ln23_9_fu_2310">
<pin_list>
<pin id="2311" dir="0" index="0" bw="7" slack="19"/>
<pin id="2312" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_9/59 "/>
</bind>
</comp>

<comp id="2313" class="1004" name="lshr_ln23_8_fu_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="128" slack="0"/>
<pin id="2315" dir="0" index="1" bw="7" slack="0"/>
<pin id="2316" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln23_8/59 "/>
</bind>
</comp>

<comp id="2319" class="1004" name="trunc_ln23_7_fu_2319">
<pin_list>
<pin id="2320" dir="0" index="0" bw="128" slack="0"/>
<pin id="2321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23_7/59 "/>
</bind>
</comp>

<comp id="2323" class="1004" name="bitcast_ln23_7_fu_2323">
<pin_list>
<pin id="2324" dir="0" index="0" bw="64" slack="0"/>
<pin id="2325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23_7/59 "/>
</bind>
</comp>

<comp id="2327" class="1004" name="tmp_24_1_fu_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="64" slack="0"/>
<pin id="2329" dir="0" index="1" bw="64" slack="0"/>
<pin id="2330" dir="0" index="2" bw="64" slack="0"/>
<pin id="2331" dir="0" index="3" bw="23" slack="19"/>
<pin id="2332" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_24_1/59 "/>
</bind>
</comp>

<comp id="2336" class="1004" name="zext_ln24_4_fu_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="7" slack="0"/>
<pin id="2338" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/59 "/>
</bind>
</comp>

<comp id="2340" class="1004" name="lshr_ln24_4_fu_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="128" slack="0"/>
<pin id="2342" dir="0" index="1" bw="7" slack="0"/>
<pin id="2343" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln24_4/59 "/>
</bind>
</comp>

<comp id="2346" class="1004" name="trunc_ln24_4_fu_2346">
<pin_list>
<pin id="2347" dir="0" index="0" bw="128" slack="0"/>
<pin id="2348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_4/59 "/>
</bind>
</comp>

<comp id="2350" class="1004" name="bitcast_ln24_4_fu_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="64" slack="0"/>
<pin id="2352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_4/59 "/>
</bind>
</comp>

<comp id="2354" class="1004" name="zext_ln24_5_fu_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="7" slack="0"/>
<pin id="2356" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/59 "/>
</bind>
</comp>

<comp id="2358" class="1004" name="lshr_ln24_5_fu_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="128" slack="0"/>
<pin id="2360" dir="0" index="1" bw="7" slack="0"/>
<pin id="2361" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln24_5/59 "/>
</bind>
</comp>

<comp id="2364" class="1004" name="trunc_ln24_5_fu_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="128" slack="0"/>
<pin id="2366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_5/59 "/>
</bind>
</comp>

<comp id="2368" class="1004" name="bitcast_ln24_5_fu_2368">
<pin_list>
<pin id="2369" dir="0" index="0" bw="64" slack="0"/>
<pin id="2370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_5/59 "/>
</bind>
</comp>

<comp id="2372" class="1004" name="tmp_27_1_fu_2372">
<pin_list>
<pin id="2373" dir="0" index="0" bw="64" slack="0"/>
<pin id="2374" dir="0" index="1" bw="64" slack="0"/>
<pin id="2375" dir="0" index="2" bw="64" slack="0"/>
<pin id="2376" dir="0" index="3" bw="2" slack="2"/>
<pin id="2377" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_27_1/59 "/>
</bind>
</comp>

<comp id="2381" class="1004" name="zext_ln24_6_fu_2381">
<pin_list>
<pin id="2382" dir="0" index="0" bw="7" slack="19"/>
<pin id="2383" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_6/59 "/>
</bind>
</comp>

<comp id="2384" class="1004" name="lshr_ln24_6_fu_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="128" slack="0"/>
<pin id="2386" dir="0" index="1" bw="7" slack="0"/>
<pin id="2387" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln24_6/59 "/>
</bind>
</comp>

<comp id="2390" class="1004" name="trunc_ln24_6_fu_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="128" slack="0"/>
<pin id="2392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_6/59 "/>
</bind>
</comp>

<comp id="2394" class="1004" name="bitcast_ln24_6_fu_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="64" slack="0"/>
<pin id="2396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_6/59 "/>
</bind>
</comp>

<comp id="2398" class="1004" name="zext_ln24_7_fu_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="7" slack="19"/>
<pin id="2400" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_7/59 "/>
</bind>
</comp>

<comp id="2401" class="1004" name="lshr_ln24_7_fu_2401">
<pin_list>
<pin id="2402" dir="0" index="0" bw="128" slack="0"/>
<pin id="2403" dir="0" index="1" bw="7" slack="0"/>
<pin id="2404" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln24_7/59 "/>
</bind>
</comp>

<comp id="2407" class="1004" name="trunc_ln24_7_fu_2407">
<pin_list>
<pin id="2408" dir="0" index="0" bw="128" slack="0"/>
<pin id="2409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_7/59 "/>
</bind>
</comp>

<comp id="2411" class="1004" name="bitcast_ln24_7_fu_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="64" slack="0"/>
<pin id="2413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_7/59 "/>
</bind>
</comp>

<comp id="2415" class="1004" name="tmp_30_1_fu_2415">
<pin_list>
<pin id="2416" dir="0" index="0" bw="64" slack="0"/>
<pin id="2417" dir="0" index="1" bw="64" slack="0"/>
<pin id="2418" dir="0" index="2" bw="64" slack="0"/>
<pin id="2419" dir="0" index="3" bw="23" slack="19"/>
<pin id="2420" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30_1/59 "/>
</bind>
</comp>

<comp id="2424" class="1004" name="bitcast_ln27_1_fu_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="64" slack="0"/>
<pin id="2426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_1/69 "/>
</bind>
</comp>

<comp id="2428" class="1004" name="bitcast_ln25_1_fu_2428">
<pin_list>
<pin id="2429" dir="0" index="0" bw="64" slack="1"/>
<pin id="2430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/70 "/>
</bind>
</comp>

<comp id="2431" class="1004" name="zext_ln25_3_fu_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="7" slack="30"/>
<pin id="2433" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_3/70 "/>
</bind>
</comp>

<comp id="2434" class="1004" name="shl_ln25_3_fu_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="65" slack="0"/>
<pin id="2436" dir="0" index="1" bw="7" slack="0"/>
<pin id="2437" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_3/70 "/>
</bind>
</comp>

<comp id="2440" class="1004" name="xor_ln25_1_fu_2440">
<pin_list>
<pin id="2441" dir="0" index="0" bw="128" slack="0"/>
<pin id="2442" dir="0" index="1" bw="128" slack="0"/>
<pin id="2443" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_1/70 "/>
</bind>
</comp>

<comp id="2446" class="1004" name="and_ln25_3_fu_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="128" slack="11"/>
<pin id="2448" dir="0" index="1" bw="128" slack="0"/>
<pin id="2449" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_3/70 "/>
</bind>
</comp>

<comp id="2451" class="1004" name="zext_ln25_5_fu_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="64" slack="0"/>
<pin id="2453" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_5/70 "/>
</bind>
</comp>

<comp id="2455" class="1004" name="shl_ln25_5_fu_2455">
<pin_list>
<pin id="2456" dir="0" index="0" bw="64" slack="0"/>
<pin id="2457" dir="0" index="1" bw="7" slack="0"/>
<pin id="2458" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_5/70 "/>
</bind>
</comp>

<comp id="2461" class="1004" name="or_ln25_3_fu_2461">
<pin_list>
<pin id="2462" dir="0" index="0" bw="128" slack="0"/>
<pin id="2463" dir="0" index="1" bw="128" slack="0"/>
<pin id="2464" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_3/70 "/>
</bind>
</comp>

<comp id="2468" class="1004" name="zext_ln27_6_fu_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="7" slack="30"/>
<pin id="2470" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_6/70 "/>
</bind>
</comp>

<comp id="2471" class="1004" name="shl_ln27_6_fu_2471">
<pin_list>
<pin id="2472" dir="0" index="0" bw="65" slack="0"/>
<pin id="2473" dir="0" index="1" bw="7" slack="0"/>
<pin id="2474" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_6/70 "/>
</bind>
</comp>

<comp id="2477" class="1004" name="xor_ln27_3_fu_2477">
<pin_list>
<pin id="2478" dir="0" index="0" bw="128" slack="0"/>
<pin id="2479" dir="0" index="1" bw="128" slack="0"/>
<pin id="2480" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_3/70 "/>
</bind>
</comp>

<comp id="2483" class="1004" name="and_ln27_3_fu_2483">
<pin_list>
<pin id="2484" dir="0" index="0" bw="128" slack="11"/>
<pin id="2485" dir="0" index="1" bw="128" slack="0"/>
<pin id="2486" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_3/70 "/>
</bind>
</comp>

<comp id="2488" class="1004" name="zext_ln27_7_fu_2488">
<pin_list>
<pin id="2489" dir="0" index="0" bw="64" slack="1"/>
<pin id="2490" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_7/70 "/>
</bind>
</comp>

<comp id="2491" class="1004" name="shl_ln27_7_fu_2491">
<pin_list>
<pin id="2492" dir="0" index="0" bw="64" slack="0"/>
<pin id="2493" dir="0" index="1" bw="7" slack="0"/>
<pin id="2494" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_7/70 "/>
</bind>
</comp>

<comp id="2497" class="1004" name="or_ln27_3_fu_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="128" slack="0"/>
<pin id="2499" dir="0" index="1" bw="128" slack="0"/>
<pin id="2500" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_3/70 "/>
</bind>
</comp>

<comp id="2504" class="1004" name="and_ln25_2_fu_2504">
<pin_list>
<pin id="2505" dir="0" index="0" bw="128" slack="11"/>
<pin id="2506" dir="0" index="1" bw="128" slack="0"/>
<pin id="2507" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_2/70 "/>
</bind>
</comp>

<comp id="2509" class="1004" name="zext_ln25_4_fu_2509">
<pin_list>
<pin id="2510" dir="0" index="0" bw="64" slack="0"/>
<pin id="2511" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_4/70 "/>
</bind>
</comp>

<comp id="2513" class="1004" name="shl_ln25_4_fu_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="64" slack="0"/>
<pin id="2515" dir="0" index="1" bw="7" slack="0"/>
<pin id="2516" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_4/70 "/>
</bind>
</comp>

<comp id="2519" class="1004" name="or_ln25_2_fu_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="128" slack="0"/>
<pin id="2521" dir="0" index="1" bw="128" slack="0"/>
<pin id="2522" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_2/70 "/>
</bind>
</comp>

<comp id="2526" class="1004" name="zext_ln27_4_fu_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="7" slack="30"/>
<pin id="2528" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_4/70 "/>
</bind>
</comp>

<comp id="2529" class="1004" name="shl_ln27_4_fu_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="65" slack="0"/>
<pin id="2531" dir="0" index="1" bw="7" slack="0"/>
<pin id="2532" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_4/70 "/>
</bind>
</comp>

<comp id="2535" class="1004" name="xor_ln27_2_fu_2535">
<pin_list>
<pin id="2536" dir="0" index="0" bw="128" slack="0"/>
<pin id="2537" dir="0" index="1" bw="128" slack="0"/>
<pin id="2538" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27_2/70 "/>
</bind>
</comp>

<comp id="2541" class="1004" name="and_ln27_2_fu_2541">
<pin_list>
<pin id="2542" dir="0" index="0" bw="128" slack="11"/>
<pin id="2543" dir="0" index="1" bw="128" slack="0"/>
<pin id="2544" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_2/70 "/>
</bind>
</comp>

<comp id="2546" class="1004" name="zext_ln27_5_fu_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="64" slack="1"/>
<pin id="2548" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_5/70 "/>
</bind>
</comp>

<comp id="2549" class="1004" name="shl_ln27_5_fu_2549">
<pin_list>
<pin id="2550" dir="0" index="0" bw="64" slack="0"/>
<pin id="2551" dir="0" index="1" bw="7" slack="0"/>
<pin id="2552" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27_5/70 "/>
</bind>
</comp>

<comp id="2555" class="1004" name="or_ln27_2_fu_2555">
<pin_list>
<pin id="2556" dir="0" index="0" bw="128" slack="0"/>
<pin id="2557" dir="0" index="1" bw="128" slack="0"/>
<pin id="2558" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_2/70 "/>
</bind>
</comp>

<comp id="2562" class="1004" name="add_ln9_1_fu_2562">
<pin_list>
<pin id="2563" dir="0" index="0" bw="32" slack="30"/>
<pin id="2564" dir="0" index="1" bw="1" slack="0"/>
<pin id="2565" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/70 "/>
</bind>
</comp>

<comp id="2567" class="1004" name="tmp_21_fu_2567">
<pin_list>
<pin id="2568" dir="0" index="0" bw="22" slack="0"/>
<pin id="2569" dir="0" index="1" bw="32" slack="0"/>
<pin id="2570" dir="0" index="2" bw="5" slack="0"/>
<pin id="2571" dir="0" index="3" bw="6" slack="0"/>
<pin id="2572" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/70 "/>
</bind>
</comp>

<comp id="2577" class="1004" name="icmp_ln9_3_fu_2577">
<pin_list>
<pin id="2578" dir="0" index="0" bw="22" slack="0"/>
<pin id="2579" dir="0" index="1" bw="22" slack="0"/>
<pin id="2580" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_3/70 "/>
</bind>
</comp>

<comp id="2583" class="1004" name="tmp_22_fu_2583">
<pin_list>
<pin id="2584" dir="0" index="0" bw="26" slack="0"/>
<pin id="2585" dir="0" index="1" bw="28" slack="0"/>
<pin id="2586" dir="0" index="2" bw="3" slack="0"/>
<pin id="2587" dir="0" index="3" bw="6" slack="0"/>
<pin id="2588" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/70 "/>
</bind>
</comp>

<comp id="2593" class="1004" name="sext_ln8_1_fu_2593">
<pin_list>
<pin id="2594" dir="0" index="0" bw="26" slack="0"/>
<pin id="2595" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8_1/70 "/>
</bind>
</comp>

<comp id="2597" class="1004" name="add_ln8_fu_2597">
<pin_list>
<pin id="2598" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="2599" dir="0" index="1" bw="3" slack="0"/>
<pin id="2600" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/70 "/>
</bind>
</comp>

<comp id="2602" class="1004" name="store_ln8_store_fu_2602">
<pin_list>
<pin id="2603" dir="0" index="0" bw="26" slack="0"/>
<pin id="2604" dir="0" index="1" bw="28" slack="65"/>
<pin id="2605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/70 "/>
</bind>
</comp>

<comp id="2607" class="1004" name="store_ln8_store_fu_2607">
<pin_list>
<pin id="2608" dir="0" index="0" bw="4" slack="0"/>
<pin id="2609" dir="0" index="1" bw="4" slack="65"/>
<pin id="2610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/70 "/>
</bind>
</comp>

<comp id="2612" class="1005" name="log_0_reg_2612">
<pin_list>
<pin id="2613" dir="0" index="0" bw="4" slack="0"/>
<pin id="2614" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="log_0 "/>
</bind>
</comp>

<comp id="2619" class="1005" name="span_2_0_reg_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="28" slack="0"/>
<pin id="2621" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="span_2_0 "/>
</bind>
</comp>

<comp id="2632" class="1005" name="span_2_0_cast_reg_2632">
<pin_list>
<pin id="2633" dir="0" index="0" bw="32" slack="1"/>
<pin id="2634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="span_2_0_cast "/>
</bind>
</comp>

<comp id="2639" class="1005" name="log_0_cast_reg_2639">
<pin_list>
<pin id="2640" dir="0" index="0" bw="11" slack="19"/>
<pin id="2641" dir="1" index="1" bw="11" slack="19"/>
</pin_list>
<bind>
<opset="log_0_cast "/>
</bind>
</comp>

<comp id="2644" class="1005" name="icmp_ln9_reg_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="1" slack="32"/>
<pin id="2646" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="2648" class="1005" name="trunc_ln10_reg_2648">
<pin_list>
<pin id="2649" dir="0" index="0" bw="9" slack="1"/>
<pin id="2650" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10 "/>
</bind>
</comp>

<comp id="2654" class="1005" name="trunc_ln10_1_reg_2654">
<pin_list>
<pin id="2655" dir="0" index="0" bw="8" slack="1"/>
<pin id="2656" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_1 "/>
</bind>
</comp>

<comp id="2660" class="1005" name="xor_ln11_2_reg_2660">
<pin_list>
<pin id="2661" dir="0" index="0" bw="10" slack="1"/>
<pin id="2662" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln11_2 "/>
</bind>
</comp>

<comp id="2665" class="1005" name="and_ln11_reg_2665">
<pin_list>
<pin id="2666" dir="0" index="0" bw="10" slack="7"/>
<pin id="2667" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="and_ln11 "/>
</bind>
</comp>

<comp id="2670" class="1005" name="tmp_1_reg_2670">
<pin_list>
<pin id="2671" dir="0" index="0" bw="1" slack="1"/>
<pin id="2672" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2675" class="1005" name="zext_ln13_reg_2675">
<pin_list>
<pin id="2676" dir="0" index="0" bw="64" slack="9"/>
<pin id="2677" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="2681" class="1005" name="real_0_addr_reg_2681">
<pin_list>
<pin id="2682" dir="0" index="0" bw="8" slack="1"/>
<pin id="2683" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_0_addr "/>
</bind>
</comp>

<comp id="2687" class="1005" name="real_1_addr_reg_2687">
<pin_list>
<pin id="2688" dir="0" index="0" bw="8" slack="1"/>
<pin id="2689" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_1_addr "/>
</bind>
</comp>

<comp id="2693" class="1005" name="tmp_3_reg_2693">
<pin_list>
<pin id="2694" dir="0" index="0" bw="1" slack="1"/>
<pin id="2695" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2698" class="1005" name="zext_ln13_3_reg_2698">
<pin_list>
<pin id="2699" dir="0" index="0" bw="64" slack="9"/>
<pin id="2700" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln13_3 "/>
</bind>
</comp>

<comp id="2704" class="1005" name="real_0_addr_1_reg_2704">
<pin_list>
<pin id="2705" dir="0" index="0" bw="8" slack="1"/>
<pin id="2706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_0_addr_1 "/>
</bind>
</comp>

<comp id="2710" class="1005" name="real_1_addr_1_reg_2710">
<pin_list>
<pin id="2711" dir="0" index="0" bw="8" slack="1"/>
<pin id="2712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_1_addr_1 "/>
</bind>
</comp>

<comp id="2716" class="1005" name="or_ln10_reg_2716">
<pin_list>
<pin id="2717" dir="0" index="0" bw="32" slack="30"/>
<pin id="2718" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="or_ln10 "/>
</bind>
</comp>

<comp id="2721" class="1005" name="xor_ln11_reg_2721">
<pin_list>
<pin id="2722" dir="0" index="0" bw="32" slack="6"/>
<pin id="2723" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="xor_ln11 "/>
</bind>
</comp>

<comp id="2726" class="1005" name="lshr_ln_reg_2726">
<pin_list>
<pin id="2727" dir="0" index="0" bw="23" slack="9"/>
<pin id="2728" dir="1" index="1" bw="23" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="2731" class="1005" name="shl_ln_reg_2731">
<pin_list>
<pin id="2732" dir="0" index="0" bw="7" slack="8"/>
<pin id="2733" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="2741" class="1005" name="tmp_2_reg_2741">
<pin_list>
<pin id="2742" dir="0" index="0" bw="64" slack="1"/>
<pin id="2743" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2747" class="1005" name="lshr_ln13_2_reg_2747">
<pin_list>
<pin id="2748" dir="0" index="0" bw="23" slack="9"/>
<pin id="2749" dir="1" index="1" bw="23" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln13_2 "/>
</bind>
</comp>

<comp id="2754" class="1005" name="shl_ln13_1_reg_2754">
<pin_list>
<pin id="2755" dir="0" index="0" bw="7" slack="6"/>
<pin id="2756" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="shl_ln13_1 "/>
</bind>
</comp>

<comp id="2769" class="1005" name="tmp_5_reg_2769">
<pin_list>
<pin id="2770" dir="0" index="0" bw="64" slack="1"/>
<pin id="2771" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="2775" class="1005" name="tmp_4_reg_2775">
<pin_list>
<pin id="2776" dir="0" index="0" bw="1" slack="6"/>
<pin id="2777" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2779" class="1005" name="zext_ln11_reg_2779">
<pin_list>
<pin id="2780" dir="0" index="0" bw="11" slack="11"/>
<pin id="2781" dir="1" index="1" bw="11" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="2784" class="1005" name="tmp_6_reg_2784">
<pin_list>
<pin id="2785" dir="0" index="0" bw="1" slack="2"/>
<pin id="2786" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="2788" class="1005" name="bitcast_ln15_reg_2788">
<pin_list>
<pin id="2789" dir="0" index="0" bw="64" slack="2"/>
<pin id="2790" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="bitcast_ln15 "/>
</bind>
</comp>

<comp id="2794" class="1005" name="img_0_addr_reg_2794">
<pin_list>
<pin id="2795" dir="0" index="0" bw="8" slack="1"/>
<pin id="2796" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_addr "/>
</bind>
</comp>

<comp id="2800" class="1005" name="img_1_addr_reg_2800">
<pin_list>
<pin id="2801" dir="0" index="0" bw="8" slack="1"/>
<pin id="2802" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_1_addr "/>
</bind>
</comp>

<comp id="2806" class="1005" name="img_0_addr_1_reg_2806">
<pin_list>
<pin id="2807" dir="0" index="0" bw="8" slack="1"/>
<pin id="2808" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_addr_1 "/>
</bind>
</comp>

<comp id="2812" class="1005" name="img_1_addr_1_reg_2812">
<pin_list>
<pin id="2813" dir="0" index="0" bw="8" slack="1"/>
<pin id="2814" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_1_addr_1 "/>
</bind>
</comp>

<comp id="2818" class="1005" name="tmp_s_reg_2818">
<pin_list>
<pin id="2819" dir="0" index="0" bw="64" slack="1"/>
<pin id="2820" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2824" class="1005" name="tmp_7_reg_2824">
<pin_list>
<pin id="2825" dir="0" index="0" bw="64" slack="1"/>
<pin id="2826" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="2830" class="1005" name="bitcast_ln19_reg_2830">
<pin_list>
<pin id="2831" dir="0" index="0" bw="64" slack="2"/>
<pin id="2832" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="bitcast_ln19 "/>
</bind>
</comp>

<comp id="2836" class="1005" name="trunc_ln21_1_reg_2836">
<pin_list>
<pin id="2837" dir="0" index="0" bw="7" slack="1"/>
<pin id="2838" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln21_1 "/>
</bind>
</comp>

<comp id="2841" class="1005" name="icmp_ln22_reg_2841">
<pin_list>
<pin id="2842" dir="0" index="0" bw="1" slack="13"/>
<pin id="2843" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="2845" class="1005" name="lshr_ln1_reg_2845">
<pin_list>
<pin id="2846" dir="0" index="0" bw="2" slack="2"/>
<pin id="2847" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="2851" class="1005" name="tmp_8_reg_2851">
<pin_list>
<pin id="2852" dir="0" index="0" bw="1" slack="2"/>
<pin id="2853" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="2856" class="1005" name="real_twid_0_addr_reg_2856">
<pin_list>
<pin id="2857" dir="0" index="0" bw="7" slack="1"/>
<pin id="2858" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="real_twid_0_addr "/>
</bind>
</comp>

<comp id="2861" class="1005" name="real_twid_1_addr_reg_2861">
<pin_list>
<pin id="2862" dir="0" index="0" bw="7" slack="1"/>
<pin id="2863" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="real_twid_1_addr "/>
</bind>
</comp>

<comp id="2866" class="1005" name="img_twid_0_addr_reg_2866">
<pin_list>
<pin id="2867" dir="0" index="0" bw="7" slack="1"/>
<pin id="2868" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="img_twid_0_addr "/>
</bind>
</comp>

<comp id="2871" class="1005" name="img_twid_1_addr_reg_2871">
<pin_list>
<pin id="2872" dir="0" index="0" bw="7" slack="1"/>
<pin id="2873" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="img_twid_1_addr "/>
</bind>
</comp>

<comp id="2876" class="1005" name="tmp_9_reg_2876">
<pin_list>
<pin id="2877" dir="0" index="0" bw="64" slack="1"/>
<pin id="2878" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="2882" class="1005" name="real_0_load_3_reg_2882">
<pin_list>
<pin id="2883" dir="0" index="0" bw="128" slack="11"/>
<pin id="2884" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opset="real_0_load_3 "/>
</bind>
</comp>

<comp id="2887" class="1005" name="real_1_load_3_reg_2887">
<pin_list>
<pin id="2888" dir="0" index="0" bw="128" slack="11"/>
<pin id="2889" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opset="real_1_load_3 "/>
</bind>
</comp>

<comp id="2892" class="1005" name="tmp_10_reg_2892">
<pin_list>
<pin id="2893" dir="0" index="0" bw="64" slack="1"/>
<pin id="2894" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2898" class="1005" name="tmp_11_reg_2898">
<pin_list>
<pin id="2899" dir="0" index="0" bw="64" slack="1"/>
<pin id="2900" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="2904" class="1005" name="img_0_load_3_reg_2904">
<pin_list>
<pin id="2905" dir="0" index="0" bw="128" slack="11"/>
<pin id="2906" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opset="img_0_load_3 "/>
</bind>
</comp>

<comp id="2909" class="1005" name="img_1_load_3_reg_2909">
<pin_list>
<pin id="2910" dir="0" index="0" bw="128" slack="11"/>
<pin id="2911" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opset="img_1_load_3 "/>
</bind>
</comp>

<comp id="2914" class="1005" name="tmp_12_reg_2914">
<pin_list>
<pin id="2915" dir="0" index="0" bw="64" slack="1"/>
<pin id="2916" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="2920" class="1005" name="temp_2_reg_2920">
<pin_list>
<pin id="2921" dir="0" index="0" bw="64" slack="1"/>
<pin id="2922" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

<comp id="2925" class="1005" name="bitcast_ln25_reg_2925">
<pin_list>
<pin id="2926" dir="0" index="0" bw="64" slack="1"/>
<pin id="2927" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25 "/>
</bind>
</comp>

<comp id="2931" class="1005" name="add_ln9_reg_2931">
<pin_list>
<pin id="2932" dir="0" index="0" bw="32" slack="1"/>
<pin id="2933" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="2939" class="1005" name="sext_ln8_reg_2939">
<pin_list>
<pin id="2940" dir="0" index="0" bw="32" slack="1"/>
<pin id="2941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln8 "/>
</bind>
</comp>

<comp id="2946" class="1005" name="zext_ln9_reg_2946">
<pin_list>
<pin id="2947" dir="0" index="0" bw="16" slack="19"/>
<pin id="2948" dir="1" index="1" bw="16" slack="19"/>
</pin_list>
<bind>
<opset="zext_ln9 "/>
</bind>
</comp>

<comp id="2951" class="1005" name="icmp_ln9_2_reg_2951">
<pin_list>
<pin id="2952" dir="0" index="0" bw="1" slack="32"/>
<pin id="2953" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9_2 "/>
</bind>
</comp>

<comp id="2955" class="1005" name="trunc_ln10_5_reg_2955">
<pin_list>
<pin id="2956" dir="0" index="0" bw="9" slack="1"/>
<pin id="2957" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_5 "/>
</bind>
</comp>

<comp id="2961" class="1005" name="trunc_ln10_7_reg_2961">
<pin_list>
<pin id="2962" dir="0" index="0" bw="8" slack="1"/>
<pin id="2963" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_7 "/>
</bind>
</comp>

<comp id="2967" class="1005" name="xor_ln11_5_reg_2967">
<pin_list>
<pin id="2968" dir="0" index="0" bw="10" slack="1"/>
<pin id="2969" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln11_5 "/>
</bind>
</comp>

<comp id="2972" class="1005" name="and_ln11_1_reg_2972">
<pin_list>
<pin id="2973" dir="0" index="0" bw="10" slack="7"/>
<pin id="2974" dir="1" index="1" bw="10" slack="7"/>
</pin_list>
<bind>
<opset="and_ln11_1 "/>
</bind>
</comp>

<comp id="2977" class="1005" name="tmp_16_reg_2977">
<pin_list>
<pin id="2978" dir="0" index="0" bw="1" slack="1"/>
<pin id="2979" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="2982" class="1005" name="zext_ln13_5_reg_2982">
<pin_list>
<pin id="2983" dir="0" index="0" bw="64" slack="9"/>
<pin id="2984" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln13_5 "/>
</bind>
</comp>

<comp id="2988" class="1005" name="real_0_addr_2_reg_2988">
<pin_list>
<pin id="2989" dir="0" index="0" bw="8" slack="1"/>
<pin id="2990" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_0_addr_2 "/>
</bind>
</comp>

<comp id="2994" class="1005" name="real_1_addr_2_reg_2994">
<pin_list>
<pin id="2995" dir="0" index="0" bw="8" slack="1"/>
<pin id="2996" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_1_addr_2 "/>
</bind>
</comp>

<comp id="3000" class="1005" name="tmp_17_reg_3000">
<pin_list>
<pin id="3001" dir="0" index="0" bw="1" slack="1"/>
<pin id="3002" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="3005" class="1005" name="zext_ln13_7_reg_3005">
<pin_list>
<pin id="3006" dir="0" index="0" bw="64" slack="9"/>
<pin id="3007" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln13_7 "/>
</bind>
</comp>

<comp id="3011" class="1005" name="real_0_addr_3_reg_3011">
<pin_list>
<pin id="3012" dir="0" index="0" bw="8" slack="1"/>
<pin id="3013" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_0_addr_3 "/>
</bind>
</comp>

<comp id="3017" class="1005" name="real_1_addr_3_reg_3017">
<pin_list>
<pin id="3018" dir="0" index="0" bw="8" slack="1"/>
<pin id="3019" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_1_addr_3 "/>
</bind>
</comp>

<comp id="3023" class="1005" name="or_ln10_1_reg_3023">
<pin_list>
<pin id="3024" dir="0" index="0" bw="32" slack="30"/>
<pin id="3025" dir="1" index="1" bw="32" slack="30"/>
</pin_list>
<bind>
<opset="or_ln10_1 "/>
</bind>
</comp>

<comp id="3028" class="1005" name="xor_ln11_1_reg_3028">
<pin_list>
<pin id="3029" dir="0" index="0" bw="32" slack="6"/>
<pin id="3030" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="xor_ln11_1 "/>
</bind>
</comp>

<comp id="3033" class="1005" name="lshr_ln13_4_reg_3033">
<pin_list>
<pin id="3034" dir="0" index="0" bw="23" slack="9"/>
<pin id="3035" dir="1" index="1" bw="23" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln13_4 "/>
</bind>
</comp>

<comp id="3038" class="1005" name="shl_ln13_2_reg_3038">
<pin_list>
<pin id="3039" dir="0" index="0" bw="7" slack="8"/>
<pin id="3040" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="shl_ln13_2 "/>
</bind>
</comp>

<comp id="3048" class="1005" name="tmp_2_1_reg_3048">
<pin_list>
<pin id="3049" dir="0" index="0" bw="64" slack="1"/>
<pin id="3050" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="3054" class="1005" name="lshr_ln13_6_reg_3054">
<pin_list>
<pin id="3055" dir="0" index="0" bw="23" slack="9"/>
<pin id="3056" dir="1" index="1" bw="23" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln13_6 "/>
</bind>
</comp>

<comp id="3061" class="1005" name="shl_ln13_3_reg_3061">
<pin_list>
<pin id="3062" dir="0" index="0" bw="7" slack="6"/>
<pin id="3063" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="shl_ln13_3 "/>
</bind>
</comp>

<comp id="3076" class="1005" name="tmp_5_1_reg_3076">
<pin_list>
<pin id="3077" dir="0" index="0" bw="64" slack="1"/>
<pin id="3078" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1 "/>
</bind>
</comp>

<comp id="3082" class="1005" name="tmp_18_reg_3082">
<pin_list>
<pin id="3083" dir="0" index="0" bw="1" slack="6"/>
<pin id="3084" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="3086" class="1005" name="zext_ln11_1_reg_3086">
<pin_list>
<pin id="3087" dir="0" index="0" bw="16" slack="11"/>
<pin id="3088" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln11_1 "/>
</bind>
</comp>

<comp id="3091" class="1005" name="tmp_19_reg_3091">
<pin_list>
<pin id="3092" dir="0" index="0" bw="1" slack="2"/>
<pin id="3093" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="3095" class="1005" name="bitcast_ln15_1_reg_3095">
<pin_list>
<pin id="3096" dir="0" index="0" bw="64" slack="2"/>
<pin id="3097" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="bitcast_ln15_1 "/>
</bind>
</comp>

<comp id="3101" class="1005" name="img_0_addr_2_reg_3101">
<pin_list>
<pin id="3102" dir="0" index="0" bw="8" slack="1"/>
<pin id="3103" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_addr_2 "/>
</bind>
</comp>

<comp id="3107" class="1005" name="img_1_addr_2_reg_3107">
<pin_list>
<pin id="3108" dir="0" index="0" bw="8" slack="1"/>
<pin id="3109" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_1_addr_2 "/>
</bind>
</comp>

<comp id="3113" class="1005" name="img_0_addr_3_reg_3113">
<pin_list>
<pin id="3114" dir="0" index="0" bw="8" slack="1"/>
<pin id="3115" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_addr_3 "/>
</bind>
</comp>

<comp id="3119" class="1005" name="img_1_addr_3_reg_3119">
<pin_list>
<pin id="3120" dir="0" index="0" bw="8" slack="1"/>
<pin id="3121" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_1_addr_3 "/>
</bind>
</comp>

<comp id="3125" class="1005" name="tmp_11_1_reg_3125">
<pin_list>
<pin id="3126" dir="0" index="0" bw="64" slack="1"/>
<pin id="3127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_1 "/>
</bind>
</comp>

<comp id="3131" class="1005" name="tmp_14_1_reg_3131">
<pin_list>
<pin id="3132" dir="0" index="0" bw="64" slack="1"/>
<pin id="3133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_1 "/>
</bind>
</comp>

<comp id="3137" class="1005" name="bitcast_ln18_1_reg_3137">
<pin_list>
<pin id="3138" dir="0" index="0" bw="64" slack="1"/>
<pin id="3139" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln18_1 "/>
</bind>
</comp>

<comp id="3143" class="1005" name="bitcast_ln19_1_reg_3143">
<pin_list>
<pin id="3144" dir="0" index="0" bw="64" slack="2"/>
<pin id="3145" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="bitcast_ln19_1 "/>
</bind>
</comp>

<comp id="3149" class="1005" name="trunc_ln21_3_reg_3149">
<pin_list>
<pin id="3150" dir="0" index="0" bw="7" slack="1"/>
<pin id="3151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln21_3 "/>
</bind>
</comp>

<comp id="3154" class="1005" name="icmp_ln22_1_reg_3154">
<pin_list>
<pin id="3155" dir="0" index="0" bw="1" slack="13"/>
<pin id="3156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22_1 "/>
</bind>
</comp>

<comp id="3158" class="1005" name="lshr_ln23_2_reg_3158">
<pin_list>
<pin id="3159" dir="0" index="0" bw="2" slack="2"/>
<pin id="3160" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln23_2 "/>
</bind>
</comp>

<comp id="3164" class="1005" name="tmp_20_reg_3164">
<pin_list>
<pin id="3165" dir="0" index="0" bw="1" slack="2"/>
<pin id="3166" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="3169" class="1005" name="real_twid_0_addr_1_reg_3169">
<pin_list>
<pin id="3170" dir="0" index="0" bw="7" slack="1"/>
<pin id="3171" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="real_twid_0_addr_1 "/>
</bind>
</comp>

<comp id="3174" class="1005" name="real_twid_1_addr_1_reg_3174">
<pin_list>
<pin id="3175" dir="0" index="0" bw="7" slack="1"/>
<pin id="3176" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="real_twid_1_addr_1 "/>
</bind>
</comp>

<comp id="3179" class="1005" name="img_twid_0_addr_1_reg_3179">
<pin_list>
<pin id="3180" dir="0" index="0" bw="7" slack="1"/>
<pin id="3181" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="img_twid_0_addr_1 "/>
</bind>
</comp>

<comp id="3184" class="1005" name="img_twid_1_addr_1_reg_3184">
<pin_list>
<pin id="3185" dir="0" index="0" bw="7" slack="1"/>
<pin id="3186" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="img_twid_1_addr_1 "/>
</bind>
</comp>

<comp id="3189" class="1005" name="tmp_21_1_reg_3189">
<pin_list>
<pin id="3190" dir="0" index="0" bw="64" slack="1"/>
<pin id="3191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_1 "/>
</bind>
</comp>

<comp id="3195" class="1005" name="real_0_load_7_reg_3195">
<pin_list>
<pin id="3196" dir="0" index="0" bw="128" slack="11"/>
<pin id="3197" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opset="real_0_load_7 "/>
</bind>
</comp>

<comp id="3200" class="1005" name="real_1_load_7_reg_3200">
<pin_list>
<pin id="3201" dir="0" index="0" bw="128" slack="11"/>
<pin id="3202" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opset="real_1_load_7 "/>
</bind>
</comp>

<comp id="3205" class="1005" name="tmp_24_1_reg_3205">
<pin_list>
<pin id="3206" dir="0" index="0" bw="64" slack="1"/>
<pin id="3207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_1 "/>
</bind>
</comp>

<comp id="3211" class="1005" name="tmp_27_1_reg_3211">
<pin_list>
<pin id="3212" dir="0" index="0" bw="64" slack="1"/>
<pin id="3213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_1 "/>
</bind>
</comp>

<comp id="3217" class="1005" name="img_0_load_7_reg_3217">
<pin_list>
<pin id="3218" dir="0" index="0" bw="128" slack="11"/>
<pin id="3219" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opset="img_0_load_7 "/>
</bind>
</comp>

<comp id="3222" class="1005" name="img_1_load_7_reg_3222">
<pin_list>
<pin id="3223" dir="0" index="0" bw="128" slack="11"/>
<pin id="3224" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opset="img_1_load_7 "/>
</bind>
</comp>

<comp id="3227" class="1005" name="tmp_30_1_reg_3227">
<pin_list>
<pin id="3228" dir="0" index="0" bw="64" slack="1"/>
<pin id="3229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30_1 "/>
</bind>
</comp>

<comp id="3233" class="1005" name="add_1_reg_3233">
<pin_list>
<pin id="3234" dir="0" index="0" bw="64" slack="1"/>
<pin id="3235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_1 "/>
</bind>
</comp>

<comp id="3238" class="1005" name="bitcast_ln27_1_reg_3238">
<pin_list>
<pin id="3239" dir="0" index="0" bw="64" slack="1"/>
<pin id="3240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_1 "/>
</bind>
</comp>

<comp id="3244" class="1005" name="add_ln9_1_reg_3244">
<pin_list>
<pin id="3245" dir="0" index="0" bw="32" slack="1"/>
<pin id="3246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="64" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="170"><net_src comp="154" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="64" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="187"><net_src comp="171" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="64" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="64" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="220"><net_src comp="204" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="237"><net_src comp="221" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="64" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="64" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="14" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="64" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="0" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="306" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="319"><net_src comp="2" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="64" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="314" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="322" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="335"><net_src comp="2" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="64" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="330" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="343"><net_src comp="4" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="338" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="351"><net_src comp="6" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="346" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="359"><net_src comp="4" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="64" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="354" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="367"><net_src comp="6" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="362" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="375"><net_src comp="8" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="64" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="370" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="383"><net_src comp="10" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="378" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="391"><net_src comp="12" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="386" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="399"><net_src comp="14" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="64" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="394" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="411"><net_src comp="405" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="421"><net_src comp="415" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="452"><net_src comp="161" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="161" pin="7"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="178" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="178" pin="7"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="422" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="426" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="211" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="211" pin="7"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="228" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="228" pin="7"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="430" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="485"><net_src comp="434" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="490"><net_src comp="438" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="495"><net_src comp="442" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="501"><net_src comp="34" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="36" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="42" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="446" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="507" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="50" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="446" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="52" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="54" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="538"><net_src comp="524" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="56" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="446" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="446" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="446" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="58" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="405" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="405" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="405" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="562" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="558" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="566" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="570" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="575" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="60" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="590" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="62" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="585" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="614"><net_src comp="60" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="575" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="62" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="570" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="627"><net_src comp="402" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="623" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="639"><net_src comp="66" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="628" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="68" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="70" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="648"><net_src comp="72" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="74" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="653"><net_src comp="643" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="161" pin="7"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="643" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="178" pin="7"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="668" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="678" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="692"><net_src comp="76" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="664" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="682" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="633" pin="4"/><net_sink comp="686" pin=3"/></net>

<net id="702"><net_src comp="66" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="623" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="68" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="705"><net_src comp="70" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="711"><net_src comp="72" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="74" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="716"><net_src comp="706" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="161" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="713" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="723" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="706" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="178" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="731" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="741" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="755"><net_src comp="76" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="727" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="745" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="758"><net_src comp="696" pin="4"/><net_sink comp="749" pin=3"/></net>

<net id="764"><net_src comp="78" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="623" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="68" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="773"><net_src comp="463" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="781"><net_src comp="96" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="98" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="449" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="770" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="774" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="789" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="799" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="811"><net_src comp="805" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="816"><net_src comp="454" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="783" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="770" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="818" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="774" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="812" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="834"><net_src comp="828" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="840"><net_src comp="78" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="68" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="845"><net_src comp="459" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="853"><net_src comp="96" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="846" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="849" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="98" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="161" pin="7"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="855" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="874"><net_src comp="867" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="846" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="861" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="870" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="876" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="890"><net_src comp="96" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="886" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="98" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="178" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="892" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="911"><net_src comp="904" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="883" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="898" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="907" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="919"><net_src comp="913" pin="2"/><net_sink comp="178" pin=4"/></net>

<net id="927"><net_src comp="211" pin="7"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="920" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="923" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="929" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="944"><net_src comp="228" pin="7"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="937" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="940" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="946" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="960"><net_src comp="76" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="933" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="962"><net_src comp="950" pin="1"/><net_sink comp="954" pin=2"/></net>

<net id="970"><net_src comp="211" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="963" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="966" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="972" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="987"><net_src comp="228" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="980" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="989" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1003"><net_src comp="76" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="976" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1005"><net_src comp="993" pin="1"/><net_sink comp="997" pin=2"/></net>

<net id="1009"><net_src comp="463" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1017"><net_src comp="96" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="1013" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="98" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="467" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="1006" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1039"><net_src comp="1031" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="1010" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="1025" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1047"><net_src comp="1041" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="1052"><net_src comp="472" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1019" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1057"><net_src comp="1006" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1062"><net_src comp="1054" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="1010" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1068"><net_src comp="1048" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1070"><net_src comp="1064" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="1074"><net_src comp="459" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1082"><net_src comp="96" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1075" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="98" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="211" pin="7"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1103"><net_src comp="1096" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1075" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="1090" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1111"><net_src comp="1105" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="1119"><net_src comp="96" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1112" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="1115" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="98" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1131"><net_src comp="228" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1121" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1140"><net_src comp="1133" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1112" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1146"><net_src comp="1127" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1136" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1148"><net_src comp="1142" pin="2"/><net_sink comp="228" pin=4"/></net>

<net id="1156"><net_src comp="1149" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="1149" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1165"><net_src comp="1153" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="102" pin="0"/><net_sink comp="1161" pin=1"/></net>

<net id="1173"><net_src comp="104" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1174"><net_src comp="1149" pin="2"/><net_sink comp="1167" pin=1"/></net>

<net id="1175"><net_src comp="62" pin="0"/><net_sink comp="1167" pin=2"/></net>

<net id="1176"><net_src comp="68" pin="0"/><net_sink comp="1167" pin=3"/></net>

<net id="1182"><net_src comp="106" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="1149" pin="2"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="108" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1188"><net_src comp="1185" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1191"><net_src comp="1185" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1197"><net_src comp="72" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1198"><net_src comp="74" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1202"><net_src comp="1192" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1207"><net_src comp="261" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="1199" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="1212"><net_src comp="1203" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1216"><net_src comp="1209" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1220"><net_src comp="1192" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1225"><net_src comp="274" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="1217" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1230"><net_src comp="1221" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1234"><net_src comp="1227" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1241"><net_src comp="110" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1242"><net_src comp="1213" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1243"><net_src comp="1231" pin="1"/><net_sink comp="1235" pin=2"/></net>

<net id="1251"><net_src comp="161" pin="7"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="1244" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1256"><net_src comp="1247" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1260"><net_src comp="1253" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1268"><net_src comp="178" pin="7"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="1261" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1273"><net_src comp="1264" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1277"><net_src comp="1270" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1284"><net_src comp="76" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="1257" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1286"><net_src comp="1274" pin="1"/><net_sink comp="1278" pin=2"/></net>

<net id="1290"><net_src comp="1192" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1295"><net_src comp="287" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="1287" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1300"><net_src comp="1291" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1304"><net_src comp="1297" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1308"><net_src comp="1192" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1313"><net_src comp="300" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="1305" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="1318"><net_src comp="1309" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1322"><net_src comp="1315" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1329"><net_src comp="110" pin="0"/><net_sink comp="1323" pin=0"/></net>

<net id="1330"><net_src comp="1301" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1331"><net_src comp="1319" pin="1"/><net_sink comp="1323" pin=2"/></net>

<net id="1339"><net_src comp="211" pin="7"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="1332" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="1344"><net_src comp="1335" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1348"><net_src comp="1341" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1356"><net_src comp="228" pin="7"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="1349" pin="1"/><net_sink comp="1352" pin=1"/></net>

<net id="1361"><net_src comp="1352" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1365"><net_src comp="1358" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1372"><net_src comp="76" pin="0"/><net_sink comp="1366" pin=0"/></net>

<net id="1373"><net_src comp="1345" pin="1"/><net_sink comp="1366" pin=1"/></net>

<net id="1374"><net_src comp="1362" pin="1"/><net_sink comp="1366" pin=2"/></net>

<net id="1378"><net_src comp="426" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1389"><net_src comp="96" pin="0"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="1382" pin="1"/><net_sink comp="1385" pin=1"/></net>

<net id="1395"><net_src comp="1385" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1396"><net_src comp="98" pin="0"/><net_sink comp="1391" pin=1"/></net>

<net id="1401"><net_src comp="1391" pin="2"/><net_sink comp="1397" pin=1"/></net>

<net id="1409"><net_src comp="1402" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1410"><net_src comp="1382" pin="1"/><net_sink comp="1405" pin=1"/></net>

<net id="1415"><net_src comp="1397" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1416"><net_src comp="1405" pin="2"/><net_sink comp="1411" pin=1"/></net>

<net id="1417"><net_src comp="1411" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="1425"><net_src comp="96" pin="0"/><net_sink comp="1421" pin=0"/></net>

<net id="1426"><net_src comp="1418" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="1431"><net_src comp="1421" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1432"><net_src comp="98" pin="0"/><net_sink comp="1427" pin=1"/></net>

<net id="1437"><net_src comp="1427" pin="2"/><net_sink comp="1433" pin=1"/></net>

<net id="1441"><net_src comp="1379" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1446"><net_src comp="1438" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1447"><net_src comp="1418" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="1452"><net_src comp="1433" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1453"><net_src comp="1442" pin="2"/><net_sink comp="1448" pin=1"/></net>

<net id="1454"><net_src comp="1448" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="1459"><net_src comp="1391" pin="2"/><net_sink comp="1455" pin=1"/></net>

<net id="1467"><net_src comp="1460" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1468"><net_src comp="1382" pin="1"/><net_sink comp="1463" pin=1"/></net>

<net id="1473"><net_src comp="1455" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="1463" pin="2"/><net_sink comp="1469" pin=1"/></net>

<net id="1475"><net_src comp="1469" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="1483"><net_src comp="96" pin="0"/><net_sink comp="1479" pin=0"/></net>

<net id="1484"><net_src comp="1476" pin="1"/><net_sink comp="1479" pin=1"/></net>

<net id="1489"><net_src comp="1479" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1490"><net_src comp="98" pin="0"/><net_sink comp="1485" pin=1"/></net>

<net id="1495"><net_src comp="1485" pin="2"/><net_sink comp="1491" pin=1"/></net>

<net id="1499"><net_src comp="1379" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1504"><net_src comp="1496" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="1505"><net_src comp="1476" pin="1"/><net_sink comp="1500" pin=1"/></net>

<net id="1510"><net_src comp="1491" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1511"><net_src comp="1500" pin="2"/><net_sink comp="1506" pin=1"/></net>

<net id="1512"><net_src comp="1506" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="1517"><net_src comp="16" pin="0"/><net_sink comp="1513" pin=1"/></net>

<net id="1524"><net_src comp="116" pin="0"/><net_sink comp="1518" pin=0"/></net>

<net id="1525"><net_src comp="1513" pin="2"/><net_sink comp="1518" pin=1"/></net>

<net id="1526"><net_src comp="52" pin="0"/><net_sink comp="1518" pin=2"/></net>

<net id="1527"><net_src comp="70" pin="0"/><net_sink comp="1518" pin=3"/></net>

<net id="1532"><net_src comp="1518" pin="4"/><net_sink comp="1528" pin=0"/></net>

<net id="1533"><net_src comp="118" pin="0"/><net_sink comp="1528" pin=1"/></net>

<net id="1540"><net_src comp="120" pin="0"/><net_sink comp="1534" pin=0"/></net>

<net id="1541"><net_src comp="446" pin="1"/><net_sink comp="1534" pin=1"/></net>

<net id="1542"><net_src comp="16" pin="0"/><net_sink comp="1534" pin=2"/></net>

<net id="1543"><net_src comp="54" pin="0"/><net_sink comp="1534" pin=3"/></net>

<net id="1547"><net_src comp="1534" pin="4"/><net_sink comp="1544" pin=0"/></net>

<net id="1552"><net_src comp="122" pin="0"/><net_sink comp="1548" pin=1"/></net>

<net id="1556"><net_src comp="1548" pin="2"/><net_sink comp="1553" pin=0"/></net>

<net id="1563"><net_src comp="124" pin="0"/><net_sink comp="1557" pin=0"/></net>

<net id="1564"><net_src comp="446" pin="1"/><net_sink comp="1557" pin=1"/></net>

<net id="1565"><net_src comp="126" pin="0"/><net_sink comp="1557" pin=2"/></net>

<net id="1566"><net_src comp="54" pin="0"/><net_sink comp="1557" pin=3"/></net>

<net id="1571"><net_src comp="1557" pin="4"/><net_sink comp="1567" pin=0"/></net>

<net id="1572"><net_src comp="128" pin="0"/><net_sink comp="1567" pin=1"/></net>

<net id="1579"><net_src comp="130" pin="0"/><net_sink comp="1573" pin=0"/></net>

<net id="1580"><net_src comp="446" pin="1"/><net_sink comp="1573" pin=1"/></net>

<net id="1581"><net_src comp="16" pin="0"/><net_sink comp="1573" pin=2"/></net>

<net id="1582"><net_src comp="68" pin="0"/><net_sink comp="1573" pin=3"/></net>

<net id="1589"><net_src comp="132" pin="0"/><net_sink comp="1583" pin=0"/></net>

<net id="1590"><net_src comp="446" pin="1"/><net_sink comp="1583" pin=1"/></net>

<net id="1591"><net_src comp="16" pin="0"/><net_sink comp="1583" pin=2"/></net>

<net id="1592"><net_src comp="62" pin="0"/><net_sink comp="1583" pin=3"/></net>

<net id="1599"><net_src comp="134" pin="0"/><net_sink comp="1593" pin=0"/></net>

<net id="1600"><net_src comp="446" pin="1"/><net_sink comp="1593" pin=1"/></net>

<net id="1601"><net_src comp="16" pin="0"/><net_sink comp="1593" pin=2"/></net>

<net id="1602"><net_src comp="52" pin="0"/><net_sink comp="1593" pin=3"/></net>

<net id="1607"><net_src comp="1593" pin="4"/><net_sink comp="1603" pin=0"/></net>

<net id="1608"><net_src comp="58" pin="0"/><net_sink comp="1603" pin=1"/></net>

<net id="1612"><net_src comp="415" pin="4"/><net_sink comp="1609" pin=0"/></net>

<net id="1616"><net_src comp="415" pin="4"/><net_sink comp="1613" pin=0"/></net>

<net id="1620"><net_src comp="415" pin="4"/><net_sink comp="1617" pin=0"/></net>

<net id="1625"><net_src comp="1613" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1630"><net_src comp="1609" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1635"><net_src comp="1617" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1640"><net_src comp="1621" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1645"><net_src comp="1626" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1651"><net_src comp="60" pin="0"/><net_sink comp="1646" pin=0"/></net>

<net id="1652"><net_src comp="1641" pin="2"/><net_sink comp="1646" pin=1"/></net>

<net id="1653"><net_src comp="62" pin="0"/><net_sink comp="1646" pin=2"/></net>

<net id="1657"><net_src comp="1636" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1659"><net_src comp="1654" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1665"><net_src comp="60" pin="0"/><net_sink comp="1660" pin=0"/></net>

<net id="1666"><net_src comp="1626" pin="2"/><net_sink comp="1660" pin=1"/></net>

<net id="1667"><net_src comp="62" pin="0"/><net_sink comp="1660" pin=2"/></net>

<net id="1671"><net_src comp="1621" pin="2"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1673"><net_src comp="1668" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1678"><net_src comp="412" pin="1"/><net_sink comp="1674" pin=0"/></net>

<net id="1683"><net_src comp="1674" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1690"><net_src comp="66" pin="0"/><net_sink comp="1684" pin=0"/></net>

<net id="1691"><net_src comp="1679" pin="2"/><net_sink comp="1684" pin=1"/></net>

<net id="1692"><net_src comp="68" pin="0"/><net_sink comp="1684" pin=2"/></net>

<net id="1693"><net_src comp="70" pin="0"/><net_sink comp="1684" pin=3"/></net>

<net id="1699"><net_src comp="72" pin="0"/><net_sink comp="1694" pin=0"/></net>

<net id="1700"><net_src comp="74" pin="0"/><net_sink comp="1694" pin=2"/></net>

<net id="1704"><net_src comp="1694" pin="3"/><net_sink comp="1701" pin=0"/></net>

<net id="1709"><net_src comp="161" pin="3"/><net_sink comp="1705" pin=0"/></net>

<net id="1710"><net_src comp="1701" pin="1"/><net_sink comp="1705" pin=1"/></net>

<net id="1714"><net_src comp="1705" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1718"><net_src comp="1711" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="1722"><net_src comp="1694" pin="3"/><net_sink comp="1719" pin=0"/></net>

<net id="1727"><net_src comp="178" pin="3"/><net_sink comp="1723" pin=0"/></net>

<net id="1728"><net_src comp="1719" pin="1"/><net_sink comp="1723" pin=1"/></net>

<net id="1732"><net_src comp="1723" pin="2"/><net_sink comp="1729" pin=0"/></net>

<net id="1736"><net_src comp="1729" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1743"><net_src comp="76" pin="0"/><net_sink comp="1737" pin=0"/></net>

<net id="1744"><net_src comp="1715" pin="1"/><net_sink comp="1737" pin=1"/></net>

<net id="1745"><net_src comp="1733" pin="1"/><net_sink comp="1737" pin=2"/></net>

<net id="1746"><net_src comp="1684" pin="4"/><net_sink comp="1737" pin=3"/></net>

<net id="1753"><net_src comp="66" pin="0"/><net_sink comp="1747" pin=0"/></net>

<net id="1754"><net_src comp="1674" pin="2"/><net_sink comp="1747" pin=1"/></net>

<net id="1755"><net_src comp="68" pin="0"/><net_sink comp="1747" pin=2"/></net>

<net id="1756"><net_src comp="70" pin="0"/><net_sink comp="1747" pin=3"/></net>

<net id="1762"><net_src comp="72" pin="0"/><net_sink comp="1757" pin=0"/></net>

<net id="1763"><net_src comp="74" pin="0"/><net_sink comp="1757" pin=2"/></net>

<net id="1767"><net_src comp="1757" pin="3"/><net_sink comp="1764" pin=0"/></net>

<net id="1772"><net_src comp="161" pin="7"/><net_sink comp="1768" pin=0"/></net>

<net id="1773"><net_src comp="1764" pin="1"/><net_sink comp="1768" pin=1"/></net>

<net id="1777"><net_src comp="1768" pin="2"/><net_sink comp="1774" pin=0"/></net>

<net id="1781"><net_src comp="1774" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="1785"><net_src comp="1757" pin="3"/><net_sink comp="1782" pin=0"/></net>

<net id="1790"><net_src comp="178" pin="7"/><net_sink comp="1786" pin=0"/></net>

<net id="1791"><net_src comp="1782" pin="1"/><net_sink comp="1786" pin=1"/></net>

<net id="1795"><net_src comp="1786" pin="2"/><net_sink comp="1792" pin=0"/></net>

<net id="1799"><net_src comp="1792" pin="1"/><net_sink comp="1796" pin=0"/></net>

<net id="1806"><net_src comp="76" pin="0"/><net_sink comp="1800" pin=0"/></net>

<net id="1807"><net_src comp="1778" pin="1"/><net_sink comp="1800" pin=1"/></net>

<net id="1808"><net_src comp="1796" pin="1"/><net_sink comp="1800" pin=2"/></net>

<net id="1809"><net_src comp="1747" pin="4"/><net_sink comp="1800" pin=3"/></net>

<net id="1815"><net_src comp="78" pin="0"/><net_sink comp="1810" pin=0"/></net>

<net id="1816"><net_src comp="1674" pin="2"/><net_sink comp="1810" pin=1"/></net>

<net id="1817"><net_src comp="68" pin="0"/><net_sink comp="1810" pin=2"/></net>

<net id="1824"><net_src comp="463" pin="1"/><net_sink comp="1821" pin=0"/></net>

<net id="1832"><net_src comp="96" pin="0"/><net_sink comp="1828" pin=0"/></net>

<net id="1833"><net_src comp="1825" pin="1"/><net_sink comp="1828" pin=1"/></net>

<net id="1838"><net_src comp="1828" pin="2"/><net_sink comp="1834" pin=0"/></net>

<net id="1839"><net_src comp="98" pin="0"/><net_sink comp="1834" pin=1"/></net>

<net id="1844"><net_src comp="449" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="1845"><net_src comp="1834" pin="2"/><net_sink comp="1840" pin=1"/></net>

<net id="1849"><net_src comp="1821" pin="1"/><net_sink comp="1846" pin=0"/></net>

<net id="1854"><net_src comp="1846" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="1855"><net_src comp="1825" pin="1"/><net_sink comp="1850" pin=1"/></net>

<net id="1860"><net_src comp="1840" pin="2"/><net_sink comp="1856" pin=0"/></net>

<net id="1861"><net_src comp="1850" pin="2"/><net_sink comp="1856" pin=1"/></net>

<net id="1862"><net_src comp="1856" pin="2"/><net_sink comp="161" pin=4"/></net>

<net id="1867"><net_src comp="454" pin="1"/><net_sink comp="1863" pin=0"/></net>

<net id="1868"><net_src comp="1834" pin="2"/><net_sink comp="1863" pin=1"/></net>

<net id="1872"><net_src comp="1821" pin="1"/><net_sink comp="1869" pin=0"/></net>

<net id="1877"><net_src comp="1869" pin="1"/><net_sink comp="1873" pin=0"/></net>

<net id="1878"><net_src comp="1825" pin="1"/><net_sink comp="1873" pin=1"/></net>

<net id="1883"><net_src comp="1863" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1884"><net_src comp="1873" pin="2"/><net_sink comp="1879" pin=1"/></net>

<net id="1885"><net_src comp="1879" pin="2"/><net_sink comp="178" pin=4"/></net>

<net id="1891"><net_src comp="78" pin="0"/><net_sink comp="1886" pin=0"/></net>

<net id="1892"><net_src comp="68" pin="0"/><net_sink comp="1886" pin=2"/></net>

<net id="1896"><net_src comp="459" pin="1"/><net_sink comp="1893" pin=0"/></net>

<net id="1904"><net_src comp="96" pin="0"/><net_sink comp="1900" pin=0"/></net>

<net id="1905"><net_src comp="1897" pin="1"/><net_sink comp="1900" pin=1"/></net>

<net id="1910"><net_src comp="1900" pin="2"/><net_sink comp="1906" pin=0"/></net>

<net id="1911"><net_src comp="98" pin="0"/><net_sink comp="1906" pin=1"/></net>

<net id="1916"><net_src comp="161" pin="3"/><net_sink comp="1912" pin=0"/></net>

<net id="1917"><net_src comp="1906" pin="2"/><net_sink comp="1912" pin=1"/></net>

<net id="1925"><net_src comp="1918" pin="1"/><net_sink comp="1921" pin=0"/></net>

<net id="1926"><net_src comp="1897" pin="1"/><net_sink comp="1921" pin=1"/></net>

<net id="1931"><net_src comp="1912" pin="2"/><net_sink comp="1927" pin=0"/></net>

<net id="1932"><net_src comp="1921" pin="2"/><net_sink comp="1927" pin=1"/></net>

<net id="1933"><net_src comp="1927" pin="2"/><net_sink comp="161" pin=4"/></net>

<net id="1941"><net_src comp="96" pin="0"/><net_sink comp="1937" pin=0"/></net>

<net id="1942"><net_src comp="1934" pin="1"/><net_sink comp="1937" pin=1"/></net>

<net id="1947"><net_src comp="1937" pin="2"/><net_sink comp="1943" pin=0"/></net>

<net id="1948"><net_src comp="98" pin="0"/><net_sink comp="1943" pin=1"/></net>

<net id="1953"><net_src comp="178" pin="7"/><net_sink comp="1949" pin=0"/></net>

<net id="1954"><net_src comp="1943" pin="2"/><net_sink comp="1949" pin=1"/></net>

<net id="1962"><net_src comp="1955" pin="1"/><net_sink comp="1958" pin=0"/></net>

<net id="1963"><net_src comp="1934" pin="1"/><net_sink comp="1958" pin=1"/></net>

<net id="1968"><net_src comp="1949" pin="2"/><net_sink comp="1964" pin=0"/></net>

<net id="1969"><net_src comp="1958" pin="2"/><net_sink comp="1964" pin=1"/></net>

<net id="1970"><net_src comp="1964" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="1978"><net_src comp="211" pin="3"/><net_sink comp="1974" pin=0"/></net>

<net id="1979"><net_src comp="1971" pin="1"/><net_sink comp="1974" pin=1"/></net>

<net id="1983"><net_src comp="1974" pin="2"/><net_sink comp="1980" pin=0"/></net>

<net id="1987"><net_src comp="1980" pin="1"/><net_sink comp="1984" pin=0"/></net>

<net id="1995"><net_src comp="228" pin="3"/><net_sink comp="1991" pin=0"/></net>

<net id="1996"><net_src comp="1988" pin="1"/><net_sink comp="1991" pin=1"/></net>

<net id="2000"><net_src comp="1991" pin="2"/><net_sink comp="1997" pin=0"/></net>

<net id="2004"><net_src comp="1997" pin="1"/><net_sink comp="2001" pin=0"/></net>

<net id="2011"><net_src comp="76" pin="0"/><net_sink comp="2005" pin=0"/></net>

<net id="2012"><net_src comp="1984" pin="1"/><net_sink comp="2005" pin=1"/></net>

<net id="2013"><net_src comp="2001" pin="1"/><net_sink comp="2005" pin=2"/></net>

<net id="2021"><net_src comp="211" pin="7"/><net_sink comp="2017" pin=0"/></net>

<net id="2022"><net_src comp="2014" pin="1"/><net_sink comp="2017" pin=1"/></net>

<net id="2026"><net_src comp="2017" pin="2"/><net_sink comp="2023" pin=0"/></net>

<net id="2030"><net_src comp="2023" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2038"><net_src comp="228" pin="7"/><net_sink comp="2034" pin=0"/></net>

<net id="2039"><net_src comp="2031" pin="1"/><net_sink comp="2034" pin=1"/></net>

<net id="2043"><net_src comp="2034" pin="2"/><net_sink comp="2040" pin=0"/></net>

<net id="2047"><net_src comp="2040" pin="1"/><net_sink comp="2044" pin=0"/></net>

<net id="2054"><net_src comp="76" pin="0"/><net_sink comp="2048" pin=0"/></net>

<net id="2055"><net_src comp="2027" pin="1"/><net_sink comp="2048" pin=1"/></net>

<net id="2056"><net_src comp="2044" pin="1"/><net_sink comp="2048" pin=2"/></net>

<net id="2060"><net_src comp="426" pin="2"/><net_sink comp="2057" pin=0"/></net>

<net id="2068"><net_src comp="96" pin="0"/><net_sink comp="2064" pin=0"/></net>

<net id="2069"><net_src comp="2061" pin="1"/><net_sink comp="2064" pin=1"/></net>

<net id="2074"><net_src comp="2064" pin="2"/><net_sink comp="2070" pin=0"/></net>

<net id="2075"><net_src comp="98" pin="0"/><net_sink comp="2070" pin=1"/></net>

<net id="2080"><net_src comp="467" pin="1"/><net_sink comp="2076" pin=0"/></net>

<net id="2081"><net_src comp="2070" pin="2"/><net_sink comp="2076" pin=1"/></net>

<net id="2089"><net_src comp="2082" pin="1"/><net_sink comp="2085" pin=0"/></net>

<net id="2090"><net_src comp="2061" pin="1"/><net_sink comp="2085" pin=1"/></net>

<net id="2095"><net_src comp="2076" pin="2"/><net_sink comp="2091" pin=0"/></net>

<net id="2096"><net_src comp="2085" pin="2"/><net_sink comp="2091" pin=1"/></net>

<net id="2097"><net_src comp="2091" pin="2"/><net_sink comp="211" pin=4"/></net>

<net id="2102"><net_src comp="472" pin="1"/><net_sink comp="2098" pin=0"/></net>

<net id="2103"><net_src comp="2070" pin="2"/><net_sink comp="2098" pin=1"/></net>

<net id="2111"><net_src comp="2104" pin="1"/><net_sink comp="2107" pin=0"/></net>

<net id="2112"><net_src comp="2061" pin="1"/><net_sink comp="2107" pin=1"/></net>

<net id="2117"><net_src comp="2098" pin="2"/><net_sink comp="2113" pin=0"/></net>

<net id="2118"><net_src comp="2107" pin="2"/><net_sink comp="2113" pin=1"/></net>

<net id="2119"><net_src comp="2113" pin="2"/><net_sink comp="228" pin=4"/></net>

<net id="2123"><net_src comp="459" pin="1"/><net_sink comp="2120" pin=0"/></net>

<net id="2131"><net_src comp="96" pin="0"/><net_sink comp="2127" pin=0"/></net>

<net id="2132"><net_src comp="2124" pin="1"/><net_sink comp="2127" pin=1"/></net>

<net id="2137"><net_src comp="2127" pin="2"/><net_sink comp="2133" pin=0"/></net>

<net id="2138"><net_src comp="98" pin="0"/><net_sink comp="2133" pin=1"/></net>

<net id="2143"><net_src comp="211" pin="3"/><net_sink comp="2139" pin=0"/></net>

<net id="2144"><net_src comp="2133" pin="2"/><net_sink comp="2139" pin=1"/></net>

<net id="2152"><net_src comp="2145" pin="1"/><net_sink comp="2148" pin=0"/></net>

<net id="2153"><net_src comp="2124" pin="1"/><net_sink comp="2148" pin=1"/></net>

<net id="2158"><net_src comp="2139" pin="2"/><net_sink comp="2154" pin=0"/></net>

<net id="2159"><net_src comp="2148" pin="2"/><net_sink comp="2154" pin=1"/></net>

<net id="2160"><net_src comp="2154" pin="2"/><net_sink comp="211" pin=4"/></net>

<net id="2168"><net_src comp="96" pin="0"/><net_sink comp="2164" pin=0"/></net>

<net id="2169"><net_src comp="2161" pin="1"/><net_sink comp="2164" pin=1"/></net>

<net id="2174"><net_src comp="2164" pin="2"/><net_sink comp="2170" pin=0"/></net>

<net id="2175"><net_src comp="98" pin="0"/><net_sink comp="2170" pin=1"/></net>

<net id="2180"><net_src comp="228" pin="7"/><net_sink comp="2176" pin=0"/></net>

<net id="2181"><net_src comp="2170" pin="2"/><net_sink comp="2176" pin=1"/></net>

<net id="2189"><net_src comp="2182" pin="1"/><net_sink comp="2185" pin=0"/></net>

<net id="2190"><net_src comp="2161" pin="1"/><net_sink comp="2185" pin=1"/></net>

<net id="2195"><net_src comp="2176" pin="2"/><net_sink comp="2191" pin=0"/></net>

<net id="2196"><net_src comp="2185" pin="2"/><net_sink comp="2191" pin=1"/></net>

<net id="2197"><net_src comp="2191" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="2205"><net_src comp="2198" pin="2"/><net_sink comp="2202" pin=0"/></net>

<net id="2209"><net_src comp="2198" pin="2"/><net_sink comp="2206" pin=0"/></net>

<net id="2214"><net_src comp="2202" pin="1"/><net_sink comp="2210" pin=0"/></net>

<net id="2215"><net_src comp="102" pin="0"/><net_sink comp="2210" pin=1"/></net>

<net id="2222"><net_src comp="136" pin="0"/><net_sink comp="2216" pin=0"/></net>

<net id="2223"><net_src comp="2198" pin="2"/><net_sink comp="2216" pin=1"/></net>

<net id="2224"><net_src comp="62" pin="0"/><net_sink comp="2216" pin=2"/></net>

<net id="2225"><net_src comp="68" pin="0"/><net_sink comp="2216" pin=3"/></net>

<net id="2231"><net_src comp="138" pin="0"/><net_sink comp="2226" pin=0"/></net>

<net id="2232"><net_src comp="2198" pin="2"/><net_sink comp="2226" pin=1"/></net>

<net id="2233"><net_src comp="108" pin="0"/><net_sink comp="2226" pin=2"/></net>

<net id="2237"><net_src comp="2234" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="2238"><net_src comp="2234" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="2239"><net_src comp="2234" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="2240"><net_src comp="2234" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="2246"><net_src comp="72" pin="0"/><net_sink comp="2241" pin=0"/></net>

<net id="2247"><net_src comp="74" pin="0"/><net_sink comp="2241" pin=2"/></net>

<net id="2251"><net_src comp="2241" pin="3"/><net_sink comp="2248" pin=0"/></net>

<net id="2256"><net_src comp="261" pin="3"/><net_sink comp="2252" pin=0"/></net>

<net id="2257"><net_src comp="2248" pin="1"/><net_sink comp="2252" pin=1"/></net>

<net id="2261"><net_src comp="2252" pin="2"/><net_sink comp="2258" pin=0"/></net>

<net id="2265"><net_src comp="2258" pin="1"/><net_sink comp="2262" pin=0"/></net>

<net id="2269"><net_src comp="2241" pin="3"/><net_sink comp="2266" pin=0"/></net>

<net id="2274"><net_src comp="274" pin="3"/><net_sink comp="2270" pin=0"/></net>

<net id="2275"><net_src comp="2266" pin="1"/><net_sink comp="2270" pin=1"/></net>

<net id="2279"><net_src comp="2270" pin="2"/><net_sink comp="2276" pin=0"/></net>

<net id="2283"><net_src comp="2276" pin="1"/><net_sink comp="2280" pin=0"/></net>

<net id="2290"><net_src comp="110" pin="0"/><net_sink comp="2284" pin=0"/></net>

<net id="2291"><net_src comp="2262" pin="1"/><net_sink comp="2284" pin=1"/></net>

<net id="2292"><net_src comp="2280" pin="1"/><net_sink comp="2284" pin=2"/></net>

<net id="2300"><net_src comp="161" pin="3"/><net_sink comp="2296" pin=0"/></net>

<net id="2301"><net_src comp="2293" pin="1"/><net_sink comp="2296" pin=1"/></net>

<net id="2305"><net_src comp="2296" pin="2"/><net_sink comp="2302" pin=0"/></net>

<net id="2309"><net_src comp="2302" pin="1"/><net_sink comp="2306" pin=0"/></net>

<net id="2317"><net_src comp="178" pin="3"/><net_sink comp="2313" pin=0"/></net>

<net id="2318"><net_src comp="2310" pin="1"/><net_sink comp="2313" pin=1"/></net>

<net id="2322"><net_src comp="2313" pin="2"/><net_sink comp="2319" pin=0"/></net>

<net id="2326"><net_src comp="2319" pin="1"/><net_sink comp="2323" pin=0"/></net>

<net id="2333"><net_src comp="76" pin="0"/><net_sink comp="2327" pin=0"/></net>

<net id="2334"><net_src comp="2306" pin="1"/><net_sink comp="2327" pin=1"/></net>

<net id="2335"><net_src comp="2323" pin="1"/><net_sink comp="2327" pin=2"/></net>

<net id="2339"><net_src comp="2241" pin="3"/><net_sink comp="2336" pin=0"/></net>

<net id="2344"><net_src comp="287" pin="3"/><net_sink comp="2340" pin=0"/></net>

<net id="2345"><net_src comp="2336" pin="1"/><net_sink comp="2340" pin=1"/></net>

<net id="2349"><net_src comp="2340" pin="2"/><net_sink comp="2346" pin=0"/></net>

<net id="2353"><net_src comp="2346" pin="1"/><net_sink comp="2350" pin=0"/></net>

<net id="2357"><net_src comp="2241" pin="3"/><net_sink comp="2354" pin=0"/></net>

<net id="2362"><net_src comp="300" pin="3"/><net_sink comp="2358" pin=0"/></net>

<net id="2363"><net_src comp="2354" pin="1"/><net_sink comp="2358" pin=1"/></net>

<net id="2367"><net_src comp="2358" pin="2"/><net_sink comp="2364" pin=0"/></net>

<net id="2371"><net_src comp="2364" pin="1"/><net_sink comp="2368" pin=0"/></net>

<net id="2378"><net_src comp="110" pin="0"/><net_sink comp="2372" pin=0"/></net>

<net id="2379"><net_src comp="2350" pin="1"/><net_sink comp="2372" pin=1"/></net>

<net id="2380"><net_src comp="2368" pin="1"/><net_sink comp="2372" pin=2"/></net>

<net id="2388"><net_src comp="211" pin="3"/><net_sink comp="2384" pin=0"/></net>

<net id="2389"><net_src comp="2381" pin="1"/><net_sink comp="2384" pin=1"/></net>

<net id="2393"><net_src comp="2384" pin="2"/><net_sink comp="2390" pin=0"/></net>

<net id="2397"><net_src comp="2390" pin="1"/><net_sink comp="2394" pin=0"/></net>

<net id="2405"><net_src comp="228" pin="3"/><net_sink comp="2401" pin=0"/></net>

<net id="2406"><net_src comp="2398" pin="1"/><net_sink comp="2401" pin=1"/></net>

<net id="2410"><net_src comp="2401" pin="2"/><net_sink comp="2407" pin=0"/></net>

<net id="2414"><net_src comp="2407" pin="1"/><net_sink comp="2411" pin=0"/></net>

<net id="2421"><net_src comp="76" pin="0"/><net_sink comp="2415" pin=0"/></net>

<net id="2422"><net_src comp="2394" pin="1"/><net_sink comp="2415" pin=1"/></net>

<net id="2423"><net_src comp="2411" pin="1"/><net_sink comp="2415" pin=2"/></net>

<net id="2427"><net_src comp="422" pin="2"/><net_sink comp="2424" pin=0"/></net>

<net id="2438"><net_src comp="96" pin="0"/><net_sink comp="2434" pin=0"/></net>

<net id="2439"><net_src comp="2431" pin="1"/><net_sink comp="2434" pin=1"/></net>

<net id="2444"><net_src comp="2434" pin="2"/><net_sink comp="2440" pin=0"/></net>

<net id="2445"><net_src comp="98" pin="0"/><net_sink comp="2440" pin=1"/></net>

<net id="2450"><net_src comp="2440" pin="2"/><net_sink comp="2446" pin=1"/></net>

<net id="2454"><net_src comp="2428" pin="1"/><net_sink comp="2451" pin=0"/></net>

<net id="2459"><net_src comp="2451" pin="1"/><net_sink comp="2455" pin=0"/></net>

<net id="2460"><net_src comp="2431" pin="1"/><net_sink comp="2455" pin=1"/></net>

<net id="2465"><net_src comp="2446" pin="2"/><net_sink comp="2461" pin=0"/></net>

<net id="2466"><net_src comp="2455" pin="2"/><net_sink comp="2461" pin=1"/></net>

<net id="2467"><net_src comp="2461" pin="2"/><net_sink comp="211" pin=4"/></net>

<net id="2475"><net_src comp="96" pin="0"/><net_sink comp="2471" pin=0"/></net>

<net id="2476"><net_src comp="2468" pin="1"/><net_sink comp="2471" pin=1"/></net>

<net id="2481"><net_src comp="2471" pin="2"/><net_sink comp="2477" pin=0"/></net>

<net id="2482"><net_src comp="98" pin="0"/><net_sink comp="2477" pin=1"/></net>

<net id="2487"><net_src comp="2477" pin="2"/><net_sink comp="2483" pin=1"/></net>

<net id="2495"><net_src comp="2488" pin="1"/><net_sink comp="2491" pin=0"/></net>

<net id="2496"><net_src comp="2468" pin="1"/><net_sink comp="2491" pin=1"/></net>

<net id="2501"><net_src comp="2483" pin="2"/><net_sink comp="2497" pin=0"/></net>

<net id="2502"><net_src comp="2491" pin="2"/><net_sink comp="2497" pin=1"/></net>

<net id="2503"><net_src comp="2497" pin="2"/><net_sink comp="161" pin=4"/></net>

<net id="2508"><net_src comp="2440" pin="2"/><net_sink comp="2504" pin=1"/></net>

<net id="2512"><net_src comp="2428" pin="1"/><net_sink comp="2509" pin=0"/></net>

<net id="2517"><net_src comp="2509" pin="1"/><net_sink comp="2513" pin=0"/></net>

<net id="2518"><net_src comp="2431" pin="1"/><net_sink comp="2513" pin=1"/></net>

<net id="2523"><net_src comp="2504" pin="2"/><net_sink comp="2519" pin=0"/></net>

<net id="2524"><net_src comp="2513" pin="2"/><net_sink comp="2519" pin=1"/></net>

<net id="2525"><net_src comp="2519" pin="2"/><net_sink comp="228" pin=4"/></net>

<net id="2533"><net_src comp="96" pin="0"/><net_sink comp="2529" pin=0"/></net>

<net id="2534"><net_src comp="2526" pin="1"/><net_sink comp="2529" pin=1"/></net>

<net id="2539"><net_src comp="2529" pin="2"/><net_sink comp="2535" pin=0"/></net>

<net id="2540"><net_src comp="98" pin="0"/><net_sink comp="2535" pin=1"/></net>

<net id="2545"><net_src comp="2535" pin="2"/><net_sink comp="2541" pin=1"/></net>

<net id="2553"><net_src comp="2546" pin="1"/><net_sink comp="2549" pin=0"/></net>

<net id="2554"><net_src comp="2526" pin="1"/><net_sink comp="2549" pin=1"/></net>

<net id="2559"><net_src comp="2541" pin="2"/><net_sink comp="2555" pin=0"/></net>

<net id="2560"><net_src comp="2549" pin="2"/><net_sink comp="2555" pin=1"/></net>

<net id="2561"><net_src comp="2555" pin="2"/><net_sink comp="178" pin=4"/></net>

<net id="2566"><net_src comp="16" pin="0"/><net_sink comp="2562" pin=1"/></net>

<net id="2573"><net_src comp="116" pin="0"/><net_sink comp="2567" pin=0"/></net>

<net id="2574"><net_src comp="2562" pin="2"/><net_sink comp="2567" pin=1"/></net>

<net id="2575"><net_src comp="52" pin="0"/><net_sink comp="2567" pin=2"/></net>

<net id="2576"><net_src comp="70" pin="0"/><net_sink comp="2567" pin=3"/></net>

<net id="2581"><net_src comp="2567" pin="4"/><net_sink comp="2577" pin=0"/></net>

<net id="2582"><net_src comp="118" pin="0"/><net_sink comp="2577" pin=1"/></net>

<net id="2589"><net_src comp="140" pin="0"/><net_sink comp="2583" pin=0"/></net>

<net id="2590"><net_src comp="446" pin="1"/><net_sink comp="2583" pin=1"/></net>

<net id="2591"><net_src comp="142" pin="0"/><net_sink comp="2583" pin=2"/></net>

<net id="2592"><net_src comp="54" pin="0"/><net_sink comp="2583" pin=3"/></net>

<net id="2596"><net_src comp="2583" pin="4"/><net_sink comp="2593" pin=0"/></net>

<net id="2601"><net_src comp="144" pin="0"/><net_sink comp="2597" pin=1"/></net>

<net id="2606"><net_src comp="2593" pin="1"/><net_sink comp="2602" pin=0"/></net>

<net id="2611"><net_src comp="2597" pin="2"/><net_sink comp="2607" pin=0"/></net>

<net id="2615"><net_src comp="146" pin="1"/><net_sink comp="2612" pin=0"/></net>

<net id="2616"><net_src comp="2612" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="2617"><net_src comp="2612" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="2618"><net_src comp="2612" pin="1"/><net_sink comp="2607" pin=1"/></net>

<net id="2622"><net_src comp="150" pin="1"/><net_sink comp="2619" pin=0"/></net>

<net id="2623"><net_src comp="2619" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="2624"><net_src comp="2619" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="2625"><net_src comp="2619" pin="1"/><net_sink comp="2602" pin=1"/></net>

<net id="2635"><net_src comp="516" pin="1"/><net_sink comp="2632" pin=0"/></net>

<net id="2636"><net_src comp="2632" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="2637"><net_src comp="2632" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="2638"><net_src comp="2632" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="2642"><net_src comp="520" pin="1"/><net_sink comp="2639" pin=0"/></net>

<net id="2643"><net_src comp="2639" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="2647"><net_src comp="534" pin="2"/><net_sink comp="2644" pin=0"/></net>

<net id="2651"><net_src comp="540" pin="1"/><net_sink comp="2648" pin=0"/></net>

<net id="2652"><net_src comp="2648" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="2653"><net_src comp="2648" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="2657"><net_src comp="544" pin="1"/><net_sink comp="2654" pin=0"/></net>

<net id="2658"><net_src comp="2654" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="2659"><net_src comp="2654" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="2663"><net_src comp="552" pin="2"/><net_sink comp="2660" pin=0"/></net>

<net id="2664"><net_src comp="2660" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="2668"><net_src comp="580" pin="2"/><net_sink comp="2665" pin=0"/></net>

<net id="2669"><net_src comp="2665" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="2673"><net_src comp="595" pin="3"/><net_sink comp="2670" pin=0"/></net>

<net id="2674"><net_src comp="2670" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="2678"><net_src comp="603" pin="1"/><net_sink comp="2675" pin=0"/></net>

<net id="2679"><net_src comp="2675" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="2680"><net_src comp="2675" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="2684"><net_src comp="154" pin="3"/><net_sink comp="2681" pin=0"/></net>

<net id="2685"><net_src comp="2681" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="2686"><net_src comp="2681" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="2690"><net_src comp="171" pin="3"/><net_sink comp="2687" pin=0"/></net>

<net id="2691"><net_src comp="2687" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="2692"><net_src comp="2687" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="2696"><net_src comp="609" pin="3"/><net_sink comp="2693" pin=0"/></net>

<net id="2697"><net_src comp="2693" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="2701"><net_src comp="617" pin="1"/><net_sink comp="2698" pin=0"/></net>

<net id="2702"><net_src comp="2698" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="2703"><net_src comp="2698" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="2707"><net_src comp="188" pin="3"/><net_sink comp="2704" pin=0"/></net>

<net id="2708"><net_src comp="2704" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="2709"><net_src comp="2704" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="2713"><net_src comp="196" pin="3"/><net_sink comp="2710" pin=0"/></net>

<net id="2714"><net_src comp="2710" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="2715"><net_src comp="2710" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="2719"><net_src comp="623" pin="2"/><net_sink comp="2716" pin=0"/></net>

<net id="2720"><net_src comp="2716" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="2724"><net_src comp="628" pin="2"/><net_sink comp="2721" pin=0"/></net>

<net id="2725"><net_src comp="2721" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="2729"><net_src comp="633" pin="4"/><net_sink comp="2726" pin=0"/></net>

<net id="2730"><net_src comp="2726" pin="1"/><net_sink comp="954" pin=3"/></net>

<net id="2734"><net_src comp="643" pin="3"/><net_sink comp="2731" pin=0"/></net>

<net id="2735"><net_src comp="2731" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="2736"><net_src comp="2731" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="2737"><net_src comp="2731" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="2738"><net_src comp="2731" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="2739"><net_src comp="2731" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="2740"><net_src comp="2731" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="2744"><net_src comp="686" pin="4"/><net_sink comp="2741" pin=0"/></net>

<net id="2745"><net_src comp="2741" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="2746"><net_src comp="2741" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="2750"><net_src comp="696" pin="4"/><net_sink comp="2747" pin=0"/></net>

<net id="2751"><net_src comp="2747" pin="1"/><net_sink comp="997" pin=3"/></net>

<net id="2752"><net_src comp="2747" pin="1"/><net_sink comp="1278" pin=3"/></net>

<net id="2753"><net_src comp="2747" pin="1"/><net_sink comp="1366" pin=3"/></net>

<net id="2757"><net_src comp="706" pin="3"/><net_sink comp="2754" pin=0"/></net>

<net id="2758"><net_src comp="2754" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="2759"><net_src comp="2754" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="2760"><net_src comp="2754" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="2761"><net_src comp="2754" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="2762"><net_src comp="2754" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="2763"><net_src comp="2754" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="2764"><net_src comp="2754" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="2765"><net_src comp="2754" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="2766"><net_src comp="2754" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="2767"><net_src comp="2754" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="2768"><net_src comp="2754" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="2772"><net_src comp="749" pin="4"/><net_sink comp="2769" pin=0"/></net>

<net id="2773"><net_src comp="2769" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="2774"><net_src comp="2769" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="2778"><net_src comp="759" pin="3"/><net_sink comp="2775" pin=0"/></net>

<net id="2782"><net_src comp="767" pin="1"/><net_sink comp="2779" pin=0"/></net>

<net id="2783"><net_src comp="2779" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="2787"><net_src comp="835" pin="3"/><net_sink comp="2784" pin=0"/></net>

<net id="2791"><net_src comp="842" pin="1"/><net_sink comp="2788" pin=0"/></net>

<net id="2792"><net_src comp="2788" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="2793"><net_src comp="2788" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="2797"><net_src comp="204" pin="3"/><net_sink comp="2794" pin=0"/></net>

<net id="2798"><net_src comp="2794" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="2799"><net_src comp="2794" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="2803"><net_src comp="221" pin="3"/><net_sink comp="2800" pin=0"/></net>

<net id="2804"><net_src comp="2800" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="2805"><net_src comp="2800" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="2809"><net_src comp="238" pin="3"/><net_sink comp="2806" pin=0"/></net>

<net id="2810"><net_src comp="2806" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="2811"><net_src comp="2806" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="2815"><net_src comp="246" pin="3"/><net_sink comp="2812" pin=0"/></net>

<net id="2816"><net_src comp="2812" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="2817"><net_src comp="2812" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="2821"><net_src comp="954" pin="4"/><net_sink comp="2818" pin=0"/></net>

<net id="2822"><net_src comp="2818" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="2823"><net_src comp="2818" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="2827"><net_src comp="997" pin="4"/><net_sink comp="2824" pin=0"/></net>

<net id="2828"><net_src comp="2824" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="2829"><net_src comp="2824" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="2833"><net_src comp="1071" pin="1"/><net_sink comp="2830" pin=0"/></net>

<net id="2834"><net_src comp="2830" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="2835"><net_src comp="2830" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="2839"><net_src comp="1157" pin="1"/><net_sink comp="2836" pin=0"/></net>

<net id="2840"><net_src comp="2836" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="2844"><net_src comp="1161" pin="2"/><net_sink comp="2841" pin=0"/></net>

<net id="2848"><net_src comp="1167" pin="4"/><net_sink comp="2845" pin=0"/></net>

<net id="2849"><net_src comp="2845" pin="1"/><net_sink comp="1235" pin=3"/></net>

<net id="2850"><net_src comp="2845" pin="1"/><net_sink comp="1323" pin=3"/></net>

<net id="2854"><net_src comp="1177" pin="3"/><net_sink comp="2851" pin=0"/></net>

<net id="2855"><net_src comp="2851" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="2859"><net_src comp="254" pin="3"/><net_sink comp="2856" pin=0"/></net>

<net id="2860"><net_src comp="2856" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="2864"><net_src comp="267" pin="3"/><net_sink comp="2861" pin=0"/></net>

<net id="2865"><net_src comp="2861" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="2869"><net_src comp="280" pin="3"/><net_sink comp="2866" pin=0"/></net>

<net id="2870"><net_src comp="2866" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="2874"><net_src comp="293" pin="3"/><net_sink comp="2871" pin=0"/></net>

<net id="2875"><net_src comp="2871" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="2879"><net_src comp="1235" pin="4"/><net_sink comp="2876" pin=0"/></net>

<net id="2880"><net_src comp="2876" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="2881"><net_src comp="2876" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="2885"><net_src comp="161" pin="7"/><net_sink comp="2882" pin=0"/></net>

<net id="2886"><net_src comp="2882" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="2890"><net_src comp="178" pin="7"/><net_sink comp="2887" pin=0"/></net>

<net id="2891"><net_src comp="2887" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="2895"><net_src comp="1278" pin="4"/><net_sink comp="2892" pin=0"/></net>

<net id="2896"><net_src comp="2892" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="2897"><net_src comp="2892" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="2901"><net_src comp="1323" pin="4"/><net_sink comp="2898" pin=0"/></net>

<net id="2902"><net_src comp="2898" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="2903"><net_src comp="2898" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="2907"><net_src comp="211" pin="7"/><net_sink comp="2904" pin=0"/></net>

<net id="2908"><net_src comp="2904" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="2912"><net_src comp="228" pin="7"/><net_sink comp="2909" pin=0"/></net>

<net id="2913"><net_src comp="2909" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="2917"><net_src comp="1366" pin="4"/><net_sink comp="2914" pin=0"/></net>

<net id="2918"><net_src comp="2914" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="2919"><net_src comp="2914" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="2923"><net_src comp="422" pin="2"/><net_sink comp="2920" pin=0"/></net>

<net id="2924"><net_src comp="2920" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="2928"><net_src comp="1375" pin="1"/><net_sink comp="2925" pin=0"/></net>

<net id="2929"><net_src comp="2925" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="2930"><net_src comp="2925" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="2934"><net_src comp="1513" pin="2"/><net_sink comp="2931" pin=0"/></net>

<net id="2935"><net_src comp="2931" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="2942"><net_src comp="1544" pin="1"/><net_sink comp="2939" pin=0"/></net>

<net id="2943"><net_src comp="2939" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="2944"><net_src comp="2939" pin="1"/><net_sink comp="1674" pin=1"/></net>

<net id="2945"><net_src comp="2939" pin="1"/><net_sink comp="1679" pin=1"/></net>

<net id="2949"><net_src comp="1553" pin="1"/><net_sink comp="2946" pin=0"/></net>

<net id="2950"><net_src comp="2946" pin="1"/><net_sink comp="2198" pin=1"/></net>

<net id="2954"><net_src comp="1567" pin="2"/><net_sink comp="2951" pin=0"/></net>

<net id="2958"><net_src comp="1573" pin="4"/><net_sink comp="2955" pin=0"/></net>

<net id="2959"><net_src comp="2955" pin="1"/><net_sink comp="1626" pin=1"/></net>

<net id="2960"><net_src comp="2955" pin="1"/><net_sink comp="1641" pin=1"/></net>

<net id="2964"><net_src comp="1583" pin="4"/><net_sink comp="2961" pin=0"/></net>

<net id="2965"><net_src comp="2961" pin="1"/><net_sink comp="1621" pin=1"/></net>

<net id="2966"><net_src comp="2961" pin="1"/><net_sink comp="1636" pin=1"/></net>

<net id="2970"><net_src comp="1603" pin="2"/><net_sink comp="2967" pin=0"/></net>

<net id="2971"><net_src comp="2967" pin="1"/><net_sink comp="1631" pin=1"/></net>

<net id="2975"><net_src comp="1631" pin="2"/><net_sink comp="2972" pin=0"/></net>

<net id="2976"><net_src comp="2972" pin="1"/><net_sink comp="1818" pin=0"/></net>

<net id="2980"><net_src comp="1646" pin="3"/><net_sink comp="2977" pin=0"/></net>

<net id="2981"><net_src comp="2977" pin="1"/><net_sink comp="1694" pin=1"/></net>

<net id="2985"><net_src comp="1654" pin="1"/><net_sink comp="2982" pin=0"/></net>

<net id="2986"><net_src comp="2982" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="2987"><net_src comp="2982" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="2991"><net_src comp="306" pin="3"/><net_sink comp="2988" pin=0"/></net>

<net id="2992"><net_src comp="2988" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="2993"><net_src comp="2988" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="2997"><net_src comp="314" pin="3"/><net_sink comp="2994" pin=0"/></net>

<net id="2998"><net_src comp="2994" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="2999"><net_src comp="2994" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="3003"><net_src comp="1660" pin="3"/><net_sink comp="3000" pin=0"/></net>

<net id="3004"><net_src comp="3000" pin="1"/><net_sink comp="1757" pin=1"/></net>

<net id="3008"><net_src comp="1668" pin="1"/><net_sink comp="3005" pin=0"/></net>

<net id="3009"><net_src comp="3005" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="3010"><net_src comp="3005" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="3014"><net_src comp="322" pin="3"/><net_sink comp="3011" pin=0"/></net>

<net id="3015"><net_src comp="3011" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="3016"><net_src comp="3011" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="3020"><net_src comp="330" pin="3"/><net_sink comp="3017" pin=0"/></net>

<net id="3021"><net_src comp="3017" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="3022"><net_src comp="3017" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="3026"><net_src comp="1674" pin="2"/><net_sink comp="3023" pin=0"/></net>

<net id="3027"><net_src comp="3023" pin="1"/><net_sink comp="2562" pin=0"/></net>

<net id="3031"><net_src comp="1679" pin="2"/><net_sink comp="3028" pin=0"/></net>

<net id="3032"><net_src comp="3028" pin="1"/><net_sink comp="1886" pin=1"/></net>

<net id="3036"><net_src comp="1684" pin="4"/><net_sink comp="3033" pin=0"/></net>

<net id="3037"><net_src comp="3033" pin="1"/><net_sink comp="2005" pin=3"/></net>

<net id="3041"><net_src comp="1694" pin="3"/><net_sink comp="3038" pin=0"/></net>

<net id="3042"><net_src comp="3038" pin="1"/><net_sink comp="1897" pin=0"/></net>

<net id="3043"><net_src comp="3038" pin="1"/><net_sink comp="1934" pin=0"/></net>

<net id="3044"><net_src comp="3038" pin="1"/><net_sink comp="1971" pin=0"/></net>

<net id="3045"><net_src comp="3038" pin="1"/><net_sink comp="1988" pin=0"/></net>

<net id="3046"><net_src comp="3038" pin="1"/><net_sink comp="2124" pin=0"/></net>

<net id="3047"><net_src comp="3038" pin="1"/><net_sink comp="2161" pin=0"/></net>

<net id="3051"><net_src comp="1737" pin="4"/><net_sink comp="3048" pin=0"/></net>

<net id="3052"><net_src comp="3048" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="3053"><net_src comp="3048" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="3057"><net_src comp="1747" pin="4"/><net_sink comp="3054" pin=0"/></net>

<net id="3058"><net_src comp="3054" pin="1"/><net_sink comp="2048" pin=3"/></net>

<net id="3059"><net_src comp="3054" pin="1"/><net_sink comp="2327" pin=3"/></net>

<net id="3060"><net_src comp="3054" pin="1"/><net_sink comp="2415" pin=3"/></net>

<net id="3064"><net_src comp="1757" pin="3"/><net_sink comp="3061" pin=0"/></net>

<net id="3065"><net_src comp="3061" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="3066"><net_src comp="3061" pin="1"/><net_sink comp="2014" pin=0"/></net>

<net id="3067"><net_src comp="3061" pin="1"/><net_sink comp="2031" pin=0"/></net>

<net id="3068"><net_src comp="3061" pin="1"/><net_sink comp="2061" pin=0"/></net>

<net id="3069"><net_src comp="3061" pin="1"/><net_sink comp="2293" pin=0"/></net>

<net id="3070"><net_src comp="3061" pin="1"/><net_sink comp="2310" pin=0"/></net>

<net id="3071"><net_src comp="3061" pin="1"/><net_sink comp="2381" pin=0"/></net>

<net id="3072"><net_src comp="3061" pin="1"/><net_sink comp="2398" pin=0"/></net>

<net id="3073"><net_src comp="3061" pin="1"/><net_sink comp="2431" pin=0"/></net>

<net id="3074"><net_src comp="3061" pin="1"/><net_sink comp="2468" pin=0"/></net>

<net id="3075"><net_src comp="3061" pin="1"/><net_sink comp="2526" pin=0"/></net>

<net id="3079"><net_src comp="1800" pin="4"/><net_sink comp="3076" pin=0"/></net>

<net id="3080"><net_src comp="3076" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="3081"><net_src comp="3076" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="3085"><net_src comp="1810" pin="3"/><net_sink comp="3082" pin=0"/></net>

<net id="3089"><net_src comp="1818" pin="1"/><net_sink comp="3086" pin=0"/></net>

<net id="3090"><net_src comp="3086" pin="1"/><net_sink comp="2198" pin=0"/></net>

<net id="3094"><net_src comp="1886" pin="3"/><net_sink comp="3091" pin=0"/></net>

<net id="3098"><net_src comp="1893" pin="1"/><net_sink comp="3095" pin=0"/></net>

<net id="3099"><net_src comp="3095" pin="1"/><net_sink comp="1918" pin=0"/></net>

<net id="3100"><net_src comp="3095" pin="1"/><net_sink comp="1955" pin=0"/></net>

<net id="3104"><net_src comp="338" pin="3"/><net_sink comp="3101" pin=0"/></net>

<net id="3105"><net_src comp="3101" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="3106"><net_src comp="3101" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="3110"><net_src comp="346" pin="3"/><net_sink comp="3107" pin=0"/></net>

<net id="3111"><net_src comp="3107" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="3112"><net_src comp="3107" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="3116"><net_src comp="354" pin="3"/><net_sink comp="3113" pin=0"/></net>

<net id="3117"><net_src comp="3113" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="3118"><net_src comp="3113" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="3122"><net_src comp="362" pin="3"/><net_sink comp="3119" pin=0"/></net>

<net id="3123"><net_src comp="3119" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="3124"><net_src comp="3119" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="3128"><net_src comp="2005" pin="4"/><net_sink comp="3125" pin=0"/></net>

<net id="3129"><net_src comp="3125" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="3130"><net_src comp="3125" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="3134"><net_src comp="2048" pin="4"/><net_sink comp="3131" pin=0"/></net>

<net id="3135"><net_src comp="3131" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="3136"><net_src comp="3131" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="3140"><net_src comp="2057" pin="1"/><net_sink comp="3137" pin=0"/></net>

<net id="3141"><net_src comp="3137" pin="1"/><net_sink comp="2082" pin=0"/></net>

<net id="3142"><net_src comp="3137" pin="1"/><net_sink comp="2104" pin=0"/></net>

<net id="3146"><net_src comp="2120" pin="1"/><net_sink comp="3143" pin=0"/></net>

<net id="3147"><net_src comp="3143" pin="1"/><net_sink comp="2145" pin=0"/></net>

<net id="3148"><net_src comp="3143" pin="1"/><net_sink comp="2182" pin=0"/></net>

<net id="3152"><net_src comp="2206" pin="1"/><net_sink comp="3149" pin=0"/></net>

<net id="3153"><net_src comp="3149" pin="1"/><net_sink comp="2234" pin=0"/></net>

<net id="3157"><net_src comp="2210" pin="2"/><net_sink comp="3154" pin=0"/></net>

<net id="3161"><net_src comp="2216" pin="4"/><net_sink comp="3158" pin=0"/></net>

<net id="3162"><net_src comp="3158" pin="1"/><net_sink comp="2284" pin=3"/></net>

<net id="3163"><net_src comp="3158" pin="1"/><net_sink comp="2372" pin=3"/></net>

<net id="3167"><net_src comp="2226" pin="3"/><net_sink comp="3164" pin=0"/></net>

<net id="3168"><net_src comp="3164" pin="1"/><net_sink comp="2241" pin=1"/></net>

<net id="3172"><net_src comp="370" pin="3"/><net_sink comp="3169" pin=0"/></net>

<net id="3173"><net_src comp="3169" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="3177"><net_src comp="378" pin="3"/><net_sink comp="3174" pin=0"/></net>

<net id="3178"><net_src comp="3174" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="3182"><net_src comp="386" pin="3"/><net_sink comp="3179" pin=0"/></net>

<net id="3183"><net_src comp="3179" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="3187"><net_src comp="394" pin="3"/><net_sink comp="3184" pin=0"/></net>

<net id="3188"><net_src comp="3184" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="3192"><net_src comp="2284" pin="4"/><net_sink comp="3189" pin=0"/></net>

<net id="3193"><net_src comp="3189" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="3194"><net_src comp="3189" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="3198"><net_src comp="161" pin="3"/><net_sink comp="3195" pin=0"/></net>

<net id="3199"><net_src comp="3195" pin="1"/><net_sink comp="2483" pin=0"/></net>

<net id="3203"><net_src comp="178" pin="3"/><net_sink comp="3200" pin=0"/></net>

<net id="3204"><net_src comp="3200" pin="1"/><net_sink comp="2541" pin=0"/></net>

<net id="3208"><net_src comp="2327" pin="4"/><net_sink comp="3205" pin=0"/></net>

<net id="3209"><net_src comp="3205" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="3210"><net_src comp="3205" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="3214"><net_src comp="2372" pin="4"/><net_sink comp="3211" pin=0"/></net>

<net id="3215"><net_src comp="3211" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="3216"><net_src comp="3211" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="3220"><net_src comp="211" pin="3"/><net_sink comp="3217" pin=0"/></net>

<net id="3221"><net_src comp="3217" pin="1"/><net_sink comp="2446" pin=0"/></net>

<net id="3225"><net_src comp="228" pin="3"/><net_sink comp="3222" pin=0"/></net>

<net id="3226"><net_src comp="3222" pin="1"/><net_sink comp="2504" pin=0"/></net>

<net id="3230"><net_src comp="2415" pin="4"/><net_sink comp="3227" pin=0"/></net>

<net id="3231"><net_src comp="3227" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="3232"><net_src comp="3227" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="3236"><net_src comp="426" pin="2"/><net_sink comp="3233" pin=0"/></net>

<net id="3237"><net_src comp="3233" pin="1"/><net_sink comp="2428" pin=0"/></net>

<net id="3241"><net_src comp="2424" pin="1"/><net_sink comp="3238" pin=0"/></net>

<net id="3242"><net_src comp="3238" pin="1"/><net_sink comp="2488" pin=0"/></net>

<net id="3243"><net_src comp="3238" pin="1"/><net_sink comp="2546" pin=0"/></net>

<net id="3247"><net_src comp="2562" pin="2"/><net_sink comp="3244" pin=0"/></net>

<net id="3248"><net_src comp="3244" pin="1"/><net_sink comp="415" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_0 | {10 12 36 44 46 70 }
	Port: real_1 | {10 12 36 44 46 70 }
	Port: img_0 | {20 22 36 54 56 70 }
	Port: img_1 | {20 22 36 54 56 70 }
 - Input state : 
	Port: fft : real_0 | {3 4 11 12 24 25 37 38 45 46 58 59 }
	Port: fft : real_1 | {3 4 12 13 24 25 37 38 46 47 58 59 }
	Port: fft : img_0 | {12 14 21 22 24 25 46 48 55 56 58 59 }
	Port: fft : img_1 | {12 14 22 23 24 25 46 48 56 57 58 59 }
	Port: fft : real_twid_0 | {24 25 58 59 }
	Port: fft : real_twid_1 | {24 25 58 59 }
	Port: fft : img_twid_0 | {24 25 58 59 }
	Port: fft : img_twid_1 | {24 25 58 59 }
  - Chain level:
	State 1
		store_ln8 : 1
		store_ln8 : 1
	State 2
		icmp_ln8 : 1
		br_ln8 : 2
		span_2_0_cast : 1
		log_0_cast : 1
		tmp : 1
		icmp_ln9 : 2
		br_ln9 : 3
		trunc_ln10 : 1
		trunc_ln10_1 : 1
		trunc_ln11 : 1
		xor_ln11_2 : 2
	State 3
		trunc_ln10_2 : 1
		trunc_ln10_3 : 1
		trunc_ln10_4 : 1
		or_ln11 : 2
		or_ln11_1 : 2
		and_ln11 : 2
		xor_ln11_3 : 2
		xor_ln11_4 : 2
		tmp_1 : 2
		zext_ln13 : 2
		real_0_addr : 3
		real_0_load : 4
		real_1_addr : 3
		real_1_load : 4
		tmp_3 : 2
		zext_ln13_3 : 2
		real_0_addr_1 : 3
		real_0_load_1 : 4
		real_1_addr_1 : 3
		real_1_load_1 : 4
	State 4
		zext_ln13_1 : 1
		lshr_ln13 : 2
		trunc_ln13 : 3
		bitcast_ln13 : 4
		zext_ln13_2 : 1
		lshr_ln13_1 : 2
		trunc_ln13_1 : 3
		bitcast_ln13_1 : 4
		tmp_2 : 5
		zext_ln13_4 : 1
		lshr_ln13_3 : 2
		trunc_ln13_2 : 3
		bitcast_ln13_2 : 4
		zext_ln13_6 : 1
		lshr_ln13_5 : 2
		trunc_ln13_3 : 3
		bitcast_ln13_3 : 4
		tmp_5 : 5
	State 5
	State 6
	State 7
	State 8
	State 9
		specfucore_ln5 : 1
	State 10
		rend6_0 : 1
		shl_ln14 : 1
		xor_ln14 : 2
		and_ln14_1 : 2
		zext_ln14_2 : 1
		shl_ln14_2 : 2
		or_ln14_1 : 2
		store_ln14 : 2
		and_ln14 : 2
		zext_ln14_1 : 1
		shl_ln14_1 : 2
		or_ln14 : 2
		store_ln14 : 2
		br_ln15 : 1
	State 11
	State 12
		shl_ln15_2 : 1
		xor_ln15_1 : 2
		and_ln15_1 : 2
		shl_ln15_3 : 1
		or_ln15_1 : 2
		store_ln15 : 2
		shl_ln15 : 1
		xor_ln15 : 2
		and_ln15 : 2
		shl_ln15_1 : 1
		or_ln15 : 2
		store_ln15 : 2
		img_0_load : 1
		img_1_load : 1
		img_0_load_1 : 1
		img_1_load_1 : 1
	State 13
	State 14
		lshr_ln17 : 1
		trunc_ln17 : 2
		bitcast_ln17 : 3
		lshr_ln17_1 : 1
		trunc_ln17_1 : 2
		bitcast_ln17_1 : 3
		tmp_s : 4
		lshr_ln17_2 : 1
		trunc_ln17_2 : 2
		bitcast_ln17_2 : 3
		lshr_ln17_3 : 1
		trunc_ln17_3 : 2
		bitcast_ln17_3 : 3
		tmp_7 : 4
	State 15
	State 16
	State 17
	State 18
	State 19
		specfucore_ln5 : 1
	State 20
		rend2_0 : 1
		shl_ln18 : 1
		xor_ln18 : 2
		and_ln18_1 : 2
		zext_ln18_2 : 1
		shl_ln18_2 : 2
		or_ln18_1 : 2
		store_ln18 : 2
		and_ln18 : 2
		zext_ln18_1 : 1
		shl_ln18_1 : 2
		or_ln18 : 2
		store_ln18 : 2
	State 21
	State 22
		shl_ln19_2 : 1
		xor_ln19_1 : 2
		and_ln19_1 : 2
		shl_ln19_3 : 1
		or_ln19_1 : 2
		store_ln19 : 2
		shl_ln19 : 1
		xor_ln19 : 2
		and_ln19 : 2
		shl_ln19_1 : 1
		or_ln19 : 2
		store_ln19 : 2
		trunc_ln21 : 1
		trunc_ln21_1 : 1
		icmp_ln22 : 2
		br_ln22 : 3
		lshr_ln1 : 1
		tmp_8 : 1
	State 23
	State 24
		real_twid_0_addr : 1
		real_twid_0_load : 2
		real_twid_1_addr : 1
		real_twid_1_load : 2
		img_twid_0_addr : 1
		img_twid_0_load : 2
		img_twid_1_addr : 1
		img_twid_1_load : 2
	State 25
		zext_ln23_1 : 1
		lshr_ln23 : 2
		trunc_ln23 : 3
		bitcast_ln23 : 4
		zext_ln23_2 : 1
		lshr_ln23_1 : 2
		trunc_ln23_1 : 3
		bitcast_ln23_1 : 4
		tmp_9 : 5
		lshr_ln23_3 : 1
		trunc_ln23_2 : 2
		bitcast_ln23_2 : 3
		lshr_ln23_4 : 1
		trunc_ln23_3 : 2
		bitcast_ln23_3 : 3
		tmp_10 : 4
		zext_ln24 : 1
		lshr_ln24 : 2
		trunc_ln24 : 3
		bitcast_ln24 : 4
		zext_ln24_1 : 1
		lshr_ln24_1 : 2
		trunc_ln24_1 : 3
		bitcast_ln24_1 : 4
		tmp_11 : 5
		lshr_ln24_2 : 1
		trunc_ln24_2 : 2
		bitcast_ln24_2 : 3
		lshr_ln24_3 : 1
		trunc_ln24_3 : 2
		bitcast_ln24_3 : 3
		tmp_12 : 4
	State 26
	State 27
	State 28
	State 29
	State 30
		specfucore_ln24 : 1
		specfucore_ln23 : 1
	State 31
	State 32
	State 33
	State 34
	State 35
		bitcast_ln25 : 1
	State 36
		rend12_0 : 1
		shl_ln25 : 1
		xor_ln25 : 2
		and_ln25_1 : 2
		shl_ln25_2 : 1
		or_ln25_1 : 2
		store_ln25 : 2
		shl_ln27_2 : 1
		xor_ln27_1 : 2
		and_ln27_1 : 2
		zext_ln27_3 : 1
		shl_ln27_3 : 2
		or_ln27_1 : 2
		store_ln27 : 2
		and_ln25 : 2
		shl_ln25_1 : 1
		or_ln25 : 2
		store_ln25 : 2
		shl_ln27 : 1
		xor_ln27 : 2
		and_ln27 : 2
		zext_ln27_1 : 1
		shl_ln27_1 : 2
		or_ln27 : 2
		store_ln27 : 2
		tmp_13 : 1
		icmp_ln9_1 : 2
		br_ln9 : 3
		tmp_14 : 1
		sext_ln8 : 2
		tmp_15 : 1
		icmp_ln9_2 : 2
		br_ln9 : 3
		trunc_ln10_5 : 1
		trunc_ln10_7 : 1
		trunc_ln11_5 : 1
		xor_ln11_5 : 2
	State 37
		trunc_ln10_6 : 1
		trunc_ln10_8 : 1
		trunc_ln10_9 : 1
		or_ln11_2 : 2
		or_ln11_3 : 2
		and_ln11_1 : 2
		xor_ln11_6 : 2
		xor_ln11_7 : 2
		tmp_16 : 2
		zext_ln13_5 : 2
		real_0_addr_2 : 3
		real_0_load_4 : 4
		real_1_addr_2 : 3
		real_1_load_4 : 4
		tmp_17 : 2
		zext_ln13_7 : 2
		real_0_addr_3 : 3
		real_0_load_5 : 4
		real_1_addr_3 : 3
		real_1_load_5 : 4
	State 38
		zext_ln13_8 : 1
		lshr_ln13_7 : 2
		trunc_ln13_4 : 3
		bitcast_ln13_4 : 4
		zext_ln13_9 : 1
		lshr_ln13_8 : 2
		trunc_ln13_5 : 3
		bitcast_ln13_5 : 4
		tmp_2_1 : 5
		zext_ln13_10 : 1
		lshr_ln13_9 : 2
		trunc_ln13_6 : 3
		bitcast_ln13_6 : 4
		zext_ln13_11 : 1
		lshr_ln13_10 : 2
		trunc_ln13_7 : 3
		bitcast_ln13_7 : 4
		tmp_5_1 : 5
	State 39
	State 40
	State 41
	State 42
	State 43
		specfucore_ln5 : 1
	State 44
		rend6_1 : 1
		shl_ln14_3 : 1
		xor_ln14_1 : 2
		and_ln14_3 : 2
		zext_ln14_5 : 1
		shl_ln14_5 : 2
		or_ln14_3 : 2
		store_ln14 : 2
		and_ln14_2 : 2
		zext_ln14_4 : 1
		shl_ln14_4 : 2
		or_ln14_2 : 2
		store_ln14 : 2
		br_ln15 : 1
	State 45
	State 46
		shl_ln15_6 : 1
		xor_ln15_3 : 2
		and_ln15_3 : 2
		shl_ln15_7 : 1
		or_ln15_3 : 2
		store_ln15 : 2
		shl_ln15_4 : 1
		xor_ln15_2 : 2
		and_ln15_2 : 2
		shl_ln15_5 : 1
		or_ln15_2 : 2
		store_ln15 : 2
		img_0_load_4 : 1
		img_1_load_4 : 1
		img_0_load_5 : 1
		img_1_load_5 : 1
	State 47
	State 48
		lshr_ln17_4 : 1
		trunc_ln17_4 : 2
		bitcast_ln17_4 : 3
		lshr_ln17_5 : 1
		trunc_ln17_5 : 2
		bitcast_ln17_5 : 3
		tmp_11_1 : 4
		lshr_ln17_6 : 1
		trunc_ln17_6 : 2
		bitcast_ln17_6 : 3
		lshr_ln17_7 : 1
		trunc_ln17_7 : 2
		bitcast_ln17_7 : 3
		tmp_14_1 : 4
	State 49
	State 50
	State 51
	State 52
	State 53
		specfucore_ln5 : 1
		bitcast_ln18_1 : 1
	State 54
		rend2_1 : 1
		shl_ln18_3 : 1
		xor_ln18_1 : 2
		and_ln18_3 : 2
		shl_ln18_5 : 1
		or_ln18_3 : 2
		store_ln18 : 2
		and_ln18_2 : 2
		shl_ln18_4 : 1
		or_ln18_2 : 2
		store_ln18 : 2
	State 55
	State 56
		shl_ln19_6 : 1
		xor_ln19_3 : 2
		and_ln19_3 : 2
		shl_ln19_7 : 1
		or_ln19_3 : 2
		store_ln19 : 2
		shl_ln19_4 : 1
		xor_ln19_2 : 2
		and_ln19_2 : 2
		shl_ln19_5 : 1
		or_ln19_2 : 2
		store_ln19 : 2
		trunc_ln21_2 : 1
		trunc_ln21_3 : 1
		icmp_ln22_1 : 2
		br_ln22 : 3
		lshr_ln23_2 : 1
		tmp_20 : 1
	State 57
	State 58
		real_twid_0_addr_1 : 1
		real_twid_0_load_1 : 2
		real_twid_1_addr_1 : 1
		real_twid_1_load_1 : 2
		img_twid_0_addr_1 : 1
		img_twid_0_load_1 : 2
		img_twid_1_addr_1 : 1
		img_twid_1_load_1 : 2
	State 59
		zext_ln23_6 : 1
		lshr_ln23_5 : 2
		trunc_ln23_4 : 3
		bitcast_ln23_4 : 4
		zext_ln23_7 : 1
		lshr_ln23_6 : 2
		trunc_ln23_5 : 3
		bitcast_ln23_5 : 4
		tmp_21_1 : 5
		lshr_ln23_7 : 1
		trunc_ln23_6 : 2
		bitcast_ln23_6 : 3
		lshr_ln23_8 : 1
		trunc_ln23_7 : 2
		bitcast_ln23_7 : 3
		tmp_24_1 : 4
		zext_ln24_4 : 1
		lshr_ln24_4 : 2
		trunc_ln24_4 : 3
		bitcast_ln24_4 : 4
		zext_ln24_5 : 1
		lshr_ln24_5 : 2
		trunc_ln24_5 : 3
		bitcast_ln24_5 : 4
		tmp_27_1 : 5
		lshr_ln24_6 : 1
		trunc_ln24_6 : 2
		bitcast_ln24_6 : 3
		lshr_ln24_7 : 1
		trunc_ln24_7 : 2
		bitcast_ln24_7 : 3
		tmp_30_1 : 4
	State 60
	State 61
	State 62
	State 63
	State 64
		specfucore_ln24 : 1
		specfucore_ln23 : 1
	State 65
	State 66
	State 67
	State 68
	State 69
		bitcast_ln27_1 : 1
	State 70
		rend12_1 : 1
		shl_ln25_3 : 1
		xor_ln25_1 : 2
		and_ln25_3 : 2
		zext_ln25_5 : 1
		shl_ln25_5 : 2
		or_ln25_3 : 2
		store_ln25 : 2
		shl_ln27_6 : 1
		xor_ln27_3 : 2
		and_ln27_3 : 2
		shl_ln27_7 : 1
		or_ln27_3 : 2
		store_ln27 : 2
		and_ln25_2 : 2
		zext_ln25_4 : 1
		shl_ln25_4 : 2
		or_ln25_2 : 2
		store_ln25 : 2
		shl_ln27_4 : 1
		xor_ln27_2 : 2
		and_ln27_2 : 2
		shl_ln27_5 : 1
		or_ln27_2 : 2
		store_ln27 : 2
		tmp_21 : 1
		icmp_ln9_3 : 2
		br_ln9 : 3
		tmp_22 : 1
		sext_ln8_1 : 2
		store_ln8 : 3
		store_ln8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   lshr_ln13_fu_654   |    0    |    0    |   423   |
|          |  lshr_ln13_1_fu_672  |    0    |    0    |   423   |
|          |  lshr_ln13_3_fu_717  |    0    |    0    |   423   |
|          |  lshr_ln13_5_fu_735  |    0    |    0    |   423   |
|          |   lshr_ln17_fu_923   |    0    |    0    |   423   |
|          |  lshr_ln17_1_fu_940  |    0    |    0    |   423   |
|          |  lshr_ln17_2_fu_966  |    0    |    0    |   423   |
|          |  lshr_ln17_3_fu_983  |    0    |    0    |   423   |
|          |   lshr_ln23_fu_1203  |    0    |    0    |   423   |
|          |  lshr_ln23_1_fu_1221 |    0    |    0    |   423   |
|          |  lshr_ln23_3_fu_1247 |    0    |    0    |   423   |
|          |  lshr_ln23_4_fu_1264 |    0    |    0    |   423   |
|          |   lshr_ln24_fu_1291  |    0    |    0    |   423   |
|          |  lshr_ln24_1_fu_1309 |    0    |    0    |   423   |
|          |  lshr_ln24_2_fu_1335 |    0    |    0    |   423   |
|   lshr   |  lshr_ln24_3_fu_1352 |    0    |    0    |   423   |
|          |  lshr_ln13_7_fu_1705 |    0    |    0    |   423   |
|          |  lshr_ln13_8_fu_1723 |    0    |    0    |   423   |
|          |  lshr_ln13_9_fu_1768 |    0    |    0    |   423   |
|          | lshr_ln13_10_fu_1786 |    0    |    0    |   423   |
|          |  lshr_ln17_4_fu_1974 |    0    |    0    |   423   |
|          |  lshr_ln17_5_fu_1991 |    0    |    0    |   423   |
|          |  lshr_ln17_6_fu_2017 |    0    |    0    |   423   |
|          |  lshr_ln17_7_fu_2034 |    0    |    0    |   423   |
|          |  lshr_ln23_5_fu_2252 |    0    |    0    |   423   |
|          |  lshr_ln23_6_fu_2270 |    0    |    0    |   423   |
|          |  lshr_ln23_7_fu_2296 |    0    |    0    |   423   |
|          |  lshr_ln23_8_fu_2313 |    0    |    0    |   423   |
|          |  lshr_ln24_4_fu_2340 |    0    |    0    |   423   |
|          |  lshr_ln24_5_fu_2358 |    0    |    0    |   423   |
|          |  lshr_ln24_6_fu_2384 |    0    |    0    |   423   |
|          |  lshr_ln24_7_fu_2401 |    0    |    0    |   423   |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln14_fu_777   |    0    |    0    |   186   |
|          |   shl_ln14_2_fu_799  |    0    |    0    |   182   |
|          |   shl_ln14_1_fu_822  |    0    |    0    |   182   |
|          |   shl_ln15_2_fu_849  |    0    |    0    |   186   |
|          |   shl_ln15_3_fu_870  |    0    |    0    |   182   |
|          |    shl_ln15_fu_886   |    0    |    0    |   186   |
|          |   shl_ln15_1_fu_907  |    0    |    0    |   182   |
|          |   shl_ln18_fu_1013   |    0    |    0    |   186   |
|          |  shl_ln18_2_fu_1035  |    0    |    0    |   182   |
|          |  shl_ln18_1_fu_1058  |    0    |    0    |   182   |
|          |  shl_ln19_2_fu_1078  |    0    |    0    |   186   |
|          |  shl_ln19_3_fu_1099  |    0    |    0    |   182   |
|          |   shl_ln19_fu_1115   |    0    |    0    |   186   |
|          |  shl_ln19_1_fu_1136  |    0    |    0    |   182   |
|          |   shl_ln21_fu_1149   |    0    |    0    |    21   |
|          |   shl_ln25_fu_1385   |    0    |    0    |   186   |
|          |  shl_ln25_2_fu_1405  |    0    |    0    |   182   |
|          |  shl_ln27_2_fu_1421  |    0    |    0    |   186   |
|          |  shl_ln27_3_fu_1442  |    0    |    0    |   182   |
|          |  shl_ln25_1_fu_1463  |    0    |    0    |   182   |
|          |   shl_ln27_fu_1479   |    0    |    0    |   186   |
|    shl   |  shl_ln27_1_fu_1500  |    0    |    0    |   182   |
|          |  shl_ln14_3_fu_1828  |    0    |    0    |   186   |
|          |  shl_ln14_5_fu_1850  |    0    |    0    |   182   |
|          |  shl_ln14_4_fu_1873  |    0    |    0    |   182   |
|          |  shl_ln15_6_fu_1900  |    0    |    0    |   186   |
|          |  shl_ln15_7_fu_1921  |    0    |    0    |   182   |
|          |  shl_ln15_4_fu_1937  |    0    |    0    |   186   |
|          |  shl_ln15_5_fu_1958  |    0    |    0    |   182   |
|          |  shl_ln18_3_fu_2064  |    0    |    0    |   186   |
|          |  shl_ln18_5_fu_2085  |    0    |    0    |   182   |
|          |  shl_ln18_4_fu_2107  |    0    |    0    |   182   |
|          |  shl_ln19_6_fu_2127  |    0    |    0    |   186   |
|          |  shl_ln19_7_fu_2148  |    0    |    0    |   182   |
|          |  shl_ln19_4_fu_2164  |    0    |    0    |   186   |
|          |  shl_ln19_5_fu_2185  |    0    |    0    |   182   |
|          |  shl_ln21_1_fu_2198  |    0    |    0    |    21   |
|          |  shl_ln25_3_fu_2434  |    0    |    0    |   186   |
|          |  shl_ln25_5_fu_2455  |    0    |    0    |   182   |
|          |  shl_ln27_6_fu_2471  |    0    |    0    |   186   |
|          |  shl_ln27_7_fu_2491  |    0    |    0    |   182   |
|          |  shl_ln25_4_fu_2513  |    0    |    0    |   182   |
|          |  shl_ln27_4_fu_2529  |    0    |    0    |   186   |
|          |  shl_ln27_5_fu_2549  |    0    |    0    |   182   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln11_fu_570    |    0    |    0    |    8    |
|          |   or_ln11_1_fu_575   |    0    |    0    |    9    |
|          |    or_ln10_fu_623    |    0    |    0    |    32   |
|          |   or_ln14_1_fu_805   |    0    |    0    |   128   |
|          |    or_ln14_fu_828    |    0    |    0    |   128   |
|          |   or_ln15_1_fu_876   |    0    |    0    |   128   |
|          |    or_ln15_fu_913    |    0    |    0    |   128   |
|          |   or_ln18_1_fu_1041  |    0    |    0    |   128   |
|          |    or_ln18_fu_1064   |    0    |    0    |   128   |
|          |   or_ln19_1_fu_1105  |    0    |    0    |   128   |
|          |    or_ln19_fu_1142   |    0    |    0    |   128   |
|          |   or_ln25_1_fu_1411  |    0    |    0    |   128   |
|          |   or_ln27_1_fu_1448  |    0    |    0    |   128   |
|          |    or_ln25_fu_1469   |    0    |    0    |   128   |
|          |    or_ln27_fu_1506   |    0    |    0    |   128   |
|    or    |    or_ln8_fu_1548    |    0    |    0    |    0    |
|          |   or_ln11_2_fu_1621  |    0    |    0    |    8    |
|          |   or_ln11_3_fu_1626  |    0    |    0    |    9    |
|          |   or_ln10_1_fu_1674  |    0    |    0    |    32   |
|          |   or_ln14_3_fu_1856  |    0    |    0    |   128   |
|          |   or_ln14_2_fu_1879  |    0    |    0    |   128   |
|          |   or_ln15_3_fu_1927  |    0    |    0    |   128   |
|          |   or_ln15_2_fu_1964  |    0    |    0    |   128   |
|          |   or_ln18_3_fu_2091  |    0    |    0    |   128   |
|          |   or_ln18_2_fu_2113  |    0    |    0    |   128   |
|          |   or_ln19_3_fu_2154  |    0    |    0    |   128   |
|          |   or_ln19_2_fu_2191  |    0    |    0    |   128   |
|          |   or_ln25_3_fu_2461  |    0    |    0    |   128   |
|          |   or_ln27_3_fu_2497  |    0    |    0    |   128   |
|          |   or_ln25_2_fu_2519  |    0    |    0    |   128   |
|          |   or_ln27_2_fu_2555  |    0    |    0    |   128   |
|----------|----------------------|---------|---------|---------|
|          |    and_ln11_fu_580   |    0    |    0    |    10   |
|          |   and_ln14_1_fu_789  |    0    |    0    |   128   |
|          |    and_ln14_fu_812   |    0    |    0    |   128   |
|          |   and_ln15_1_fu_861  |    0    |    0    |   128   |
|          |    and_ln15_fu_898   |    0    |    0    |   128   |
|          |  and_ln18_1_fu_1025  |    0    |    0    |   128   |
|          |   and_ln18_fu_1048   |    0    |    0    |   128   |
|          |  and_ln19_1_fu_1090  |    0    |    0    |   128   |
|          |   and_ln19_fu_1127   |    0    |    0    |   128   |
|          |  and_ln25_1_fu_1397  |    0    |    0    |   128   |
|          |  and_ln27_1_fu_1433  |    0    |    0    |   128   |
|          |   and_ln25_fu_1455   |    0    |    0    |   128   |
|    and   |   and_ln27_fu_1491   |    0    |    0    |   128   |
|          |  and_ln11_1_fu_1631  |    0    |    0    |    10   |
|          |  and_ln14_3_fu_1840  |    0    |    0    |   128   |
|          |  and_ln14_2_fu_1863  |    0    |    0    |   128   |
|          |  and_ln15_3_fu_1912  |    0    |    0    |   128   |
|          |  and_ln15_2_fu_1949  |    0    |    0    |   128   |
|          |  and_ln18_3_fu_2076  |    0    |    0    |   128   |
|          |  and_ln18_2_fu_2098  |    0    |    0    |   128   |
|          |  and_ln19_3_fu_2139  |    0    |    0    |   128   |
|          |  and_ln19_2_fu_2176  |    0    |    0    |   128   |
|          |  and_ln25_3_fu_2446  |    0    |    0    |   128   |
|          |  and_ln27_3_fu_2483  |    0    |    0    |   128   |
|          |  and_ln25_2_fu_2504  |    0    |    0    |   128   |
|          |  and_ln27_2_fu_2541  |    0    |    0    |   128   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_422      |    3    |   445   |   782   |
|          |      grp_fu_426      |    3    |   445   |   782   |
|----------|----------------------|---------|---------|---------|
|          |   xor_ln11_2_fu_552  |    0    |    0    |    10   |
|          |   xor_ln11_3_fu_585  |    0    |    0    |    8    |
|          |   xor_ln11_4_fu_590  |    0    |    0    |    9    |
|          |    xor_ln11_fu_628   |    0    |    0    |    32   |
|          |    xor_ln14_fu_783   |    0    |    0    |   128   |
|          |   xor_ln15_1_fu_855  |    0    |    0    |   128   |
|          |    xor_ln15_fu_892   |    0    |    0    |   128   |
|          |   xor_ln18_fu_1019   |    0    |    0    |   128   |
|          |  xor_ln19_1_fu_1084  |    0    |    0    |   128   |
|          |   xor_ln19_fu_1121   |    0    |    0    |   128   |
|          |   xor_ln25_fu_1391   |    0    |    0    |   128   |
|          |  xor_ln27_1_fu_1427  |    0    |    0    |   128   |
|    xor   |   xor_ln27_fu_1485   |    0    |    0    |   128   |
|          |  xor_ln11_5_fu_1603  |    0    |    0    |    10   |
|          |  xor_ln11_6_fu_1636  |    0    |    0    |    8    |
|          |  xor_ln11_7_fu_1641  |    0    |    0    |    9    |
|          |  xor_ln11_1_fu_1679  |    0    |    0    |    32   |
|          |  xor_ln14_1_fu_1834  |    0    |    0    |   128   |
|          |  xor_ln15_3_fu_1906  |    0    |    0    |   128   |
|          |  xor_ln15_2_fu_1943  |    0    |    0    |   128   |
|          |  xor_ln18_1_fu_2070  |    0    |    0    |   128   |
|          |  xor_ln19_3_fu_2133  |    0    |    0    |   128   |
|          |  xor_ln19_2_fu_2170  |    0    |    0    |   128   |
|          |  xor_ln25_1_fu_2440  |    0    |    0    |   128   |
|          |  xor_ln27_3_fu_2477  |    0    |    0    |   128   |
|          |  xor_ln27_2_fu_2535  |    0    |    0    |   128   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_430      |    10   |   282   |   213   |
|   dmul   |      grp_fu_434      |    10   |   282   |   213   |
|          |      grp_fu_438      |    11   |   299   |   203   |
|          |      grp_fu_442      |    11   |   299   |   203   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_2_fu_686     |    0    |    0    |    9    |
|          |     tmp_5_fu_749     |    0    |    0    |    9    |
|          |     tmp_s_fu_954     |    0    |    0    |    9    |
|          |     tmp_7_fu_997     |    0    |    0    |    9    |
|          |     tmp_9_fu_1235    |    0    |    0    |    9    |
|          |    tmp_10_fu_1278    |    0    |    0    |    9    |
|          |    tmp_11_fu_1323    |    0    |    0    |    9    |
|    mux   |    tmp_12_fu_1366    |    0    |    0    |    9    |
|          |    tmp_2_1_fu_1737   |    0    |    0    |    9    |
|          |    tmp_5_1_fu_1800   |    0    |    0    |    9    |
|          |   tmp_11_1_fu_2005   |    0    |    0    |    9    |
|          |   tmp_14_1_fu_2048   |    0    |    0    |    9    |
|          |   tmp_21_1_fu_2284   |    0    |    0    |    9    |
|          |   tmp_24_1_fu_2327   |    0    |    0    |    9    |
|          |   tmp_27_1_fu_2372   |    0    |    0    |    9    |
|          |   tmp_30_1_fu_2415   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |    add_ln9_fu_1513   |    0    |    0    |    39   |
|    add   |   add_ln9_1_fu_2562  |    0    |    0    |    39   |
|          |    add_ln8_fu_2597   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_510   |    0    |    0    |    9    |
|          |    icmp_ln9_fu_534   |    0    |    0    |    13   |
|          |   icmp_ln22_fu_1161  |    0    |    0    |    11   |
|   icmp   |  icmp_ln9_1_fu_1528  |    0    |    0    |    14   |
|          |  icmp_ln9_2_fu_1567  |    0    |    0    |    13   |
|          |  icmp_ln22_1_fu_2210 |    0    |    0    |    11   |
|          |  icmp_ln9_3_fu_2577  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          | span_2_0_cast_fu_516 |    0    |    0    |    0    |
|   sext   |   sext_ln8_fu_1544   |    0    |    0    |    0    |
|          |  sext_ln8_1_fu_2593  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   log_0_cast_fu_520  |    0    |    0    |    0    |
|          |   zext_ln13_fu_603   |    0    |    0    |    0    |
|          |  zext_ln13_3_fu_617  |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_650  |    0    |    0    |    0    |
|          |  zext_ln13_2_fu_668  |    0    |    0    |    0    |
|          |  zext_ln13_4_fu_713  |    0    |    0    |    0    |
|          |  zext_ln13_6_fu_731  |    0    |    0    |    0    |
|          |   zext_ln11_fu_767   |    0    |    0    |    0    |
|          |   zext_ln14_fu_774   |    0    |    0    |    0    |
|          |  zext_ln14_2_fu_795  |    0    |    0    |    0    |
|          |  zext_ln14_1_fu_818  |    0    |    0    |    0    |
|          |  zext_ln15_2_fu_846  |    0    |    0    |    0    |
|          |  zext_ln15_3_fu_867  |    0    |    0    |    0    |
|          |   zext_ln15_fu_883   |    0    |    0    |    0    |
|          |  zext_ln15_1_fu_904  |    0    |    0    |    0    |
|          |   zext_ln17_fu_920   |    0    |    0    |    0    |
|          |  zext_ln17_1_fu_937  |    0    |    0    |    0    |
|          |  zext_ln17_2_fu_963  |    0    |    0    |    0    |
|          |  zext_ln17_3_fu_980  |    0    |    0    |    0    |
|          |   zext_ln18_fu_1010  |    0    |    0    |    0    |
|          |  zext_ln18_2_fu_1031 |    0    |    0    |    0    |
|          |  zext_ln18_1_fu_1054 |    0    |    0    |    0    |
|          |  zext_ln19_2_fu_1075 |    0    |    0    |    0    |
|          |  zext_ln19_3_fu_1096 |    0    |    0    |    0    |
|          |   zext_ln19_fu_1112  |    0    |    0    |    0    |
|          |  zext_ln19_1_fu_1133 |    0    |    0    |    0    |
|          |   zext_ln23_fu_1185  |    0    |    0    |    0    |
|          |  zext_ln23_1_fu_1199 |    0    |    0    |    0    |
|          |  zext_ln23_2_fu_1217 |    0    |    0    |    0    |
|          |  zext_ln23_4_fu_1244 |    0    |    0    |    0    |
|          |  zext_ln23_5_fu_1261 |    0    |    0    |    0    |
|          |   zext_ln24_fu_1287  |    0    |    0    |    0    |
|          |  zext_ln24_1_fu_1305 |    0    |    0    |    0    |
|          |  zext_ln24_2_fu_1332 |    0    |    0    |    0    |
|          |  zext_ln24_3_fu_1349 |    0    |    0    |    0    |
|          |   zext_ln25_fu_1382  |    0    |    0    |    0    |
|          |  zext_ln25_2_fu_1402 |    0    |    0    |    0    |
|          |  zext_ln27_2_fu_1418 |    0    |    0    |    0    |
|          |  zext_ln27_3_fu_1438 |    0    |    0    |    0    |
|          |  zext_ln25_1_fu_1460 |    0    |    0    |    0    |
|          |   zext_ln27_fu_1476  |    0    |    0    |    0    |
|   zext   |  zext_ln27_1_fu_1496 |    0    |    0    |    0    |
|          |   zext_ln9_fu_1553   |    0    |    0    |    0    |
|          |  zext_ln13_5_fu_1654 |    0    |    0    |    0    |
|          |  zext_ln13_7_fu_1668 |    0    |    0    |    0    |
|          |  zext_ln13_8_fu_1701 |    0    |    0    |    0    |
|          |  zext_ln13_9_fu_1719 |    0    |    0    |    0    |
|          | zext_ln13_10_fu_1764 |    0    |    0    |    0    |
|          | zext_ln13_11_fu_1782 |    0    |    0    |    0    |
|          |  zext_ln11_1_fu_1818 |    0    |    0    |    0    |
|          |  zext_ln14_3_fu_1825 |    0    |    0    |    0    |
|          |  zext_ln14_5_fu_1846 |    0    |    0    |    0    |
|          |  zext_ln14_4_fu_1869 |    0    |    0    |    0    |
|          |  zext_ln15_6_fu_1897 |    0    |    0    |    0    |
|          |  zext_ln15_7_fu_1918 |    0    |    0    |    0    |
|          |  zext_ln15_4_fu_1934 |    0    |    0    |    0    |
|          |  zext_ln15_5_fu_1955 |    0    |    0    |    0    |
|          |  zext_ln17_4_fu_1971 |    0    |    0    |    0    |
|          |  zext_ln17_5_fu_1988 |    0    |    0    |    0    |
|          |  zext_ln17_6_fu_2014 |    0    |    0    |    0    |
|          |  zext_ln17_7_fu_2031 |    0    |    0    |    0    |
|          |  zext_ln18_3_fu_2061 |    0    |    0    |    0    |
|          |  zext_ln18_5_fu_2082 |    0    |    0    |    0    |
|          |  zext_ln18_4_fu_2104 |    0    |    0    |    0    |
|          |  zext_ln19_6_fu_2124 |    0    |    0    |    0    |
|          |  zext_ln19_7_fu_2145 |    0    |    0    |    0    |
|          |  zext_ln19_4_fu_2161 |    0    |    0    |    0    |
|          |  zext_ln19_5_fu_2182 |    0    |    0    |    0    |
|          |  zext_ln23_3_fu_2234 |    0    |    0    |    0    |
|          |  zext_ln23_6_fu_2248 |    0    |    0    |    0    |
|          |  zext_ln23_7_fu_2266 |    0    |    0    |    0    |
|          |  zext_ln23_8_fu_2293 |    0    |    0    |    0    |
|          |  zext_ln23_9_fu_2310 |    0    |    0    |    0    |
|          |  zext_ln24_4_fu_2336 |    0    |    0    |    0    |
|          |  zext_ln24_5_fu_2354 |    0    |    0    |    0    |
|          |  zext_ln24_6_fu_2381 |    0    |    0    |    0    |
|          |  zext_ln24_7_fu_2398 |    0    |    0    |    0    |
|          |  zext_ln25_3_fu_2431 |    0    |    0    |    0    |
|          |  zext_ln25_5_fu_2451 |    0    |    0    |    0    |
|          |  zext_ln27_6_fu_2468 |    0    |    0    |    0    |
|          |  zext_ln27_7_fu_2488 |    0    |    0    |    0    |
|          |  zext_ln25_4_fu_2509 |    0    |    0    |    0    |
|          |  zext_ln27_4_fu_2526 |    0    |    0    |    0    |
|          |  zext_ln27_5_fu_2546 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_524      |    0    |    0    |    0    |
|          |    lshr_ln_fu_633    |    0    |    0    |    0    |
|          |  lshr_ln13_2_fu_696  |    0    |    0    |    0    |
|          |   lshr_ln1_fu_1167   |    0    |    0    |    0    |
|          |    tmp_13_fu_1518    |    0    |    0    |    0    |
|          |    tmp_14_fu_1534    |    0    |    0    |    0    |
|          |    tmp_15_fu_1557    |    0    |    0    |    0    |
|partselect| trunc_ln10_5_fu_1573 |    0    |    0    |    0    |
|          | trunc_ln10_7_fu_1583 |    0    |    0    |    0    |
|          | trunc_ln11_5_fu_1593 |    0    |    0    |    0    |
|          |  lshr_ln13_4_fu_1684 |    0    |    0    |    0    |
|          |  lshr_ln13_6_fu_1747 |    0    |    0    |    0    |
|          |  lshr_ln23_2_fu_2216 |    0    |    0    |    0    |
|          |    tmp_21_fu_2567    |    0    |    0    |    0    |
|          |    tmp_22_fu_2583    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln10_fu_540  |    0    |    0    |    0    |
|          |  trunc_ln10_1_fu_544 |    0    |    0    |    0    |
|          |   trunc_ln11_fu_548  |    0    |    0    |    0    |
|          |  trunc_ln10_2_fu_558 |    0    |    0    |    0    |
|          |  trunc_ln10_3_fu_562 |    0    |    0    |    0    |
|          |  trunc_ln10_4_fu_566 |    0    |    0    |    0    |
|          |   trunc_ln13_fu_660  |    0    |    0    |    0    |
|          |  trunc_ln13_1_fu_678 |    0    |    0    |    0    |
|          |  trunc_ln13_2_fu_723 |    0    |    0    |    0    |
|          |  trunc_ln13_3_fu_741 |    0    |    0    |    0    |
|          |   trunc_ln17_fu_929  |    0    |    0    |    0    |
|          |  trunc_ln17_1_fu_946 |    0    |    0    |    0    |
|          |  trunc_ln17_2_fu_972 |    0    |    0    |    0    |
|          |  trunc_ln17_3_fu_989 |    0    |    0    |    0    |
|          |  trunc_ln21_fu_1153  |    0    |    0    |    0    |
|          | trunc_ln21_1_fu_1157 |    0    |    0    |    0    |
|          |  trunc_ln23_fu_1209  |    0    |    0    |    0    |
|          | trunc_ln23_1_fu_1227 |    0    |    0    |    0    |
|          | trunc_ln23_2_fu_1253 |    0    |    0    |    0    |
|          | trunc_ln23_3_fu_1270 |    0    |    0    |    0    |
|          |  trunc_ln24_fu_1297  |    0    |    0    |    0    |
|          | trunc_ln24_1_fu_1315 |    0    |    0    |    0    |
|   trunc  | trunc_ln24_2_fu_1341 |    0    |    0    |    0    |
|          | trunc_ln24_3_fu_1358 |    0    |    0    |    0    |
|          | trunc_ln10_6_fu_1609 |    0    |    0    |    0    |
|          | trunc_ln10_8_fu_1613 |    0    |    0    |    0    |
|          | trunc_ln10_9_fu_1617 |    0    |    0    |    0    |
|          | trunc_ln13_4_fu_1711 |    0    |    0    |    0    |
|          | trunc_ln13_5_fu_1729 |    0    |    0    |    0    |
|          | trunc_ln13_6_fu_1774 |    0    |    0    |    0    |
|          | trunc_ln13_7_fu_1792 |    0    |    0    |    0    |
|          | trunc_ln17_4_fu_1980 |    0    |    0    |    0    |
|          | trunc_ln17_5_fu_1997 |    0    |    0    |    0    |
|          | trunc_ln17_6_fu_2023 |    0    |    0    |    0    |
|          | trunc_ln17_7_fu_2040 |    0    |    0    |    0    |
|          | trunc_ln21_2_fu_2202 |    0    |    0    |    0    |
|          | trunc_ln21_3_fu_2206 |    0    |    0    |    0    |
|          | trunc_ln23_4_fu_2258 |    0    |    0    |    0    |
|          | trunc_ln23_5_fu_2276 |    0    |    0    |    0    |
|          | trunc_ln23_6_fu_2302 |    0    |    0    |    0    |
|          | trunc_ln23_7_fu_2319 |    0    |    0    |    0    |
|          | trunc_ln24_4_fu_2346 |    0    |    0    |    0    |
|          | trunc_ln24_5_fu_2364 |    0    |    0    |    0    |
|          | trunc_ln24_6_fu_2390 |    0    |    0    |    0    |
|          | trunc_ln24_7_fu_2407 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_595     |    0    |    0    |    0    |
|          |     tmp_3_fu_609     |    0    |    0    |    0    |
|          |     tmp_4_fu_759     |    0    |    0    |    0    |
|          |     tmp_6_fu_835     |    0    |    0    |    0    |
| bitselect|     tmp_8_fu_1177    |    0    |    0    |    0    |
|          |    tmp_16_fu_1646    |    0    |    0    |    0    |
|          |    tmp_17_fu_1660    |    0    |    0    |    0    |
|          |    tmp_18_fu_1810    |    0    |    0    |    0    |
|          |    tmp_19_fu_1886    |    0    |    0    |    0    |
|          |    tmp_20_fu_2226    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_643    |    0    |    0    |    0    |
|          |   shl_ln13_1_fu_706  |    0    |    0    |    0    |
|bitconcatenate|    shl_ln1_fu_1192   |    0    |    0    |    0    |
|          |  shl_ln13_2_fu_1694  |    0    |    0    |    0    |
|          |  shl_ln13_3_fu_1757  |    0    |    0    |    0    |
|          |  shl_ln23_1_fu_2241  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    48   |   2052  |  32694  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       add_1_reg_3233      |   64   |
|     add_ln9_1_reg_3244    |   32   |
|      add_ln9_reg_2931     |   32   |
|    and_ln11_1_reg_2972    |   10   |
|     and_ln11_reg_2665     |   10   |
|  bitcast_ln15_1_reg_3095  |   64   |
|   bitcast_ln15_reg_2788   |   64   |
|  bitcast_ln18_1_reg_3137  |   64   |
|  bitcast_ln19_1_reg_3143  |   64   |
|   bitcast_ln19_reg_2830   |   64   |
|   bitcast_ln25_reg_2925   |   64   |
|  bitcast_ln27_1_reg_3238  |   64   |
|    icmp_ln22_1_reg_3154   |    1   |
|     icmp_ln22_reg_2841    |    1   |
|    icmp_ln9_2_reg_2951    |    1   |
|     icmp_ln9_reg_2644     |    1   |
|   img_0_addr_1_reg_2806   |    8   |
|   img_0_addr_2_reg_3101   |    8   |
|   img_0_addr_3_reg_3113   |    8   |
|    img_0_addr_reg_2794    |    8   |
|   img_0_load_3_reg_2904   |   128  |
|   img_0_load_7_reg_3217   |   128  |
|   img_1_addr_1_reg_2812   |    8   |
|   img_1_addr_2_reg_3107   |    8   |
|   img_1_addr_3_reg_3119   |    8   |
|    img_1_addr_reg_2800    |    8   |
|   img_1_load_3_reg_2909   |   128  |
|   img_1_load_7_reg_3222   |   128  |
| img_twid_0_addr_1_reg_3179|    7   |
|  img_twid_0_addr_reg_2866 |    7   |
| img_twid_1_addr_1_reg_3184|    7   |
|  img_twid_1_addr_reg_2871 |    7   |
|    log_0_cast_reg_2639    |   11   |
|       log_0_reg_2612      |    4   |
|    lshr_ln13_2_reg_2747   |   23   |
|    lshr_ln13_4_reg_3033   |   23   |
|    lshr_ln13_6_reg_3054   |   23   |
|     lshr_ln1_reg_2845     |    2   |
|    lshr_ln23_2_reg_3158   |    2   |
|      lshr_ln_reg_2726     |   23   |
|      odd_1_0_reg_402      |   32   |
|      odd_1_1_reg_412      |   32   |
|     or_ln10_1_reg_3023    |   32   |
|      or_ln10_reg_2716     |   32   |
|   real_0_addr_1_reg_2704  |    8   |
|   real_0_addr_2_reg_2988  |    8   |
|   real_0_addr_3_reg_3011  |    8   |
|    real_0_addr_reg_2681   |    8   |
|   real_0_load_3_reg_2882  |   128  |
|   real_0_load_7_reg_3195  |   128  |
|   real_1_addr_1_reg_2710  |    8   |
|   real_1_addr_2_reg_2994  |    8   |
|   real_1_addr_3_reg_3017  |    8   |
|    real_1_addr_reg_2687   |    8   |
|   real_1_load_3_reg_2887  |   128  |
|   real_1_load_7_reg_3200  |   128  |
|real_twid_0_addr_1_reg_3169|    7   |
| real_twid_0_addr_reg_2856 |    7   |
|real_twid_1_addr_1_reg_3174|    7   |
| real_twid_1_addr_reg_2861 |    7   |
|          reg_449          |   128  |
|          reg_454          |   128  |
|          reg_459          |   64   |
|          reg_463          |   64   |
|          reg_467          |   128  |
|          reg_472          |   128  |
|          reg_477          |   64   |
|          reg_482          |   64   |
|          reg_487          |   64   |
|          reg_492          |   64   |
|     sext_ln8_reg_2939     |   32   |
|    shl_ln13_1_reg_2754    |    7   |
|    shl_ln13_2_reg_3038    |    7   |
|    shl_ln13_3_reg_3061    |    7   |
|      shl_ln_reg_2731      |    7   |
|   span_2_0_cast_reg_2632  |   32   |
|     span_2_0_reg_2619     |   28   |
|      temp_2_reg_2920      |   64   |
|      tmp_10_reg_2892      |   64   |
|     tmp_11_1_reg_3125     |   64   |
|      tmp_11_reg_2898      |   64   |
|      tmp_12_reg_2914      |   64   |
|     tmp_14_1_reg_3131     |   64   |
|      tmp_16_reg_2977      |    1   |
|      tmp_17_reg_3000      |    1   |
|      tmp_18_reg_3082      |    1   |
|      tmp_19_reg_3091      |    1   |
|       tmp_1_reg_2670      |    1   |
|      tmp_20_reg_3164      |    1   |
|     tmp_21_1_reg_3189     |   64   |
|     tmp_24_1_reg_3205     |   64   |
|     tmp_27_1_reg_3211     |   64   |
|      tmp_2_1_reg_3048     |   64   |
|       tmp_2_reg_2741      |   64   |
|     tmp_30_1_reg_3227     |   64   |
|       tmp_3_reg_2693      |    1   |
|       tmp_4_reg_2775      |    1   |
|      tmp_5_1_reg_3076     |   64   |
|       tmp_5_reg_2769      |   64   |
|       tmp_6_reg_2784      |    1   |
|       tmp_7_reg_2824      |   64   |
|       tmp_8_reg_2851      |    1   |
|       tmp_9_reg_2876      |   64   |
|       tmp_s_reg_2818      |   64   |
|   trunc_ln10_1_reg_2654   |    8   |
|   trunc_ln10_5_reg_2955   |    9   |
|   trunc_ln10_7_reg_2961   |    8   |
|    trunc_ln10_reg_2648    |    9   |
|   trunc_ln21_1_reg_2836   |    7   |
|   trunc_ln21_3_reg_3149   |    7   |
|    xor_ln11_1_reg_3028    |   32   |
|    xor_ln11_2_reg_2660    |   10   |
|    xor_ln11_5_reg_2967    |   10   |
|     xor_ln11_reg_2721     |   32   |
|    zext_ln11_1_reg_3086   |   16   |
|     zext_ln11_reg_2779    |   11   |
|    zext_ln13_3_reg_2698   |   64   |
|    zext_ln13_5_reg_2982   |   64   |
|    zext_ln13_7_reg_3005   |   64   |
|     zext_ln13_reg_2675    |   64   |
|     zext_ln9_reg_2946     |   16   |
+---------------------------+--------+
|           Total           |  4592  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_161 |  p0  |   6  |   8  |   48   ||    25   |
| grp_access_fu_161 |  p1  |   3  |  128 |   384  ||    13   |
| grp_access_fu_161 |  p2  |   6  |   0  |    0   ||    25   |
| grp_access_fu_161 |  p4  |   3  |   8  |   24   ||    13   |
| grp_access_fu_178 |  p0  |   6  |   8  |   48   ||    25   |
| grp_access_fu_178 |  p1  |   3  |  128 |   384  ||    13   |
| grp_access_fu_178 |  p2  |   6  |   0  |    0   ||    25   |
| grp_access_fu_178 |  p4  |   3  |   8  |   24   ||    13   |
| grp_access_fu_211 |  p0  |   6  |   8  |   48   ||    25   |
| grp_access_fu_211 |  p1  |   3  |  128 |   384  ||    13   |
| grp_access_fu_211 |  p2  |   6  |   0  |    0   ||    25   |
| grp_access_fu_211 |  p4  |   3  |   8  |   24   ||    13   |
| grp_access_fu_228 |  p0  |   6  |   8  |   48   ||    25   |
| grp_access_fu_228 |  p1  |   3  |  128 |   384  ||    13   |
| grp_access_fu_228 |  p2  |   6  |   0  |    0   ||    25   |
| grp_access_fu_228 |  p4  |   3  |   8  |   24   ||    13   |
| grp_access_fu_261 |  p0  |   4  |   7  |   28   ||    17   |
| grp_access_fu_274 |  p0  |   4  |   7  |   28   ||    17   |
| grp_access_fu_287 |  p0  |   4  |   7  |   28   ||    17   |
| grp_access_fu_300 |  p0  |   4  |   7  |   28   ||    17   |
|     grp_fu_422    |  p0  |   5  |  64  |   320  ||    21   |
|     grp_fu_422    |  p1  |   5  |  64  |   320  ||    21   |
|     grp_fu_426    |  p0  |   5  |  64  |   320  ||    21   |
|     grp_fu_426    |  p1  |   5  |  64  |   320  ||    21   |
|     grp_fu_430    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_430    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_434    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_434    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_438    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_438    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_442    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_442    |  p1  |   2  |  64  |   128  ||    9    |
|      reg_449      |  p0  |   2  |  128 |   256  ||    9    |
|      reg_454      |  p0  |   2  |  128 |   256  ||    9    |
|      reg_467      |  p0  |   2  |  128 |   256  ||    9    |
|      reg_472      |  p0  |   2  |  128 |   256  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  5264  || 31.2326 ||   564   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  2052  |  32694 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   564  |
|  Register |    -   |    -   |  4592  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   31   |  6644  |  33258 |
+-----------+--------+--------+--------+--------+
