#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun 26 16:49:02 2025
# Process ID: 14728
# Current directory: D:/WorkSpace/Vivado/HDMI_AXI_LAB
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30640 D:\WorkSpace\Vivado\HDMI_AXI_LAB\HDMI_AXI_LAB.xpr
# Log file: D:/WorkSpace/Vivado/HDMI_AXI_LAB/vivado.log
# Journal file: D:/WorkSpace/Vivado/HDMI_AXI_LAB\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 939.332 ; gain = 223.375
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:HDMI_AXI_LITE:1.0 - HDMI_AXI_LITE_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_100_d0(clk) and /HDMI_AXI_LITE_0/clk_100_d0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_150_d90(clk) and /HDMI_AXI_LITE_0/clk_150_d90(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_150_d0(clk) and /HDMI_AXI_LITE_0/clk_150_d0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_75_d90(clk) and /HDMI_AXI_LITE_0/clk_75_d90(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_75_d0(clk) and /HDMI_AXI_LITE_0/clk_75_d0(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <HDMI_AXI_LITE> from BD file <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd>
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.898 ; gain = 132.125
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jun 26 16:50:40 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Thu Jun 26 16:50:40 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1998.746 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.229 . Memory (MB): peak = 1998.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2114.484 ; gain = 924.543
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
set_property PROGRAM.FILE {D:\WorkSpace\Vivado\HDMI_Lab\HDMI_Lab.runs\impl_1\zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_Lab/HDMI_Lab.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
file mkdir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_Lab/HDMI_Lab.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_Lab/HDMI_Lab.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_Lab/HDMI_Lab.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_Lab/HDMI_Lab.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zed-210248AC8AE6" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
set_property PROGRAM.FILE {D:\WorkSpace\Vivado\HDMI_Lab\HDMI_Lab.runs\impl_1\zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_Lab/HDMI_Lab.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_Lab/HDMI_Lab.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_Lab/HDMI_Lab.runs/impl_1/zedboard_hdmi.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_0/GPIO
endgroup
set_property name led [get_bd_intf_ports gpio_rtl_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells axi_gpio_0]
endgroup
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ui/bd_62883782.ui> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3041.402 ; gain = 55.172
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jun 26 18:48:44 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Thu Jun 26 18:48:44 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.306 . Memory (MB): peak = 3066.199 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.307 . Memory (MB): peak = 3066.199 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3066.199 ; gain = 17.223
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
set_property -dict [list CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Coe_File {d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe}] [get_ips pic_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../yuv422.coe'
generate_target all [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_rom'...
export_ip_user_files -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -directory d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files -ipstatic_source_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/questa} {riviera=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 13 to revision 14
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_75_d0(clk) and /HDMI_AXI_LITE_0_upgraded_ipi/clk_75_d0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_75_d90(clk) and /HDMI_AXI_LITE_0_upgraded_ipi/clk_75_d90(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_150_d0(clk) and /HDMI_AXI_LITE_0_upgraded_ipi/clk_150_d0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_150_d90(clk) and /HDMI_AXI_LITE_0_upgraded_ipi/clk_150_d90(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_100_d0(clk) and /HDMI_AXI_LITE_0_upgraded_ipi/clk_100_d0(undef)
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ui/bd_62883782.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3315.527 ; gain = 61.438
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jun 26 19:37:53 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Thu Jun 26 19:37:53 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
delete_bd_objs [get_bd_nets clk_wiz_0_clk_75_d0] [get_bd_nets clk_wiz_0_clk_75_d90] [get_bd_nets clk_wiz_0_clk_150_d0] [get_bd_nets clk_wiz_0_clk_150_d90] [get_bd_nets clk_wiz_0_clk_100_d0] [get_bd_cells clk_wiz_0]
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src D:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v
ERROR: [Vivado 12-3630] The destination file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src D:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v
ERROR: [Vivado 12-3630] The destination file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src D:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/hdl/clk_pll.v
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::remove_bus_interface hdmi_clk [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 14 to revision 15
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'HDMI_AXI_LITE_HDMI_AXI_LITE_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_100_d0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_150_d0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_150_d90'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_75_d0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_75_d90'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'HDMI_AXI_LITE_HDMI_AXI_LITE_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'HDMI_AXI_LITE_HDMI_AXI_LITE_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ui/bd_62883782.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3378.809 ; gain = 63.281
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jun 26 19:57:35 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Thu Jun 26 19:57:35 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
current_project HDMI_AXI_LAB
refresh_design
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 3387.695 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 3387.695 ; gain = 0.000
current_project HDMI_AXI_LITE_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::remove_bus_interface hdmi_clk [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 15 to revision 16
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk_100'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'HDMI_AXI_LITE_HDMI_AXI_LITE_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'HDMI_AXI_LITE_HDMI_AXI_LITE_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ui/bd_62883782.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/HDMI_AXI_LITE_0/clk_100

Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3460.664 ; gain = 65.988
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins HDMI_AXI_LITE_0/clk_100] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /HDMI_AXI_LITE_0/clk_100(undef)
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0/src/yuv422.coe'
set_property synth_checkpoint_mode Hierarchical [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ui/bd_62883782.ui> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3527.551 ; gain = 32.598
catch { config_ip_cache -export [get_ips -all HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] }
catch { config_ip_cache -export [get_ips -all HDMI_AXI_LITE_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all HDMI_AXI_LITE_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP HDMI_AXI_LITE_rst_ps7_0_100M_0, cache-ID = 75c7744b64219dc4; cache size = 14.088 MB.
catch { config_ip_cache -export [get_ips -all HDMI_AXI_LITE_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all HDMI_AXI_LITE_xbar_0] }
catch { config_ip_cache -export [get_ips -all HDMI_AXI_LITE_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP HDMI_AXI_LITE_auto_pc_0, cache-ID = 4e63ea9d02cf1313; cache size = 14.088 MB.
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
launch_runs -jobs 8 {HDMI_AXI_LITE_HDMI_AXI_LITE_0_0_synth_1 HDMI_AXI_LITE_processing_system7_0_0_synth_1 HDMI_AXI_LITE_axi_gpio_0_0_synth_1 HDMI_AXI_LITE_xbar_0_synth_1}
[Thu Jun 26 20:16:26 2025] Launched HDMI_AXI_LITE_HDMI_AXI_LITE_0_0_synth_1, HDMI_AXI_LITE_processing_system7_0_0_synth_1, HDMI_AXI_LITE_axi_gpio_0_0_synth_1, HDMI_AXI_LITE_xbar_0_synth_1...
Run output will be captured here:
HDMI_AXI_LITE_HDMI_AXI_LITE_0_0_synth_1: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0_synth_1/runme.log
HDMI_AXI_LITE_processing_system7_0_0_synth_1: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/HDMI_AXI_LITE_processing_system7_0_0_synth_1/runme.log
HDMI_AXI_LITE_axi_gpio_0_0_synth_1: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/HDMI_AXI_LITE_axi_gpio_0_0_synth_1/runme.log
HDMI_AXI_LITE_xbar_0_synth_1: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/HDMI_AXI_LITE_xbar_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP HDMI_AXI_LITE_axi_gpio_0_0, cache-ID = c3af1a3c10585763; cache size = 14.307 MB.
[Thu Jun 26 20:17:03 2025] Launched HDMI_AXI_LITE_HDMI_AXI_LITE_0_0_synth_1, HDMI_AXI_LITE_processing_system7_0_0_synth_1, HDMI_AXI_LITE_xbar_0_synth_1, synth_1...
Run output will be captured here:
HDMI_AXI_LITE_HDMI_AXI_LITE_0_0_synth_1: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/HDMI_AXI_LITE_HDMI_AXI_LITE_0_0_synth_1/runme.log
HDMI_AXI_LITE_processing_system7_0_0_synth_1: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/HDMI_AXI_LITE_processing_system7_0_0_synth_1/runme.log
HDMI_AXI_LITE_xbar_0_synth_1: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/HDMI_AXI_LITE_xbar_0_synth_1/runme.log
synth_1: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Thu Jun 26 20:17:03 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3538.820 ; gain = 0.496
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v] -no_script -reset -force -quiet
remove_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_pll -dir d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src
set_property -dict [list CONFIG.Component_Name {clk_pll} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {true} CONFIG.CLK_OUT1_PORT {clk_75_d0} CONFIG.CLK_OUT2_PORT {clk_75_d90} CONFIG.CLK_OUT3_PORT {clk_150_d0} CONFIG.CLK_OUT4_PORT {clk_150_d90} CONFIG.CLK_OUT5_PORT {clk_100_d0} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {75} CONFIG.CLKOUT2_REQUESTED_PHASE {90} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {150} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {150} CONFIG.CLKOUT4_REQUESTED_PHASE {90} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12} CONFIG.MMCM_CLKOUT1_DIVIDE {12} CONFIG.MMCM_CLKOUT1_PHASE {90.000} CONFIG.MMCM_CLKOUT2_DIVIDE {6} CONFIG.MMCM_CLKOUT3_DIVIDE {6} CONFIG.MMCM_CLKOUT3_PHASE {90.000} CONFIG.MMCM_CLKOUT4_DIVIDE {9} CONFIG.NUM_OUT_CLKS {5} CONFIG.CLKOUT1_JITTER {146.170} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {146.170} CONFIG.CLKOUT2_PHASE_ERROR {105.461} CONFIG.CLKOUT3_JITTER {127.220} CONFIG.CLKOUT3_PHASE_ERROR {105.461} CONFIG.CLKOUT4_JITTER {127.220} CONFIG.CLKOUT4_PHASE_ERROR {105.461} CONFIG.CLKOUT5_JITTER {137.681} CONFIG.CLKOUT5_PHASE_ERROR {105.461}] [get_ips clk_pll]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_pll' to 'clk_pll' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_pll'...
generate_target all [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_pll'...
catch { config_ip_cache -export [get_ips -all clk_pll] }
export_ip_user_files -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci]
launch_runs -jobs 8 clk_pll_synth_1
[Thu Jun 26 20:24:21 2025] Launched clk_pll_synth_1...
Run output will be captured here: d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.runs/clk_pll_synth_1/runme.log
export_simulation -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci] -directory d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files -ipstatic_source_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/questa} {riviera=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
set_property -dict [list CONFIG.Coe_File {d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe}] [get_ips pic_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../yuv422.coe'
generate_target all [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_rom'...
export_ip_user_files -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -directory d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files -ipstatic_source_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/questa} {riviera=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 16 to revision 17
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /HDMI_AXI_LITE_0_upgraded_ipi/clk_100(undef)
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
set_property synth_checkpoint_mode None [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 3786.465 ; gain = 82.434
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jun 26 20:28:29 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Thu Jun 26 20:28:29 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PRIMARY_PORT {clk_in100}] [get_ips clk_pll]
generate_target all [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_pll'...
export_ip_user_files -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci] -directory d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files -ipstatic_source_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/questa} {riviera=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIMARY_PORT {clkin_100} CONFIG.CLK_OUT1_PORT {clkout_75_d0} CONFIG.CLK_OUT2_PORT {clkout_75_d90} CONFIG.CLK_OUT3_PORT {clkout_150_d0} CONFIG.CLK_OUT4_PORT {clkout_150_d90} CONFIG.CLK_OUT5_PORT {clkout_100_d0}] [get_ips clk_pll]
generate_target all [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_pll'...
export_ip_user_files -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci] -directory d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files -ipstatic_source_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/questa} {riviera=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 17 to revision 18
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /HDMI_AXI_LITE_0_upgraded_ipi/clk_100(undef)
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3851.211 ; gain = 59.797
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jun 26 20:34:56 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Thu Jun 26 20:34:56 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::reorder_files -after hdl/HDMI_AXI_LITE_v1_0.v src/clk_pll/clk_pll.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::reorder_files -before hdl/HDMI_AXI_LITE_v1_0.v src/clk_pll/clk_pll.xci [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::reorder_files -before hdl/HDMI_AXI_LITE_v1_0.v src/clk_pll/clk_pll.xci [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../../../../../ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe'
set_property -dict [list CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Coe_File {d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe}] [get_ips pic_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/yuv422.coe' provided. It will be converted relative to IP Instance files '../yuv422.coe'
generate_target all [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_rom'...
export_ip_user_files -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -directory d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files -ipstatic_source_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/questa} {riviera=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property generate_synth_checkpoint true [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
generate_target all [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'pic_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pic_rom'...
catch { config_ip_cache -export [get_ips -all pic_rom] }
export_ip_user_files -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci]
launch_runs -jobs 8 pic_rom_synth_1
[Thu Jun 26 20:47:39 2025] Launched pic_rom_synth_1...
Run output will be captured here: d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.runs/pic_rom_synth_1/runme.log
export_simulation -of_objects [get_files d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.xci] -directory d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files -ipstatic_source_dir d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/modelsim} {questa=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/questa} {riviera=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/riviera} {activehdl=d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 'd:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.runs'. The directory might be in use by some other process.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 18 to revision 19
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /HDMI_AXI_LITE_0_upgraded_ipi/clk_100(undef)
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3909.090 ; gain = 42.238
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jun 26 20:49:12 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Thu Jun 26 20:49:12 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [IP_Flow 19-3664] IP 'pic_rom' generated file not found 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pic_rom' generated file not found 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pic_rom' generated file not found 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pic_rom' generated file not found 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pic_rom' generated file not found 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/pic_rom/pic_rom_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project HDMI_AXI_LAB
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
report_ip_status -name ip_status
current_project HDMI_AXI_LITE_v1_0_project
current_project HDMI_AXI_LAB
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 19 to revision 20
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /HDMI_AXI_LITE_0_upgraded_ipi/clk_100(undef)
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3984.574 ; gain = 44.461
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jun 26 21:41:34 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Thu Jun 26 21:41:34 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project HDMI_AXI_LITE_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/src/clk_pll/clk_pll.xci'.
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::remove_bus_interface hdmi_clk [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 20 to revision 21
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_100'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk_150'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'HDMI_AXI_LITE_HDMI_AXI_LITE_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'clk_100' is not found on the upgraded version of the cell '/HDMI_AXI_LITE_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'HDMI_AXI_LITE_HDMI_AXI_LITE_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ui/bd_62883782.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/HDMI_AXI_LITE_0/clk_150

Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4030.391 ; gain = 45.816
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {150}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins HDMI_AXI_LITE_0/clk_150] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /HDMI_AXI_LITE_0/clk_150(undef)
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (reset) was removed from the interface 'reset'. Please review the IP interface 'reset'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'hdmi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::remove_bus_interface reset [ipx::current_core]
ipx::remove_bus_interface hdmi_clk [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 22 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 21 to revision 22
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'reset'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'HDMI_AXI_LITE_HDMI_AXI_LITE_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_150'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'HDMI_AXI_LITE_HDMI_AXI_LITE_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'reset' is not found on the upgraded version of the cell '/HDMI_AXI_LITE_0'. Its connection to the net 'reset_0_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'clk_150' is not found on the upgraded version of the cell '/HDMI_AXI_LITE_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'HDMI_AXI_LITE_HDMI_AXI_LITE_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ui/bd_62883782.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 4321.594 ; gain = 96.152
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets reset_0_1] [get_bd_ports reset]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

save_bd_design
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ui/bd_62883782.ui> 
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 8
[Fri Jun 27 10:47:12 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 10:47:12 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 4366.129 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 4366.129 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 23 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 22 to revision 23
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4420.152 ; gain = 54.023
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -jobs 8
[Fri Jun 27 11:36:06 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 11:36:06 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 4420.152 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.311 . Memory (MB): peak = 4420.152 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 11:40:14 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 24 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 23 to revision 24
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4464.367 ; gain = 44.215
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 12:36:47 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 12:36:47 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 4464.367 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 4464.367 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project HDMI_AXI_LAB
current_project HDMI_AXI_LITE_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 25 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 24 to revision 25
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4521.688 ; gain = 57.320
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -jobs 8
[Fri Jun 27 13:12:02 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 13:12:02 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
report_ip_status -name ip_status 
refresh_design
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 4521.688 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 4521.688 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 26 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project HDMI_AXI_LAB
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
report_ip_status -name ip_status
current_project HDMI_AXI_LITE_v1_0_project
current_project HDMI_AXI_LAB
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 25 to revision 26
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4591.172 ; gain = 67.535
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project HDMI_AXI_LITE_v1_0_project
current_project HDMI_AXI_LAB
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -jobs 8
[Fri Jun 27 13:22:50 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 13:22:50 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 4591.172 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 4591.172 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 13:27:02 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
current_project HDMI_AXI_LITE_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 27 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 27 13:30:08 2025...
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 26 to revision 27
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4657.168 ; gain = 60.219
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 13:30:46 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 13:30:46 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

refresh_design
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 4657.168 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.284 . Memory (MB): peak = 4657.168 ; gain = 0.000
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 28 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project HDMI_AXI_LAB
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
report_ip_status -name ip_status
current_project HDMI_AXI_LITE_v1_0_project
current_project HDMI_AXI_LAB
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 27 to revision 28
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4708.469 ; gain = 51.301
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 14:07:16 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 14:07:16 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 4708.469 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 4708.469 ; gain = 0.000
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zed-210248AC8AE6" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zed-210248AC8AE6" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
current_project HDMI_AXI_LITE_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 29 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project HDMI_AXI_LAB
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
report_ip_status -name ip_status
current_project HDMI_AXI_LITE_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 30 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 27 14:29:06 2025...
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 28 to revision 30
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4803.312 ; gain = 60.367
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 14:29:41 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 14:29:41 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 31 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 30 to revision 31
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4839.473 ; gain = 36.160
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 14:46:02 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 14:46:02 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 4839.473 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 4839.473 ; gain = 0.000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 32 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project HDMI_AXI_LAB
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
report_ip_status -name ip_status
current_project HDMI_AXI_LITE_v1_0_project
current_project HDMI_AXI_LAB
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 31 to revision 32
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4876.098 ; gain = 36.625
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -jobs 8
[Fri Jun 27 15:57:05 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 15:57:05 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 4876.098 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 4876.098 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 16:00:11 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
current_project HDMI_AXI_LITE_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
current_project HDMI_AXI_LAB
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
current_project HDMI_AXI_LITE_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 33 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project HDMI_AXI_LAB
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 32 to revision 33
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4939.941 ; gain = 55.594
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 17:10:36 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 17:10:36 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
current_project HDMI_AXI_LITE_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 34 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 27 17:12:56 2025...
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 33 to revision 34
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 5239.652 ; gain = 59.082
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 17:13:42 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 17:13:42 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 5239.652 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 5239.652 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 5239.652 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zed-210248AC8AE6" may be locked by another hw_server.
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
set_property core_revision 35 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 34 to revision 35
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5292.781 ; gain = 53.129
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 17:29:51 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 17:29:51 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

launch_sdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk -hwspec D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
ipx::edit_ip_in_project -upgrade true -name HDMI_AXI_LITE_v1_0_project -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.tmp/HDMI_AXI_LITE_v1_0_project d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5292.781 ; gain = 0.000
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
current_project HDMI_AXI_LAB
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
current_project HDMI_AXI_LITE_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 36 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/workspace/vivado/hdmi_axi_lab/hdmi_axi_lab.tmp/hdmi_axi_lite_v1_0_project/HDMI_AXI_LITE_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun 27 20:23:17 2025...
update_ip_catalog -rebuild -repo_path d:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/WorkSpace/Vivado/ip_repo/HDMI_AXI_LITE_1.0'
report_ip_status -name ip_status 
open_bd_design {D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd}
upgrade_ip -vlnv xilinx.com:user:HDMI_AXI_LITE:1.0 [get_ips  HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -log ip_upgrade.log
Upgrading 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd'
INFO: [IP_Flow 19-3422] Upgraded HDMI_AXI_LITE_HDMI_AXI_LITE_0_0 (HDMI_AXI_LITE_v1.0 1.0) from revision 35 to revision 36
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/WorkSpace/Vivado/HDMI_AXI_LAB/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips HDMI_AXI_LITE_HDMI_AXI_LITE_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd]
Wrote  : <D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd> 
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/sim/HDMI_AXI_LITE.v
VHDL Output written to : D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hdl/HDMI_AXI_LITE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_AXI_LITE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/ip/HDMI_AXI_LITE_auto_pc_0/HDMI_AXI_LITE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE.hwh
Generated Block Design Tcl file D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/hw_handoff/HDMI_AXI_LITE_bd.tcl
Generated Hardware Definition File D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/synth/HDMI_AXI_LITE.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 5340.578 ; gain = 47.797
export_ip_user_files -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.srcs/sources_1/bd/HDMI_AXI_LITE/HDMI_AXI_LITE.bd] -directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/sim_scripts -ip_user_files_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files -ipstatic_source_dir D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/modelsim} {questa=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/questa} {riviera=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/riviera} {activehdl=D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jun 27 20:24:19 2025] Launched synth_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/synth_1/runme.log
[Fri Jun 27 20:24:19 2025] Launched impl_1...
Run output will be captured here: D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/runme.log
file copy -force D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.runs/impl_1/HDMI_AXI_LITE_wrapper.sysdef D:/WorkSpace/Vivado/HDMI_AXI_LAB/HDMI_AXI_LAB.sdk/HDMI_AXI_LITE_wrapper.hdf

ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8AE6
