Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 12 Dec 2018 08:48:23 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga008.jf.intel.com (orsmga008.jf.intel.com [10.7.209.65])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 5675C580380
	for <like.xu@linux.intel.com>; Tue, 11 Dec 2018 07:40:19 -0800 (PST)
Received: from fmsmga101.fm.intel.com ([10.1.193.65])
  by orsmga008-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 11 Dec 2018 07:40:19 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AwHAPRxEWLy2mwEcaoyjb1p1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ76p82/bnLW6fgltlLVR4KTs6sC17KG9fi4EUU7or+5+EgYd5JNUxJXwe?=
 =?us-ascii?q?43pCcHRPC/NEvgMfTxZDY7FskRHHVs/nW8LFQHUJ2mPw6arXK99yMdFQviPgRp?=
 =?us-ascii?q?OOv1BpTSj8Oq3Oyu5pHfeQpFiCa+bL9oMBm6sRjau9ULj4dlNqs/0AbCrGFSe+?=
 =?us-ascii?q?RRy2NoJFaTkAj568yt4pNt8Dletuw4+cJYXqr0Y6o3TbpDDDQ7KG81/9HktQPC?=
 =?us-ascii?q?TQSU+HQRVHgdnwdSDAjE6BH6WYrxsjf/u+Fg1iSWIdH6QLYpUjm58axlVAHnhz?=
 =?us-ascii?q?sGNz4h8WHYlMpwjL5AoBm8oxBz2pPYbJ2JOPZ7eK7WYNEUSndbXstJWCNBDIGz?=
 =?us-ascii?q?YYsBAeQCI+hXs5Tzp0MMoBW8CgSgGe3ixiNWiX/txqA6z/gtHBva0AA8A94Dsn?=
 =?us-ascii?q?LZp8j1OqcIVuC1ybHFwy/dYPNKxzj98pXDfBc7rvCMQL1/b87RyU0yHA7CllWf?=
 =?us-ascii?q?t5DlMC2P1ugXtmiU9ephWv+xhG4jrwF8uTyvxsYqiobTnIIVzUrI9SJjwIY6PN?=
 =?us-ascii?q?C1TlNwb928EJZIqS2WK4h7Ttk/T211uys20KMKtJC7cSQQ1ZgqxQbTZ+KGfoSU?=
 =?us-ascii?q?4B/uUeiRLDRji355fb+yiBW//Emvx+D5SMW4zFNHoy9Ln9TDqHwA0QHY5NKdRf?=
 =?us-ascii?q?tn5Eih3C6C1wDN5eFAJkA5ja7bK586wr4sjZofq0vDHinrmEnsi6+WbEok9vCp?=
 =?us-ascii?q?6+ThfLrmuoeRO5Fohgz9KKgih9GzDOciPgQQUWWW+f6w2KDh8EHhRbVFlPw2kq?=
 =?us-ascii?q?3XsJDAIsQbo7a0AxZL3YYm9hazFiqp38oGnXYZKFJJYQmIj4/0O1HIPP/3E+y/?=
 =?us-ascii?q?j1OokDdqxPDJIKftA5rQLnXblLfhfLB961NTyQYpzNBf4Y5UBa8FIP7pRkDxs9?=
 =?us-ascii?q?nYAwQ/MwyzxebnB9N91p4EVWKIGK+ZP7vesUWU6eI3P+mMeIgVtS75K/gk5P7h?=
 =?us-ascii?q?k2U1mFAAfaSy2ZsXaXa4HulpIkmDYHrshMsBHnkOvgYkUOPqj1iCAnZuYW2vVf?=
 =?us-ascii?q?c8+i0jE9DhSoPCXZy2xrqG2ii9A9tRfG8BD1mNFXLhccKDQ+sNbySJZdZslyFB?=
 =?us-ascii?q?WbW/Roty6Be1qQWvzrNmKvbTqDQVsI+m2NVr6umWjxwr6DFvE+yb1GeCSXwymX?=
 =?us-ascii?q?kHECQr1qJyqlAo11GYzKJjiOZZH9EA2/QcaAYxNZfGw6RaBtb+VxjaedHBHEyn?=
 =?us-ascii?q?SdWvGz13Tt83z9IUeEF7M9GjiBnZ2GytGbBDxJKRA5lhyq/A0mK5As9sx3vC0O?=
 =?us-ascii?q?F1l1Q6T9EJMGS3iqN78yDXBojAiULfkLylI/dPlBXR/XuOmDLd9HpTVxR9BOCc?=
 =?us-ascii?q?BSgS?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ATAwAQ2g9cmBHrdtBkHQIfBQeBTQKBL?=
 =?us-ascii?q?4JPE4N7iHiLMYINl1KBcxQYFIcuIjQJDQEDAQEBAQEBAgETAQEBAQEICwsGGw4?=
 =?us-ascii?q?jDII2BQIDGgEGglwBAgMBAiAEGQEBBAopAQIDAQIGAQEKCw0CAiIEAgIDAR4SA?=
 =?us-ascii?q?QUBHAYTBYMcggIBBJoMPIodcHwzgnYBAQWHJggSeYswgVc/g241iAWCV6B9BwK?=
 =?us-ascii?q?CIgSIH4cMGJFAmSQPIYElgg4zGjB0BoI1gicXiF6FP0ExgQeIaoF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0ATAwAQ2g9cmBHrdtBkHQIfBQeBTQKBL4JPE4N7iHiLMYI?=
 =?us-ascii?q?Nl1KBcxQYFIcuIjQJDQEDAQEBAQEBAgETAQEBAQEICwsGGw4jDII2BQIDGgEGg?=
 =?us-ascii?q?lwBAgMBAiAEGQEBBAopAQIDAQIGAQEKCw0CAiIEAgIDAR4SAQUBHAYTBYMcggI?=
 =?us-ascii?q?BBJoMPIodcHwzgnYBAQWHJggSeYswgVc/g241iAWCV6B9BwKCIgSIH4cMGJFAm?=
 =?us-ascii?q?SQPIYElgg4zGjB0BoI1gicXiF6FP0ExgQeIaoF3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,342,1539673200"; 
   d="scan'208";a="66300248"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mga01b.intel.com with ESMTP/TLS/AES256-SHA; 11 Dec 2018 07:40:04 -0800
Received: from localhost ([::1]:38739 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gWk8i-0003Xu-0x
	for like.xu@linux.intel.com; Tue, 11 Dec 2018 10:40:04 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:58763)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWjss-0006tf-I0
	for qemu-devel@nongnu.org; Tue, 11 Dec 2018 10:23:43 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWjsr-0003Rc-9Y
	for qemu-devel@nongnu.org; Tue, 11 Dec 2018 10:23:42 -0500
Received: from mail-ot1-x342.google.com ([2607:f8b0:4864:20::342]:39347)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gWjsq-0003Qv-QM
	for qemu-devel@nongnu.org; Tue, 11 Dec 2018 10:23:40 -0500
Received: by mail-ot1-x342.google.com with SMTP id n8so14365169otl.6
	for <qemu-devel@nongnu.org>; Tue, 11 Dec 2018 07:23:40 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=iPLXuxz6mvC9/JCI5hnxvcr0jLsu91VWqu2XStEWBM8=;
	b=Ob3k4BPtxWPj4QsLu8MJYudAWSoc+hv6fY2PaXFtjjNZKDieEAaTvJMAOIRA2ud9ry
	W0tqzKx6yf68nEuQKNm1DHCiYnBUG0aO4gOZVT6Pm5zLS1aMLCXKqlyUUwE/qgozOjKo
	f0u2QCmfI7kahYelPDa/m15Hirzez70zB10HA=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=iPLXuxz6mvC9/JCI5hnxvcr0jLsu91VWqu2XStEWBM8=;
	b=Zh8uxRLKXs9sKGlp9UocuBwgj78Y+80upn1lcVArWNyUnFDvLgOvwb8F57qpZ4QIME
	ut5IIZJEqK7bgTYyL0z7KHpvpjWY3Bbj1uL8N4H4dt5iYw1dno3nnGJwmQHKpRl1UIRo
	zqkO9TAkByWrU0HSsu6C0HgTho5FQ55+56+ssnC/dKsC4T1AYouumWc0DahiyuVmnJ8R
	Loj+EtfzG2wvKKr5VyyU9iA7dDcH8yubflMeBFMQ/vhk757Tgo9TDpVvHV3HULoKW0rs
	+lu2YTH+9XhfdpdZ/HnfcjRXmtp1GF8DFbxp4eXIqk2usvc71pxFl3QIXN5eh7ZIK7E6
	bTxQ==
X-Gm-Message-State: AA+aEWZHDX3oQZJAtjD6jXCxf+TqYG6O14Jrd4Htb3AXK2aeteB697/B
	xcrk4/wbqi5Jch+rMtyFM/Ko5KoPHJpRjIUkkmzn10Fp
X-Google-Smtp-Source: AFSGD/U9pd+tW93Vema3oy8TMCgKQ5Gald4pWe1rpwuLFw1qrljeyg/BEAbr7fpFm156yjua9ZGdVNDQeqyfcbvs2aI=
X-Received: by 2002:a9d:5427:: with SMTP id j39mr8188898oth.363.1544541819662; 
	Tue, 11 Dec 2018 07:23:39 -0800 (PST)
MIME-Version: 1.0
References: <20181207103631.28193-1-richard.henderson@linaro.org>
	<20181207103631.28193-4-richard.henderson@linaro.org>
In-Reply-To: <20181207103631.28193-4-richard.henderson@linaro.org>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Tue, 11 Dec 2018 15:23:28 +0000
Message-ID: <CAFEAcA95JywjZ61czo1rtH=QHDbpfQyAP3d28Nh=THuvHDS10g@mail.gmail.com>
To: Richard Henderson <richard.henderson@linaro.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::342
Subject: Re: [Qemu-devel] [PATCH 03/26] target/arm: Add PAuth active bit to
 tbflags
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: QEMU Developers <qemu-devel@nongnu.org>,
	Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Fri, 7 Dec 2018 at 10:36, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> There are 5 bits of state that could be added, but to save
> space within tbflags, add only a single enable bit.
> Helpers will determine the rest of the state at runtime.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
>  target/arm/cpu.h           |  4 ++++
>  target/arm/translate.h     |  2 ++
>  target/arm/helper.c        | 19 +++++++++++++++++++
>  target/arm/translate-a64.c |  1 +
>  4 files changed, 26 insertions(+)
>
> diff --git a/target/arm/cpu.h b/target/arm/cpu.h
> index 80d65866c6..f70eff8bcf 100644
> --- a/target/arm/cpu.h
> +++ b/target/arm/cpu.h
> @@ -3024,6 +3024,8 @@ static inline bool arm_cpu_data_is_big_endian(CPUARMState *env)
>  #define ARM_TBFLAG_SVEEXC_EL_MASK   (0x3 << ARM_TBFLAG_SVEEXC_EL_SHIFT)
>  #define ARM_TBFLAG_ZCR_LEN_SHIFT    4
>  #define ARM_TBFLAG_ZCR_LEN_MASK     (0xf << ARM_TBFLAG_ZCR_LEN_SHIFT)
> +#define ARM_TBFLAG_PAUTH_ACTIVE_SHIFT  8
> +#define ARM_TBFLAG_PAUTH_ACTIVE_MASK   (1ull << ARM_TBFLAG_PAUTH_ACTIVE_SHIFT)
>
>  /* some convenience accessor macros */
>  #define ARM_TBFLAG_AARCH64_STATE(F) \
> @@ -3066,6 +3068,8 @@ static inline bool arm_cpu_data_is_big_endian(CPUARMState *env)
>      (((F) & ARM_TBFLAG_SVEEXC_EL_MASK) >> ARM_TBFLAG_SVEEXC_EL_SHIFT)
>  #define ARM_TBFLAG_ZCR_LEN(F) \
>      (((F) & ARM_TBFLAG_ZCR_LEN_MASK) >> ARM_TBFLAG_ZCR_LEN_SHIFT)
> +#define ARM_TBFLAG_PAUTH_ACTIVE(F) \
> +    (((F) & ARM_TBFLAG_PAUTH_ACTIVE_MASK) >> ARM_TBFLAG_PAUTH_ACTIVE_SHIFT)
>
>  static inline bool bswap_code(bool sctlr_b)
>  {
> diff --git a/target/arm/translate.h b/target/arm/translate.h
> index 1550aa8bc7..d8a8bb4e9c 100644
> --- a/target/arm/translate.h
> +++ b/target/arm/translate.h
> @@ -68,6 +68,8 @@ typedef struct DisasContext {
>      bool is_ldex;
>      /* True if a single-step exception will be taken to the current EL */
>      bool ss_same_el;
> +    /* True if v8.3-PAuth is active.  */
> +    bool pauth_active;
>      /* Bottom two bits of XScale c15_cpar coprocessor access control reg */
>      int c15_cpar;
>      /* TCG op of the current insn_start.  */
> diff --git a/target/arm/helper.c b/target/arm/helper.c
> index 1e20956376..158c550fab 100644
> --- a/target/arm/helper.c
> +++ b/target/arm/helper.c
> @@ -12991,6 +12991,25 @@ void cpu_get_tb_cpu_state(CPUARMState *env, target_ulong *pc,
>              flags |= sve_el << ARM_TBFLAG_SVEEXC_EL_SHIFT;
>              flags |= zcr_len << ARM_TBFLAG_ZCR_LEN_SHIFT;
>          }
> +
> +        if (cpu_isar_feature(aa64_pauth, cpu)) {
> +            /*
> +             * In order to save space in flags, we record only whether
> +             * pauth is "inactive", meaning the insns are implemented as
> +             * a nop, or "active" when some action must be performed.
> +             * The decision of which action to take is left to a helper.
> +             */
> +            uint64_t sctlr;
> +            if (current_el == 0) {
> +                /* FIXME: ARMv8.1-VHE S2 translation regime.  */
> +                sctlr = env->cp15.sctlr_el[1];
> +            } else {
> +                sctlr = env->cp15.sctlr_el[current_el];
> +            }
> +            if (sctlr & (SCTLR_EnIA |SCTLR_EnIB | SCTLR_EnDA | SCTLR_EnDB)) {

Missing space before SCTLR_EnIB.

> +                flags |= ARM_TBFLAG_PAUTH_ACTIVE_MASK;
> +            }
> +        }
>      } else {
>          *pc = env->regs[15];
>          flags = (env->thumb << ARM_TBFLAG_THUMB_SHIFT)
> diff --git a/target/arm/translate-a64.c b/target/arm/translate-a64.c
> index e1da1e4d6f..7c1cc1ce8e 100644
> --- a/target/arm/translate-a64.c
> +++ b/target/arm/translate-a64.c
> @@ -13407,6 +13407,7 @@ static void aarch64_tr_init_disas_context(DisasContextBase *dcbase,
>      dc->fp_excp_el = ARM_TBFLAG_FPEXC_EL(dc->base.tb->flags);
>      dc->sve_excp_el = ARM_TBFLAG_SVEEXC_EL(dc->base.tb->flags);
>      dc->sve_len = (ARM_TBFLAG_ZCR_LEN(dc->base.tb->flags) + 1) * 16;
> +    dc->pauth_active = ARM_TBFLAG_PAUTH_ACTIVE(dc->base.tb->flags);
>      dc->vec_len = 0;
>      dc->vec_stride = 0;
>      dc->cp_regs = arm_cpu->cp_regs;

Otherwise
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>

thanks
-- PMM

