

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Sep 11 21:15:43 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max    | min |  max |   Type   |
    +---------+---------+----------+-----------+-----+------+----------+
    |      268|     2368| 1.340 us | 11.840 us |  227|  2327| dataflow |
    +---------+---------+----------+-----------+-----+------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                                                      |                                                                     |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                               Instance                               |                                Module                               |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_U0    |conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s    |      226|     2326| 1.130 us | 11.630 us |  226|  2326|   none  |
        |zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_U0  |zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s  |      204|      204| 1.020 us |  1.020 us |  204|   204|   none  |
        +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      18|    -|
|FIFO                 |        0|      -|      103|     103|    -|
|Instance             |        0|      8|     4285|    8482|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      36|    -|
|Register             |        -|      -|        6|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      8|     4394|    8639|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |       1|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+------+------+-----+
    |                               Instance                               |                                Module                               | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+------+------+-----+
    |conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_U0    |conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_s    |        0|      8|  4207|  8087|    0|
    |zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_U0  |zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_s  |        0|      0|    78|   395|    0|
    +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                 |                                                                     |        0|      8|  4285|  8482|    0|
    +----------------------------------------------------------------------+---------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+-----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+-----+----+-----+------+-----+---------+
    |layer4_out_V_V_U  |        0|  103|   0|    -|    25|   16|      400|
    +------------------+---------+-----+----+-----+------+-----+---------+
    |Total             |        0|  103|   0|    0|    25|   16|      400|
    +------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                                     Variable Name                                     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_U0_ap_ready_count      |     +    |      0|  0|   3|           2|           1|
    |zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |ap_idle                                                                                |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                                          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_U0_ap_ready    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                                  |          |      0|  0|  18|          10|           8|
    +---------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                            Name                                           | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_U0_ap_ready  |   9|          2|    1|          2|
    |conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_U0_ap_ready_count          |   9|          2|    2|          4|
    |zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_U0_ap_ready_count        |   9|          2|    2|          4|
    +-------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                      |  36|          8|    6|         12|
    +-------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                            Name                                           | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_U0_ap_ready  |  1|   0|    1|          0|
    |conv_2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config2_U0_ap_ready_count          |  2|   0|    2|          0|
    |zeropad2d_cl_me_ap_fixed_16_14_5_3_0_ap_fixed_16_14_5_3_0_config4_U0_ap_ready_count        |  2|   0|    2|          0|
    +-------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                      |  6|   0|    6|          0|
    +-------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|input_1_V_V_dout       |  in |   16|   ap_fifo  |   input_1_V_V  |    pointer   |
|input_1_V_V_empty_n    |  in |    1|   ap_fifo  |   input_1_V_V  |    pointer   |
|input_1_V_V_read       | out |    1|   ap_fifo  |   input_1_V_V  |    pointer   |
|w2_V_2_address0        | out |    7|  ap_memory |     w2_V_2     |     array    |
|w2_V_2_ce0             | out |    1|  ap_memory |     w2_V_2     |     array    |
|w2_V_2_d0              | out |  128|  ap_memory |     w2_V_2     |     array    |
|w2_V_2_q0              |  in |  128|  ap_memory |     w2_V_2     |     array    |
|w2_V_2_we0             | out |    1|  ap_memory |     w2_V_2     |     array    |
|w2_V_2_address1        | out |    7|  ap_memory |     w2_V_2     |     array    |
|w2_V_2_ce1             | out |    1|  ap_memory |     w2_V_2     |     array    |
|w2_V_2_d1              | out |  128|  ap_memory |     w2_V_2     |     array    |
|w2_V_2_q1              |  in |  128|  ap_memory |     w2_V_2     |     array    |
|w2_V_2_we1             | out |    1|  ap_memory |     w2_V_2     |     array    |
|layer2_out_V_V_din     | out |   16|   ap_fifo  | layer2_out_V_V |    pointer   |
|layer2_out_V_V_full_n  |  in |    1|   ap_fifo  | layer2_out_V_V |    pointer   |
|layer2_out_V_V_write   | out |    1|   ap_fifo  | layer2_out_V_V |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    myproject   | return value |
+-----------------------+-----+-----+------------+----------------+--------------+

