// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _parseEvents_HH_
#define _parseEvents_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "calcOF.h"
#include "parseEvents_mux_1bkb.h"
#include "parseEvents_glPLScud.h"

namespace ap_rtl {

struct parseEvents : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > data_dout;
    sc_in< sc_logic > data_empty_n;
    sc_out< sc_logic > data_read;
    sc_in< sc_lv<32> > eventsArraySize;
    sc_out< sc_lv<32> > eventSlice_din;
    sc_in< sc_logic > eventSlice_full_n;
    sc_out< sc_logic > eventSlice_write;


    // Module declarations
    parseEvents(sc_module_name name);
    SC_HAS_PROCESS(parseEvents);

    ~parseEvents();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    parseEvents_glPLScud* glPLSlices_V_0_U;
    parseEvents_glPLScud* glPLSlices_V_1_U;
    parseEvents_glPLScud* glPLSlices_V_2_U;
    parseEvents_glPLScud* glPLSlices_V_3_U;
    parseEvents_glPLScud* glPLSlices_V_4_U;
    parseEvents_glPLScud* glPLSlices_V_5_U;
    parseEvents_glPLScud* glPLSlices_V_6_U;
    parseEvents_glPLScud* glPLSlices_V_7_U;
    parseEvents_glPLScud* glPLSlices_V_8_U;
    parseEvents_glPLScud* glPLSlices_V_9_U;
    parseEvents_glPLScud* glPLSlices_V_10_U;
    parseEvents_glPLScud* glPLSlices_V_11_U;
    parseEvents_glPLScud* glPLSlices_V_12_U;
    parseEvents_glPLScud* glPLSlices_V_13_U;
    parseEvents_glPLScud* glPLSlices_V_14_U;
    parseEvents_glPLScud* glPLSlices_V_15_U;
    calcOF* grp_calcOF_fu_1565;
    parseEvents_mux_1bkb<1,1,36,36,36,36,36,36,36,36,36,36,36,36,36,36,36,36,4,36>* parseEvents_mux_1bkb_U93;
    sc_signal< sc_lv<22> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > glPLActiveSliceIdx_V;
    sc_signal< sc_lv<2> > glPLTminus1SliceIdx_s;
    sc_signal< sc_lv<2> > glPLTminus2SliceIdx_s;
    sc_signal< sc_lv<10> > glPLSlices_V_0_address0;
    sc_signal< sc_logic > glPLSlices_V_0_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_0_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_0_address1;
    sc_signal< sc_logic > glPLSlices_V_0_ce1;
    sc_signal< sc_logic > glPLSlices_V_0_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_0_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_1_address0;
    sc_signal< sc_logic > glPLSlices_V_1_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_1_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_1_address1;
    sc_signal< sc_logic > glPLSlices_V_1_ce1;
    sc_signal< sc_logic > glPLSlices_V_1_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_1_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_2_address0;
    sc_signal< sc_logic > glPLSlices_V_2_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_2_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_2_address1;
    sc_signal< sc_logic > glPLSlices_V_2_ce1;
    sc_signal< sc_logic > glPLSlices_V_2_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_2_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_3_address0;
    sc_signal< sc_logic > glPLSlices_V_3_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_3_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_3_address1;
    sc_signal< sc_logic > glPLSlices_V_3_ce1;
    sc_signal< sc_logic > glPLSlices_V_3_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_3_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_4_address0;
    sc_signal< sc_logic > glPLSlices_V_4_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_4_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_4_address1;
    sc_signal< sc_logic > glPLSlices_V_4_ce1;
    sc_signal< sc_logic > glPLSlices_V_4_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_4_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_5_address0;
    sc_signal< sc_logic > glPLSlices_V_5_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_5_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_5_address1;
    sc_signal< sc_logic > glPLSlices_V_5_ce1;
    sc_signal< sc_logic > glPLSlices_V_5_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_5_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_6_address0;
    sc_signal< sc_logic > glPLSlices_V_6_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_6_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_6_address1;
    sc_signal< sc_logic > glPLSlices_V_6_ce1;
    sc_signal< sc_logic > glPLSlices_V_6_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_6_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_7_address0;
    sc_signal< sc_logic > glPLSlices_V_7_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_7_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_7_address1;
    sc_signal< sc_logic > glPLSlices_V_7_ce1;
    sc_signal< sc_logic > glPLSlices_V_7_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_7_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_8_address0;
    sc_signal< sc_logic > glPLSlices_V_8_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_8_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_8_address1;
    sc_signal< sc_logic > glPLSlices_V_8_ce1;
    sc_signal< sc_logic > glPLSlices_V_8_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_8_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_9_address0;
    sc_signal< sc_logic > glPLSlices_V_9_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_9_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_9_address1;
    sc_signal< sc_logic > glPLSlices_V_9_ce1;
    sc_signal< sc_logic > glPLSlices_V_9_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_9_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_10_address0;
    sc_signal< sc_logic > glPLSlices_V_10_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_10_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_10_address1;
    sc_signal< sc_logic > glPLSlices_V_10_ce1;
    sc_signal< sc_logic > glPLSlices_V_10_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_10_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_11_address0;
    sc_signal< sc_logic > glPLSlices_V_11_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_11_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_11_address1;
    sc_signal< sc_logic > glPLSlices_V_11_ce1;
    sc_signal< sc_logic > glPLSlices_V_11_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_11_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_12_address0;
    sc_signal< sc_logic > glPLSlices_V_12_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_12_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_12_address1;
    sc_signal< sc_logic > glPLSlices_V_12_ce1;
    sc_signal< sc_logic > glPLSlices_V_12_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_12_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_13_address0;
    sc_signal< sc_logic > glPLSlices_V_13_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_13_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_13_address1;
    sc_signal< sc_logic > glPLSlices_V_13_ce1;
    sc_signal< sc_logic > glPLSlices_V_13_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_13_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_14_address0;
    sc_signal< sc_logic > glPLSlices_V_14_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_14_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_14_address1;
    sc_signal< sc_logic > glPLSlices_V_14_ce1;
    sc_signal< sc_logic > glPLSlices_V_14_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_14_q1;
    sc_signal< sc_lv<10> > glPLSlices_V_15_address0;
    sc_signal< sc_logic > glPLSlices_V_15_ce0;
    sc_signal< sc_lv<36> > glPLSlices_V_15_q0;
    sc_signal< sc_lv<10> > glPLSlices_V_15_address1;
    sc_signal< sc_logic > glPLSlices_V_15_ce1;
    sc_signal< sc_logic > glPLSlices_V_15_we1;
    sc_signal< sc_lv<36> > glPLSlices_V_15_q1;
    sc_signal< sc_lv<4> > refBlock_V_0_0;
    sc_signal< sc_lv<4> > targetBlocks_V_0_0;
    sc_signal< sc_lv<4> > refBlock_V_1_1;
    sc_signal< sc_lv<4> > targetBlocks_V_1_1;
    sc_signal< sc_lv<4> > refBlock_V_2_2;
    sc_signal< sc_lv<4> > targetBlocks_V_2_2;
    sc_signal< sc_lv<4> > refBlock_V_3_3;
    sc_signal< sc_lv<4> > targetBlocks_V_3_3;
    sc_signal< sc_lv<4> > refBlock_V_4_4;
    sc_signal< sc_lv<4> > targetBlocks_V_4_4;
    sc_signal< sc_lv<4> > refBlock_V_5_5;
    sc_signal< sc_lv<4> > targetBlocks_V_5_5;
    sc_signal< sc_lv<4> > refBlock_V_6_6;
    sc_signal< sc_lv<4> > targetBlocks_V_6_6;
    sc_signal< sc_lv<4> > refBlock_V_7_7;
    sc_signal< sc_lv<4> > targetBlocks_V_7_7;
    sc_signal< sc_lv<4> > refBlock_V_8_8;
    sc_signal< sc_lv<4> > targetBlocks_V_8_8;
    sc_signal< sc_lv<4> > refBlock_V_9_9;
    sc_signal< sc_lv<4> > targetBlocks_V_9_9;
    sc_signal< sc_lv<4> > refBlock_V_10_10;
    sc_signal< sc_lv<4> > targetBlocks_V_10_10;
    sc_signal< sc_lv<4> > refBlock_V_11_11;
    sc_signal< sc_lv<4> > targetBlocks_V_11_11;
    sc_signal< sc_lv<4> > refBlock_V_12_12;
    sc_signal< sc_lv<4> > targetBlocks_V_12_12;
    sc_signal< sc_lv<4> > refBlock_V_13_13;
    sc_signal< sc_lv<4> > targetBlocks_V_13_13;
    sc_signal< sc_lv<4> > targetBlocks_V_14_1;
    sc_signal< sc_lv<4> > targetBlocks_V_14_2;
    sc_signal< sc_lv<4> > targetBlocks_V_14_3;
    sc_signal< sc_lv<4> > targetBlocks_V_14_4;
    sc_signal< sc_lv<4> > targetBlocks_V_14_5;
    sc_signal< sc_lv<4> > targetBlocks_V_14_6;
    sc_signal< sc_lv<4> > targetBlocks_V_14_7;
    sc_signal< sc_lv<4> > targetBlocks_V_14_8;
    sc_signal< sc_lv<4> > targetBlocks_V_14_9;
    sc_signal< sc_lv<4> > targetBlocks_V_14_10;
    sc_signal< sc_lv<4> > targetBlocks_V_14_11;
    sc_signal< sc_lv<4> > targetBlocks_V_14_12;
    sc_signal< sc_lv<4> > targetBlocks_V_14_13;
    sc_signal< sc_lv<4> > refBlock_V_14_14;
    sc_signal< sc_lv<4> > targetBlocks_V_14_14;
    sc_signal< sc_lv<16> > sum;
    sc_signal< sc_lv<16> > glCnt;
    sc_signal< sc_logic > data_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > tmp_5_reg_3302;
    sc_signal< sc_logic > eventSlice_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<1> > tmp_5_reg_3302_pp0_iter1_reg;
    sc_signal< sc_lv<31> > p_08_rec_reg_1453;
    sc_signal< sc_lv<11> > tmp_6_fu_2578_p2;
    sc_signal< sc_lv<11> > tmp_6_reg_3297;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > tmp_5_fu_2588_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > i_fu_2593_p2;
    sc_signal< sc_lv<31> > i_reg_3306;
    sc_signal< sc_lv<1> > tmp_10_fu_2599_p2;
    sc_signal< sc_lv<1> > tmp_10_reg_3311;
    sc_signal< sc_lv<1> > tmp_10_reg_3311_pp0_iter1_reg;
    sc_signal< sc_lv<4> > tmp_28_fu_2605_p1;
    sc_signal< sc_lv<4> > tmp_28_reg_3315;
    sc_signal< sc_lv<4> > tmp_28_reg_3315_pp0_iter1_reg;
    sc_signal< sc_lv<15> > x_reg_3319;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<15> > y_reg_3324;
    sc_signal< sc_lv<1> > tmp_7_fu_2629_p3;
    sc_signal< sc_lv<1> > tmp_7_reg_3331;
    sc_signal< sc_lv<4> > arrayNo_reg_3335;
    sc_signal< sc_lv<10> > glPLSlices_V_0_addr_reg_3340;
    sc_signal< sc_lv<10> > glPLSlices_V_1_addr_reg_3346;
    sc_signal< sc_lv<10> > glPLSlices_V_10_addr_reg_3352;
    sc_signal< sc_lv<10> > glPLSlices_V_11_addr_reg_3358;
    sc_signal< sc_lv<10> > glPLSlices_V_12_addr_reg_3364;
    sc_signal< sc_lv<10> > glPLSlices_V_13_addr_reg_3370;
    sc_signal< sc_lv<10> > glPLSlices_V_14_addr_reg_3376;
    sc_signal< sc_lv<10> > glPLSlices_V_15_addr_reg_3382;
    sc_signal< sc_lv<10> > glPLSlices_V_2_addr_reg_3388;
    sc_signal< sc_lv<10> > glPLSlices_V_3_addr_reg_3394;
    sc_signal< sc_lv<10> > glPLSlices_V_4_addr_reg_3400;
    sc_signal< sc_lv<10> > glPLSlices_V_5_addr_reg_3406;
    sc_signal< sc_lv<10> > glPLSlices_V_6_addr_reg_3412;
    sc_signal< sc_lv<10> > glPLSlices_V_7_addr_reg_3418;
    sc_signal< sc_lv<10> > glPLSlices_V_8_addr_reg_3424;
    sc_signal< sc_lv<10> > glPLSlices_V_9_addr_reg_3430;
    sc_signal< sc_lv<1> > tmp_27_reg_3436;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state7_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<24> > tmp1_fu_2948_p2;
    sc_signal< sc_lv<24> > tmp1_reg_3446;
    sc_signal< sc_lv<25> > tmp_17_fu_3198_p2;
    sc_signal< sc_lv<25> > tmp_17_reg_3451;
    sc_signal< sc_lv<25> > tmp_11_cast_fu_3236_p1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< bool > ap_block_state21_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage17;
    sc_signal< bool > ap_block_state6_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > grp_calcOF_fu_1565_ap_start;
    sc_signal< sc_logic > grp_calcOF_fu_1565_ap_done;
    sc_signal< sc_logic > grp_calcOF_fu_1565_ap_idle;
    sc_signal< sc_logic > grp_calcOF_fu_1565_ap_ready;
    sc_signal< sc_logic > grp_calcOF_fu_1565_ap_ce;
    sc_signal< sc_lv<16> > grp_calcOF_fu_1565_y;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_0_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_0_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_0_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_0_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_1_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_1_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_1_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_1_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_2_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_2_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_2_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_2_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_3_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_3_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_3_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_3_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_4_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_4_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_4_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_4_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_5_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_5_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_5_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_5_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_6_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_6_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_6_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_6_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_7_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_7_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_7_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_7_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_8_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_8_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_8_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_8_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_9_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_9_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_9_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_9_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_10_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_10_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_10_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_10_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_11_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_11_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_11_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_11_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_12_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_12_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_12_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_12_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_13_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_13_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_13_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_13_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_14_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_14_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_14_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_14_ce1;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_15_address0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_15_ce0;
    sc_signal< sc_lv<10> > grp_calcOF_fu_1565_glPLSlices_V_15_address1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_glPLSlices_V_15_ce1;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_0_0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_0_0_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_0_0;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_0_0_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_1_1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_1_1_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_1_1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_1_1_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_2_2;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_2_2_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_2_2;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_2_2_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_3_3;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_3_3_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_3_3;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_3_3_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_4_4;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_4_4_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_4_4;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_4_4_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_5_5;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_5_5_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_5_5;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_5_5_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_6_6;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_6_6_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_6_6;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_6_6_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_7_7;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_7_7_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_7_7;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_7_7_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_8_8;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_8_8_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_8_8;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_8_8_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_9_9;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_9_9_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_9_9;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_9_9_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_10_10;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_10_10_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_10_10;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_10_10_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_11_11;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_11_11_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_11_11;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_11_11_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_12_12;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_12_12_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_12_12;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_12_12_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_13_13;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_13_13_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_13_13;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_13_13_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_1;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_1_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_2;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_2_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_3;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_3_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_4;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_4_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_5;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_5_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_6;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_6_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_7;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_7_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_8;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_8_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_9;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_9_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_10;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_10_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_11;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_11_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_12;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_12_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_13;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_13_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_refBlock_V_14_14;
    sc_signal< sc_logic > grp_calcOF_fu_1565_refBlock_V_14_14_ap_vld;
    sc_signal< sc_lv<4> > grp_calcOF_fu_1565_targetBlocks_V_14_14;
    sc_signal< sc_logic > grp_calcOF_fu_1565_targetBlocks_V_14_14_ap_vld;
    sc_signal< bool > ap_block_state8_pp0_stage4_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state9_pp0_stage5_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state10_pp0_stage6_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state11_pp0_stage7_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state12_pp0_stage8_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state13_pp0_stage9_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state14_pp0_stage10_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state15_pp0_stage11_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state16_pp0_stage12_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_state17_pp0_stage13_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_state18_pp0_stage14_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state19_pp0_stage15_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_state20_pp0_stage16_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage16;
    sc_signal< bool > ap_block_state21_pp0_stage17_iter0_ignore_call0;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< sc_lv<1> > glPLActiveSliceIdx_V_2_reg_1357;
    sc_signal< sc_lv<1> > tmp_fu_2514_p2;
    sc_signal< sc_lv<2> > glPLActiveSliceIdx_V_3_reg_1371;
    sc_signal< sc_lv<1> > glPLActiveSliceIdx_V_4_reg_1383;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_2_fu_2532_p2;
    sc_signal< sc_lv<2> > glPLActiveSliceIdx_V_5_reg_1395;
    sc_signal< sc_lv<2> > glPLActiveSliceIdx_V_6_reg_1408;
    sc_signal< sc_lv<1> > ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4;
    sc_signal< sc_lv<1> > tmp_4_fu_2550_p2;
    sc_signal< sc_lv<2> > ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4;
    sc_signal< sc_lv<31> > ap_phi_mux_p_08_rec_phi_fu_1457_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1464;
    sc_signal< sc_lv<4> > ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54;
    sc_signal< sc_lv<4> > ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1497;
    sc_signal< sc_lv<25> > ap_phi_mux_storemerge_phi_fu_1559_p4;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter1_storemerge_reg_1556;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<25> > ap_phi_reg_pp0_iter0_storemerge_reg_1556;
    sc_signal< sc_logic > grp_calcOF_fu_1565_ap_start_reg;
    sc_signal< sc_lv<16> > x_cast_fu_2918_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage16;
    sc_signal< bool > ap_block_pp0_stage17;
    sc_signal< sc_lv<64> > tmp_8_cast_fu_2662_p1;
    sc_signal< bool > ap_block_pp0_stage2_01001;
    sc_signal< sc_lv<16> > tmp_18_fu_3255_p2;
    sc_signal< sc_lv<16> > i_op_assign_fu_1094;
    sc_signal< sc_lv<16> > localCnt_fu_3245_p2;
    sc_signal< sc_lv<36> > tmp_26_fu_2892_p4;
    sc_signal< sc_lv<2> > tmp_6_fu_2578_p0;
    sc_signal< sc_lv<32> > i_cast_fu_2584_p1;
    sc_signal< sc_lv<11> > tmp_9_cast6_fu_2647_p4;
    sc_signal< sc_lv<11> > tmp_8_fu_2657_p2;
    sc_signal< sc_lv<17> > tmp_s_fu_2727_p3;
    sc_signal< sc_lv<36> > tmpData_V_fu_2690_p18;
    sc_signal< sc_lv<32> > tmp_15_cast_fu_2734_p1;
    sc_signal< sc_lv<17> > index_assign_1_s_fu_2746_p2;
    sc_signal< sc_lv<32> > index_assign_1_cast_fu_2752_p1;
    sc_signal< sc_lv<17> > index_assign_1_1_fu_2764_p2;
    sc_signal< sc_lv<32> > index_assign_1_1_cas_fu_2770_p1;
    sc_signal< sc_lv<17> > index_assign_1_2_fu_2782_p2;
    sc_signal< sc_lv<32> > index_assign_1_2_cas_fu_2788_p1;
    sc_signal< sc_lv<1> > tmp_16_fu_2792_p3;
    sc_signal< sc_lv<1> > tmp_15_fu_2774_p3;
    sc_signal< sc_lv<1> > tmp_14_fu_2756_p3;
    sc_signal< sc_lv<1> > tmp_11_fu_2738_p3;
    sc_signal< sc_lv<4> > p_Result_4_3_fu_2800_p5;
    sc_signal< sc_lv<4> > tmpTmpData_V_fu_2812_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_2818_p1;
    sc_signal< sc_lv<64> > p_Repl2_1_fu_2822_p1;
    sc_signal< sc_lv<1> > tmp_21_fu_2836_p3;
    sc_signal< sc_lv<36> > tmp_20_fu_2826_p4;
    sc_signal< sc_lv<64> > p_Repl2_1_1_fu_2844_p1;
    sc_signal< sc_lv<1> > tmp_23_fu_2858_p3;
    sc_signal< sc_lv<36> > tmp_22_fu_2848_p4;
    sc_signal< sc_lv<64> > p_Repl2_1_2_fu_2866_p1;
    sc_signal< sc_lv<1> > tmp_25_fu_2880_p3;
    sc_signal< sc_lv<36> > tmp_24_fu_2870_p4;
    sc_signal< sc_lv<64> > p_Repl2_1_3_fu_2888_p1;
    sc_signal< sc_lv<23> > tmp_12_fu_2926_p3;
    sc_signal< sc_lv<17> > tmp_13_fu_2937_p3;
    sc_signal< sc_lv<24> > tmp_16_cast_fu_2944_p1;
    sc_signal< sc_lv<24> > tmp_19_cast_cast_fu_2933_p1;
    sc_signal< sc_lv<5> > tmp_22_cast_fu_3032_p1;
    sc_signal< sc_lv<5> > tmp_23_cast_fu_3171_p1;
    sc_signal< sc_lv<5> > tmp3_fu_3178_p2;
    sc_signal< sc_lv<17> > tmp3_cast_fu_3184_p1;
    sc_signal< sc_lv<17> > tmp_21_cast_fu_2958_p1;
    sc_signal< sc_lv<17> > tmp2_fu_3188_p2;
    sc_signal< sc_lv<25> > tmp2_cast_cast_fu_3194_p1;
    sc_signal< sc_lv<25> > tmp1_cast_fu_3175_p1;
    sc_signal< sc_lv<18> > rhs_V_fu_3212_p1;
    sc_signal< sc_lv<18> > lhs_V_fu_3204_p1;
    sc_signal< sc_lv<18> > rhs_V_1_cast_fu_3226_p1;
    sc_signal< sc_lv<18> > r_V_fu_3216_p2;
    sc_signal< sc_lv<18> > r_V_1_fu_3230_p2;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<22> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_state8_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_state9_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_state10_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_state11_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_state12_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_state13_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_state14_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_state15_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_state16_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_state17_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_state18_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_state19_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_state20_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<11> > tmp_6_fu_2578_p00;
    sc_signal< bool > ap_condition_908;
    sc_signal< bool > ap_condition_915;
    sc_signal< bool > ap_condition_921;
    sc_signal< bool > ap_condition_927;
    sc_signal< bool > ap_condition_933;
    sc_signal< bool > ap_condition_939;
    sc_signal< bool > ap_condition_945;
    sc_signal< bool > ap_condition_951;
    sc_signal< bool > ap_condition_957;
    sc_signal< bool > ap_condition_963;
    sc_signal< bool > ap_condition_969;
    sc_signal< bool > ap_condition_975;
    sc_signal< bool > ap_condition_981;
    sc_signal< bool > ap_condition_994;
    sc_signal< bool > ap_condition_910;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<22> ap_ST_fsm_state1;
    static const sc_lv<22> ap_ST_fsm_state2;
    static const sc_lv<22> ap_ST_fsm_state3;
    static const sc_lv<22> ap_ST_fsm_pp0_stage0;
    static const sc_lv<22> ap_ST_fsm_pp0_stage1;
    static const sc_lv<22> ap_ST_fsm_pp0_stage2;
    static const sc_lv<22> ap_ST_fsm_pp0_stage3;
    static const sc_lv<22> ap_ST_fsm_pp0_stage4;
    static const sc_lv<22> ap_ST_fsm_pp0_stage5;
    static const sc_lv<22> ap_ST_fsm_pp0_stage6;
    static const sc_lv<22> ap_ST_fsm_pp0_stage7;
    static const sc_lv<22> ap_ST_fsm_pp0_stage8;
    static const sc_lv<22> ap_ST_fsm_pp0_stage9;
    static const sc_lv<22> ap_ST_fsm_pp0_stage10;
    static const sc_lv<22> ap_ST_fsm_pp0_stage11;
    static const sc_lv<22> ap_ST_fsm_pp0_stage12;
    static const sc_lv<22> ap_ST_fsm_pp0_stage13;
    static const sc_lv<22> ap_ST_fsm_pp0_stage14;
    static const sc_lv<22> ap_ST_fsm_pp0_stage15;
    static const sc_lv<22> ap_ST_fsm_pp0_stage16;
    static const sc_lv<22> ap_ST_fsm_pp0_stage17;
    static const sc_lv<22> ap_ST_fsm_state25;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<11> ap_const_lv11_12C;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<17> ap_const_lv17_2;
    static const sc_lv<17> ap_const_lv17_3;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_01001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_pp0_stage6_iter0();
    void thread_ap_block_state10_pp0_stage6_iter0_ignore_call0();
    void thread_ap_block_state11_pp0_stage7_iter0();
    void thread_ap_block_state11_pp0_stage7_iter0_ignore_call0();
    void thread_ap_block_state12_pp0_stage8_iter0();
    void thread_ap_block_state12_pp0_stage8_iter0_ignore_call0();
    void thread_ap_block_state13_pp0_stage9_iter0();
    void thread_ap_block_state13_pp0_stage9_iter0_ignore_call0();
    void thread_ap_block_state14_pp0_stage10_iter0();
    void thread_ap_block_state14_pp0_stage10_iter0_ignore_call0();
    void thread_ap_block_state15_pp0_stage11_iter0();
    void thread_ap_block_state15_pp0_stage11_iter0_ignore_call0();
    void thread_ap_block_state16_pp0_stage12_iter0();
    void thread_ap_block_state16_pp0_stage12_iter0_ignore_call0();
    void thread_ap_block_state17_pp0_stage13_iter0();
    void thread_ap_block_state17_pp0_stage13_iter0_ignore_call0();
    void thread_ap_block_state18_pp0_stage14_iter0();
    void thread_ap_block_state18_pp0_stage14_iter0_ignore_call0();
    void thread_ap_block_state19_pp0_stage15_iter0();
    void thread_ap_block_state19_pp0_stage15_iter0_ignore_call0();
    void thread_ap_block_state20_pp0_stage16_iter0();
    void thread_ap_block_state20_pp0_stage16_iter0_ignore_call0();
    void thread_ap_block_state21_pp0_stage17_iter0();
    void thread_ap_block_state21_pp0_stage17_iter0_ignore_call0();
    void thread_ap_block_state22_pp0_stage0_iter1();
    void thread_ap_block_state23_pp0_stage1_iter1();
    void thread_ap_block_state24_pp0_stage2_iter1();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage1_iter0();
    void thread_ap_block_state6_pp0_stage2_iter0();
    void thread_ap_block_state7_pp0_stage3_iter0();
    void thread_ap_block_state8_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage4_iter0_ignore_call0();
    void thread_ap_block_state9_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage5_iter0_ignore_call0();
    void thread_ap_condition_908();
    void thread_ap_condition_910();
    void thread_ap_condition_915();
    void thread_ap_condition_921();
    void thread_ap_condition_927();
    void thread_ap_condition_933();
    void thread_ap_condition_939();
    void thread_ap_condition_945();
    void thread_ap_condition_951();
    void thread_ap_condition_957();
    void thread_ap_condition_963();
    void thread_ap_condition_969();
    void thread_ap_condition_975();
    void thread_ap_condition_981();
    void thread_ap_condition_994();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_glPLActiveSliceIdx_V_7_phi_fu_1423_p4();
    void thread_ap_phi_mux_glPLActiveSliceIdx_V_8_phi_fu_1434_p4();
    void thread_ap_phi_mux_glPLActiveSliceIdx_V_9_phi_fu_1445_p4();
    void thread_ap_phi_mux_p_08_rec_phi_fu_1457_p4();
    void thread_ap_phi_mux_refBlock_V_load_1_ph_phi_fu_1467_p28();
    void thread_ap_phi_mux_storemerge_phi_fu_1559_p4();
    void thread_ap_phi_mux_targetBlocks_V_load_s_phi_fu_1500_p54();
    void thread_ap_phi_reg_pp0_iter0_storemerge_reg_1556();
    void thread_ap_phi_reg_pp0_iter1_refBlock_V_load_1_ph_reg_1464();
    void thread_ap_phi_reg_pp0_iter1_targetBlocks_V_load_s_reg_1497();
    void thread_ap_ready();
    void thread_data_blk_n();
    void thread_data_read();
    void thread_eventSlice_blk_n();
    void thread_eventSlice_din();
    void thread_eventSlice_write();
    void thread_glPLSlices_V_0_address0();
    void thread_glPLSlices_V_0_address1();
    void thread_glPLSlices_V_0_ce0();
    void thread_glPLSlices_V_0_ce1();
    void thread_glPLSlices_V_0_we1();
    void thread_glPLSlices_V_10_address0();
    void thread_glPLSlices_V_10_address1();
    void thread_glPLSlices_V_10_ce0();
    void thread_glPLSlices_V_10_ce1();
    void thread_glPLSlices_V_10_we1();
    void thread_glPLSlices_V_11_address0();
    void thread_glPLSlices_V_11_address1();
    void thread_glPLSlices_V_11_ce0();
    void thread_glPLSlices_V_11_ce1();
    void thread_glPLSlices_V_11_we1();
    void thread_glPLSlices_V_12_address0();
    void thread_glPLSlices_V_12_address1();
    void thread_glPLSlices_V_12_ce0();
    void thread_glPLSlices_V_12_ce1();
    void thread_glPLSlices_V_12_we1();
    void thread_glPLSlices_V_13_address0();
    void thread_glPLSlices_V_13_address1();
    void thread_glPLSlices_V_13_ce0();
    void thread_glPLSlices_V_13_ce1();
    void thread_glPLSlices_V_13_we1();
    void thread_glPLSlices_V_14_address0();
    void thread_glPLSlices_V_14_address1();
    void thread_glPLSlices_V_14_ce0();
    void thread_glPLSlices_V_14_ce1();
    void thread_glPLSlices_V_14_we1();
    void thread_glPLSlices_V_15_address0();
    void thread_glPLSlices_V_15_address1();
    void thread_glPLSlices_V_15_ce0();
    void thread_glPLSlices_V_15_ce1();
    void thread_glPLSlices_V_15_we1();
    void thread_glPLSlices_V_1_address0();
    void thread_glPLSlices_V_1_address1();
    void thread_glPLSlices_V_1_ce0();
    void thread_glPLSlices_V_1_ce1();
    void thread_glPLSlices_V_1_we1();
    void thread_glPLSlices_V_2_address0();
    void thread_glPLSlices_V_2_address1();
    void thread_glPLSlices_V_2_ce0();
    void thread_glPLSlices_V_2_ce1();
    void thread_glPLSlices_V_2_we1();
    void thread_glPLSlices_V_3_address0();
    void thread_glPLSlices_V_3_address1();
    void thread_glPLSlices_V_3_ce0();
    void thread_glPLSlices_V_3_ce1();
    void thread_glPLSlices_V_3_we1();
    void thread_glPLSlices_V_4_address0();
    void thread_glPLSlices_V_4_address1();
    void thread_glPLSlices_V_4_ce0();
    void thread_glPLSlices_V_4_ce1();
    void thread_glPLSlices_V_4_we1();
    void thread_glPLSlices_V_5_address0();
    void thread_glPLSlices_V_5_address1();
    void thread_glPLSlices_V_5_ce0();
    void thread_glPLSlices_V_5_ce1();
    void thread_glPLSlices_V_5_we1();
    void thread_glPLSlices_V_6_address0();
    void thread_glPLSlices_V_6_address1();
    void thread_glPLSlices_V_6_ce0();
    void thread_glPLSlices_V_6_ce1();
    void thread_glPLSlices_V_6_we1();
    void thread_glPLSlices_V_7_address0();
    void thread_glPLSlices_V_7_address1();
    void thread_glPLSlices_V_7_ce0();
    void thread_glPLSlices_V_7_ce1();
    void thread_glPLSlices_V_7_we1();
    void thread_glPLSlices_V_8_address0();
    void thread_glPLSlices_V_8_address1();
    void thread_glPLSlices_V_8_ce0();
    void thread_glPLSlices_V_8_ce1();
    void thread_glPLSlices_V_8_we1();
    void thread_glPLSlices_V_9_address0();
    void thread_glPLSlices_V_9_address1();
    void thread_glPLSlices_V_9_ce0();
    void thread_glPLSlices_V_9_ce1();
    void thread_glPLSlices_V_9_we1();
    void thread_grp_calcOF_fu_1565_ap_ce();
    void thread_grp_calcOF_fu_1565_ap_start();
    void thread_grp_calcOF_fu_1565_y();
    void thread_i_cast_fu_2584_p1();
    void thread_i_fu_2593_p2();
    void thread_index_assign_1_1_cas_fu_2770_p1();
    void thread_index_assign_1_1_fu_2764_p2();
    void thread_index_assign_1_2_cas_fu_2788_p1();
    void thread_index_assign_1_2_fu_2782_p2();
    void thread_index_assign_1_cast_fu_2752_p1();
    void thread_index_assign_1_s_fu_2746_p2();
    void thread_lhs_V_fu_3204_p1();
    void thread_localCnt_fu_3245_p2();
    void thread_p_Repl2_1_1_fu_2844_p1();
    void thread_p_Repl2_1_2_fu_2866_p1();
    void thread_p_Repl2_1_3_fu_2888_p1();
    void thread_p_Repl2_1_fu_2822_p1();
    void thread_p_Result_4_3_fu_2800_p5();
    void thread_r_V_1_fu_3230_p2();
    void thread_r_V_fu_3216_p2();
    void thread_rhs_V_1_cast_fu_3226_p1();
    void thread_rhs_V_fu_3212_p1();
    void thread_tmp1_cast_fu_3175_p1();
    void thread_tmp1_fu_2948_p2();
    void thread_tmp2_cast_cast_fu_3194_p1();
    void thread_tmp2_fu_3188_p2();
    void thread_tmp3_cast_fu_3184_p1();
    void thread_tmp3_fu_3178_p2();
    void thread_tmpTmpData_V_fu_2812_p2();
    void thread_tmp_10_fu_2599_p2();
    void thread_tmp_11_cast_fu_3236_p1();
    void thread_tmp_11_fu_2738_p3();
    void thread_tmp_12_fu_2926_p3();
    void thread_tmp_13_fu_2937_p3();
    void thread_tmp_14_fu_2756_p3();
    void thread_tmp_15_cast_fu_2734_p1();
    void thread_tmp_15_fu_2774_p3();
    void thread_tmp_16_cast_fu_2944_p1();
    void thread_tmp_16_fu_2792_p3();
    void thread_tmp_17_fu_3198_p2();
    void thread_tmp_18_fu_3255_p2();
    void thread_tmp_19_cast_cast_fu_2933_p1();
    void thread_tmp_19_fu_2818_p1();
    void thread_tmp_20_fu_2826_p4();
    void thread_tmp_21_cast_fu_2958_p1();
    void thread_tmp_21_fu_2836_p3();
    void thread_tmp_22_cast_fu_3032_p1();
    void thread_tmp_22_fu_2848_p4();
    void thread_tmp_23_cast_fu_3171_p1();
    void thread_tmp_23_fu_2858_p3();
    void thread_tmp_24_fu_2870_p4();
    void thread_tmp_25_fu_2880_p3();
    void thread_tmp_26_fu_2892_p4();
    void thread_tmp_28_fu_2605_p1();
    void thread_tmp_2_fu_2532_p2();
    void thread_tmp_4_fu_2550_p2();
    void thread_tmp_5_fu_2588_p2();
    void thread_tmp_6_fu_2578_p0();
    void thread_tmp_6_fu_2578_p00();
    void thread_tmp_6_fu_2578_p2();
    void thread_tmp_7_fu_2629_p3();
    void thread_tmp_8_cast_fu_2662_p1();
    void thread_tmp_8_fu_2657_p2();
    void thread_tmp_9_cast6_fu_2647_p4();
    void thread_tmp_fu_2514_p2();
    void thread_tmp_s_fu_2727_p3();
    void thread_x_cast_fu_2918_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
