// Seed: 2544394559
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1
);
  tri0 id_3 = 1;
  logic [7:0] id_4;
  if (1) begin
    wire id_5;
  end
  assign id_4[1'd0==1] = id_3;
  assign id_3 = 1;
  assign id_3 = id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
  logic [7:0] id_6 = id_4;
endmodule
