TimeQuest Timing Analyzer report for IQModulePhaseLocked
Tue Oct  3 18:16:55 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Slow 1100mV 85C Model Metastability Report
 20. Slow 1100mV 0C Model Fmax Summary
 21. Slow 1100mV 0C Model Setup Summary
 22. Slow 1100mV 0C Model Hold Summary
 23. Slow 1100mV 0C Model Recovery Summary
 24. Slow 1100mV 0C Model Removal Summary
 25. Slow 1100mV 0C Model Minimum Pulse Width Summary
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Slow 1100mV 0C Model Metastability Report
 33. Fast 1100mV 85C Model Setup Summary
 34. Fast 1100mV 85C Model Hold Summary
 35. Fast 1100mV 85C Model Recovery Summary
 36. Fast 1100mV 85C Model Removal Summary
 37. Fast 1100mV 85C Model Minimum Pulse Width Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Fast 1100mV 85C Model Metastability Report
 45. Fast 1100mV 0C Model Setup Summary
 46. Fast 1100mV 0C Model Hold Summary
 47. Fast 1100mV 0C Model Recovery Summary
 48. Fast 1100mV 0C Model Removal Summary
 49. Fast 1100mV 0C Model Minimum Pulse Width Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Propagation Delay
 55. Minimum Propagation Delay
 56. Fast 1100mV 0C Model Metastability Report
 57. Multicorner Timing Analysis Summary
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1100mv 0c Model)
 67. Signal Integrity Metrics (Slow 1100mv 85c Model)
 68. Signal Integrity Metrics (Fast 1100mv 0c Model)
 69. Signal Integrity Metrics (Fast 1100mv 85c Model)
 70. Setup Transfers
 71. Hold Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths
 75. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; IQModulePhaseLocked                                ;
; Device Family      ; Cyclone V                                          ;
; Device Name        ; 5CSEMA5F31C6                                       ;
; Timing Models      ; Preliminary                                        ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.66        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  55.3%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------+
; SDC File List                                                                           ;
+-----------------------------------------------------+--------+--------------------------+
; SDC File Path                                       ; Status ; Read at                  ;
+-----------------------------------------------------+--------+--------------------------+
; ../Megafunctions/FIR/fir_filter/fir_filter_0002.sdc ; OK     ; Tue Oct  3 18:16:21 2017 ;
+-----------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 105.15 MHz ; 105.15 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1100mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -8.510 ; -50325.276      ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1100mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.216 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -2.225 ; -28243.132                    ;
+----------+--------+-------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ADC_DB[*]   ; CLOCK_50   ; 6.064 ; 7.504 ; Rise       ; CLOCK_50        ;
;  ADC_DB[0]  ; CLOCK_50   ; 3.944 ; 5.399 ; Rise       ; CLOCK_50        ;
;  ADC_DB[1]  ; CLOCK_50   ; 4.349 ; 6.019 ; Rise       ; CLOCK_50        ;
;  ADC_DB[2]  ; CLOCK_50   ; 3.040 ; 4.586 ; Rise       ; CLOCK_50        ;
;  ADC_DB[3]  ; CLOCK_50   ; 5.738 ; 7.251 ; Rise       ; CLOCK_50        ;
;  ADC_DB[4]  ; CLOCK_50   ; 5.596 ; 6.952 ; Rise       ; CLOCK_50        ;
;  ADC_DB[5]  ; CLOCK_50   ; 3.953 ; 5.534 ; Rise       ; CLOCK_50        ;
;  ADC_DB[6]  ; CLOCK_50   ; 6.064 ; 7.504 ; Rise       ; CLOCK_50        ;
;  ADC_DB[7]  ; CLOCK_50   ; 5.869 ; 7.216 ; Rise       ; CLOCK_50        ;
;  ADC_DB[8]  ; CLOCK_50   ; 5.684 ; 7.126 ; Rise       ; CLOCK_50        ;
;  ADC_DB[9]  ; CLOCK_50   ; 3.603 ; 5.079 ; Rise       ; CLOCK_50        ;
;  ADC_DB[10] ; CLOCK_50   ; 5.646 ; 7.064 ; Rise       ; CLOCK_50        ;
;  ADC_DB[11] ; CLOCK_50   ; 5.024 ; 6.201 ; Rise       ; CLOCK_50        ;
;  ADC_DB[12] ; CLOCK_50   ; 2.866 ; 4.221 ; Rise       ; CLOCK_50        ;
;  ADC_DB[13] ; CLOCK_50   ; 3.210 ; 4.707 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 2.179 ; 2.811 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 2.179 ; 2.811 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 1.110 ; 1.644 ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; 0.692 ; 1.271 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; 0.838 ; 1.562 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 1.110 ; 1.644 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADC_DB[*]   ; CLOCK_50   ; 0.803  ; 0.109  ; Rise       ; CLOCK_50        ;
;  ADC_DB[0]  ; CLOCK_50   ; -0.154 ; -0.800 ; Rise       ; CLOCK_50        ;
;  ADC_DB[1]  ; CLOCK_50   ; -0.362 ; -1.225 ; Rise       ; CLOCK_50        ;
;  ADC_DB[2]  ; CLOCK_50   ; 0.382  ; -0.428 ; Rise       ; CLOCK_50        ;
;  ADC_DB[3]  ; CLOCK_50   ; -0.657 ; -1.371 ; Rise       ; CLOCK_50        ;
;  ADC_DB[4]  ; CLOCK_50   ; -0.087 ; -0.635 ; Rise       ; CLOCK_50        ;
;  ADC_DB[5]  ; CLOCK_50   ; -0.398 ; -1.176 ; Rise       ; CLOCK_50        ;
;  ADC_DB[6]  ; CLOCK_50   ; -0.430 ; -1.118 ; Rise       ; CLOCK_50        ;
;  ADC_DB[7]  ; CLOCK_50   ; -0.195 ; -0.863 ; Rise       ; CLOCK_50        ;
;  ADC_DB[8]  ; CLOCK_50   ; -0.323 ; -1.031 ; Rise       ; CLOCK_50        ;
;  ADC_DB[9]  ; CLOCK_50   ; 0.643  ; -0.072 ; Rise       ; CLOCK_50        ;
;  ADC_DB[10] ; CLOCK_50   ; -0.467 ; -1.114 ; Rise       ; CLOCK_50        ;
;  ADC_DB[11] ; CLOCK_50   ; -0.119 ; -0.681 ; Rise       ; CLOCK_50        ;
;  ADC_DB[12] ; CLOCK_50   ; 0.441  ; -0.235 ; Rise       ; CLOCK_50        ;
;  ADC_DB[13] ; CLOCK_50   ; 0.803  ; 0.109  ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 0.898  ; 0.355  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 0.898  ; 0.355  ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.116  ; -0.383 ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; 0.102  ; -0.408 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; 0.033  ; -0.547 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 0.116  ; -0.383 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADC_CLK_A   ; CLOCK_50   ; 8.512  ; 8.687  ; Rise       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 8.513  ; 8.703  ; Rise       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 8.562  ; 8.761  ; Rise       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 8.568  ; 8.766  ; Rise       ; CLOCK_50        ;
; DAC_DA[*]   ; CLOCK_50   ; 11.340 ; 11.544 ; Rise       ; CLOCK_50        ;
;  DAC_DA[0]  ; CLOCK_50   ; 11.223 ; 11.363 ; Rise       ; CLOCK_50        ;
;  DAC_DA[1]  ; CLOCK_50   ; 11.166 ; 11.318 ; Rise       ; CLOCK_50        ;
;  DAC_DA[2]  ; CLOCK_50   ; 9.629  ; 9.889  ; Rise       ; CLOCK_50        ;
;  DAC_DA[3]  ; CLOCK_50   ; 11.073 ; 11.180 ; Rise       ; CLOCK_50        ;
;  DAC_DA[4]  ; CLOCK_50   ; 10.822 ; 11.047 ; Rise       ; CLOCK_50        ;
;  DAC_DA[5]  ; CLOCK_50   ; 11.076 ; 11.177 ; Rise       ; CLOCK_50        ;
;  DAC_DA[6]  ; CLOCK_50   ; 9.849  ; 10.142 ; Rise       ; CLOCK_50        ;
;  DAC_DA[7]  ; CLOCK_50   ; 9.814  ; 10.126 ; Rise       ; CLOCK_50        ;
;  DAC_DA[8]  ; CLOCK_50   ; 11.120 ; 11.242 ; Rise       ; CLOCK_50        ;
;  DAC_DA[9]  ; CLOCK_50   ; 11.189 ; 11.338 ; Rise       ; CLOCK_50        ;
;  DAC_DA[10] ; CLOCK_50   ; 11.340 ; 11.544 ; Rise       ; CLOCK_50        ;
;  DAC_DA[11] ; CLOCK_50   ; 11.125 ; 11.252 ; Rise       ; CLOCK_50        ;
;  DAC_DA[12] ; CLOCK_50   ; 11.049 ; 11.149 ; Rise       ; CLOCK_50        ;
;  DAC_DA[13] ; CLOCK_50   ; 9.504  ; 9.729  ; Rise       ; CLOCK_50        ;
; DAC_DB[*]   ; CLOCK_50   ; 13.938 ; 15.275 ; Rise       ; CLOCK_50        ;
;  DAC_DB[0]  ; CLOCK_50   ; 13.917 ; 15.113 ; Rise       ; CLOCK_50        ;
;  DAC_DB[1]  ; CLOCK_50   ; 12.865 ; 13.558 ; Rise       ; CLOCK_50        ;
;  DAC_DB[2]  ; CLOCK_50   ; 12.951 ; 13.451 ; Rise       ; CLOCK_50        ;
;  DAC_DB[3]  ; CLOCK_50   ; 13.027 ; 13.735 ; Rise       ; CLOCK_50        ;
;  DAC_DB[4]  ; CLOCK_50   ; 11.752 ; 12.799 ; Rise       ; CLOCK_50        ;
;  DAC_DB[5]  ; CLOCK_50   ; 13.421 ; 14.242 ; Rise       ; CLOCK_50        ;
;  DAC_DB[6]  ; CLOCK_50   ; 13.192 ; 14.056 ; Rise       ; CLOCK_50        ;
;  DAC_DB[7]  ; CLOCK_50   ; 11.501 ; 12.139 ; Rise       ; CLOCK_50        ;
;  DAC_DB[8]  ; CLOCK_50   ; 13.421 ; 14.506 ; Rise       ; CLOCK_50        ;
;  DAC_DB[9]  ; CLOCK_50   ; 13.938 ; 15.275 ; Rise       ; CLOCK_50        ;
;  DAC_DB[10] ; CLOCK_50   ; 12.650 ; 13.304 ; Rise       ; CLOCK_50        ;
;  DAC_DB[11] ; CLOCK_50   ; 13.481 ; 14.385 ; Rise       ; CLOCK_50        ;
;  DAC_DB[12] ; CLOCK_50   ; 13.200 ; 13.739 ; Rise       ; CLOCK_50        ;
;  DAC_DB[13] ; CLOCK_50   ; 13.109 ; 13.198 ; Rise       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 7.092  ; 7.412  ; Rise       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 8.512  ; 8.688  ; Rise       ; CLOCK_50        ;
; HEX0[*]     ; CLOCK_50   ; 13.863 ; 14.285 ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 13.863 ; 14.285 ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 12.361 ; 12.794 ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 12.663 ; 13.092 ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 11.783 ; 12.033 ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 12.618 ; 12.824 ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 12.998 ; 13.314 ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 13.105 ; 13.130 ; Rise       ; CLOCK_50        ;
; HEX1[*]     ; CLOCK_50   ; 13.346 ; 13.678 ; Rise       ; CLOCK_50        ;
;  HEX1[0]    ; CLOCK_50   ; 12.536 ; 12.490 ; Rise       ; CLOCK_50        ;
;  HEX1[1]    ; CLOCK_50   ; 12.395 ; 12.272 ; Rise       ; CLOCK_50        ;
;  HEX1[2]    ; CLOCK_50   ; 12.463 ; 12.342 ; Rise       ; CLOCK_50        ;
;  HEX1[3]    ; CLOCK_50   ; 13.346 ; 13.678 ; Rise       ; CLOCK_50        ;
;  HEX1[4]    ; CLOCK_50   ; 12.994 ; 13.153 ; Rise       ; CLOCK_50        ;
;  HEX1[5]    ; CLOCK_50   ; 13.160 ; 13.432 ; Rise       ; CLOCK_50        ;
;  HEX1[6]    ; CLOCK_50   ; 12.358 ; 12.268 ; Rise       ; CLOCK_50        ;
; HEX2[*]     ; CLOCK_50   ; 14.646 ; 16.082 ; Rise       ; CLOCK_50        ;
;  HEX2[0]    ; CLOCK_50   ; 12.790 ; 13.420 ; Rise       ; CLOCK_50        ;
;  HEX2[1]    ; CLOCK_50   ; 14.487 ; 15.083 ; Rise       ; CLOCK_50        ;
;  HEX2[2]    ; CLOCK_50   ; 12.261 ; 12.126 ; Rise       ; CLOCK_50        ;
;  HEX2[3]    ; CLOCK_50   ; 12.478 ; 12.597 ; Rise       ; CLOCK_50        ;
;  HEX2[4]    ; CLOCK_50   ; 14.646 ; 16.082 ; Rise       ; CLOCK_50        ;
;  HEX2[5]    ; CLOCK_50   ; 12.757 ; 13.296 ; Rise       ; CLOCK_50        ;
;  HEX2[6]    ; CLOCK_50   ; 12.989 ; 12.982 ; Rise       ; CLOCK_50        ;
; HEX3[*]     ; CLOCK_50   ; 13.257 ; 14.263 ; Rise       ; CLOCK_50        ;
;  HEX3[0]    ; CLOCK_50   ; 12.433 ; 13.038 ; Rise       ; CLOCK_50        ;
;  HEX3[1]    ; CLOCK_50   ; 12.045 ; 12.584 ; Rise       ; CLOCK_50        ;
;  HEX3[2]    ; CLOCK_50   ; 13.257 ; 14.263 ; Rise       ; CLOCK_50        ;
;  HEX3[3]    ; CLOCK_50   ; 12.646 ; 13.356 ; Rise       ; CLOCK_50        ;
;  HEX3[4]    ; CLOCK_50   ; 12.413 ; 13.107 ; Rise       ; CLOCK_50        ;
;  HEX3[5]    ; CLOCK_50   ; 12.161 ; 12.428 ; Rise       ; CLOCK_50        ;
;  HEX3[6]    ; CLOCK_50   ; 12.165 ; 12.625 ; Rise       ; CLOCK_50        ;
; HEX4[*]     ; CLOCK_50   ; 13.538 ; 14.619 ; Rise       ; CLOCK_50        ;
;  HEX4[0]    ; CLOCK_50   ; 12.110 ; 12.180 ; Rise       ; CLOCK_50        ;
;  HEX4[1]    ; CLOCK_50   ; 12.552 ; 13.094 ; Rise       ; CLOCK_50        ;
;  HEX4[2]    ; CLOCK_50   ; 11.942 ; 12.156 ; Rise       ; CLOCK_50        ;
;  HEX4[3]    ; CLOCK_50   ; 13.538 ; 14.619 ; Rise       ; CLOCK_50        ;
;  HEX4[4]    ; CLOCK_50   ; 13.409 ; 14.195 ; Rise       ; CLOCK_50        ;
;  HEX4[5]    ; CLOCK_50   ; 12.375 ; 12.851 ; Rise       ; CLOCK_50        ;
;  HEX4[6]    ; CLOCK_50   ; 12.760 ; 13.355 ; Rise       ; CLOCK_50        ;
; HEX5[*]     ; CLOCK_50   ; 14.216 ; 15.855 ; Rise       ; CLOCK_50        ;
;  HEX5[0]    ; CLOCK_50   ; 14.216 ; 15.855 ; Rise       ; CLOCK_50        ;
;  HEX5[1]    ; CLOCK_50   ; 12.664 ; 12.611 ; Rise       ; CLOCK_50        ;
;  HEX5[2]    ; CLOCK_50   ; 12.565 ; 13.273 ; Rise       ; CLOCK_50        ;
;  HEX5[3]    ; CLOCK_50   ; 13.135 ; 13.275 ; Rise       ; CLOCK_50        ;
;  HEX5[4]    ; CLOCK_50   ; 13.512 ; 14.093 ; Rise       ; CLOCK_50        ;
;  HEX5[5]    ; CLOCK_50   ; 13.088 ; 13.276 ; Rise       ; CLOCK_50        ;
;  HEX5[6]    ; CLOCK_50   ; 12.330 ; 12.981 ; Rise       ; CLOCK_50        ;
; LEDR[*]     ; CLOCK_50   ; 11.834 ; 12.510 ; Rise       ; CLOCK_50        ;
;  LEDR[0]    ; CLOCK_50   ; 10.518 ; 10.824 ; Rise       ; CLOCK_50        ;
;  LEDR[1]    ; CLOCK_50   ; 9.205  ; 9.232  ; Rise       ; CLOCK_50        ;
;  LEDR[6]    ; CLOCK_50   ; 11.834 ; 12.510 ; Rise       ; CLOCK_50        ;
; ADC_CLK_A   ; CLOCK_50   ; 8.512  ; 8.687  ; Fall       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 8.513  ; 8.703  ; Fall       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 8.562  ; 8.761  ; Fall       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 8.568  ; 8.766  ; Fall       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 7.092  ; 7.412  ; Fall       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 8.512  ; 8.688  ; Fall       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADC_CLK_A   ; CLOCK_50   ; 7.158  ; 7.336  ; Rise       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 7.157  ; 7.352  ; Rise       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 7.208  ; 7.410  ; Rise       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 7.214  ; 7.415  ; Rise       ; CLOCK_50        ;
; DAC_DA[*]   ; CLOCK_50   ; 8.955  ; 9.145  ; Rise       ; CLOCK_50        ;
;  DAC_DA[0]  ; CLOCK_50   ; 9.590  ; 9.686  ; Rise       ; CLOCK_50        ;
;  DAC_DA[1]  ; CLOCK_50   ; 9.542  ; 9.664  ; Rise       ; CLOCK_50        ;
;  DAC_DA[2]  ; CLOCK_50   ; 9.074  ; 9.294  ; Rise       ; CLOCK_50        ;
;  DAC_DA[3]  ; CLOCK_50   ; 9.458  ; 9.539  ; Rise       ; CLOCK_50        ;
;  DAC_DA[4]  ; CLOCK_50   ; 9.214  ; 9.380  ; Rise       ; CLOCK_50        ;
;  DAC_DA[5]  ; CLOCK_50   ; 9.464  ; 9.540  ; Rise       ; CLOCK_50        ;
;  DAC_DA[6]  ; CLOCK_50   ; 9.265  ; 9.488  ; Rise       ; CLOCK_50        ;
;  DAC_DA[7]  ; CLOCK_50   ; 9.224  ; 9.463  ; Rise       ; CLOCK_50        ;
;  DAC_DA[8]  ; CLOCK_50   ; 9.502  ; 9.598  ; Rise       ; CLOCK_50        ;
;  DAC_DA[9]  ; CLOCK_50   ; 9.549  ; 9.644  ; Rise       ; CLOCK_50        ;
;  DAC_DA[10] ; CLOCK_50   ; 9.681  ; 9.820  ; Rise       ; CLOCK_50        ;
;  DAC_DA[11] ; CLOCK_50   ; 9.507  ; 9.606  ; Rise       ; CLOCK_50        ;
;  DAC_DA[12] ; CLOCK_50   ; 9.430  ; 9.503  ; Rise       ; CLOCK_50        ;
;  DAC_DA[13] ; CLOCK_50   ; 8.955  ; 9.145  ; Rise       ; CLOCK_50        ;
; DAC_DB[*]   ; CLOCK_50   ; 9.615  ; 9.942  ; Rise       ; CLOCK_50        ;
;  DAC_DB[0]  ; CLOCK_50   ; 10.459 ; 11.059 ; Rise       ; CLOCK_50        ;
;  DAC_DB[1]  ; CLOCK_50   ; 9.740  ; 10.002 ; Rise       ; CLOCK_50        ;
;  DAC_DB[2]  ; CLOCK_50   ; 10.328 ; 10.617 ; Rise       ; CLOCK_50        ;
;  DAC_DB[3]  ; CLOCK_50   ; 10.253 ; 10.573 ; Rise       ; CLOCK_50        ;
;  DAC_DB[4]  ; CLOCK_50   ; 10.030 ; 10.753 ; Rise       ; CLOCK_50        ;
;  DAC_DB[5]  ; CLOCK_50   ; 10.488 ; 10.853 ; Rise       ; CLOCK_50        ;
;  DAC_DB[6]  ; CLOCK_50   ; 10.092 ; 10.419 ; Rise       ; CLOCK_50        ;
;  DAC_DB[7]  ; CLOCK_50   ; 9.616  ; 9.942  ; Rise       ; CLOCK_50        ;
;  DAC_DB[8]  ; CLOCK_50   ; 10.184 ; 10.564 ; Rise       ; CLOCK_50        ;
;  DAC_DB[9]  ; CLOCK_50   ; 11.225 ; 11.236 ; Rise       ; CLOCK_50        ;
;  DAC_DB[10] ; CLOCK_50   ; 9.615  ; 10.027 ; Rise       ; CLOCK_50        ;
;  DAC_DB[11] ; CLOCK_50   ; 10.226 ; 10.779 ; Rise       ; CLOCK_50        ;
;  DAC_DB[12] ; CLOCK_50   ; 9.730  ; 10.146 ; Rise       ; CLOCK_50        ;
;  DAC_DB[13] ; CLOCK_50   ; 9.876  ; 10.152 ; Rise       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 6.806  ; 7.119  ; Rise       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 7.158  ; 7.337  ; Rise       ; CLOCK_50        ;
; HEX0[*]     ; CLOCK_50   ; 9.778  ; 9.821  ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 10.783 ; 11.358 ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 10.259 ; 10.509 ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 10.030 ; 10.240 ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 9.778  ; 9.821  ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 10.194 ; 10.487 ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 10.000 ; 10.249 ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 10.072 ; 10.527 ; Rise       ; CLOCK_50        ;
; HEX1[*]     ; CLOCK_50   ; 9.294  ; 9.514  ; Rise       ; CLOCK_50        ;
;  HEX1[0]    ; CLOCK_50   ; 9.294  ; 9.537  ; Rise       ; CLOCK_50        ;
;  HEX1[1]    ; CLOCK_50   ; 9.476  ; 9.514  ; Rise       ; CLOCK_50        ;
;  HEX1[2]    ; CLOCK_50   ; 9.442  ; 9.619  ; Rise       ; CLOCK_50        ;
;  HEX1[3]    ; CLOCK_50   ; 10.240 ; 10.660 ; Rise       ; CLOCK_50        ;
;  HEX1[4]    ; CLOCK_50   ; 10.123 ; 10.370 ; Rise       ; CLOCK_50        ;
;  HEX1[5]    ; CLOCK_50   ; 10.117 ; 10.546 ; Rise       ; CLOCK_50        ;
;  HEX1[6]    ; CLOCK_50   ; 9.318  ; 9.565  ; Rise       ; CLOCK_50        ;
; HEX2[*]     ; CLOCK_50   ; 10.027 ; 10.228 ; Rise       ; CLOCK_50        ;
;  HEX2[0]    ; CLOCK_50   ; 10.037 ; 10.353 ; Rise       ; CLOCK_50        ;
;  HEX2[1]    ; CLOCK_50   ; 11.158 ; 11.971 ; Rise       ; CLOCK_50        ;
;  HEX2[2]    ; CLOCK_50   ; 10.118 ; 10.228 ; Rise       ; CLOCK_50        ;
;  HEX2[3]    ; CLOCK_50   ; 10.218 ; 10.521 ; Rise       ; CLOCK_50        ;
;  HEX2[4]    ; CLOCK_50   ; 11.618 ; 12.559 ; Rise       ; CLOCK_50        ;
;  HEX2[5]    ; CLOCK_50   ; 10.363 ; 10.869 ; Rise       ; CLOCK_50        ;
;  HEX2[6]    ; CLOCK_50   ; 10.027 ; 10.247 ; Rise       ; CLOCK_50        ;
; HEX3[*]     ; CLOCK_50   ; 9.922  ; 9.908  ; Rise       ; CLOCK_50        ;
;  HEX3[0]    ; CLOCK_50   ; 9.922  ; 10.103 ; Rise       ; CLOCK_50        ;
;  HEX3[1]    ; CLOCK_50   ; 9.995  ; 10.230 ; Rise       ; CLOCK_50        ;
;  HEX3[2]    ; CLOCK_50   ; 10.967 ; 11.562 ; Rise       ; CLOCK_50        ;
;  HEX3[3]    ; CLOCK_50   ; 10.433 ; 10.931 ; Rise       ; CLOCK_50        ;
;  HEX3[4]    ; CLOCK_50   ; 10.105 ; 10.517 ; Rise       ; CLOCK_50        ;
;  HEX3[5]    ; CLOCK_50   ; 10.014 ; 10.348 ; Rise       ; CLOCK_50        ;
;  HEX3[6]    ; CLOCK_50   ; 9.933  ; 9.908  ; Rise       ; CLOCK_50        ;
; HEX4[*]     ; CLOCK_50   ; 9.270  ; 9.561  ; Rise       ; CLOCK_50        ;
;  HEX4[0]    ; CLOCK_50   ; 9.270  ; 9.561  ; Rise       ; CLOCK_50        ;
;  HEX4[1]    ; CLOCK_50   ; 9.890  ; 10.295 ; Rise       ; CLOCK_50        ;
;  HEX4[2]    ; CLOCK_50   ; 9.667  ; 9.854  ; Rise       ; CLOCK_50        ;
;  HEX4[3]    ; CLOCK_50   ; 10.680 ; 11.431 ; Rise       ; CLOCK_50        ;
;  HEX4[4]    ; CLOCK_50   ; 10.534 ; 11.141 ; Rise       ; CLOCK_50        ;
;  HEX4[5]    ; CLOCK_50   ; 9.714  ; 10.136 ; Rise       ; CLOCK_50        ;
;  HEX4[6]    ; CLOCK_50   ; 9.982  ; 10.468 ; Rise       ; CLOCK_50        ;
; HEX5[*]     ; CLOCK_50   ; 9.834  ; 9.993  ; Rise       ; CLOCK_50        ;
;  HEX5[0]    ; CLOCK_50   ; 11.056 ; 11.844 ; Rise       ; CLOCK_50        ;
;  HEX5[1]    ; CLOCK_50   ; 9.834  ; 9.993  ; Rise       ; CLOCK_50        ;
;  HEX5[2]    ; CLOCK_50   ; 10.565 ; 10.792 ; Rise       ; CLOCK_50        ;
;  HEX5[3]    ; CLOCK_50   ; 10.096 ; 10.495 ; Rise       ; CLOCK_50        ;
;  HEX5[4]    ; CLOCK_50   ; 10.483 ; 10.960 ; Rise       ; CLOCK_50        ;
;  HEX5[5]    ; CLOCK_50   ; 10.248 ; 10.519 ; Rise       ; CLOCK_50        ;
;  HEX5[6]    ; CLOCK_50   ; 10.163 ; 10.262 ; Rise       ; CLOCK_50        ;
; LEDR[*]     ; CLOCK_50   ; 7.781  ; 7.807  ; Rise       ; CLOCK_50        ;
;  LEDR[0]    ; CLOCK_50   ; 8.910  ; 9.110  ; Rise       ; CLOCK_50        ;
;  LEDR[1]    ; CLOCK_50   ; 7.781  ; 7.807  ; Rise       ; CLOCK_50        ;
;  LEDR[6]    ; CLOCK_50   ; 10.130 ; 10.665 ; Rise       ; CLOCK_50        ;
; ADC_CLK_A   ; CLOCK_50   ; 7.158  ; 7.336  ; Fall       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 7.157  ; 7.352  ; Fall       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 7.208  ; 7.410  ; Fall       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 7.214  ; 7.415  ; Fall       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 6.806  ; 7.119  ; Fall       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 7.158  ; 7.337  ; Fall       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; DAC_DB[0]   ; 12.844 ; 13.702 ; 13.687 ; 14.578 ;
; SW[0]      ; DAC_DB[1]   ; 12.107 ; 12.493 ; 12.971 ; 13.391 ;
; SW[0]      ; DAC_DB[2]   ; 12.692 ; 13.179 ; 13.535 ; 14.055 ;
; SW[0]      ; DAC_DB[3]   ; 12.510 ; 12.965 ; 13.309 ; 13.756 ;
; SW[0]      ; DAC_DB[4]   ; 10.437 ; 11.416 ; 11.142 ; 12.086 ;
; SW[0]      ; DAC_DB[5]   ; 12.310 ; 12.874 ; 13.047 ; 13.619 ;
; SW[0]      ; DAC_DB[6]   ; 11.870 ; 12.344 ; 12.607 ; 13.089 ;
; SW[0]      ; DAC_DB[7]   ; 10.980 ; 11.683 ; 11.825 ; 12.562 ;
; SW[0]      ; DAC_DB[8]   ; 13.149 ; 13.926 ; 13.992 ; 14.775 ;
; SW[0]      ; DAC_DB[9]   ; 13.551 ; 14.763 ; 14.400 ; 15.645 ;
; SW[0]      ; DAC_DB[10]  ; 11.957 ; 12.306 ; 12.757 ; 13.098 ;
; SW[0]      ; DAC_DB[11]  ; 12.624 ; 13.288 ; 13.424 ; 14.080 ;
; SW[0]      ; DAC_DB[12]  ; 12.058 ; 12.569 ; 12.832 ; 13.323 ;
; SW[0]      ; DAC_DB[13]  ; 12.289 ; 12.428 ; 13.171 ; 13.277 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; DAC_DB[0]   ; 10.622 ; 11.321 ; 11.371 ; 11.992 ;
; SW[0]      ; DAC_DB[1]   ; 9.867  ; 10.179 ; 10.638 ; 10.871 ;
; SW[0]      ; DAC_DB[2]   ; 10.490 ; 10.876 ; 11.238 ; 11.546 ;
; SW[0]      ; DAC_DB[3]   ; 10.392 ; 10.764 ; 11.061 ; 11.427 ;
; SW[0]      ; DAC_DB[4]   ; 9.442  ; 10.256 ; 10.051 ; 10.819 ;
; SW[0]      ; DAC_DB[5]   ; 10.224 ; 10.702 ; 10.849 ; 11.320 ;
; SW[0]      ; DAC_DB[6]   ; 9.839  ; 10.272 ; 10.464 ; 10.890 ;
; SW[0]      ; DAC_DB[7]   ; 9.878  ; 10.426 ; 10.670 ; 11.141 ;
; SW[0]      ; DAC_DB[8]   ; 10.896 ; 11.574 ; 11.627 ; 12.295 ;
; SW[0]      ; DAC_DB[9]   ; 11.197 ; 12.172 ; 11.993 ; 12.889 ;
; SW[0]      ; DAC_DB[10]  ; 9.903  ; 10.199 ; 10.572 ; 10.862 ;
; SW[0]      ; DAC_DB[11]  ; 10.415 ; 10.980 ; 11.083 ; 11.644 ;
; SW[0]      ; DAC_DB[12]  ; 9.958  ; 10.358 ; 10.639 ; 11.004 ;
; SW[0]      ; DAC_DB[13]  ; 9.379  ; 9.691  ; 9.942  ; 10.300 ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 102.16 MHz ; 102.16 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1100mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -8.789 ; -51199.114     ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1100mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.112 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -2.225 ; -27718.269                   ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ADC_DB[*]   ; CLOCK_50   ; 5.919 ; 7.461 ; Rise       ; CLOCK_50        ;
;  ADC_DB[0]  ; CLOCK_50   ; 3.749 ; 5.309 ; Rise       ; CLOCK_50        ;
;  ADC_DB[1]  ; CLOCK_50   ; 4.239 ; 6.003 ; Rise       ; CLOCK_50        ;
;  ADC_DB[2]  ; CLOCK_50   ; 2.868 ; 4.502 ; Rise       ; CLOCK_50        ;
;  ADC_DB[3]  ; CLOCK_50   ; 5.526 ; 7.129 ; Rise       ; CLOCK_50        ;
;  ADC_DB[4]  ; CLOCK_50   ; 5.357 ; 6.823 ; Rise       ; CLOCK_50        ;
;  ADC_DB[5]  ; CLOCK_50   ; 3.768 ; 5.445 ; Rise       ; CLOCK_50        ;
;  ADC_DB[6]  ; CLOCK_50   ; 5.919 ; 7.461 ; Rise       ; CLOCK_50        ;
;  ADC_DB[7]  ; CLOCK_50   ; 5.655 ; 7.120 ; Rise       ; CLOCK_50        ;
;  ADC_DB[8]  ; CLOCK_50   ; 5.434 ; 6.997 ; Rise       ; CLOCK_50        ;
;  ADC_DB[9]  ; CLOCK_50   ; 3.488 ; 5.058 ; Rise       ; CLOCK_50        ;
;  ADC_DB[10] ; CLOCK_50   ; 5.403 ; 6.888 ; Rise       ; CLOCK_50        ;
;  ADC_DB[11] ; CLOCK_50   ; 4.782 ; 6.037 ; Rise       ; CLOCK_50        ;
;  ADC_DB[12] ; CLOCK_50   ; 2.657 ; 4.060 ; Rise       ; CLOCK_50        ;
;  ADC_DB[13] ; CLOCK_50   ; 3.057 ; 4.627 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 1.994 ; 2.645 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 1.994 ; 2.645 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.935 ; 1.530 ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; 0.498 ; 1.143 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; 0.635 ; 1.431 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 0.935 ; 1.530 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADC_DB[*]   ; CLOCK_50   ; 1.047  ; 0.320  ; Rise       ; CLOCK_50        ;
;  ADC_DB[0]  ; CLOCK_50   ; 0.109  ; -0.595 ; Rise       ; CLOCK_50        ;
;  ADC_DB[1]  ; CLOCK_50   ; -0.173 ; -1.068 ; Rise       ; CLOCK_50        ;
;  ADC_DB[2]  ; CLOCK_50   ; 0.591  ; -0.240 ; Rise       ; CLOCK_50        ;
;  ADC_DB[3]  ; CLOCK_50   ; -0.442 ; -1.200 ; Rise       ; CLOCK_50        ;
;  ADC_DB[4]  ; CLOCK_50   ; 0.196  ; -0.415 ; Rise       ; CLOCK_50        ;
;  ADC_DB[5]  ; CLOCK_50   ; -0.175 ; -1.005 ; Rise       ; CLOCK_50        ;
;  ADC_DB[6]  ; CLOCK_50   ; -0.226 ; -0.949 ; Rise       ; CLOCK_50        ;
;  ADC_DB[7]  ; CLOCK_50   ; 0.077  ; -0.610 ; Rise       ; CLOCK_50        ;
;  ADC_DB[8]  ; CLOCK_50   ; -0.045 ; -0.784 ; Rise       ; CLOCK_50        ;
;  ADC_DB[9]  ; CLOCK_50   ; 0.866  ; 0.150  ; Rise       ; CLOCK_50        ;
;  ADC_DB[10] ; CLOCK_50   ; -0.200 ; -0.849 ; Rise       ; CLOCK_50        ;
;  ADC_DB[11] ; CLOCK_50   ; 0.162  ; -0.442 ; Rise       ; CLOCK_50        ;
;  ADC_DB[12] ; CLOCK_50   ; 0.709  ; 0.018  ; Rise       ; CLOCK_50        ;
;  ADC_DB[13] ; CLOCK_50   ; 1.047  ; 0.320  ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 1.018  ; 0.450  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 1.018  ; 0.450  ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.314  ; -0.241 ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; 0.275  ; -0.283 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; 0.217  ; -0.421 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 0.314  ; -0.241 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADC_CLK_A   ; CLOCK_50   ; 8.332  ; 8.466  ; Rise       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 8.335  ; 8.480  ; Rise       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 8.392  ; 8.539  ; Rise       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 8.398  ; 8.545  ; Rise       ; CLOCK_50        ;
; DAC_DA[*]   ; CLOCK_50   ; 10.969 ; 11.254 ; Rise       ; CLOCK_50        ;
;  DAC_DA[0]  ; CLOCK_50   ; 10.838 ; 11.064 ; Rise       ; CLOCK_50        ;
;  DAC_DA[1]  ; CLOCK_50   ; 10.804 ; 11.033 ; Rise       ; CLOCK_50        ;
;  DAC_DA[2]  ; CLOCK_50   ; 9.301  ; 9.635  ; Rise       ; CLOCK_50        ;
;  DAC_DA[3]  ; CLOCK_50   ; 10.699 ; 10.883 ; Rise       ; CLOCK_50        ;
;  DAC_DA[4]  ; CLOCK_50   ; 10.476 ; 10.758 ; Rise       ; CLOCK_50        ;
;  DAC_DA[5]  ; CLOCK_50   ; 10.703 ; 10.882 ; Rise       ; CLOCK_50        ;
;  DAC_DA[6]  ; CLOCK_50   ; 9.491  ; 9.873  ; Rise       ; CLOCK_50        ;
;  DAC_DA[7]  ; CLOCK_50   ; 9.477  ; 9.871  ; Rise       ; CLOCK_50        ;
;  DAC_DA[8]  ; CLOCK_50   ; 10.751 ; 10.950 ; Rise       ; CLOCK_50        ;
;  DAC_DA[9]  ; CLOCK_50   ; 10.802 ; 11.040 ; Rise       ; CLOCK_50        ;
;  DAC_DA[10] ; CLOCK_50   ; 10.969 ; 11.254 ; Rise       ; CLOCK_50        ;
;  DAC_DA[11] ; CLOCK_50   ; 10.758 ; 10.959 ; Rise       ; CLOCK_50        ;
;  DAC_DA[12] ; CLOCK_50   ; 10.670 ; 10.853 ; Rise       ; CLOCK_50        ;
;  DAC_DA[13] ; CLOCK_50   ; 9.164  ; 9.463  ; Rise       ; CLOCK_50        ;
; DAC_DB[*]   ; CLOCK_50   ; 13.741 ; 15.108 ; Rise       ; CLOCK_50        ;
;  DAC_DB[0]  ; CLOCK_50   ; 13.682 ; 14.922 ; Rise       ; CLOCK_50        ;
;  DAC_DB[1]  ; CLOCK_50   ; 12.518 ; 13.269 ; Rise       ; CLOCK_50        ;
;  DAC_DB[2]  ; CLOCK_50   ; 12.618 ; 13.160 ; Rise       ; CLOCK_50        ;
;  DAC_DB[3]  ; CLOCK_50   ; 12.698 ; 13.477 ; Rise       ; CLOCK_50        ;
;  DAC_DB[4]  ; CLOCK_50   ; 11.587 ; 12.655 ; Rise       ; CLOCK_50        ;
;  DAC_DB[5]  ; CLOCK_50   ; 13.150 ; 14.009 ; Rise       ; CLOCK_50        ;
;  DAC_DB[6]  ; CLOCK_50   ; 12.942 ; 13.836 ; Rise       ; CLOCK_50        ;
;  DAC_DB[7]  ; CLOCK_50   ; 11.222 ; 11.909 ; Rise       ; CLOCK_50        ;
;  DAC_DB[8]  ; CLOCK_50   ; 13.185 ; 14.323 ; Rise       ; CLOCK_50        ;
;  DAC_DB[9]  ; CLOCK_50   ; 13.741 ; 15.108 ; Rise       ; CLOCK_50        ;
;  DAC_DB[10] ; CLOCK_50   ; 12.321 ; 13.026 ; Rise       ; CLOCK_50        ;
;  DAC_DB[11] ; CLOCK_50   ; 13.217 ; 14.190 ; Rise       ; CLOCK_50        ;
;  DAC_DB[12] ; CLOCK_50   ; 12.863 ; 13.453 ; Rise       ; CLOCK_50        ;
;  DAC_DB[13] ; CLOCK_50   ; 12.833 ; 12.986 ; Rise       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 6.961  ; 7.226  ; Rise       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 8.331  ; 8.465  ; Rise       ; CLOCK_50        ;
; HEX0[*]     ; CLOCK_50   ; 13.778 ; 14.199 ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 13.778 ; 14.199 ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 12.198 ; 12.665 ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 12.487 ; 12.963 ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 11.540 ; 11.860 ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 12.366 ; 12.665 ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 12.800 ; 13.202 ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 12.962 ; 12.997 ; Rise       ; CLOCK_50        ;
; HEX1[*]     ; CLOCK_50   ; 13.163 ; 13.559 ; Rise       ; CLOCK_50        ;
;  HEX1[0]    ; CLOCK_50   ; 12.341 ; 12.340 ; Rise       ; CLOCK_50        ;
;  HEX1[1]    ; CLOCK_50   ; 12.172 ; 12.103 ; Rise       ; CLOCK_50        ;
;  HEX1[2]    ; CLOCK_50   ; 12.212 ; 12.141 ; Rise       ; CLOCK_50        ;
;  HEX1[3]    ; CLOCK_50   ; 13.163 ; 13.559 ; Rise       ; CLOCK_50        ;
;  HEX1[4]    ; CLOCK_50   ; 12.797 ; 13.014 ; Rise       ; CLOCK_50        ;
;  HEX1[5]    ; CLOCK_50   ; 12.983 ; 13.300 ; Rise       ; CLOCK_50        ;
;  HEX1[6]    ; CLOCK_50   ; 12.141 ; 12.112 ; Rise       ; CLOCK_50        ;
; HEX2[*]     ; CLOCK_50   ; 14.524 ; 16.062 ; Rise       ; CLOCK_50        ;
;  HEX2[0]    ; CLOCK_50   ; 12.619 ; 13.321 ; Rise       ; CLOCK_50        ;
;  HEX2[1]    ; CLOCK_50   ; 14.408 ; 15.014 ; Rise       ; CLOCK_50        ;
;  HEX2[2]    ; CLOCK_50   ; 11.977 ; 11.891 ; Rise       ; CLOCK_50        ;
;  HEX2[3]    ; CLOCK_50   ; 12.265 ; 12.391 ; Rise       ; CLOCK_50        ;
;  HEX2[4]    ; CLOCK_50   ; 14.524 ; 16.062 ; Rise       ; CLOCK_50        ;
;  HEX2[5]    ; CLOCK_50   ; 12.566 ; 13.156 ; Rise       ; CLOCK_50        ;
;  HEX2[6]    ; CLOCK_50   ; 12.733 ; 12.810 ; Rise       ; CLOCK_50        ;
; HEX3[*]     ; CLOCK_50   ; 13.162 ; 14.205 ; Rise       ; CLOCK_50        ;
;  HEX3[0]    ; CLOCK_50   ; 12.133 ; 12.804 ; Rise       ; CLOCK_50        ;
;  HEX3[1]    ; CLOCK_50   ; 11.798 ; 12.334 ; Rise       ; CLOCK_50        ;
;  HEX3[2]    ; CLOCK_50   ; 13.162 ; 14.205 ; Rise       ; CLOCK_50        ;
;  HEX3[3]    ; CLOCK_50   ; 12.467 ; 13.217 ; Rise       ; CLOCK_50        ;
;  HEX3[4]    ; CLOCK_50   ; 12.140 ; 12.883 ; Rise       ; CLOCK_50        ;
;  HEX3[5]    ; CLOCK_50   ; 11.944 ; 12.215 ; Rise       ; CLOCK_50        ;
;  HEX3[6]    ; CLOCK_50   ; 11.926 ; 12.447 ; Rise       ; CLOCK_50        ;
; HEX4[*]     ; CLOCK_50   ; 13.473 ; 14.597 ; Rise       ; CLOCK_50        ;
;  HEX4[0]    ; CLOCK_50   ; 11.861 ; 11.998 ; Rise       ; CLOCK_50        ;
;  HEX4[1]    ; CLOCK_50   ; 12.356 ; 12.954 ; Rise       ; CLOCK_50        ;
;  HEX4[2]    ; CLOCK_50   ; 11.727 ; 11.990 ; Rise       ; CLOCK_50        ;
;  HEX4[3]    ; CLOCK_50   ; 13.473 ; 14.597 ; Rise       ; CLOCK_50        ;
;  HEX4[4]    ; CLOCK_50   ; 13.280 ; 14.128 ; Rise       ; CLOCK_50        ;
;  HEX4[5]    ; CLOCK_50   ; 12.176 ; 12.714 ; Rise       ; CLOCK_50        ;
;  HEX4[6]    ; CLOCK_50   ; 12.557 ; 13.240 ; Rise       ; CLOCK_50        ;
; HEX5[*]     ; CLOCK_50   ; 14.110 ; 15.776 ; Rise       ; CLOCK_50        ;
;  HEX5[0]    ; CLOCK_50   ; 14.110 ; 15.776 ; Rise       ; CLOCK_50        ;
;  HEX5[1]    ; CLOCK_50   ; 12.432 ; 12.426 ; Rise       ; CLOCK_50        ;
;  HEX5[2]    ; CLOCK_50   ; 12.288 ; 13.038 ; Rise       ; CLOCK_50        ;
;  HEX5[3]    ; CLOCK_50   ; 12.887 ; 13.093 ; Rise       ; CLOCK_50        ;
;  HEX5[4]    ; CLOCK_50   ; 13.426 ; 14.042 ; Rise       ; CLOCK_50        ;
;  HEX5[5]    ; CLOCK_50   ; 12.878 ; 13.060 ; Rise       ; CLOCK_50        ;
;  HEX5[6]    ; CLOCK_50   ; 12.066 ; 12.783 ; Rise       ; CLOCK_50        ;
; LEDR[*]     ; CLOCK_50   ; 11.492 ; 12.210 ; Rise       ; CLOCK_50        ;
;  LEDR[0]    ; CLOCK_50   ; 10.242 ; 10.552 ; Rise       ; CLOCK_50        ;
;  LEDR[1]    ; CLOCK_50   ; 8.968  ; 8.986  ; Rise       ; CLOCK_50        ;
;  LEDR[6]    ; CLOCK_50   ; 11.492 ; 12.210 ; Rise       ; CLOCK_50        ;
; ADC_CLK_A   ; CLOCK_50   ; 8.332  ; 8.466  ; Fall       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 8.335  ; 8.480  ; Fall       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 8.392  ; 8.539  ; Fall       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 8.398  ; 8.545  ; Fall       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 6.961  ; 7.226  ; Fall       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 8.331  ; 8.465  ; Fall       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADC_CLK_A   ; CLOCK_50   ; 7.020  ; 7.158  ; Rise       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 7.022  ; 7.171  ; Rise       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 7.080  ; 7.231  ; Rise       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 7.086  ; 7.236  ; Rise       ; CLOCK_50        ;
; DAC_DA[*]   ; CLOCK_50   ; 8.645  ; 8.896  ; Rise       ; CLOCK_50        ;
;  DAC_DA[0]  ; CLOCK_50   ; 9.263  ; 9.437  ; Rise       ; CLOCK_50        ;
;  DAC_DA[1]  ; CLOCK_50   ; 9.236  ; 9.422  ; Rise       ; CLOCK_50        ;
;  DAC_DA[2]  ; CLOCK_50   ; 8.775  ; 9.057  ; Rise       ; CLOCK_50        ;
;  DAC_DA[3]  ; CLOCK_50   ; 9.140  ; 9.285  ; Rise       ; CLOCK_50        ;
;  DAC_DA[4]  ; CLOCK_50   ; 8.924  ; 9.141  ; Rise       ; CLOCK_50        ;
;  DAC_DA[5]  ; CLOCK_50   ; 9.147  ; 9.287  ; Rise       ; CLOCK_50        ;
;  DAC_DA[6]  ; CLOCK_50   ; 8.940  ; 9.250  ; Rise       ; CLOCK_50        ;
;  DAC_DA[7]  ; CLOCK_50   ; 8.918  ; 9.226  ; Rise       ; CLOCK_50        ;
;  DAC_DA[8]  ; CLOCK_50   ; 9.189  ; 9.349  ; Rise       ; CLOCK_50        ;
;  DAC_DA[9]  ; CLOCK_50   ; 9.218  ; 9.398  ; Rise       ; CLOCK_50        ;
;  DAC_DA[10] ; CLOCK_50   ; 9.366  ; 9.575  ; Rise       ; CLOCK_50        ;
;  DAC_DA[11] ; CLOCK_50   ; 9.196  ; 9.357  ; Rise       ; CLOCK_50        ;
;  DAC_DA[12] ; CLOCK_50   ; 9.108  ; 9.250  ; Rise       ; CLOCK_50        ;
;  DAC_DA[13] ; CLOCK_50   ; 8.645  ; 8.896  ; Rise       ; CLOCK_50        ;
; DAC_DB[*]   ; CLOCK_50   ; 9.327  ; 9.683  ; Rise       ; CLOCK_50        ;
;  DAC_DB[0]  ; CLOCK_50   ; 10.231 ; 10.880 ; Rise       ; CLOCK_50        ;
;  DAC_DB[1]  ; CLOCK_50   ; 9.405  ; 9.683  ; Rise       ; CLOCK_50        ;
;  DAC_DB[2]  ; CLOCK_50   ; 10.026 ; 10.354 ; Rise       ; CLOCK_50        ;
;  DAC_DB[3]  ; CLOCK_50   ; 9.960  ; 10.325 ; Rise       ; CLOCK_50        ;
;  DAC_DB[4]  ; CLOCK_50   ; 9.898  ; 10.634 ; Rise       ; CLOCK_50        ;
;  DAC_DB[5]  ; CLOCK_50   ; 10.269 ; 10.701 ; Rise       ; CLOCK_50        ;
;  DAC_DB[6]  ; CLOCK_50   ; 9.843  ; 10.234 ; Rise       ; CLOCK_50        ;
;  DAC_DB[7]  ; CLOCK_50   ; 9.362  ; 9.718  ; Rise       ; CLOCK_50        ;
;  DAC_DB[8]  ; CLOCK_50   ; 9.969  ; 10.346 ; Rise       ; CLOCK_50        ;
;  DAC_DB[9]  ; CLOCK_50   ; 11.102 ; 11.103 ; Rise       ; CLOCK_50        ;
;  DAC_DB[10] ; CLOCK_50   ; 9.327  ; 9.806  ; Rise       ; CLOCK_50        ;
;  DAC_DB[11] ; CLOCK_50   ; 9.980  ; 10.567 ; Rise       ; CLOCK_50        ;
;  DAC_DB[12] ; CLOCK_50   ; 9.441  ; 9.929  ; Rise       ; CLOCK_50        ;
;  DAC_DB[13] ; CLOCK_50   ; 9.581  ; 9.856  ; Rise       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 6.690  ; 6.949  ; Rise       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 7.019  ; 7.157  ; Rise       ; CLOCK_50        ;
; HEX0[*]     ; CLOCK_50   ; 9.497  ; 9.588  ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 10.640 ; 11.308 ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 9.995  ; 10.339 ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 9.806  ; 10.089 ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 9.497  ; 9.588  ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 9.890  ; 10.269 ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 9.764  ; 10.071 ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 9.840  ; 10.379 ; Rise       ; CLOCK_50        ;
; HEX1[*]     ; CLOCK_50   ; 9.023  ; 9.299  ; Rise       ; CLOCK_50        ;
;  HEX1[0]    ; CLOCK_50   ; 9.023  ; 9.299  ; Rise       ; CLOCK_50        ;
;  HEX1[1]    ; CLOCK_50   ; 9.210  ; 9.316  ; Rise       ; CLOCK_50        ;
;  HEX1[2]    ; CLOCK_50   ; 9.143  ; 9.317  ; Rise       ; CLOCK_50        ;
;  HEX1[3]    ; CLOCK_50   ; 9.958  ; 10.476 ; Rise       ; CLOCK_50        ;
;  HEX1[4]    ; CLOCK_50   ; 9.848  ; 10.198 ; Rise       ; CLOCK_50        ;
;  HEX1[5]    ; CLOCK_50   ; 9.868  ; 10.322 ; Rise       ; CLOCK_50        ;
;  HEX1[6]    ; CLOCK_50   ; 9.043  ; 9.311  ; Rise       ; CLOCK_50        ;
; HEX2[*]     ; CLOCK_50   ; 9.679  ; 9.963  ; Rise       ; CLOCK_50        ;
;  HEX2[0]    ; CLOCK_50   ; 9.845  ; 10.176 ; Rise       ; CLOCK_50        ;
;  HEX2[1]    ; CLOCK_50   ; 10.998 ; 11.838 ; Rise       ; CLOCK_50        ;
;  HEX2[2]    ; CLOCK_50   ; 9.771  ; 9.963  ; Rise       ; CLOCK_50        ;
;  HEX2[3]    ; CLOCK_50   ; 9.924  ; 10.316 ; Rise       ; CLOCK_50        ;
;  HEX2[4]    ; CLOCK_50   ; 11.459 ; 12.452 ; Rise       ; CLOCK_50        ;
;  HEX2[5]    ; CLOCK_50   ; 10.086 ; 10.632 ; Rise       ; CLOCK_50        ;
;  HEX2[6]    ; CLOCK_50   ; 9.679  ; 9.967  ; Rise       ; CLOCK_50        ;
; HEX3[*]     ; CLOCK_50   ; 9.623  ; 9.721  ; Rise       ; CLOCK_50        ;
;  HEX3[0]    ; CLOCK_50   ; 9.623  ; 9.837  ; Rise       ; CLOCK_50        ;
;  HEX3[1]    ; CLOCK_50   ; 9.694  ; 9.957  ; Rise       ; CLOCK_50        ;
;  HEX3[2]    ; CLOCK_50   ; 10.815 ; 11.472 ; Rise       ; CLOCK_50        ;
;  HEX3[3]    ; CLOCK_50   ; 10.258 ; 10.777 ; Rise       ; CLOCK_50        ;
;  HEX3[4]    ; CLOCK_50   ; 9.812  ; 10.268 ; Rise       ; CLOCK_50        ;
;  HEX3[5]    ; CLOCK_50   ; 9.746  ; 10.133 ; Rise       ; CLOCK_50        ;
;  HEX3[6]    ; CLOCK_50   ; 9.672  ; 9.721  ; Rise       ; CLOCK_50        ;
; HEX4[*]     ; CLOCK_50   ; 8.965  ; 9.310  ; Rise       ; CLOCK_50        ;
;  HEX4[0]    ; CLOCK_50   ; 8.965  ; 9.310  ; Rise       ; CLOCK_50        ;
;  HEX4[1]    ; CLOCK_50   ; 9.637  ; 10.107 ; Rise       ; CLOCK_50        ;
;  HEX4[2]    ; CLOCK_50   ; 9.403  ; 9.617  ; Rise       ; CLOCK_50        ;
;  HEX4[3]    ; CLOCK_50   ; 10.528 ; 11.338 ; Rise       ; CLOCK_50        ;
;  HEX4[4]    ; CLOCK_50   ; 10.301 ; 11.032 ; Rise       ; CLOCK_50        ;
;  HEX4[5]    ; CLOCK_50   ; 9.476  ; 9.908  ; Rise       ; CLOCK_50        ;
;  HEX4[6]    ; CLOCK_50   ; 9.732  ; 10.262 ; Rise       ; CLOCK_50        ;
; HEX5[*]     ; CLOCK_50   ; 9.572  ; 9.781  ; Rise       ; CLOCK_50        ;
;  HEX5[0]    ; CLOCK_50   ; 10.870 ; 11.739 ; Rise       ; CLOCK_50        ;
;  HEX5[1]    ; CLOCK_50   ; 9.572  ; 9.781  ; Rise       ; CLOCK_50        ;
;  HEX5[2]    ; CLOCK_50   ; 10.302 ; 10.571 ; Rise       ; CLOCK_50        ;
;  HEX5[3]    ; CLOCK_50   ; 9.750  ; 10.227 ; Rise       ; CLOCK_50        ;
;  HEX5[4]    ; CLOCK_50   ; 10.339 ; 10.871 ; Rise       ; CLOCK_50        ;
;  HEX5[5]    ; CLOCK_50   ; 9.993  ; 10.329 ; Rise       ; CLOCK_50        ;
;  HEX5[6]    ; CLOCK_50   ; 9.954  ; 10.095 ; Rise       ; CLOCK_50        ;
; LEDR[*]     ; CLOCK_50   ; 7.589  ; 7.606  ; Rise       ; CLOCK_50        ;
;  LEDR[0]    ; CLOCK_50   ; 8.682  ; 8.883  ; Rise       ; CLOCK_50        ;
;  LEDR[1]    ; CLOCK_50   ; 7.589  ; 7.606  ; Rise       ; CLOCK_50        ;
;  LEDR[6]    ; CLOCK_50   ; 9.839  ; 10.406 ; Rise       ; CLOCK_50        ;
; ADC_CLK_A   ; CLOCK_50   ; 7.020  ; 7.158  ; Fall       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 7.022  ; 7.171  ; Fall       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 7.080  ; 7.231  ; Fall       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 7.086  ; 7.236  ; Fall       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 6.690  ; 6.949  ; Fall       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 7.019  ; 7.157  ; Fall       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; DAC_DB[0]   ; 12.437 ; 13.329 ; 13.344 ; 14.290 ;
; SW[0]      ; DAC_DB[1]   ; 11.621 ; 12.043 ; 12.546 ; 13.016 ;
; SW[0]      ; DAC_DB[2]   ; 12.201 ; 12.731 ; 13.107 ; 13.691 ;
; SW[0]      ; DAC_DB[3]   ; 12.065 ; 12.561 ; 12.926 ; 13.411 ;
; SW[0]      ; DAC_DB[4]   ; 10.087 ; 11.083 ; 10.858 ; 11.815 ;
; SW[0]      ; DAC_DB[5]   ; 11.928 ; 12.514 ; 12.727 ; 13.323 ;
; SW[0]      ; DAC_DB[6]   ; 11.475 ; 11.963 ; 12.275 ; 12.773 ;
; SW[0]      ; DAC_DB[7]   ; 10.542 ; 11.303 ; 11.445 ; 12.260 ;
; SW[0]      ; DAC_DB[8]   ; 12.797 ; 13.602 ; 13.704 ; 14.517 ;
; SW[0]      ; DAC_DB[9]   ; 13.218 ; 14.453 ; 14.123 ; 15.411 ;
; SW[0]      ; DAC_DB[10]  ; 11.518 ; 11.893 ; 12.377 ; 12.742 ;
; SW[0]      ; DAC_DB[11]  ; 12.238 ; 12.961 ; 13.099 ; 13.812 ;
; SW[0]      ; DAC_DB[12]  ; 11.560 ; 12.114 ; 12.356 ; 12.945 ;
; SW[0]      ; DAC_DB[13]  ; 11.904 ; 12.069 ; 12.862 ; 12.974 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; DAC_DB[0]   ; 10.226 ; 11.003 ; 11.045 ; 11.703 ;
; SW[0]      ; DAC_DB[1]   ; 9.385  ; 9.714  ; 10.204 ; 10.434 ;
; SW[0]      ; DAC_DB[2]   ; 10.019 ; 10.474 ; 10.837 ; 11.173 ;
; SW[0]      ; DAC_DB[3]   ; 9.978  ; 10.401 ; 10.689 ; 11.107 ;
; SW[0]      ; DAC_DB[4]   ; 9.096  ; 9.943  ; 9.756  ; 10.552 ;
; SW[0]      ; DAC_DB[5]   ; 9.868  ; 10.387 ; 10.539 ; 11.052 ;
; SW[0]      ; DAC_DB[6]   ; 9.473  ; 9.924  ; 10.144 ; 10.589 ;
; SW[0]      ; DAC_DB[7]   ; 9.435  ; 10.046 ; 10.289 ; 10.785 ;
; SW[0]      ; DAC_DB[8]   ; 10.550 ; 11.207 ; 11.325 ; 11.972 ;
; SW[0]      ; DAC_DB[9]   ; 10.867 ; 11.902 ; 11.722 ; 12.637 ;
; SW[0]      ; DAC_DB[10]  ; 9.496  ; 9.820  ; 10.208 ; 10.527 ;
; SW[0]      ; DAC_DB[11]  ; 10.040 ; 10.639 ; 10.751 ; 11.344 ;
; SW[0]      ; DAC_DB[12]  ; 9.488  ; 9.954  ; 10.239 ; 10.610 ;
; SW[0]      ; DAC_DB[13]  ; 8.928  ; 9.276  ; 9.537  ; 9.936  ;
+------------+-------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1100mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -4.323 ; -26772.920      ;
+----------+--------+-----------------+


+------------------------------------+
; Fast 1100mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.125 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -2.174 ; -22387.941                    ;
+----------+--------+-------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ADC_DB[*]   ; CLOCK_50   ; 3.569 ; 5.255 ; Rise       ; CLOCK_50        ;
;  ADC_DB[0]  ; CLOCK_50   ; 2.432 ; 4.099 ; Rise       ; CLOCK_50        ;
;  ADC_DB[1]  ; CLOCK_50   ; 2.789 ; 4.643 ; Rise       ; CLOCK_50        ;
;  ADC_DB[2]  ; CLOCK_50   ; 1.966 ; 3.686 ; Rise       ; CLOCK_50        ;
;  ADC_DB[3]  ; CLOCK_50   ; 3.501 ; 5.255 ; Rise       ; CLOCK_50        ;
;  ADC_DB[4]  ; CLOCK_50   ; 3.360 ; 4.961 ; Rise       ; CLOCK_50        ;
;  ADC_DB[5]  ; CLOCK_50   ; 2.557 ; 4.341 ; Rise       ; CLOCK_50        ;
;  ADC_DB[6]  ; CLOCK_50   ; 3.569 ; 5.246 ; Rise       ; CLOCK_50        ;
;  ADC_DB[7]  ; CLOCK_50   ; 3.414 ; 4.982 ; Rise       ; CLOCK_50        ;
;  ADC_DB[8]  ; CLOCK_50   ; 3.367 ; 5.021 ; Rise       ; CLOCK_50        ;
;  ADC_DB[9]  ; CLOCK_50   ; 2.191 ; 3.818 ; Rise       ; CLOCK_50        ;
;  ADC_DB[10] ; CLOCK_50   ; 3.280 ; 4.850 ; Rise       ; CLOCK_50        ;
;  ADC_DB[11] ; CLOCK_50   ; 2.961 ; 4.456 ; Rise       ; CLOCK_50        ;
;  ADC_DB[12] ; CLOCK_50   ; 1.804 ; 3.377 ; Rise       ; CLOCK_50        ;
;  ADC_DB[13] ; CLOCK_50   ; 2.008 ; 3.698 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 1.331 ; 2.182 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 1.331 ; 2.182 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.606 ; 1.562 ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; 0.449 ; 1.397 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; 0.523 ; 1.562 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 0.606 ; 1.557 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADC_DB[*]   ; CLOCK_50   ; 0.402  ; -0.580 ; Rise       ; CLOCK_50        ;
;  ADC_DB[0]  ; CLOCK_50   ; -0.147 ; -1.096 ; Rise       ; CLOCK_50        ;
;  ADC_DB[1]  ; CLOCK_50   ; -0.380 ; -1.570 ; Rise       ; CLOCK_50        ;
;  ADC_DB[2]  ; CLOCK_50   ; 0.164  ; -0.897 ; Rise       ; CLOCK_50        ;
;  ADC_DB[3]  ; CLOCK_50   ; -0.480 ; -1.542 ; Rise       ; CLOCK_50        ;
;  ADC_DB[4]  ; CLOCK_50   ; -0.118 ; -1.049 ; Rise       ; CLOCK_50        ;
;  ADC_DB[5]  ; CLOCK_50   ; -0.361 ; -1.417 ; Rise       ; CLOCK_50        ;
;  ADC_DB[6]  ; CLOCK_50   ; -0.302 ; -1.337 ; Rise       ; CLOCK_50        ;
;  ADC_DB[7]  ; CLOCK_50   ; -0.144 ; -1.116 ; Rise       ; CLOCK_50        ;
;  ADC_DB[8]  ; CLOCK_50   ; -0.214 ; -1.231 ; Rise       ; CLOCK_50        ;
;  ADC_DB[9]  ; CLOCK_50   ; 0.335  ; -0.644 ; Rise       ; CLOCK_50        ;
;  ADC_DB[10] ; CLOCK_50   ; -0.260 ; -1.167 ; Rise       ; CLOCK_50        ;
;  ADC_DB[11] ; CLOCK_50   ; -0.067 ; -0.945 ; Rise       ; CLOCK_50        ;
;  ADC_DB[12] ; CLOCK_50   ; 0.228  ; -0.689 ; Rise       ; CLOCK_50        ;
;  ADC_DB[13] ; CLOCK_50   ; 0.402  ; -0.580 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 0.511  ; -0.352 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 0.511  ; -0.352 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.026  ; -0.875 ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; -0.004 ; -0.895 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; -0.041 ; -0.982 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 0.026  ; -0.875 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-------------+------------+-------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+--------+------------+-----------------+
; ADC_CLK_A   ; CLOCK_50   ; 5.105 ; 5.669  ; Rise       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 5.096 ; 5.677  ; Rise       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 5.118 ; 5.701  ; Rise       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 5.123 ; 5.707  ; Rise       ; CLOCK_50        ;
; DAC_DA[*]   ; CLOCK_50   ; 6.757 ; 7.082  ; Rise       ; CLOCK_50        ;
;  DAC_DA[0]  ; CLOCK_50   ; 6.644 ; 6.918  ; Rise       ; CLOCK_50        ;
;  DAC_DA[1]  ; CLOCK_50   ; 6.623 ; 6.902  ; Rise       ; CLOCK_50        ;
;  DAC_DA[2]  ; CLOCK_50   ; 5.810 ; 6.143  ; Rise       ; CLOCK_50        ;
;  DAC_DA[3]  ; CLOCK_50   ; 6.573 ; 6.811  ; Rise       ; CLOCK_50        ;
;  DAC_DA[4]  ; CLOCK_50   ; 6.423 ; 6.720  ; Rise       ; CLOCK_50        ;
;  DAC_DA[5]  ; CLOCK_50   ; 6.556 ; 6.791  ; Rise       ; CLOCK_50        ;
;  DAC_DA[6]  ; CLOCK_50   ; 5.913 ; 6.286  ; Rise       ; CLOCK_50        ;
;  DAC_DA[7]  ; CLOCK_50   ; 5.932 ; 6.314  ; Rise       ; CLOCK_50        ;
;  DAC_DA[8]  ; CLOCK_50   ; 6.590 ; 6.844  ; Rise       ; CLOCK_50        ;
;  DAC_DA[9]  ; CLOCK_50   ; 6.664 ; 6.942  ; Rise       ; CLOCK_50        ;
;  DAC_DA[10] ; CLOCK_50   ; 6.757 ; 7.082  ; Rise       ; CLOCK_50        ;
;  DAC_DA[11] ; CLOCK_50   ; 6.594 ; 6.849  ; Rise       ; CLOCK_50        ;
;  DAC_DA[12] ; CLOCK_50   ; 6.578 ; 6.811  ; Rise       ; CLOCK_50        ;
;  DAC_DA[13] ; CLOCK_50   ; 5.737 ; 6.041  ; Rise       ; CLOCK_50        ;
; DAC_DB[*]   ; CLOCK_50   ; 8.586 ; 9.875  ; Rise       ; CLOCK_50        ;
;  DAC_DB[0]  ; CLOCK_50   ; 8.456 ; 9.632  ; Rise       ; CLOCK_50        ;
;  DAC_DB[1]  ; CLOCK_50   ; 7.619 ; 8.279  ; Rise       ; CLOCK_50        ;
;  DAC_DB[2]  ; CLOCK_50   ; 7.770 ; 8.335  ; Rise       ; CLOCK_50        ;
;  DAC_DB[3]  ; CLOCK_50   ; 7.843 ; 8.550  ; Rise       ; CLOCK_50        ;
;  DAC_DB[4]  ; CLOCK_50   ; 7.344 ; 8.217  ; Rise       ; CLOCK_50        ;
;  DAC_DB[5]  ; CLOCK_50   ; 8.180 ; 8.951  ; Rise       ; CLOCK_50        ;
;  DAC_DB[6]  ; CLOCK_50   ; 7.905 ; 8.794  ; Rise       ; CLOCK_50        ;
;  DAC_DB[7]  ; CLOCK_50   ; 6.906 ; 7.604  ; Rise       ; CLOCK_50        ;
;  DAC_DB[8]  ; CLOCK_50   ; 8.089 ; 9.105  ; Rise       ; CLOCK_50        ;
;  DAC_DB[9]  ; CLOCK_50   ; 8.586 ; 9.875  ; Rise       ; CLOCK_50        ;
;  DAC_DB[10] ; CLOCK_50   ; 7.504 ; 8.184  ; Rise       ; CLOCK_50        ;
;  DAC_DB[11] ; CLOCK_50   ; 8.011 ; 8.922  ; Rise       ; CLOCK_50        ;
;  DAC_DB[12] ; CLOCK_50   ; 7.884 ; 8.542  ; Rise       ; CLOCK_50        ;
;  DAC_DB[13] ; CLOCK_50   ; 7.994 ; 7.990  ; Rise       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 4.314 ; 4.969  ; Rise       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 5.104 ; 5.668  ; Rise       ; CLOCK_50        ;
; HEX0[*]     ; CLOCK_50   ; 8.908 ; 9.579  ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 8.908 ; 9.579  ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 7.797 ; 8.271  ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 8.054 ; 8.479  ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 7.369 ; 7.668  ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 7.947 ; 8.277  ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 8.177 ; 8.593  ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 8.319 ; 8.663  ; Rise       ; CLOCK_50        ;
; HEX1[*]     ; CLOCK_50   ; 8.453 ; 8.923  ; Rise       ; CLOCK_50        ;
;  HEX1[0]    ; CLOCK_50   ; 7.831 ; 7.977  ; Rise       ; CLOCK_50        ;
;  HEX1[1]    ; CLOCK_50   ; 7.762 ; 7.853  ; Rise       ; CLOCK_50        ;
;  HEX1[2]    ; CLOCK_50   ; 7.723 ; 7.814  ; Rise       ; CLOCK_50        ;
;  HEX1[3]    ; CLOCK_50   ; 8.453 ; 8.923  ; Rise       ; CLOCK_50        ;
;  HEX1[4]    ; CLOCK_50   ; 8.130 ; 8.488  ; Rise       ; CLOCK_50        ;
;  HEX1[5]    ; CLOCK_50   ; 8.314 ; 8.751  ; Rise       ; CLOCK_50        ;
;  HEX1[6]    ; CLOCK_50   ; 7.711 ; 7.844  ; Rise       ; CLOCK_50        ;
; HEX2[*]     ; CLOCK_50   ; 9.501 ; 10.779 ; Rise       ; CLOCK_50        ;
;  HEX2[0]    ; CLOCK_50   ; 8.202 ; 8.771  ; Rise       ; CLOCK_50        ;
;  HEX2[1]    ; CLOCK_50   ; 9.345 ; 10.172 ; Rise       ; CLOCK_50        ;
;  HEX2[2]    ; CLOCK_50   ; 7.711 ; 7.818  ; Rise       ; CLOCK_50        ;
;  HEX2[3]    ; CLOCK_50   ; 7.792 ; 7.971  ; Rise       ; CLOCK_50        ;
;  HEX2[4]    ; CLOCK_50   ; 9.501 ; 10.779 ; Rise       ; CLOCK_50        ;
;  HEX2[5]    ; CLOCK_50   ; 8.073 ; 8.629  ; Rise       ; CLOCK_50        ;
;  HEX2[6]    ; CLOCK_50   ; 8.140 ; 8.359  ; Rise       ; CLOCK_50        ;
; HEX3[*]     ; CLOCK_50   ; 8.532 ; 9.521  ; Rise       ; CLOCK_50        ;
;  HEX3[0]    ; CLOCK_50   ; 7.608 ; 8.277  ; Rise       ; CLOCK_50        ;
;  HEX3[1]    ; CLOCK_50   ; 7.494 ; 7.932  ; Rise       ; CLOCK_50        ;
;  HEX3[2]    ; CLOCK_50   ; 8.532 ; 9.521  ; Rise       ; CLOCK_50        ;
;  HEX3[3]    ; CLOCK_50   ; 8.047 ; 8.708  ; Rise       ; CLOCK_50        ;
;  HEX3[4]    ; CLOCK_50   ; 7.563 ; 8.270  ; Rise       ; CLOCK_50        ;
;  HEX3[5]    ; CLOCK_50   ; 7.592 ; 7.925  ; Rise       ; CLOCK_50        ;
;  HEX3[6]    ; CLOCK_50   ; 7.346 ; 7.913  ; Rise       ; CLOCK_50        ;
; HEX4[*]     ; CLOCK_50   ; 8.790 ; 9.805  ; Rise       ; CLOCK_50        ;
;  HEX4[0]    ; CLOCK_50   ; 7.594 ; 7.808  ; Rise       ; CLOCK_50        ;
;  HEX4[1]    ; CLOCK_50   ; 7.973 ; 8.524  ; Rise       ; CLOCK_50        ;
;  HEX4[2]    ; CLOCK_50   ; 7.496 ; 7.802  ; Rise       ; CLOCK_50        ;
;  HEX4[3]    ; CLOCK_50   ; 8.790 ; 9.805  ; Rise       ; CLOCK_50        ;
;  HEX4[4]    ; CLOCK_50   ; 8.651 ; 9.437  ; Rise       ; CLOCK_50        ;
;  HEX4[5]    ; CLOCK_50   ; 7.861 ; 8.352  ; Rise       ; CLOCK_50        ;
;  HEX4[6]    ; CLOCK_50   ; 8.103 ; 8.697  ; Rise       ; CLOCK_50        ;
; HEX5[*]     ; CLOCK_50   ; 9.222 ; 10.441 ; Rise       ; CLOCK_50        ;
;  HEX5[0]    ; CLOCK_50   ; 9.222 ; 10.441 ; Rise       ; CLOCK_50        ;
;  HEX5[1]    ; CLOCK_50   ; 7.912 ; 8.076  ; Rise       ; CLOCK_50        ;
;  HEX5[2]    ; CLOCK_50   ; 7.920 ; 8.410  ; Rise       ; CLOCK_50        ;
;  HEX5[3]    ; CLOCK_50   ; 8.231 ; 8.575  ; Rise       ; CLOCK_50        ;
;  HEX5[4]    ; CLOCK_50   ; 8.651 ; 9.293  ; Rise       ; CLOCK_50        ;
;  HEX5[5]    ; CLOCK_50   ; 8.246 ; 8.534  ; Rise       ; CLOCK_50        ;
;  HEX5[6]    ; CLOCK_50   ; 7.693 ; 8.227  ; Rise       ; CLOCK_50        ;
; LEDR[*]     ; CLOCK_50   ; 7.142 ; 7.797  ; Rise       ; CLOCK_50        ;
;  LEDR[0]    ; CLOCK_50   ; 6.353 ; 6.651  ; Rise       ; CLOCK_50        ;
;  LEDR[1]    ; CLOCK_50   ; 5.468 ; 5.511  ; Rise       ; CLOCK_50        ;
;  LEDR[6]    ; CLOCK_50   ; 7.142 ; 7.797  ; Rise       ; CLOCK_50        ;
; ADC_CLK_A   ; CLOCK_50   ; 5.105 ; 5.669  ; Fall       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 5.096 ; 5.677  ; Fall       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 5.118 ; 5.701  ; Fall       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 5.123 ; 5.707  ; Fall       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 4.314 ; 4.969  ; Fall       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 5.104 ; 5.668  ; Fall       ; CLOCK_50        ;
+-------------+------------+-------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ADC_CLK_A   ; CLOCK_50   ; 4.392 ; 4.959 ; Rise       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 4.383 ; 4.967 ; Rise       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 4.405 ; 4.991 ; Rise       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 4.410 ; 4.997 ; Rise       ; CLOCK_50        ;
; DAC_DA[*]   ; CLOCK_50   ; 5.458 ; 5.723 ; Rise       ; CLOCK_50        ;
;  DAC_DA[0]  ; CLOCK_50   ; 5.779 ; 6.007 ; Rise       ; CLOCK_50        ;
;  DAC_DA[1]  ; CLOCK_50   ; 5.761 ; 6.004 ; Rise       ; CLOCK_50        ;
;  DAC_DA[2]  ; CLOCK_50   ; 5.524 ; 5.818 ; Rise       ; CLOCK_50        ;
;  DAC_DA[3]  ; CLOCK_50   ; 5.718 ; 5.923 ; Rise       ; CLOCK_50        ;
;  DAC_DA[4]  ; CLOCK_50   ; 5.572 ; 5.815 ; Rise       ; CLOCK_50        ;
;  DAC_DA[5]  ; CLOCK_50   ; 5.703 ; 5.906 ; Rise       ; CLOCK_50        ;
;  DAC_DA[6]  ; CLOCK_50   ; 5.614 ; 5.924 ; Rise       ; CLOCK_50        ;
;  DAC_DA[7]  ; CLOCK_50   ; 5.625 ; 5.940 ; Rise       ; CLOCK_50        ;
;  DAC_DA[8]  ; CLOCK_50   ; 5.733 ; 5.953 ; Rise       ; CLOCK_50        ;
;  DAC_DA[9]  ; CLOCK_50   ; 5.794 ; 6.018 ; Rise       ; CLOCK_50        ;
;  DAC_DA[10] ; CLOCK_50   ; 5.873 ; 6.135 ; Rise       ; CLOCK_50        ;
;  DAC_DA[11] ; CLOCK_50   ; 5.736 ; 5.958 ; Rise       ; CLOCK_50        ;
;  DAC_DA[12] ; CLOCK_50   ; 5.720 ; 5.919 ; Rise       ; CLOCK_50        ;
;  DAC_DA[13] ; CLOCK_50   ; 5.458 ; 5.723 ; Rise       ; CLOCK_50        ;
; DAC_DB[*]   ; CLOCK_50   ; 5.819 ; 6.115 ; Rise       ; CLOCK_50        ;
;  DAC_DB[0]  ; CLOCK_50   ; 6.512 ; 7.148 ; Rise       ; CLOCK_50        ;
;  DAC_DB[1]  ; CLOCK_50   ; 5.909 ; 6.144 ; Rise       ; CLOCK_50        ;
;  DAC_DB[2]  ; CLOCK_50   ; 6.373 ; 6.725 ; Rise       ; CLOCK_50        ;
;  DAC_DB[3]  ; CLOCK_50   ; 6.311 ; 6.692 ; Rise       ; CLOCK_50        ;
;  DAC_DB[4]  ; CLOCK_50   ; 6.247 ; 6.917 ; Rise       ; CLOCK_50        ;
;  DAC_DB[5]  ; CLOCK_50   ; 6.467 ; 6.892 ; Rise       ; CLOCK_50        ;
;  DAC_DB[6]  ; CLOCK_50   ; 6.131 ; 6.525 ; Rise       ; CLOCK_50        ;
;  DAC_DB[7]  ; CLOCK_50   ; 5.855 ; 6.115 ; Rise       ; CLOCK_50        ;
;  DAC_DB[8]  ; CLOCK_50   ; 6.303 ; 6.653 ; Rise       ; CLOCK_50        ;
;  DAC_DB[9]  ; CLOCK_50   ; 6.999 ; 7.101 ; Rise       ; CLOCK_50        ;
;  DAC_DB[10] ; CLOCK_50   ; 5.819 ; 6.199 ; Rise       ; CLOCK_50        ;
;  DAC_DB[11] ; CLOCK_50   ; 6.274 ; 6.792 ; Rise       ; CLOCK_50        ;
;  DAC_DB[12] ; CLOCK_50   ; 5.893 ; 6.278 ; Rise       ; CLOCK_50        ;
;  DAC_DB[13] ; CLOCK_50   ; 5.951 ; 6.299 ; Rise       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 4.178 ; 4.830 ; Rise       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 4.390 ; 4.958 ; Rise       ; CLOCK_50        ;
; HEX0[*]     ; CLOCK_50   ; 5.993 ; 6.082 ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 6.833 ; 7.373 ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 6.305 ; 6.576 ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 6.227 ; 6.458 ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 5.993 ; 6.082 ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 6.245 ; 6.592 ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 6.194 ; 6.491 ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 6.265 ; 6.708 ; Rise       ; CLOCK_50        ;
; HEX1[*]     ; CLOCK_50   ; 5.649 ; 5.888 ; Rise       ; CLOCK_50        ;
;  HEX1[0]    ; CLOCK_50   ; 5.659 ; 5.934 ; Rise       ; CLOCK_50        ;
;  HEX1[1]    ; CLOCK_50   ; 5.769 ; 5.888 ; Rise       ; CLOCK_50        ;
;  HEX1[2]    ; CLOCK_50   ; 5.667 ; 5.894 ; Rise       ; CLOCK_50        ;
;  HEX1[3]    ; CLOCK_50   ; 6.338 ; 6.770 ; Rise       ; CLOCK_50        ;
;  HEX1[4]    ; CLOCK_50   ; 6.176 ; 6.478 ; Rise       ; CLOCK_50        ;
;  HEX1[5]    ; CLOCK_50   ; 6.225 ; 6.660 ; Rise       ; CLOCK_50        ;
;  HEX1[6]    ; CLOCK_50   ; 5.649 ; 5.909 ; Rise       ; CLOCK_50        ;
; HEX2[*]     ; CLOCK_50   ; 6.120 ; 6.382 ; Rise       ; CLOCK_50        ;
;  HEX2[0]    ; CLOCK_50   ; 6.203 ; 6.611 ; Rise       ; CLOCK_50        ;
;  HEX2[1]    ; CLOCK_50   ; 7.056 ; 7.862 ; Rise       ; CLOCK_50        ;
;  HEX2[2]    ; CLOCK_50   ; 6.144 ; 6.382 ; Rise       ; CLOCK_50        ;
;  HEX2[3]    ; CLOCK_50   ; 6.233 ; 6.574 ; Rise       ; CLOCK_50        ;
;  HEX2[4]    ; CLOCK_50   ; 7.314 ; 8.259 ; Rise       ; CLOCK_50        ;
;  HEX2[5]    ; CLOCK_50   ; 6.404 ; 6.922 ; Rise       ; CLOCK_50        ;
;  HEX2[6]    ; CLOCK_50   ; 6.120 ; 6.419 ; Rise       ; CLOCK_50        ;
; HEX3[*]     ; CLOCK_50   ; 6.009 ; 6.179 ; Rise       ; CLOCK_50        ;
;  HEX3[0]    ; CLOCK_50   ; 6.117 ; 6.378 ; Rise       ; CLOCK_50        ;
;  HEX3[1]    ; CLOCK_50   ; 6.128 ; 6.431 ; Rise       ; CLOCK_50        ;
;  HEX3[2]    ; CLOCK_50   ; 6.989 ; 7.635 ; Rise       ; CLOCK_50        ;
;  HEX3[3]    ; CLOCK_50   ; 6.564 ; 7.079 ; Rise       ; CLOCK_50        ;
;  HEX3[4]    ; CLOCK_50   ; 6.177 ; 6.627 ; Rise       ; CLOCK_50        ;
;  HEX3[5]    ; CLOCK_50   ; 6.179 ; 6.603 ; Rise       ; CLOCK_50        ;
;  HEX3[6]    ; CLOCK_50   ; 6.009 ; 6.179 ; Rise       ; CLOCK_50        ;
; HEX4[*]     ; CLOCK_50   ; 5.662 ; 5.974 ; Rise       ; CLOCK_50        ;
;  HEX4[0]    ; CLOCK_50   ; 5.662 ; 5.974 ; Rise       ; CLOCK_50        ;
;  HEX4[1]    ; CLOCK_50   ; 6.103 ; 6.562 ; Rise       ; CLOCK_50        ;
;  HEX4[2]    ; CLOCK_50   ; 5.883 ; 6.178 ; Rise       ; CLOCK_50        ;
;  HEX4[3]    ; CLOCK_50   ; 6.794 ; 7.538 ; Rise       ; CLOCK_50        ;
;  HEX4[4]    ; CLOCK_50   ; 6.646 ; 7.257 ; Rise       ; CLOCK_50        ;
;  HEX4[5]    ; CLOCK_50   ; 6.001 ; 6.450 ; Rise       ; CLOCK_50        ;
;  HEX4[6]    ; CLOCK_50   ; 6.183 ; 6.715 ; Rise       ; CLOCK_50        ;
; HEX5[*]     ; CLOCK_50   ; 5.977 ; 6.185 ; Rise       ; CLOCK_50        ;
;  HEX5[0]    ; CLOCK_50   ; 7.087 ; 7.814 ; Rise       ; CLOCK_50        ;
;  HEX5[1]    ; CLOCK_50   ; 5.977 ; 6.185 ; Rise       ; CLOCK_50        ;
;  HEX5[2]    ; CLOCK_50   ; 6.510 ; 6.758 ; Rise       ; CLOCK_50        ;
;  HEX5[3]    ; CLOCK_50   ; 6.203 ; 6.666 ; Rise       ; CLOCK_50        ;
;  HEX5[4]    ; CLOCK_50   ; 6.614 ; 7.053 ; Rise       ; CLOCK_50        ;
;  HEX5[5]    ; CLOCK_50   ; 6.354 ; 6.663 ; Rise       ; CLOCK_50        ;
;  HEX5[6]    ; CLOCK_50   ; 6.253 ; 6.390 ; Rise       ; CLOCK_50        ;
; LEDR[*]     ; CLOCK_50   ; 4.720 ; 4.761 ; Rise       ; CLOCK_50        ;
;  LEDR[0]    ; CLOCK_50   ; 5.484 ; 5.692 ; Rise       ; CLOCK_50        ;
;  LEDR[1]    ; CLOCK_50   ; 4.720 ; 4.761 ; Rise       ; CLOCK_50        ;
;  LEDR[6]    ; CLOCK_50   ; 6.229 ; 6.769 ; Rise       ; CLOCK_50        ;
; ADC_CLK_A   ; CLOCK_50   ; 4.392 ; 4.959 ; Fall       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 4.383 ; 4.967 ; Fall       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 4.405 ; 4.991 ; Fall       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 4.410 ; 4.997 ; Fall       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 4.178 ; 4.830 ; Fall       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 4.390 ; 4.958 ; Fall       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+-------------+-------+-------+-------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF     ;
+------------+-------------+-------+-------+-------+--------+
; SW[0]      ; DAC_DB[0]   ; 7.932 ; 8.754 ; 9.107 ; 9.936  ;
; SW[0]      ; DAC_DB[1]   ; 7.245 ; 7.617 ; 8.433 ; 8.804  ;
; SW[0]      ; DAC_DB[2]   ; 7.779 ; 8.271 ; 8.956 ; 9.455  ;
; SW[0]      ; DAC_DB[3]   ; 7.633 ; 8.118 ; 8.763 ; 9.246  ;
; SW[0]      ; DAC_DB[4]   ; 6.590 ; 7.429 ; 7.641 ; 8.467  ;
; SW[0]      ; DAC_DB[5]   ; 7.516 ; 8.083 ; 8.594 ; 9.164  ;
; SW[0]      ; DAC_DB[6]   ; 7.140 ; 7.639 ; 8.219 ; 8.721  ;
; SW[0]      ; DAC_DB[7]   ; 6.664 ; 7.286 ; 7.831 ; 8.459  ;
; SW[0]      ; DAC_DB[8]   ; 7.949 ; 8.689 ; 9.121 ; 9.863  ;
; SW[0]      ; DAC_DB[9]   ; 8.407 ; 9.521 ; 9.576 ; 10.697 ;
; SW[0]      ; DAC_DB[10]  ; 7.165 ; 7.570 ; 8.294 ; 8.697  ;
; SW[0]      ; DAC_DB[11]  ; 7.613 ; 8.258 ; 8.743 ; 9.387  ;
; SW[0]      ; DAC_DB[12]  ; 7.210 ; 7.743 ; 8.296 ; 8.807  ;
; SW[0]      ; DAC_DB[13]  ; 7.446 ; 7.601 ; 8.622 ; 8.770  ;
+------------+-------------+-------+-------+-------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; DAC_DB[0]   ; 6.742 ; 7.398 ; 7.803 ; 8.437 ;
; SW[0]      ; DAC_DB[1]   ; 6.094 ; 6.360 ; 7.166 ; 7.407 ;
; SW[0]      ; DAC_DB[2]   ; 6.606 ; 6.976 ; 7.668 ; 8.016 ;
; SW[0]      ; DAC_DB[3]   ; 6.494 ; 6.893 ; 7.513 ; 7.910 ;
; SW[0]      ; DAC_DB[4]   ; 6.033 ; 6.732 ; 6.996 ; 7.674 ;
; SW[0]      ; DAC_DB[5]   ; 6.394 ; 6.871 ; 7.372 ; 7.847 ;
; SW[0]      ; DAC_DB[6]   ; 6.061 ; 6.507 ; 7.040 ; 7.484 ;
; SW[0]      ; DAC_DB[7]   ; 6.107 ; 6.589 ; 7.195 ; 7.654 ;
; SW[0]      ; DAC_DB[8]   ; 6.768 ; 7.390 ; 7.841 ; 8.459 ;
; SW[0]      ; DAC_DB[9]   ; 7.132 ; 8.002 ; 8.221 ; 9.069 ;
; SW[0]      ; DAC_DB[10]  ; 6.075 ; 6.421 ; 7.094 ; 7.438 ;
; SW[0]      ; DAC_DB[11]  ; 6.458 ; 7.004 ; 7.477 ; 8.022 ;
; SW[0]      ; DAC_DB[12]  ; 6.109 ; 6.516 ; 7.099 ; 7.504 ;
; SW[0]      ; DAC_DB[13]  ; 5.755 ; 6.085 ; 6.708 ; 7.048 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1100mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -4.040 ; -24932.750     ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1100mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.065 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -2.174 ; -23767.675                   ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ADC_DB[*]   ; CLOCK_50   ; 3.426 ; 5.029 ; Rise       ; CLOCK_50        ;
;  ADC_DB[0]  ; CLOCK_50   ; 2.238 ; 3.855 ; Rise       ; CLOCK_50        ;
;  ADC_DB[1]  ; CLOCK_50   ; 2.628 ; 4.394 ; Rise       ; CLOCK_50        ;
;  ADC_DB[2]  ; CLOCK_50   ; 1.843 ; 3.487 ; Rise       ; CLOCK_50        ;
;  ADC_DB[3]  ; CLOCK_50   ; 3.361 ; 5.024 ; Rise       ; CLOCK_50        ;
;  ADC_DB[4]  ; CLOCK_50   ; 3.179 ; 4.714 ; Rise       ; CLOCK_50        ;
;  ADC_DB[5]  ; CLOCK_50   ; 2.397 ; 4.108 ; Rise       ; CLOCK_50        ;
;  ADC_DB[6]  ; CLOCK_50   ; 3.426 ; 5.029 ; Rise       ; CLOCK_50        ;
;  ADC_DB[7]  ; CLOCK_50   ; 3.253 ; 4.775 ; Rise       ; CLOCK_50        ;
;  ADC_DB[8]  ; CLOCK_50   ; 3.204 ; 4.806 ; Rise       ; CLOCK_50        ;
;  ADC_DB[9]  ; CLOCK_50   ; 2.068 ; 3.642 ; Rise       ; CLOCK_50        ;
;  ADC_DB[10] ; CLOCK_50   ; 3.109 ; 4.629 ; Rise       ; CLOCK_50        ;
;  ADC_DB[11] ; CLOCK_50   ; 2.816 ; 4.263 ; Rise       ; CLOCK_50        ;
;  ADC_DB[12] ; CLOCK_50   ; 1.659 ; 3.181 ; Rise       ; CLOCK_50        ;
;  ADC_DB[13] ; CLOCK_50   ; 1.871 ; 3.492 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 1.195 ; 2.076 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 1.195 ; 2.076 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.491 ; 1.495 ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; 0.359 ; 1.354 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; 0.415 ; 1.494 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 0.491 ; 1.495 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADC_DB[*]   ; CLOCK_50   ; 0.487  ; -0.526 ; Rise       ; CLOCK_50        ;
;  ADC_DB[0]  ; CLOCK_50   ; -0.013 ; -1.025 ; Rise       ; CLOCK_50        ;
;  ADC_DB[1]  ; CLOCK_50   ; -0.279 ; -1.469 ; Rise       ; CLOCK_50        ;
;  ADC_DB[2]  ; CLOCK_50   ; 0.231  ; -0.844 ; Rise       ; CLOCK_50        ;
;  ADC_DB[3]  ; CLOCK_50   ; -0.402 ; -1.471 ; Rise       ; CLOCK_50        ;
;  ADC_DB[4]  ; CLOCK_50   ; -0.010 ; -0.975 ; Rise       ; CLOCK_50        ;
;  ADC_DB[5]  ; CLOCK_50   ; -0.272 ; -1.352 ; Rise       ; CLOCK_50        ;
;  ADC_DB[6]  ; CLOCK_50   ; -0.217 ; -1.261 ; Rise       ; CLOCK_50        ;
;  ADC_DB[7]  ; CLOCK_50   ; -0.047 ; -1.042 ; Rise       ; CLOCK_50        ;
;  ADC_DB[8]  ; CLOCK_50   ; -0.114 ; -1.154 ; Rise       ; CLOCK_50        ;
;  ADC_DB[9]  ; CLOCK_50   ; 0.402  ; -0.604 ; Rise       ; CLOCK_50        ;
;  ADC_DB[10] ; CLOCK_50   ; -0.156 ; -1.089 ; Rise       ; CLOCK_50        ;
;  ADC_DB[11] ; CLOCK_50   ; 0.037  ; -0.900 ; Rise       ; CLOCK_50        ;
;  ADC_DB[12] ; CLOCK_50   ; 0.328  ; -0.652 ; Rise       ; CLOCK_50        ;
;  ADC_DB[13] ; CLOCK_50   ; 0.487  ; -0.526 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 0.534  ; -0.373 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 0.534  ; -0.373 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.123  ; -0.828 ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; 0.069  ; -0.865 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; 0.048  ; -0.933 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 0.123  ; -0.828 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+-------------+------------+-------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+--------+------------+-----------------+
; ADC_CLK_A   ; CLOCK_50   ; 4.842 ; 5.443  ; Rise       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 4.836 ; 5.452  ; Rise       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 4.865 ; 5.485  ; Rise       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 4.872 ; 5.488  ; Rise       ; CLOCK_50        ;
; DAC_DA[*]   ; CLOCK_50   ; 6.313 ; 6.630  ; Rise       ; CLOCK_50        ;
;  DAC_DA[0]  ; CLOCK_50   ; 6.209 ; 6.484  ; Rise       ; CLOCK_50        ;
;  DAC_DA[1]  ; CLOCK_50   ; 6.199 ; 6.476  ; Rise       ; CLOCK_50        ;
;  DAC_DA[2]  ; CLOCK_50   ; 5.372 ; 5.706  ; Rise       ; CLOCK_50        ;
;  DAC_DA[3]  ; CLOCK_50   ; 6.133 ; 6.376  ; Rise       ; CLOCK_50        ;
;  DAC_DA[4]  ; CLOCK_50   ; 6.014 ; 6.293  ; Rise       ; CLOCK_50        ;
;  DAC_DA[5]  ; CLOCK_50   ; 6.129 ; 6.370  ; Rise       ; CLOCK_50        ;
;  DAC_DA[6]  ; CLOCK_50   ; 5.470 ; 5.842  ; Rise       ; CLOCK_50        ;
;  DAC_DA[7]  ; CLOCK_50   ; 5.489 ; 5.864  ; Rise       ; CLOCK_50        ;
;  DAC_DA[8]  ; CLOCK_50   ; 6.164 ; 6.420  ; Rise       ; CLOCK_50        ;
;  DAC_DA[9]  ; CLOCK_50   ; 6.208 ; 6.486  ; Rise       ; CLOCK_50        ;
;  DAC_DA[10] ; CLOCK_50   ; 6.313 ; 6.630  ; Rise       ; CLOCK_50        ;
;  DAC_DA[11] ; CLOCK_50   ; 6.167 ; 6.425  ; Rise       ; CLOCK_50        ;
;  DAC_DA[12] ; CLOCK_50   ; 6.126 ; 6.367  ; Rise       ; CLOCK_50        ;
;  DAC_DA[13] ; CLOCK_50   ; 5.289 ; 5.598  ; Rise       ; CLOCK_50        ;
; DAC_DB[*]   ; CLOCK_50   ; 8.173 ; 9.282  ; Rise       ; CLOCK_50        ;
;  DAC_DB[0]  ; CLOCK_50   ; 8.012 ; 9.015  ; Rise       ; CLOCK_50        ;
;  DAC_DB[1]  ; CLOCK_50   ; 7.122 ; 7.718  ; Rise       ; CLOCK_50        ;
;  DAC_DB[2]  ; CLOCK_50   ; 7.276 ; 7.781  ; Rise       ; CLOCK_50        ;
;  DAC_DB[3]  ; CLOCK_50   ; 7.350 ; 7.991  ; Rise       ; CLOCK_50        ;
;  DAC_DB[4]  ; CLOCK_50   ; 6.917 ; 7.672  ; Rise       ; CLOCK_50        ;
;  DAC_DB[5]  ; CLOCK_50   ; 7.722 ; 8.382  ; Rise       ; CLOCK_50        ;
;  DAC_DB[6]  ; CLOCK_50   ; 7.492 ; 8.253  ; Rise       ; CLOCK_50        ;
;  DAC_DB[7]  ; CLOCK_50   ; 6.428 ; 7.053  ; Rise       ; CLOCK_50        ;
;  DAC_DB[8]  ; CLOCK_50   ; 7.649 ; 8.545  ; Rise       ; CLOCK_50        ;
;  DAC_DB[9]  ; CLOCK_50   ; 8.173 ; 9.282  ; Rise       ; CLOCK_50        ;
;  DAC_DB[10] ; CLOCK_50   ; 7.064 ; 7.662  ; Rise       ; CLOCK_50        ;
;  DAC_DB[11] ; CLOCK_50   ; 7.579 ; 8.368  ; Rise       ; CLOCK_50        ;
;  DAC_DB[12] ; CLOCK_50   ; 7.385 ; 7.985  ; Rise       ; CLOCK_50        ;
;  DAC_DB[13] ; CLOCK_50   ; 7.405 ; 7.435  ; Rise       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 4.075 ; 4.760  ; Rise       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 4.840 ; 5.443  ; Rise       ; CLOCK_50        ;
; HEX0[*]     ; CLOCK_50   ; 8.419 ; 8.966  ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 8.419 ; 8.966  ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 7.314 ; 7.736  ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 7.505 ; 7.909  ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 6.860 ; 7.156  ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 7.402 ; 7.722  ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 7.633 ; 8.023  ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 7.803 ; 8.078  ; Rise       ; CLOCK_50        ;
; HEX1[*]     ; CLOCK_50   ; 7.898 ; 8.321  ; Rise       ; CLOCK_50        ;
;  HEX1[0]    ; CLOCK_50   ; 7.293 ; 7.445  ; Rise       ; CLOCK_50        ;
;  HEX1[1]    ; CLOCK_50   ; 7.209 ; 7.317  ; Rise       ; CLOCK_50        ;
;  HEX1[2]    ; CLOCK_50   ; 7.153 ; 7.268  ; Rise       ; CLOCK_50        ;
;  HEX1[3]    ; CLOCK_50   ; 7.898 ; 8.321  ; Rise       ; CLOCK_50        ;
;  HEX1[4]    ; CLOCK_50   ; 7.591 ; 7.927  ; Rise       ; CLOCK_50        ;
;  HEX1[5]    ; CLOCK_50   ; 7.768 ; 8.165  ; Rise       ; CLOCK_50        ;
;  HEX1[6]    ; CLOCK_50   ; 7.159 ; 7.310  ; Rise       ; CLOCK_50        ;
; HEX2[*]     ; CLOCK_50   ; 8.981 ; 10.097 ; Rise       ; CLOCK_50        ;
;  HEX2[0]    ; CLOCK_50   ; 7.665 ; 8.183  ; Rise       ; CLOCK_50        ;
;  HEX2[1]    ; CLOCK_50   ; 8.839 ; 9.518  ; Rise       ; CLOCK_50        ;
;  HEX2[2]    ; CLOCK_50   ; 7.146 ; 7.257  ; Rise       ; CLOCK_50        ;
;  HEX2[3]    ; CLOCK_50   ; 7.274 ; 7.422  ; Rise       ; CLOCK_50        ;
;  HEX2[4]    ; CLOCK_50   ; 8.981 ; 10.097 ; Rise       ; CLOCK_50        ;
;  HEX2[5]    ; CLOCK_50   ; 7.545 ; 8.050  ; Rise       ; CLOCK_50        ;
;  HEX2[6]    ; CLOCK_50   ; 7.543 ; 7.776  ; Rise       ; CLOCK_50        ;
; HEX3[*]     ; CLOCK_50   ; 8.064 ; 8.912  ; Rise       ; CLOCK_50        ;
;  HEX3[0]    ; CLOCK_50   ; 7.067 ; 7.661  ; Rise       ; CLOCK_50        ;
;  HEX3[1]    ; CLOCK_50   ; 6.942 ; 7.343  ; Rise       ; CLOCK_50        ;
;  HEX3[2]    ; CLOCK_50   ; 8.064 ; 8.912  ; Rise       ; CLOCK_50        ;
;  HEX3[3]    ; CLOCK_50   ; 7.549 ; 8.130  ; Rise       ; CLOCK_50        ;
;  HEX3[4]    ; CLOCK_50   ; 7.030 ; 7.663  ; Rise       ; CLOCK_50        ;
;  HEX3[5]    ; CLOCK_50   ; 7.061 ; 7.352  ; Rise       ; CLOCK_50        ;
;  HEX3[6]    ; CLOCK_50   ; 6.839 ; 7.350  ; Rise       ; CLOCK_50        ;
; HEX4[*]     ; CLOCK_50   ; 8.328 ; 9.192  ; Rise       ; CLOCK_50        ;
;  HEX4[0]    ; CLOCK_50   ; 7.054 ; 7.262  ; Rise       ; CLOCK_50        ;
;  HEX4[1]    ; CLOCK_50   ; 7.447 ; 7.942  ; Rise       ; CLOCK_50        ;
;  HEX4[2]    ; CLOCK_50   ; 6.977 ; 7.261  ; Rise       ; CLOCK_50        ;
;  HEX4[3]    ; CLOCK_50   ; 8.328 ; 9.192  ; Rise       ; CLOCK_50        ;
;  HEX4[4]    ; CLOCK_50   ; 8.142 ; 8.825  ; Rise       ; CLOCK_50        ;
;  HEX4[5]    ; CLOCK_50   ; 7.339 ; 7.782  ; Rise       ; CLOCK_50        ;
;  HEX4[6]    ; CLOCK_50   ; 7.580 ; 8.108  ; Rise       ; CLOCK_50        ;
; HEX5[*]     ; CLOCK_50   ; 8.673 ; 9.736  ; Rise       ; CLOCK_50        ;
;  HEX5[0]    ; CLOCK_50   ; 8.673 ; 9.736  ; Rise       ; CLOCK_50        ;
;  HEX5[1]    ; CLOCK_50   ; 7.337 ; 7.504  ; Rise       ; CLOCK_50        ;
;  HEX5[2]    ; CLOCK_50   ; 7.355 ; 7.796  ; Rise       ; CLOCK_50        ;
;  HEX5[3]    ; CLOCK_50   ; 7.625 ; 7.955  ; Rise       ; CLOCK_50        ;
;  HEX5[4]    ; CLOCK_50   ; 8.149 ; 8.694  ; Rise       ; CLOCK_50        ;
;  HEX5[5]    ; CLOCK_50   ; 7.665 ; 7.936  ; Rise       ; CLOCK_50        ;
;  HEX5[6]    ; CLOCK_50   ; 7.197 ; 7.655  ; Rise       ; CLOCK_50        ;
; LEDR[*]     ; CLOCK_50   ; 6.672 ; 7.259  ; Rise       ; CLOCK_50        ;
;  LEDR[0]    ; CLOCK_50   ; 5.978 ; 6.239  ; Rise       ; CLOCK_50        ;
;  LEDR[1]    ; CLOCK_50   ; 5.161 ; 5.192  ; Rise       ; CLOCK_50        ;
;  LEDR[6]    ; CLOCK_50   ; 6.672 ; 7.259  ; Rise       ; CLOCK_50        ;
; ADC_CLK_A   ; CLOCK_50   ; 4.842 ; 5.443  ; Fall       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 4.836 ; 5.452  ; Fall       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 4.865 ; 5.485  ; Fall       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 4.872 ; 5.488  ; Fall       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 4.075 ; 4.760  ; Fall       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 4.840 ; 5.443  ; Fall       ; CLOCK_50        ;
+-------------+------------+-------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ADC_CLK_A   ; CLOCK_50   ; 4.129 ; 4.735 ; Rise       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 4.124 ; 4.745 ; Rise       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 4.153 ; 4.777 ; Rise       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 4.159 ; 4.780 ; Rise       ; CLOCK_50        ;
; DAC_DA[*]   ; CLOCK_50   ; 5.027 ; 5.294 ; Rise       ; CLOCK_50        ;
;  DAC_DA[0]  ; CLOCK_50   ; 5.363 ; 5.593 ; Rise       ; CLOCK_50        ;
;  DAC_DA[1]  ; CLOCK_50   ; 5.354 ; 5.592 ; Rise       ; CLOCK_50        ;
;  DAC_DA[2]  ; CLOCK_50   ; 5.105 ; 5.395 ; Rise       ; CLOCK_50        ;
;  DAC_DA[3]  ; CLOCK_50   ; 5.296 ; 5.502 ; Rise       ; CLOCK_50        ;
;  DAC_DA[4]  ; CLOCK_50   ; 5.178 ; 5.408 ; Rise       ; CLOCK_50        ;
;  DAC_DA[5]  ; CLOCK_50   ; 5.293 ; 5.497 ; Rise       ; CLOCK_50        ;
;  DAC_DA[6]  ; CLOCK_50   ; 5.191 ; 5.506 ; Rise       ; CLOCK_50        ;
;  DAC_DA[7]  ; CLOCK_50   ; 5.201 ; 5.509 ; Rise       ; CLOCK_50        ;
;  DAC_DA[8]  ; CLOCK_50   ; 5.324 ; 5.543 ; Rise       ; CLOCK_50        ;
;  DAC_DA[9]  ; CLOCK_50   ; 5.355 ; 5.584 ; Rise       ; CLOCK_50        ;
;  DAC_DA[10] ; CLOCK_50   ; 5.447 ; 5.702 ; Rise       ; CLOCK_50        ;
;  DAC_DA[11] ; CLOCK_50   ; 5.327 ; 5.547 ; Rise       ; CLOCK_50        ;
;  DAC_DA[12] ; CLOCK_50   ; 5.286 ; 5.489 ; Rise       ; CLOCK_50        ;
;  DAC_DA[13] ; CLOCK_50   ; 5.027 ; 5.294 ; Rise       ; CLOCK_50        ;
; DAC_DB[*]   ; CLOCK_50   ; 5.430 ; 5.675 ; Rise       ; CLOCK_50        ;
;  DAC_DB[0]  ; CLOCK_50   ; 6.120 ; 6.680 ; Rise       ; CLOCK_50        ;
;  DAC_DB[1]  ; CLOCK_50   ; 5.450 ; 5.675 ; Rise       ; CLOCK_50        ;
;  DAC_DB[2]  ; CLOCK_50   ; 5.920 ; 6.247 ; Rise       ; CLOCK_50        ;
;  DAC_DB[3]  ; CLOCK_50   ; 5.863 ; 6.224 ; Rise       ; CLOCK_50        ;
;  DAC_DB[4]  ; CLOCK_50   ; 5.908 ; 6.481 ; Rise       ; CLOCK_50        ;
;  DAC_DB[5]  ; CLOCK_50   ; 6.096 ; 6.462 ; Rise       ; CLOCK_50        ;
;  DAC_DB[6]  ; CLOCK_50   ; 5.779 ; 6.112 ; Rise       ; CLOCK_50        ;
;  DAC_DB[7]  ; CLOCK_50   ; 5.435 ; 5.685 ; Rise       ; CLOCK_50        ;
;  DAC_DB[8]  ; CLOCK_50   ; 5.924 ; 6.218 ; Rise       ; CLOCK_50        ;
;  DAC_DB[9]  ; CLOCK_50   ; 6.655 ; 6.714 ; Rise       ; CLOCK_50        ;
;  DAC_DB[10] ; CLOCK_50   ; 5.430 ; 5.782 ; Rise       ; CLOCK_50        ;
;  DAC_DB[11] ; CLOCK_50   ; 5.887 ; 6.333 ; Rise       ; CLOCK_50        ;
;  DAC_DB[12] ; CLOCK_50   ; 5.496 ; 5.858 ; Rise       ; CLOCK_50        ;
;  DAC_DB[13] ; CLOCK_50   ; 5.527 ; 5.830 ; Rise       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 3.939 ; 4.624 ; Rise       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 4.127 ; 4.735 ; Rise       ; CLOCK_50        ;
; HEX0[*]     ; CLOCK_50   ; 5.565 ; 5.667 ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 6.478 ; 6.961 ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 5.896 ; 6.155 ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 5.818 ; 6.042 ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 5.565 ; 5.667 ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 5.795 ; 6.144 ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 5.784 ; 6.064 ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 5.873 ; 6.288 ; Rise       ; CLOCK_50        ;
; HEX1[*]     ; CLOCK_50   ; 5.235 ; 5.459 ; Rise       ; CLOCK_50        ;
;  HEX1[0]    ; CLOCK_50   ; 5.260 ; 5.523 ; Rise       ; CLOCK_50        ;
;  HEX1[1]    ; CLOCK_50   ; 5.344 ; 5.485 ; Rise       ; CLOCK_50        ;
;  HEX1[2]    ; CLOCK_50   ; 5.235 ; 5.459 ; Rise       ; CLOCK_50        ;
;  HEX1[3]    ; CLOCK_50   ; 5.907 ; 6.317 ; Rise       ; CLOCK_50        ;
;  HEX1[4]    ; CLOCK_50   ; 5.749 ; 6.050 ; Rise       ; CLOCK_50        ;
;  HEX1[5]    ; CLOCK_50   ; 5.806 ; 6.219 ; Rise       ; CLOCK_50        ;
;  HEX1[6]    ; CLOCK_50   ; 5.236 ; 5.483 ; Rise       ; CLOCK_50        ;
; HEX2[*]     ; CLOCK_50   ; 5.649 ; 5.913 ; Rise       ; CLOCK_50        ;
;  HEX2[0]    ; CLOCK_50   ; 5.808 ; 6.163 ; Rise       ; CLOCK_50        ;
;  HEX2[1]    ; CLOCK_50   ; 6.689 ; 7.373 ; Rise       ; CLOCK_50        ;
;  HEX2[2]    ; CLOCK_50   ; 5.666 ; 5.913 ; Rise       ; CLOCK_50        ;
;  HEX2[3]    ; CLOCK_50   ; 5.808 ; 6.123 ; Rise       ; CLOCK_50        ;
;  HEX2[4]    ; CLOCK_50   ; 6.936 ; 7.753 ; Rise       ; CLOCK_50        ;
;  HEX2[5]    ; CLOCK_50   ; 5.962 ; 6.425 ; Rise       ; CLOCK_50        ;
;  HEX2[6]    ; CLOCK_50   ; 5.649 ; 5.940 ; Rise       ; CLOCK_50        ;
; HEX3[*]     ; CLOCK_50   ; 5.577 ; 5.752 ; Rise       ; CLOCK_50        ;
;  HEX3[0]    ; CLOCK_50   ; 5.672 ; 5.908 ; Rise       ; CLOCK_50        ;
;  HEX3[1]    ; CLOCK_50   ; 5.671 ; 5.950 ; Rise       ; CLOCK_50        ;
;  HEX3[2]    ; CLOCK_50   ; 6.611 ; 7.178 ; Rise       ; CLOCK_50        ;
;  HEX3[3]    ; CLOCK_50   ; 6.179 ; 6.617 ; Rise       ; CLOCK_50        ;
;  HEX3[4]    ; CLOCK_50   ; 5.749 ; 6.165 ; Rise       ; CLOCK_50        ;
;  HEX3[5]    ; CLOCK_50   ; 5.748 ; 6.154 ; Rise       ; CLOCK_50        ;
;  HEX3[6]    ; CLOCK_50   ; 5.577 ; 5.752 ; Rise       ; CLOCK_50        ;
; HEX4[*]     ; CLOCK_50   ; 5.231 ; 5.533 ; Rise       ; CLOCK_50        ;
;  HEX4[0]    ; CLOCK_50   ; 5.231 ; 5.533 ; Rise       ; CLOCK_50        ;
;  HEX4[1]    ; CLOCK_50   ; 5.691 ; 6.115 ; Rise       ; CLOCK_50        ;
;  HEX4[2]    ; CLOCK_50   ; 5.461 ; 5.727 ; Rise       ; CLOCK_50        ;
;  HEX4[3]    ; CLOCK_50   ; 6.429 ; 7.080 ; Rise       ; CLOCK_50        ;
;  HEX4[4]    ; CLOCK_50   ; 6.234 ; 6.801 ; Rise       ; CLOCK_50        ;
;  HEX4[5]    ; CLOCK_50   ; 5.589 ; 5.991 ; Rise       ; CLOCK_50        ;
;  HEX4[6]    ; CLOCK_50   ; 5.769 ; 6.233 ; Rise       ; CLOCK_50        ;
; HEX5[*]     ; CLOCK_50   ; 5.537 ; 5.735 ; Rise       ; CLOCK_50        ;
;  HEX5[0]    ; CLOCK_50   ; 6.676 ; 7.315 ; Rise       ; CLOCK_50        ;
;  HEX5[1]    ; CLOCK_50   ; 5.537 ; 5.735 ; Rise       ; CLOCK_50        ;
;  HEX5[2]    ; CLOCK_50   ; 6.034 ; 6.272 ; Rise       ; CLOCK_50        ;
;  HEX5[3]    ; CLOCK_50   ; 5.726 ; 6.172 ; Rise       ; CLOCK_50        ;
;  HEX5[4]    ; CLOCK_50   ; 6.245 ; 6.623 ; Rise       ; CLOCK_50        ;
;  HEX5[5]    ; CLOCK_50   ; 5.910 ; 6.195 ; Rise       ; CLOCK_50        ;
;  HEX5[6]    ; CLOCK_50   ; 5.845 ; 5.984 ; Rise       ; CLOCK_50        ;
; LEDR[*]     ; CLOCK_50   ; 4.419 ; 4.447 ; Rise       ; CLOCK_50        ;
;  LEDR[0]    ; CLOCK_50   ; 5.123 ; 5.302 ; Rise       ; CLOCK_50        ;
;  LEDR[1]    ; CLOCK_50   ; 4.419 ; 4.447 ; Rise       ; CLOCK_50        ;
;  LEDR[6]    ; CLOCK_50   ; 5.778 ; 6.259 ; Rise       ; CLOCK_50        ;
; ADC_CLK_A   ; CLOCK_50   ; 4.129 ; 4.735 ; Fall       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 4.124 ; 4.745 ; Fall       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 4.153 ; 4.777 ; Fall       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 4.159 ; 4.780 ; Fall       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 3.939 ; 4.624 ; Fall       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 4.127 ; 4.735 ; Fall       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+-------------+-------+-------+-------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF     ;
+------------+-------------+-------+-------+-------+--------+
; SW[0]      ; DAC_DB[0]   ; 7.460 ; 8.165 ; 8.640 ; 9.361  ;
; SW[0]      ; DAC_DB[1]   ; 6.719 ; 7.065 ; 7.896 ; 8.260  ;
; SW[0]      ; DAC_DB[2]   ; 7.241 ; 7.683 ; 8.421 ; 8.879  ;
; SW[0]      ; DAC_DB[3]   ; 7.117 ; 7.560 ; 8.256 ; 8.697  ;
; SW[0]      ; DAC_DB[4]   ; 6.161 ; 6.882 ; 7.237 ; 7.943  ;
; SW[0]      ; DAC_DB[5]   ; 7.066 ; 7.552 ; 8.162 ; 8.650  ;
; SW[0]      ; DAC_DB[6]   ; 6.709 ; 7.142 ; 7.805 ; 8.240  ;
; SW[0]      ; DAC_DB[7]   ; 6.162 ; 6.727 ; 7.333 ; 7.913  ;
; SW[0]      ; DAC_DB[8]   ; 7.498 ; 8.139 ; 8.674 ; 9.317  ;
; SW[0]      ; DAC_DB[9]   ; 7.980 ; 8.917 ; 9.153 ; 10.107 ;
; SW[0]      ; DAC_DB[10]  ; 6.703 ; 7.061 ; 7.842 ; 8.198  ;
; SW[0]      ; DAC_DB[11]  ; 7.162 ; 7.724 ; 8.301 ; 8.861  ;
; SW[0]      ; DAC_DB[12]  ; 6.717 ; 7.195 ; 7.812 ; 8.287  ;
; SW[0]      ; DAC_DB[13]  ; 6.880 ; 7.044 ; 8.070 ; 8.217  ;
+------------+-------------+-------+-------+-------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; DAC_DB[0]   ; 6.283 ; 6.871 ; 7.366 ; 7.918 ;
; SW[0]      ; DAC_DB[1]   ; 5.578 ; 5.827 ; 6.675 ; 6.881 ;
; SW[0]      ; DAC_DB[2]   ; 6.085 ; 6.439 ; 7.168 ; 7.486 ;
; SW[0]      ; DAC_DB[3]   ; 6.000 ; 6.377 ; 7.033 ; 7.408 ;
; SW[0]      ; DAC_DB[4]   ; 5.625 ; 6.233 ; 6.615 ; 7.201 ;
; SW[0]      ; DAC_DB[5]   ; 5.961 ; 6.382 ; 6.962 ; 7.380 ;
; SW[0]      ; DAC_DB[6]   ; 5.648 ; 6.036 ; 6.649 ; 7.034 ;
; SW[0]      ; DAC_DB[7]   ; 5.623 ; 6.070 ; 6.724 ; 7.135 ;
; SW[0]      ; DAC_DB[8]   ; 6.330 ; 6.848 ; 7.407 ; 7.922 ;
; SW[0]      ; DAC_DB[9]   ; 6.718 ; 7.469 ; 7.822 ; 8.536 ;
; SW[0]      ; DAC_DB[10]  ; 5.632 ; 5.943 ; 6.665 ; 6.974 ;
; SW[0]      ; DAC_DB[11]  ; 6.020 ; 6.491 ; 7.053 ; 7.522 ;
; SW[0]      ; DAC_DB[12]  ; 5.633 ; 6.016 ; 6.654 ; 7.011 ;
; SW[0]      ; DAC_DB[13]  ; 5.275 ; 5.574 ; 6.247 ; 6.564 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -8.789     ; 0.065 ; N/A      ; N/A     ; -2.225              ;
;  CLOCK_50        ; -8.789     ; 0.065 ; N/A      ; N/A     ; -2.225              ;
; Design-wide TNS  ; -51199.114 ; 0.0   ; 0.0      ; 0.0     ; -28243.132          ;
;  CLOCK_50        ; -51199.114 ; 0.000 ; N/A      ; N/A     ; -28243.132          ;
+------------------+------------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ADC_DB[*]   ; CLOCK_50   ; 6.064 ; 7.504 ; Rise       ; CLOCK_50        ;
;  ADC_DB[0]  ; CLOCK_50   ; 3.944 ; 5.399 ; Rise       ; CLOCK_50        ;
;  ADC_DB[1]  ; CLOCK_50   ; 4.349 ; 6.019 ; Rise       ; CLOCK_50        ;
;  ADC_DB[2]  ; CLOCK_50   ; 3.040 ; 4.586 ; Rise       ; CLOCK_50        ;
;  ADC_DB[3]  ; CLOCK_50   ; 5.738 ; 7.251 ; Rise       ; CLOCK_50        ;
;  ADC_DB[4]  ; CLOCK_50   ; 5.596 ; 6.952 ; Rise       ; CLOCK_50        ;
;  ADC_DB[5]  ; CLOCK_50   ; 3.953 ; 5.534 ; Rise       ; CLOCK_50        ;
;  ADC_DB[6]  ; CLOCK_50   ; 6.064 ; 7.504 ; Rise       ; CLOCK_50        ;
;  ADC_DB[7]  ; CLOCK_50   ; 5.869 ; 7.216 ; Rise       ; CLOCK_50        ;
;  ADC_DB[8]  ; CLOCK_50   ; 5.684 ; 7.126 ; Rise       ; CLOCK_50        ;
;  ADC_DB[9]  ; CLOCK_50   ; 3.603 ; 5.079 ; Rise       ; CLOCK_50        ;
;  ADC_DB[10] ; CLOCK_50   ; 5.646 ; 7.064 ; Rise       ; CLOCK_50        ;
;  ADC_DB[11] ; CLOCK_50   ; 5.024 ; 6.201 ; Rise       ; CLOCK_50        ;
;  ADC_DB[12] ; CLOCK_50   ; 2.866 ; 4.221 ; Rise       ; CLOCK_50        ;
;  ADC_DB[13] ; CLOCK_50   ; 3.210 ; 4.707 ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 2.179 ; 2.811 ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 2.179 ; 2.811 ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 1.110 ; 1.644 ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; 0.692 ; 1.397 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; 0.838 ; 1.562 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 1.110 ; 1.644 ; Rise       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADC_DB[*]   ; CLOCK_50   ; 1.047  ; 0.320  ; Rise       ; CLOCK_50        ;
;  ADC_DB[0]  ; CLOCK_50   ; 0.109  ; -0.595 ; Rise       ; CLOCK_50        ;
;  ADC_DB[1]  ; CLOCK_50   ; -0.173 ; -1.068 ; Rise       ; CLOCK_50        ;
;  ADC_DB[2]  ; CLOCK_50   ; 0.591  ; -0.240 ; Rise       ; CLOCK_50        ;
;  ADC_DB[3]  ; CLOCK_50   ; -0.402 ; -1.200 ; Rise       ; CLOCK_50        ;
;  ADC_DB[4]  ; CLOCK_50   ; 0.196  ; -0.415 ; Rise       ; CLOCK_50        ;
;  ADC_DB[5]  ; CLOCK_50   ; -0.175 ; -1.005 ; Rise       ; CLOCK_50        ;
;  ADC_DB[6]  ; CLOCK_50   ; -0.217 ; -0.949 ; Rise       ; CLOCK_50        ;
;  ADC_DB[7]  ; CLOCK_50   ; 0.077  ; -0.610 ; Rise       ; CLOCK_50        ;
;  ADC_DB[8]  ; CLOCK_50   ; -0.045 ; -0.784 ; Rise       ; CLOCK_50        ;
;  ADC_DB[9]  ; CLOCK_50   ; 0.866  ; 0.150  ; Rise       ; CLOCK_50        ;
;  ADC_DB[10] ; CLOCK_50   ; -0.156 ; -0.849 ; Rise       ; CLOCK_50        ;
;  ADC_DB[11] ; CLOCK_50   ; 0.162  ; -0.442 ; Rise       ; CLOCK_50        ;
;  ADC_DB[12] ; CLOCK_50   ; 0.709  ; 0.018  ; Rise       ; CLOCK_50        ;
;  ADC_DB[13] ; CLOCK_50   ; 1.047  ; 0.320  ; Rise       ; CLOCK_50        ;
; KEY[*]      ; CLOCK_50   ; 1.018  ; 0.450  ; Rise       ; CLOCK_50        ;
;  KEY[0]     ; CLOCK_50   ; 1.018  ; 0.450  ; Rise       ; CLOCK_50        ;
; SW[*]       ; CLOCK_50   ; 0.314  ; -0.241 ; Rise       ; CLOCK_50        ;
;  SW[7]      ; CLOCK_50   ; 0.275  ; -0.283 ; Rise       ; CLOCK_50        ;
;  SW[8]      ; CLOCK_50   ; 0.217  ; -0.421 ; Rise       ; CLOCK_50        ;
;  SW[9]      ; CLOCK_50   ; 0.314  ; -0.241 ; Rise       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADC_CLK_A   ; CLOCK_50   ; 8.512  ; 8.687  ; Rise       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 8.513  ; 8.703  ; Rise       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 8.562  ; 8.761  ; Rise       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 8.568  ; 8.766  ; Rise       ; CLOCK_50        ;
; DAC_DA[*]   ; CLOCK_50   ; 11.340 ; 11.544 ; Rise       ; CLOCK_50        ;
;  DAC_DA[0]  ; CLOCK_50   ; 11.223 ; 11.363 ; Rise       ; CLOCK_50        ;
;  DAC_DA[1]  ; CLOCK_50   ; 11.166 ; 11.318 ; Rise       ; CLOCK_50        ;
;  DAC_DA[2]  ; CLOCK_50   ; 9.629  ; 9.889  ; Rise       ; CLOCK_50        ;
;  DAC_DA[3]  ; CLOCK_50   ; 11.073 ; 11.180 ; Rise       ; CLOCK_50        ;
;  DAC_DA[4]  ; CLOCK_50   ; 10.822 ; 11.047 ; Rise       ; CLOCK_50        ;
;  DAC_DA[5]  ; CLOCK_50   ; 11.076 ; 11.177 ; Rise       ; CLOCK_50        ;
;  DAC_DA[6]  ; CLOCK_50   ; 9.849  ; 10.142 ; Rise       ; CLOCK_50        ;
;  DAC_DA[7]  ; CLOCK_50   ; 9.814  ; 10.126 ; Rise       ; CLOCK_50        ;
;  DAC_DA[8]  ; CLOCK_50   ; 11.120 ; 11.242 ; Rise       ; CLOCK_50        ;
;  DAC_DA[9]  ; CLOCK_50   ; 11.189 ; 11.338 ; Rise       ; CLOCK_50        ;
;  DAC_DA[10] ; CLOCK_50   ; 11.340 ; 11.544 ; Rise       ; CLOCK_50        ;
;  DAC_DA[11] ; CLOCK_50   ; 11.125 ; 11.252 ; Rise       ; CLOCK_50        ;
;  DAC_DA[12] ; CLOCK_50   ; 11.049 ; 11.149 ; Rise       ; CLOCK_50        ;
;  DAC_DA[13] ; CLOCK_50   ; 9.504  ; 9.729  ; Rise       ; CLOCK_50        ;
; DAC_DB[*]   ; CLOCK_50   ; 13.938 ; 15.275 ; Rise       ; CLOCK_50        ;
;  DAC_DB[0]  ; CLOCK_50   ; 13.917 ; 15.113 ; Rise       ; CLOCK_50        ;
;  DAC_DB[1]  ; CLOCK_50   ; 12.865 ; 13.558 ; Rise       ; CLOCK_50        ;
;  DAC_DB[2]  ; CLOCK_50   ; 12.951 ; 13.451 ; Rise       ; CLOCK_50        ;
;  DAC_DB[3]  ; CLOCK_50   ; 13.027 ; 13.735 ; Rise       ; CLOCK_50        ;
;  DAC_DB[4]  ; CLOCK_50   ; 11.752 ; 12.799 ; Rise       ; CLOCK_50        ;
;  DAC_DB[5]  ; CLOCK_50   ; 13.421 ; 14.242 ; Rise       ; CLOCK_50        ;
;  DAC_DB[6]  ; CLOCK_50   ; 13.192 ; 14.056 ; Rise       ; CLOCK_50        ;
;  DAC_DB[7]  ; CLOCK_50   ; 11.501 ; 12.139 ; Rise       ; CLOCK_50        ;
;  DAC_DB[8]  ; CLOCK_50   ; 13.421 ; 14.506 ; Rise       ; CLOCK_50        ;
;  DAC_DB[9]  ; CLOCK_50   ; 13.938 ; 15.275 ; Rise       ; CLOCK_50        ;
;  DAC_DB[10] ; CLOCK_50   ; 12.650 ; 13.304 ; Rise       ; CLOCK_50        ;
;  DAC_DB[11] ; CLOCK_50   ; 13.481 ; 14.385 ; Rise       ; CLOCK_50        ;
;  DAC_DB[12] ; CLOCK_50   ; 13.200 ; 13.739 ; Rise       ; CLOCK_50        ;
;  DAC_DB[13] ; CLOCK_50   ; 13.109 ; 13.198 ; Rise       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 7.092  ; 7.412  ; Rise       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 8.512  ; 8.688  ; Rise       ; CLOCK_50        ;
; HEX0[*]     ; CLOCK_50   ; 13.863 ; 14.285 ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 13.863 ; 14.285 ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 12.361 ; 12.794 ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 12.663 ; 13.092 ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 11.783 ; 12.033 ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 12.618 ; 12.824 ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 12.998 ; 13.314 ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 13.105 ; 13.130 ; Rise       ; CLOCK_50        ;
; HEX1[*]     ; CLOCK_50   ; 13.346 ; 13.678 ; Rise       ; CLOCK_50        ;
;  HEX1[0]    ; CLOCK_50   ; 12.536 ; 12.490 ; Rise       ; CLOCK_50        ;
;  HEX1[1]    ; CLOCK_50   ; 12.395 ; 12.272 ; Rise       ; CLOCK_50        ;
;  HEX1[2]    ; CLOCK_50   ; 12.463 ; 12.342 ; Rise       ; CLOCK_50        ;
;  HEX1[3]    ; CLOCK_50   ; 13.346 ; 13.678 ; Rise       ; CLOCK_50        ;
;  HEX1[4]    ; CLOCK_50   ; 12.994 ; 13.153 ; Rise       ; CLOCK_50        ;
;  HEX1[5]    ; CLOCK_50   ; 13.160 ; 13.432 ; Rise       ; CLOCK_50        ;
;  HEX1[6]    ; CLOCK_50   ; 12.358 ; 12.268 ; Rise       ; CLOCK_50        ;
; HEX2[*]     ; CLOCK_50   ; 14.646 ; 16.082 ; Rise       ; CLOCK_50        ;
;  HEX2[0]    ; CLOCK_50   ; 12.790 ; 13.420 ; Rise       ; CLOCK_50        ;
;  HEX2[1]    ; CLOCK_50   ; 14.487 ; 15.083 ; Rise       ; CLOCK_50        ;
;  HEX2[2]    ; CLOCK_50   ; 12.261 ; 12.126 ; Rise       ; CLOCK_50        ;
;  HEX2[3]    ; CLOCK_50   ; 12.478 ; 12.597 ; Rise       ; CLOCK_50        ;
;  HEX2[4]    ; CLOCK_50   ; 14.646 ; 16.082 ; Rise       ; CLOCK_50        ;
;  HEX2[5]    ; CLOCK_50   ; 12.757 ; 13.296 ; Rise       ; CLOCK_50        ;
;  HEX2[6]    ; CLOCK_50   ; 12.989 ; 12.982 ; Rise       ; CLOCK_50        ;
; HEX3[*]     ; CLOCK_50   ; 13.257 ; 14.263 ; Rise       ; CLOCK_50        ;
;  HEX3[0]    ; CLOCK_50   ; 12.433 ; 13.038 ; Rise       ; CLOCK_50        ;
;  HEX3[1]    ; CLOCK_50   ; 12.045 ; 12.584 ; Rise       ; CLOCK_50        ;
;  HEX3[2]    ; CLOCK_50   ; 13.257 ; 14.263 ; Rise       ; CLOCK_50        ;
;  HEX3[3]    ; CLOCK_50   ; 12.646 ; 13.356 ; Rise       ; CLOCK_50        ;
;  HEX3[4]    ; CLOCK_50   ; 12.413 ; 13.107 ; Rise       ; CLOCK_50        ;
;  HEX3[5]    ; CLOCK_50   ; 12.161 ; 12.428 ; Rise       ; CLOCK_50        ;
;  HEX3[6]    ; CLOCK_50   ; 12.165 ; 12.625 ; Rise       ; CLOCK_50        ;
; HEX4[*]     ; CLOCK_50   ; 13.538 ; 14.619 ; Rise       ; CLOCK_50        ;
;  HEX4[0]    ; CLOCK_50   ; 12.110 ; 12.180 ; Rise       ; CLOCK_50        ;
;  HEX4[1]    ; CLOCK_50   ; 12.552 ; 13.094 ; Rise       ; CLOCK_50        ;
;  HEX4[2]    ; CLOCK_50   ; 11.942 ; 12.156 ; Rise       ; CLOCK_50        ;
;  HEX4[3]    ; CLOCK_50   ; 13.538 ; 14.619 ; Rise       ; CLOCK_50        ;
;  HEX4[4]    ; CLOCK_50   ; 13.409 ; 14.195 ; Rise       ; CLOCK_50        ;
;  HEX4[5]    ; CLOCK_50   ; 12.375 ; 12.851 ; Rise       ; CLOCK_50        ;
;  HEX4[6]    ; CLOCK_50   ; 12.760 ; 13.355 ; Rise       ; CLOCK_50        ;
; HEX5[*]     ; CLOCK_50   ; 14.216 ; 15.855 ; Rise       ; CLOCK_50        ;
;  HEX5[0]    ; CLOCK_50   ; 14.216 ; 15.855 ; Rise       ; CLOCK_50        ;
;  HEX5[1]    ; CLOCK_50   ; 12.664 ; 12.611 ; Rise       ; CLOCK_50        ;
;  HEX5[2]    ; CLOCK_50   ; 12.565 ; 13.273 ; Rise       ; CLOCK_50        ;
;  HEX5[3]    ; CLOCK_50   ; 13.135 ; 13.275 ; Rise       ; CLOCK_50        ;
;  HEX5[4]    ; CLOCK_50   ; 13.512 ; 14.093 ; Rise       ; CLOCK_50        ;
;  HEX5[5]    ; CLOCK_50   ; 13.088 ; 13.276 ; Rise       ; CLOCK_50        ;
;  HEX5[6]    ; CLOCK_50   ; 12.330 ; 12.981 ; Rise       ; CLOCK_50        ;
; LEDR[*]     ; CLOCK_50   ; 11.834 ; 12.510 ; Rise       ; CLOCK_50        ;
;  LEDR[0]    ; CLOCK_50   ; 10.518 ; 10.824 ; Rise       ; CLOCK_50        ;
;  LEDR[1]    ; CLOCK_50   ; 9.205  ; 9.232  ; Rise       ; CLOCK_50        ;
;  LEDR[6]    ; CLOCK_50   ; 11.834 ; 12.510 ; Rise       ; CLOCK_50        ;
; ADC_CLK_A   ; CLOCK_50   ; 8.512  ; 8.687  ; Fall       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 8.513  ; 8.703  ; Fall       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 8.562  ; 8.761  ; Fall       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 8.568  ; 8.766  ; Fall       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 7.092  ; 7.412  ; Fall       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 8.512  ; 8.688  ; Fall       ; CLOCK_50        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ADC_CLK_A   ; CLOCK_50   ; 4.129 ; 4.735 ; Rise       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 4.124 ; 4.745 ; Rise       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 4.153 ; 4.777 ; Rise       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 4.159 ; 4.780 ; Rise       ; CLOCK_50        ;
; DAC_DA[*]   ; CLOCK_50   ; 5.027 ; 5.294 ; Rise       ; CLOCK_50        ;
;  DAC_DA[0]  ; CLOCK_50   ; 5.363 ; 5.593 ; Rise       ; CLOCK_50        ;
;  DAC_DA[1]  ; CLOCK_50   ; 5.354 ; 5.592 ; Rise       ; CLOCK_50        ;
;  DAC_DA[2]  ; CLOCK_50   ; 5.105 ; 5.395 ; Rise       ; CLOCK_50        ;
;  DAC_DA[3]  ; CLOCK_50   ; 5.296 ; 5.502 ; Rise       ; CLOCK_50        ;
;  DAC_DA[4]  ; CLOCK_50   ; 5.178 ; 5.408 ; Rise       ; CLOCK_50        ;
;  DAC_DA[5]  ; CLOCK_50   ; 5.293 ; 5.497 ; Rise       ; CLOCK_50        ;
;  DAC_DA[6]  ; CLOCK_50   ; 5.191 ; 5.506 ; Rise       ; CLOCK_50        ;
;  DAC_DA[7]  ; CLOCK_50   ; 5.201 ; 5.509 ; Rise       ; CLOCK_50        ;
;  DAC_DA[8]  ; CLOCK_50   ; 5.324 ; 5.543 ; Rise       ; CLOCK_50        ;
;  DAC_DA[9]  ; CLOCK_50   ; 5.355 ; 5.584 ; Rise       ; CLOCK_50        ;
;  DAC_DA[10] ; CLOCK_50   ; 5.447 ; 5.702 ; Rise       ; CLOCK_50        ;
;  DAC_DA[11] ; CLOCK_50   ; 5.327 ; 5.547 ; Rise       ; CLOCK_50        ;
;  DAC_DA[12] ; CLOCK_50   ; 5.286 ; 5.489 ; Rise       ; CLOCK_50        ;
;  DAC_DA[13] ; CLOCK_50   ; 5.027 ; 5.294 ; Rise       ; CLOCK_50        ;
; DAC_DB[*]   ; CLOCK_50   ; 5.430 ; 5.675 ; Rise       ; CLOCK_50        ;
;  DAC_DB[0]  ; CLOCK_50   ; 6.120 ; 6.680 ; Rise       ; CLOCK_50        ;
;  DAC_DB[1]  ; CLOCK_50   ; 5.450 ; 5.675 ; Rise       ; CLOCK_50        ;
;  DAC_DB[2]  ; CLOCK_50   ; 5.920 ; 6.247 ; Rise       ; CLOCK_50        ;
;  DAC_DB[3]  ; CLOCK_50   ; 5.863 ; 6.224 ; Rise       ; CLOCK_50        ;
;  DAC_DB[4]  ; CLOCK_50   ; 5.908 ; 6.481 ; Rise       ; CLOCK_50        ;
;  DAC_DB[5]  ; CLOCK_50   ; 6.096 ; 6.462 ; Rise       ; CLOCK_50        ;
;  DAC_DB[6]  ; CLOCK_50   ; 5.779 ; 6.112 ; Rise       ; CLOCK_50        ;
;  DAC_DB[7]  ; CLOCK_50   ; 5.435 ; 5.685 ; Rise       ; CLOCK_50        ;
;  DAC_DB[8]  ; CLOCK_50   ; 5.924 ; 6.218 ; Rise       ; CLOCK_50        ;
;  DAC_DB[9]  ; CLOCK_50   ; 6.655 ; 6.714 ; Rise       ; CLOCK_50        ;
;  DAC_DB[10] ; CLOCK_50   ; 5.430 ; 5.782 ; Rise       ; CLOCK_50        ;
;  DAC_DB[11] ; CLOCK_50   ; 5.887 ; 6.333 ; Rise       ; CLOCK_50        ;
;  DAC_DB[12] ; CLOCK_50   ; 5.496 ; 5.858 ; Rise       ; CLOCK_50        ;
;  DAC_DB[13] ; CLOCK_50   ; 5.527 ; 5.830 ; Rise       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 3.939 ; 4.624 ; Rise       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 4.127 ; 4.735 ; Rise       ; CLOCK_50        ;
; HEX0[*]     ; CLOCK_50   ; 5.565 ; 5.667 ; Rise       ; CLOCK_50        ;
;  HEX0[0]    ; CLOCK_50   ; 6.478 ; 6.961 ; Rise       ; CLOCK_50        ;
;  HEX0[1]    ; CLOCK_50   ; 5.896 ; 6.155 ; Rise       ; CLOCK_50        ;
;  HEX0[2]    ; CLOCK_50   ; 5.818 ; 6.042 ; Rise       ; CLOCK_50        ;
;  HEX0[3]    ; CLOCK_50   ; 5.565 ; 5.667 ; Rise       ; CLOCK_50        ;
;  HEX0[4]    ; CLOCK_50   ; 5.795 ; 6.144 ; Rise       ; CLOCK_50        ;
;  HEX0[5]    ; CLOCK_50   ; 5.784 ; 6.064 ; Rise       ; CLOCK_50        ;
;  HEX0[6]    ; CLOCK_50   ; 5.873 ; 6.288 ; Rise       ; CLOCK_50        ;
; HEX1[*]     ; CLOCK_50   ; 5.235 ; 5.459 ; Rise       ; CLOCK_50        ;
;  HEX1[0]    ; CLOCK_50   ; 5.260 ; 5.523 ; Rise       ; CLOCK_50        ;
;  HEX1[1]    ; CLOCK_50   ; 5.344 ; 5.485 ; Rise       ; CLOCK_50        ;
;  HEX1[2]    ; CLOCK_50   ; 5.235 ; 5.459 ; Rise       ; CLOCK_50        ;
;  HEX1[3]    ; CLOCK_50   ; 5.907 ; 6.317 ; Rise       ; CLOCK_50        ;
;  HEX1[4]    ; CLOCK_50   ; 5.749 ; 6.050 ; Rise       ; CLOCK_50        ;
;  HEX1[5]    ; CLOCK_50   ; 5.806 ; 6.219 ; Rise       ; CLOCK_50        ;
;  HEX1[6]    ; CLOCK_50   ; 5.236 ; 5.483 ; Rise       ; CLOCK_50        ;
; HEX2[*]     ; CLOCK_50   ; 5.649 ; 5.913 ; Rise       ; CLOCK_50        ;
;  HEX2[0]    ; CLOCK_50   ; 5.808 ; 6.163 ; Rise       ; CLOCK_50        ;
;  HEX2[1]    ; CLOCK_50   ; 6.689 ; 7.373 ; Rise       ; CLOCK_50        ;
;  HEX2[2]    ; CLOCK_50   ; 5.666 ; 5.913 ; Rise       ; CLOCK_50        ;
;  HEX2[3]    ; CLOCK_50   ; 5.808 ; 6.123 ; Rise       ; CLOCK_50        ;
;  HEX2[4]    ; CLOCK_50   ; 6.936 ; 7.753 ; Rise       ; CLOCK_50        ;
;  HEX2[5]    ; CLOCK_50   ; 5.962 ; 6.425 ; Rise       ; CLOCK_50        ;
;  HEX2[6]    ; CLOCK_50   ; 5.649 ; 5.940 ; Rise       ; CLOCK_50        ;
; HEX3[*]     ; CLOCK_50   ; 5.577 ; 5.752 ; Rise       ; CLOCK_50        ;
;  HEX3[0]    ; CLOCK_50   ; 5.672 ; 5.908 ; Rise       ; CLOCK_50        ;
;  HEX3[1]    ; CLOCK_50   ; 5.671 ; 5.950 ; Rise       ; CLOCK_50        ;
;  HEX3[2]    ; CLOCK_50   ; 6.611 ; 7.178 ; Rise       ; CLOCK_50        ;
;  HEX3[3]    ; CLOCK_50   ; 6.179 ; 6.617 ; Rise       ; CLOCK_50        ;
;  HEX3[4]    ; CLOCK_50   ; 5.749 ; 6.165 ; Rise       ; CLOCK_50        ;
;  HEX3[5]    ; CLOCK_50   ; 5.748 ; 6.154 ; Rise       ; CLOCK_50        ;
;  HEX3[6]    ; CLOCK_50   ; 5.577 ; 5.752 ; Rise       ; CLOCK_50        ;
; HEX4[*]     ; CLOCK_50   ; 5.231 ; 5.533 ; Rise       ; CLOCK_50        ;
;  HEX4[0]    ; CLOCK_50   ; 5.231 ; 5.533 ; Rise       ; CLOCK_50        ;
;  HEX4[1]    ; CLOCK_50   ; 5.691 ; 6.115 ; Rise       ; CLOCK_50        ;
;  HEX4[2]    ; CLOCK_50   ; 5.461 ; 5.727 ; Rise       ; CLOCK_50        ;
;  HEX4[3]    ; CLOCK_50   ; 6.429 ; 7.080 ; Rise       ; CLOCK_50        ;
;  HEX4[4]    ; CLOCK_50   ; 6.234 ; 6.801 ; Rise       ; CLOCK_50        ;
;  HEX4[5]    ; CLOCK_50   ; 5.589 ; 5.991 ; Rise       ; CLOCK_50        ;
;  HEX4[6]    ; CLOCK_50   ; 5.769 ; 6.233 ; Rise       ; CLOCK_50        ;
; HEX5[*]     ; CLOCK_50   ; 5.537 ; 5.735 ; Rise       ; CLOCK_50        ;
;  HEX5[0]    ; CLOCK_50   ; 6.676 ; 7.315 ; Rise       ; CLOCK_50        ;
;  HEX5[1]    ; CLOCK_50   ; 5.537 ; 5.735 ; Rise       ; CLOCK_50        ;
;  HEX5[2]    ; CLOCK_50   ; 6.034 ; 6.272 ; Rise       ; CLOCK_50        ;
;  HEX5[3]    ; CLOCK_50   ; 5.726 ; 6.172 ; Rise       ; CLOCK_50        ;
;  HEX5[4]    ; CLOCK_50   ; 6.245 ; 6.623 ; Rise       ; CLOCK_50        ;
;  HEX5[5]    ; CLOCK_50   ; 5.910 ; 6.195 ; Rise       ; CLOCK_50        ;
;  HEX5[6]    ; CLOCK_50   ; 5.845 ; 5.984 ; Rise       ; CLOCK_50        ;
; LEDR[*]     ; CLOCK_50   ; 4.419 ; 4.447 ; Rise       ; CLOCK_50        ;
;  LEDR[0]    ; CLOCK_50   ; 5.123 ; 5.302 ; Rise       ; CLOCK_50        ;
;  LEDR[1]    ; CLOCK_50   ; 4.419 ; 4.447 ; Rise       ; CLOCK_50        ;
;  LEDR[6]    ; CLOCK_50   ; 5.778 ; 6.259 ; Rise       ; CLOCK_50        ;
; ADC_CLK_A   ; CLOCK_50   ; 4.129 ; 4.735 ; Fall       ; CLOCK_50        ;
; ADC_CLK_B   ; CLOCK_50   ; 4.124 ; 4.745 ; Fall       ; CLOCK_50        ;
; DAC_CLK_A   ; CLOCK_50   ; 4.153 ; 4.777 ; Fall       ; CLOCK_50        ;
; DAC_CLK_B   ; CLOCK_50   ; 4.159 ; 4.780 ; Fall       ; CLOCK_50        ;
; DAC_WRT_A   ; CLOCK_50   ; 3.939 ; 4.624 ; Fall       ; CLOCK_50        ;
; DAC_WRT_B   ; CLOCK_50   ; 4.127 ; 4.735 ; Fall       ; CLOCK_50        ;
+-------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; DAC_DB[0]   ; 12.844 ; 13.702 ; 13.687 ; 14.578 ;
; SW[0]      ; DAC_DB[1]   ; 12.107 ; 12.493 ; 12.971 ; 13.391 ;
; SW[0]      ; DAC_DB[2]   ; 12.692 ; 13.179 ; 13.535 ; 14.055 ;
; SW[0]      ; DAC_DB[3]   ; 12.510 ; 12.965 ; 13.309 ; 13.756 ;
; SW[0]      ; DAC_DB[4]   ; 10.437 ; 11.416 ; 11.142 ; 12.086 ;
; SW[0]      ; DAC_DB[5]   ; 12.310 ; 12.874 ; 13.047 ; 13.619 ;
; SW[0]      ; DAC_DB[6]   ; 11.870 ; 12.344 ; 12.607 ; 13.089 ;
; SW[0]      ; DAC_DB[7]   ; 10.980 ; 11.683 ; 11.825 ; 12.562 ;
; SW[0]      ; DAC_DB[8]   ; 13.149 ; 13.926 ; 13.992 ; 14.775 ;
; SW[0]      ; DAC_DB[9]   ; 13.551 ; 14.763 ; 14.400 ; 15.645 ;
; SW[0]      ; DAC_DB[10]  ; 11.957 ; 12.306 ; 12.757 ; 13.098 ;
; SW[0]      ; DAC_DB[11]  ; 12.624 ; 13.288 ; 13.424 ; 14.080 ;
; SW[0]      ; DAC_DB[12]  ; 12.058 ; 12.569 ; 12.832 ; 13.323 ;
; SW[0]      ; DAC_DB[13]  ; 12.289 ; 12.428 ; 13.171 ; 13.277 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; DAC_DB[0]   ; 6.283 ; 6.871 ; 7.366 ; 7.918 ;
; SW[0]      ; DAC_DB[1]   ; 5.578 ; 5.827 ; 6.675 ; 6.881 ;
; SW[0]      ; DAC_DB[2]   ; 6.085 ; 6.439 ; 7.168 ; 7.486 ;
; SW[0]      ; DAC_DB[3]   ; 6.000 ; 6.377 ; 7.033 ; 7.408 ;
; SW[0]      ; DAC_DB[4]   ; 5.625 ; 6.233 ; 6.615 ; 7.201 ;
; SW[0]      ; DAC_DB[5]   ; 5.961 ; 6.382 ; 6.962 ; 7.380 ;
; SW[0]      ; DAC_DB[6]   ; 5.648 ; 6.036 ; 6.649 ; 7.034 ;
; SW[0]      ; DAC_DB[7]   ; 5.623 ; 6.070 ; 6.724 ; 7.135 ;
; SW[0]      ; DAC_DB[8]   ; 6.330 ; 6.848 ; 7.407 ; 7.922 ;
; SW[0]      ; DAC_DB[9]   ; 6.718 ; 7.469 ; 7.822 ; 8.536 ;
; SW[0]      ; DAC_DB[10]  ; 5.632 ; 5.943 ; 6.665 ; 6.974 ;
; SW[0]      ; DAC_DB[11]  ; 6.020 ; 6.491 ; 7.053 ; 7.522 ;
; SW[0]      ; DAC_DB[12]  ; 5.633 ; 6.016 ; 6.654 ; 7.011 ;
; SW[0]      ; DAC_DB[13]  ; 5.275 ; 5.574 ; 6.247 ; 6.564 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_DIN      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLK_A    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLK_B    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_OEB_A    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_OEB_B    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK_A    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK_B    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DB[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_MODE     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WRT_A    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WRT_B    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; POWER_ON     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OSC_SMA_ADC4 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMA_DAC4     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------+
; Input Transition Times                                         ;
+-------------+--------------+-----------------+-----------------+
; Pin         ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------+--------------+-----------------+-----------------+
; ADC_DOUT    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK4_50   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[4]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[5]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[6]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[7]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[8]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[9]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[10]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[11]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[12]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DA[13]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_OTR_A   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_OTR_B   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_CS_N    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[11]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[12]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[13]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[4]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[5]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[6]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[7]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[8]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[9]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DB[10]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; ADC_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; AUD_DACDAT   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX0[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX1[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX3[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX3[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX3[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX3[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX5[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX5[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; LEDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LEDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; LEDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; LEDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LEDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; LEDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; ADC_CLK_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; ADC_CLK_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; ADC_OEB_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; ADC_OEB_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; DAC_CLK_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_CLK_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_MODE     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DAC_WRT_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_WRT_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; POWER_ON     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; OSC_SMA_ADC4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; SMA_DAC4     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; AUD_BCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; ADC_OEB_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DAC_CLK_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DAC_MODE     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DAC_WRT_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; POWER_ON     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; OSC_SMA_ADC4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; SMA_DAC4     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX3[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX3[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX3[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX4[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX4[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX4[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX5[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX5[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX5[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; ADC_CLK_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; ADC_CLK_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; ADC_OEB_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; ADC_OEB_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_CLK_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_CLK_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DA[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DAC_DB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_MODE     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DAC_WRT_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DAC_WRT_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; POWER_ON     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; OSC_SMA_ADC4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; SMA_DAC4     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; ADC_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; AUD_DACLRCK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX3[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX3[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; ADC_CLK_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; ADC_CLK_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; ADC_OEB_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; ADC_OEB_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; DAC_CLK_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_CLK_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; DAC_DA[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_DB[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_MODE     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DAC_WRT_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DAC_WRT_B    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; POWER_ON     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; OSC_SMA_ADC4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; SMA_DAC4     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 129647197 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 129647197 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 20    ; 20    ;
; Unconstrained Input Port Paths  ; 18726 ; 18726 ;
; Unconstrained Output Ports      ; 79    ; 79    ;
; Unconstrained Output Port Paths ; 677   ; 677   ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Oct  3 18:16:15 2017
Info: Command: quartus_sta IQModulePhaseLocked -c IQModulePhaseLocked
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../Megafunctions/FIR/fir_filter/fir_filter_0002.sdc'
Warning (332174): Ignored filter at fir_filter_0002.sdc(3): clk could not be matched with a port
Warning (332049): Ignored create_clock at fir_filter_0002.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -name {clk} -period "50 MHz" [get_ports {clk}]
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.510
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.510          -50325.276 CLOCK_50 
Info (332146): Worst-case hold slack is 0.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.216               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225          -28243.132 CLOCK_50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSEMA5F31C6 are preliminary
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.789          -51199.114 CLOCK_50 
Info (332146): Worst-case hold slack is 0.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.112               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225          -27718.269 CLOCK_50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSEMA5F31C6 are preliminary
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.323          -26772.920 CLOCK_50 
Info (332146): Worst-case hold slack is 0.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.125               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174          -22387.941 CLOCK_50 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq0|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq0|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq1|fir_filter:f1|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~CLKMUX_0  to: IQModule:iq1|fir_filter:f2|fir_filter_0002:fir_filter_inst|fir_filter_0002_ast:fir_filter_0002_ast_inst|fir_filter_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr32_replace_mem_dmem|altsyncram_s004:auto_generated|lutrama9~MEMORYREGOUT
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.040
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.040          -24932.750 CLOCK_50 
Info (332146): Worst-case hold slack is 0.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.065               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174          -23767.675 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 1671 megabytes
    Info: Processing ended: Tue Oct  3 18:16:55 2017
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:36


