out/soong/.intermediates/external/llvm/lib/Target/ARM/llvm-gen-arm/gen/ARMGenInstrInfo.inc: external/llvm/include/llvm/CodeGen/ValueTypes.td external/llvm/include/llvm/IR/Intrinsics.td external/llvm/include/llvm/IR/IntrinsicsAArch64.td external/llvm/include/llvm/IR/IntrinsicsAMDGPU.td external/llvm/include/llvm/IR/IntrinsicsARM.td external/llvm/include/llvm/IR/IntrinsicsBPF.td external/llvm/include/llvm/IR/IntrinsicsHexagon.td external/llvm/include/llvm/IR/IntrinsicsMips.td external/llvm/include/llvm/IR/IntrinsicsNVVM.td external/llvm/include/llvm/IR/IntrinsicsPowerPC.td external/llvm/include/llvm/IR/IntrinsicsSystemZ.td external/llvm/include/llvm/IR/IntrinsicsWebAssembly.td external/llvm/include/llvm/IR/IntrinsicsX86.td external/llvm/include/llvm/IR/IntrinsicsXCore.td external/llvm/include/llvm/Target/GenericOpcodes.td external/llvm/include/llvm/Target/Target.td external/llvm/include/llvm/Target/TargetCallingConv.td external/llvm/include/llvm/Target/TargetItinerary.td external/llvm/include/llvm/Target/TargetSchedule.td external/llvm/include/llvm/Target/TargetSelectionDAG.td external/llvm/lib/Target/ARM/ARMCallingConv.td external/llvm/lib/Target/ARM/ARMInstrFormats.td external/llvm/lib/Target/ARM/ARMInstrInfo.td external/llvm/lib/Target/ARM/ARMInstrNEON.td external/llvm/lib/Target/ARM/ARMInstrThumb.td external/llvm/lib/Target/ARM/ARMInstrThumb2.td external/llvm/lib/Target/ARM/ARMInstrVFP.td external/llvm/lib/Target/ARM/ARMRegisterInfo.td external/llvm/lib/Target/ARM/ARMSchedule.td external/llvm/lib/Target/ARM/ARMScheduleA8.td external/llvm/lib/Target/ARM/ARMScheduleA9.td external/llvm/lib/Target/ARM/ARMScheduleSwift.td external/llvm/lib/Target/ARM/ARMScheduleV6.td
