module deinterleaver_60bit(
    input [59:0] data_in,  // Interleaved: 15 cols Ã— 4 bits (col-major order)
    output [59:0] data_out  // Original: 4 rows Ã— 15 bits (row-major order)
);
    // Row 0 (bits 0-14) - Ensure correct bit ordering with LSB first
    assign data_out[14:0] = {
        data_in[56], data_in[52], data_in[48], data_in[44], data_in[40],
        data_in[36], data_in[32], data_in[28], data_in[24], data_in[20],
        data_in[16], data_in[12], data_in[8], data_in[4], data_in[0]
    };
    
    // Row 1 (bits 15-29)
    assign data_out[29:15] = {
        data_in[57], data_in[53], data_in[49], data_in[45], data_in[41],
        data_in[37], data_in[33], data_in[29], data_in[25], data_in[21],
        data_in[17], data_in[13], data_in[9], data_in[5], data_in[1]
    };
    
    // Row 2 (bits 30-44)
    assign data_out[44:30] = {
        data_in[58], data_in[54], data_in[50], data_in[46], data_in[42],
        data_in[38], data_in[34], data_in[30], data_in[26], data_in[22],
        data_in[18], data_in[14], data_in[10], data_in[6], data_in[2]
    };
    
    // Row 3 (bits 45-59)
    assign data_out[59:45] = {
        data_in[59], data_in[55], data_in[51], data_in[47], data_in[43],
        data_in[39], data_in[35], data_in[31], data_in[27], data_in[23],
        data_in[19], data_in[15], data_in[11], data_in[7], data_in[3]
    };
endmodule