Analysis & Synthesis report for miatc3x
Thu Sep 21 11:05:07 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: pll100:pll100_0|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: reset_delay:reset_delay_0
 17. Parameter Settings for User Entity Instance: fsmc_swrapper:fsmc_swrapper_0
 18. Parameter Settings for User Entity Instance: counter:counter_0
 19. Parameter Settings for User Entity Instance: yuv_converter:yuv_converter_0
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult3
 22. Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult6
 23. Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult0
 24. Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult2
 25. Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult1
 26. Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult5
 27. Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult4
 28. altpll Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "fsmc_swrapper:fsmc_swrapper_0"
 31. SignalTap II Logic Analyzer Settings
 32. Elapsed Time Per Partition
 33. Connections to In-System Debugging Instance "auto_signaltap_0"
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep 21 11:05:07 2017       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; miatc3x                                     ;
; Top-level Entity Name              ; miatc3x                                     ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 2,661                                       ;
;     Total combinational functions  ; 1,306                                       ;
;     Dedicated logic registers      ; 1,978                                       ;
; Total registers                    ; 1978                                        ;
; Total pins                         ; 36                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 233,472                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F256C8       ;                    ;
; Top-level entity name                                                      ; miatc3x            ; miatc3x            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; ../bsp/miatc3x.vhd               ; yes             ; User VHDL File               ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/bsp/miatc3x.vhd            ;         ;
; ../../../rtl/reset_delay.v       ; yes             ; User Verilog HDL File        ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/rtl/reset_delay.v                      ;         ;
; ../bsp/pll/pll100.vhd            ; yes             ; User Wizard-Generated File   ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/bsp/pll/pll100.vhd         ;         ;
; ../../../rtl/fsmc_swrapper.vhd   ; yes             ; User VHDL File               ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/rtl/fsmc_swrapper.vhd                  ;         ;
; ../../../rtl/counter.vhd         ; yes             ; User VHDL File               ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/rtl/counter.vhd                        ;         ;
; ../../../rtl/yuv_converter.vhd   ; yes             ; User VHDL File               ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/rtl/yuv_converter.vhd                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                            ;         ;
; db/pll100_altpll.v               ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/pll100_altpll.v     ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                 ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; db/altsyncram_ht14.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/altsyncram_ht14.tdf ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                                                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                                               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                                               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                 ;         ;
; db/mux_irc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/mux_irc.tdf         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                                               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                                                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                              ;         ;
; db/decode_4uf.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/decode_4uf.tdf      ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                                              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                                                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                      ;         ;
; db/cntr_ogi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/cntr_ogi.tdf        ;         ;
; db/cmpr_kfc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/cmpr_kfc.tdf        ;         ;
; db/cntr_78j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/cntr_78j.tdf        ;         ;
; db/cntr_5fi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/cntr_5fi.tdf        ;         ;
; db/cmpr_ifc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/cmpr_ifc.tdf        ;         ;
; db/cntr_p1j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/cntr_p1j.tdf        ;         ;
; db/cmpr_efc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/cmpr_efc.tdf        ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                 ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                                 ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf                                                 ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc                                                  ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc                                                 ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc                                                  ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                 ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc                                               ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                             ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                           ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                                                  ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf                                                 ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                              ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                                  ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                                 ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                      ;         ;
; db/add_sub_2eh.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/add_sub_2eh.tdf     ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf                                                 ;         ;
; db/add_sub_bfh.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/add_sub_bfh.tdf     ;         ;
; db/add_sub_afh.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/run/db/add_sub_afh.tdf     ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,661                                                                                 ;
;                                             ;                                                                                       ;
; Total combinational functions               ; 1306                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                       ;
;     -- 4 input functions                    ; 550                                                                                   ;
;     -- 3 input functions                    ; 436                                                                                   ;
;     -- <=2 input functions                  ; 320                                                                                   ;
;                                             ;                                                                                       ;
; Logic elements by mode                      ;                                                                                       ;
;     -- normal mode                          ; 973                                                                                   ;
;     -- arithmetic mode                      ; 333                                                                                   ;
;                                             ;                                                                                       ;
; Total registers                             ; 1978                                                                                  ;
;     -- Dedicated logic registers            ; 1978                                                                                  ;
;     -- I/O registers                        ; 0                                                                                     ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 36                                                                                    ;
; Total memory bits                           ; 233472                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                     ;
; Total PLLs                                  ; 1                                                                                     ;
;     -- PLLs                                 ; 1                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; pll100:pll100_0|altpll:altpll_component|pll100_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1340                                                                                  ;
; Total fan-out                               ; 13011                                                                                 ;
; Average fan-out                             ; 3.70                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |miatc3x                                                                                                ; 1306 (1)          ; 1978 (0)     ; 233472      ; 0            ; 0       ; 0         ; 36   ; 0            ; |miatc3x                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |counter:counter_0|                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|counter:counter_0                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |fsmc_swrapper:fsmc_swrapper_0|                                                                      ; 88 (88)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|fsmc_swrapper:fsmc_swrapper_0                                                                                                                                                                                                                                                                                                         ; work         ;
;    |pll100:pll100_0|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|pll100:pll100_0                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|pll100:pll100_0|altpll:altpll_component                                                                                                                                                                                                                                                                                               ; work         ;
;          |pll100_altpll:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|pll100:pll100_0|altpll:altpll_component|pll100_altpll:auto_generated                                                                                                                                                                                                                                                                  ; work         ;
;    |reset_delay:reset_delay_0|                                                                          ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|reset_delay:reset_delay_0                                                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 121 (83)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 720 (1)           ; 1719 (228)   ; 233472      ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 719 (0)           ; 1491 (0)     ; 233472      ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 719 (88)          ; 1491 (538)   ; 233472      ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_irc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_irc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 233472      ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_ht14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 233472      ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ht14:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 269 (1)           ; 586 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 228 (0)           ; 570 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 342 (342)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 228 (0)           ; 228 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 40 (40)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 200 (10)          ; 184 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_ogi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ogi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_78j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_78j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_5fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5fi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 114 (114)         ; 114 (114)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |yuv_converter:yuv_converter_0|                                                                      ; 300 (127)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0                                                                                                                                                                                                                                                                                                         ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                          ; work         ;
;          |multcore:mult_core|                                                                           ; 18 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                       ; work         ;
;             |mpar_add:padder|                                                                           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_2eh:auto_generated|                                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2eh:auto_generated                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult1|                                                                                  ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                          ; work         ;
;          |multcore:mult_core|                                                                           ; 24 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                       ; work         ;
;             |mpar_add:padder|                                                                           ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_bfh:auto_generated|                                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult2|                                                                                  ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult2                                                                                                                                                                                                                                                                                          ; work         ;
;          |multcore:mult_core|                                                                           ; 33 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                       ; work         ;
;             |mpar_add:padder|                                                                           ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_bfh:auto_generated|                                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult3|                                                                                  ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult3                                                                                                                                                                                                                                                                                          ; work         ;
;          |multcore:mult_core|                                                                           ; 26 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                                                       ; work         ;
;             |mpar_add:padder|                                                                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_2eh:auto_generated|                                                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2eh:auto_generated                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult4|                                                                                  ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult4                                                                                                                                                                                                                                                                                          ; work         ;
;          |multcore:mult_core|                                                                           ; 23 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                                                       ; work         ;
;             |mpar_add:padder|                                                                           ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_afh:auto_generated|                                                          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_afh:auto_generated                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult5|                                                                                  ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult5                                                                                                                                                                                                                                                                                          ; work         ;
;          |multcore:mult_core|                                                                           ; 28 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                                                                       ; work         ;
;             |mpar_add:padder|                                                                           ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_bfh:auto_generated|                                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult6|                                                                                  ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult6                                                                                                                                                                                                                                                                                          ; work         ;
;          |multcore:mult_core|                                                                           ; 21 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                                                                                                       ; work         ;
;             |mpar_add:padder|                                                                           ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_add_sub:adder[0]|                                                                   ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                  ; work         ;
;                   |add_sub_bfh:auto_generated|                                                          ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |miatc3x|yuv_converter:yuv_converter_0|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                       ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ht14:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 2048         ; 114          ; 2048         ; 114          ; 233472 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File                                                                                     ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 10.0    ; N/A          ; N/A          ; |miatc3x|pll100:pll100_0 ; E:/GitHub/MIAT_C3X25/Examples/HW_SW_Integration/hscomm_lab3/hardware/alt/miatc3x/bsp/pll/pll100.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 26                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1978  ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 801   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 772   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 16                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |miatc3x|fsmc_swrapper:fsmc_swrapper_0|r_sw_readdata[8]                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |miatc3x|fsmc_swrapper:fsmc_swrapper_0|r_sw_readdata[0]                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |miatc3x|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |miatc3x|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |miatc3x|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |miatc3x|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |miatc3x|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |miatc3x|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |miatc3x|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll100:pll100_0|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------------+
; Parameter Name                ; Value                    ; Type                      ;
+-------------------------------+--------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                   ;
; PLL_TYPE                      ; AUTO                     ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll100 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                   ;
; LOCK_HIGH                     ; 1                        ; Untyped                   ;
; LOCK_LOW                      ; 1                        ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                   ;
; SKIP_VCO                      ; OFF                      ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                   ;
; BANDWIDTH                     ; 0                        ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                   ;
; DOWN_SPREAD                   ; 0                        ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 2                        ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                   ;
; DPA_DIVIDER                   ; 0                        ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                   ;
; VCO_MIN                       ; 0                        ; Untyped                   ;
; VCO_MAX                       ; 0                        ; Untyped                   ;
; VCO_CENTER                    ; 0                        ; Untyped                   ;
; PFD_MIN                       ; 0                        ; Untyped                   ;
; PFD_MAX                       ; 0                        ; Untyped                   ;
; M_INITIAL                     ; 0                        ; Untyped                   ;
; M                             ; 0                        ; Untyped                   ;
; N                             ; 1                        ; Untyped                   ;
; M2                            ; 1                        ; Untyped                   ;
; N2                            ; 1                        ; Untyped                   ;
; SS                            ; 1                        ; Untyped                   ;
; C0_HIGH                       ; 0                        ; Untyped                   ;
; C1_HIGH                       ; 0                        ; Untyped                   ;
; C2_HIGH                       ; 0                        ; Untyped                   ;
; C3_HIGH                       ; 0                        ; Untyped                   ;
; C4_HIGH                       ; 0                        ; Untyped                   ;
; C5_HIGH                       ; 0                        ; Untyped                   ;
; C6_HIGH                       ; 0                        ; Untyped                   ;
; C7_HIGH                       ; 0                        ; Untyped                   ;
; C8_HIGH                       ; 0                        ; Untyped                   ;
; C9_HIGH                       ; 0                        ; Untyped                   ;
; C0_LOW                        ; 0                        ; Untyped                   ;
; C1_LOW                        ; 0                        ; Untyped                   ;
; C2_LOW                        ; 0                        ; Untyped                   ;
; C3_LOW                        ; 0                        ; Untyped                   ;
; C4_LOW                        ; 0                        ; Untyped                   ;
; C5_LOW                        ; 0                        ; Untyped                   ;
; C6_LOW                        ; 0                        ; Untyped                   ;
; C7_LOW                        ; 0                        ; Untyped                   ;
; C8_LOW                        ; 0                        ; Untyped                   ;
; C9_LOW                        ; 0                        ; Untyped                   ;
; C0_INITIAL                    ; 0                        ; Untyped                   ;
; C1_INITIAL                    ; 0                        ; Untyped                   ;
; C2_INITIAL                    ; 0                        ; Untyped                   ;
; C3_INITIAL                    ; 0                        ; Untyped                   ;
; C4_INITIAL                    ; 0                        ; Untyped                   ;
; C5_INITIAL                    ; 0                        ; Untyped                   ;
; C6_INITIAL                    ; 0                        ; Untyped                   ;
; C7_INITIAL                    ; 0                        ; Untyped                   ;
; C8_INITIAL                    ; 0                        ; Untyped                   ;
; C9_INITIAL                    ; 0                        ; Untyped                   ;
; C0_MODE                       ; BYPASS                   ; Untyped                   ;
; C1_MODE                       ; BYPASS                   ; Untyped                   ;
; C2_MODE                       ; BYPASS                   ; Untyped                   ;
; C3_MODE                       ; BYPASS                   ; Untyped                   ;
; C4_MODE                       ; BYPASS                   ; Untyped                   ;
; C5_MODE                       ; BYPASS                   ; Untyped                   ;
; C6_MODE                       ; BYPASS                   ; Untyped                   ;
; C7_MODE                       ; BYPASS                   ; Untyped                   ;
; C8_MODE                       ; BYPASS                   ; Untyped                   ;
; C9_MODE                       ; BYPASS                   ; Untyped                   ;
; C0_PH                         ; 0                        ; Untyped                   ;
; C1_PH                         ; 0                        ; Untyped                   ;
; C2_PH                         ; 0                        ; Untyped                   ;
; C3_PH                         ; 0                        ; Untyped                   ;
; C4_PH                         ; 0                        ; Untyped                   ;
; C5_PH                         ; 0                        ; Untyped                   ;
; C6_PH                         ; 0                        ; Untyped                   ;
; C7_PH                         ; 0                        ; Untyped                   ;
; C8_PH                         ; 0                        ; Untyped                   ;
; C9_PH                         ; 0                        ; Untyped                   ;
; L0_HIGH                       ; 1                        ; Untyped                   ;
; L1_HIGH                       ; 1                        ; Untyped                   ;
; G0_HIGH                       ; 1                        ; Untyped                   ;
; G1_HIGH                       ; 1                        ; Untyped                   ;
; G2_HIGH                       ; 1                        ; Untyped                   ;
; G3_HIGH                       ; 1                        ; Untyped                   ;
; E0_HIGH                       ; 1                        ; Untyped                   ;
; E1_HIGH                       ; 1                        ; Untyped                   ;
; E2_HIGH                       ; 1                        ; Untyped                   ;
; E3_HIGH                       ; 1                        ; Untyped                   ;
; L0_LOW                        ; 1                        ; Untyped                   ;
; L1_LOW                        ; 1                        ; Untyped                   ;
; G0_LOW                        ; 1                        ; Untyped                   ;
; G1_LOW                        ; 1                        ; Untyped                   ;
; G2_LOW                        ; 1                        ; Untyped                   ;
; G3_LOW                        ; 1                        ; Untyped                   ;
; E0_LOW                        ; 1                        ; Untyped                   ;
; E1_LOW                        ; 1                        ; Untyped                   ;
; E2_LOW                        ; 1                        ; Untyped                   ;
; E3_LOW                        ; 1                        ; Untyped                   ;
; L0_INITIAL                    ; 1                        ; Untyped                   ;
; L1_INITIAL                    ; 1                        ; Untyped                   ;
; G0_INITIAL                    ; 1                        ; Untyped                   ;
; G1_INITIAL                    ; 1                        ; Untyped                   ;
; G2_INITIAL                    ; 1                        ; Untyped                   ;
; G3_INITIAL                    ; 1                        ; Untyped                   ;
; E0_INITIAL                    ; 1                        ; Untyped                   ;
; E1_INITIAL                    ; 1                        ; Untyped                   ;
; E2_INITIAL                    ; 1                        ; Untyped                   ;
; E3_INITIAL                    ; 1                        ; Untyped                   ;
; L0_MODE                       ; BYPASS                   ; Untyped                   ;
; L1_MODE                       ; BYPASS                   ; Untyped                   ;
; G0_MODE                       ; BYPASS                   ; Untyped                   ;
; G1_MODE                       ; BYPASS                   ; Untyped                   ;
; G2_MODE                       ; BYPASS                   ; Untyped                   ;
; G3_MODE                       ; BYPASS                   ; Untyped                   ;
; E0_MODE                       ; BYPASS                   ; Untyped                   ;
; E1_MODE                       ; BYPASS                   ; Untyped                   ;
; E2_MODE                       ; BYPASS                   ; Untyped                   ;
; E3_MODE                       ; BYPASS                   ; Untyped                   ;
; L0_PH                         ; 0                        ; Untyped                   ;
; L1_PH                         ; 0                        ; Untyped                   ;
; G0_PH                         ; 0                        ; Untyped                   ;
; G1_PH                         ; 0                        ; Untyped                   ;
; G2_PH                         ; 0                        ; Untyped                   ;
; G3_PH                         ; 0                        ; Untyped                   ;
; E0_PH                         ; 0                        ; Untyped                   ;
; E1_PH                         ; 0                        ; Untyped                   ;
; E2_PH                         ; 0                        ; Untyped                   ;
; E3_PH                         ; 0                        ; Untyped                   ;
; M_PH                          ; 0                        ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                   ;
; CLK0_COUNTER                  ; G0                       ; Untyped                   ;
; CLK1_COUNTER                  ; G0                       ; Untyped                   ;
; CLK2_COUNTER                  ; G0                       ; Untyped                   ;
; CLK3_COUNTER                  ; G0                       ; Untyped                   ;
; CLK4_COUNTER                  ; G0                       ; Untyped                   ;
; CLK5_COUNTER                  ; G0                       ; Untyped                   ;
; CLK6_COUNTER                  ; E0                       ; Untyped                   ;
; CLK7_COUNTER                  ; E1                       ; Untyped                   ;
; CLK8_COUNTER                  ; E2                       ; Untyped                   ;
; CLK9_COUNTER                  ; E3                       ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                   ;
; M_TIME_DELAY                  ; 0                        ; Untyped                   ;
; N_TIME_DELAY                  ; 0                        ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                   ;
; VCO_POST_SCALE                ; 0                        ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III              ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                   ;
; CBXI_PARAMETER                ; pll100_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone III              ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE            ;
+-------------------------------+--------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_delay:reset_delay_0 ;
+----------------+--------+----------------------------------------------+
; Parameter Name ; Value  ; Type                                         ;
+----------------+--------+----------------------------------------------+
; DT10u          ; 500000 ; Signed Integer                               ;
+----------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsmc_swrapper:fsmc_swrapper_0 ;
+---------------------+-------+----------------------------------------------+
; Parameter Name      ; Value ; Type                                         ;
+---------------------+-------+----------------------------------------------+
; fsmcsw_p_data_width ; 16    ; Signed Integer                               ;
; fsmcsw_p_addr_width ; 12    ; Signed Integer                               ;
; fsmcsw_p_yuv_width  ; 32    ; Signed Integer                               ;
; fsmcsw_p_cnt_width  ; 32    ; Signed Integer                               ;
+---------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter_0 ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; cnt_p_data_width ; 32    ; Signed Integer                      ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: yuv_converter:yuv_converter_0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; yuvc_datawidth ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 114                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 114                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_node_crc_hiword                             ; 48477                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_node_crc_loword                             ; 18047                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 367                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult3 ;
+------------------------------------------------+-------------+--------------------------------+
; Parameter Name                                 ; Value       ; Type                           ;
+------------------------------------------------+-------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 5           ; Untyped                        ;
; LPM_WIDTHB                                     ; 8           ; Untyped                        ;
; LPM_WIDTHP                                     ; 13          ; Untyped                        ;
; LPM_WIDTHR                                     ; 13          ; Untyped                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                        ;
; LATENCY                                        ; 0           ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                        ;
; USE_EAB                                        ; OFF         ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                        ;
+------------------------------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult6 ;
+------------------------------------------------+-------------+--------------------------------+
; Parameter Name                                 ; Value       ; Type                           ;
+------------------------------------------------+-------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 7           ; Untyped                        ;
; LPM_WIDTHB                                     ; 8           ; Untyped                        ;
; LPM_WIDTHP                                     ; 15          ; Untyped                        ;
; LPM_WIDTHR                                     ; 15          ; Untyped                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                        ;
; LATENCY                                        ; 0           ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                        ;
; USE_EAB                                        ; OFF         ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                        ;
+------------------------------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+--------------------------------+
; Parameter Name                                 ; Value       ; Type                           ;
+------------------------------------------------+-------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 5           ; Untyped                        ;
; LPM_WIDTHB                                     ; 8           ; Untyped                        ;
; LPM_WIDTHP                                     ; 13          ; Untyped                        ;
; LPM_WIDTHR                                     ; 13          ; Untyped                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                        ;
; LATENCY                                        ; 0           ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                        ;
; USE_EAB                                        ; OFF         ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                        ;
+------------------------------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult2 ;
+------------------------------------------------+-------------+--------------------------------+
; Parameter Name                                 ; Value       ; Type                           ;
+------------------------------------------------+-------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 7           ; Untyped                        ;
; LPM_WIDTHB                                     ; 8           ; Untyped                        ;
; LPM_WIDTHP                                     ; 15          ; Untyped                        ;
; LPM_WIDTHR                                     ; 15          ; Untyped                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                        ;
; LATENCY                                        ; 0           ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                        ;
; USE_EAB                                        ; OFF         ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                        ;
+------------------------------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+--------------------------------+
; Parameter Name                                 ; Value       ; Type                           ;
+------------------------------------------------+-------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 7           ; Untyped                        ;
; LPM_WIDTHB                                     ; 8           ; Untyped                        ;
; LPM_WIDTHP                                     ; 15          ; Untyped                        ;
; LPM_WIDTHR                                     ; 15          ; Untyped                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                        ;
; LATENCY                                        ; 0           ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                        ;
; USE_EAB                                        ; OFF         ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                        ;
+------------------------------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult5 ;
+------------------------------------------------+-------------+--------------------------------+
; Parameter Name                                 ; Value       ; Type                           ;
+------------------------------------------------+-------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 7           ; Untyped                        ;
; LPM_WIDTHB                                     ; 8           ; Untyped                        ;
; LPM_WIDTHP                                     ; 15          ; Untyped                        ;
; LPM_WIDTHR                                     ; 15          ; Untyped                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                        ;
; LATENCY                                        ; 0           ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                        ;
; USE_EAB                                        ; OFF         ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                        ;
+------------------------------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yuv_converter:yuv_converter_0|lpm_mult:Mult4 ;
+------------------------------------------------+-------------+--------------------------------+
; Parameter Name                                 ; Value       ; Type                           ;
+------------------------------------------------+-------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 6           ; Untyped                        ;
; LPM_WIDTHB                                     ; 8           ; Untyped                        ;
; LPM_WIDTHP                                     ; 14          ; Untyped                        ;
; LPM_WIDTHR                                     ; 14          ; Untyped                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                        ;
; LATENCY                                        ; 0           ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                        ;
; USE_EAB                                        ; OFF         ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                        ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                        ;
+------------------------------------------------+-------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; pll100:pll100_0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                       ;
+---------------------------------------+----------------------------------------------+
; Name                                  ; Value                                        ;
+---------------------------------------+----------------------------------------------+
; Number of entity instances            ; 7                                            ;
; Entity Instance                       ; yuv_converter:yuv_converter_0|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 5                                            ;
;     -- LPM_WIDTHB                     ; 8                                            ;
;     -- LPM_WIDTHP                     ; 13                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; yuv_converter:yuv_converter_0|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 7                                            ;
;     -- LPM_WIDTHB                     ; 8                                            ;
;     -- LPM_WIDTHP                     ; 15                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; yuv_converter:yuv_converter_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 5                                            ;
;     -- LPM_WIDTHB                     ; 8                                            ;
;     -- LPM_WIDTHP                     ; 13                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; yuv_converter:yuv_converter_0|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 7                                            ;
;     -- LPM_WIDTHB                     ; 8                                            ;
;     -- LPM_WIDTHP                     ; 15                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; yuv_converter:yuv_converter_0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 7                                            ;
;     -- LPM_WIDTHB                     ; 8                                            ;
;     -- LPM_WIDTHP                     ; 15                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; yuv_converter:yuv_converter_0|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 7                                            ;
;     -- LPM_WIDTHB                     ; 8                                            ;
;     -- LPM_WIDTHP                     ; 15                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
; Entity Instance                       ; yuv_converter:yuv_converter_0|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 6                                            ;
;     -- LPM_WIDTHB                     ; 8                                            ;
;     -- LPM_WIDTHP                     ; 14                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
+---------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsmc_swrapper:fsmc_swrapper_0"                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; fsmcsw_o_yuvdatain[31..24]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fsmcsw_i_yuvdataout[31..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 114                 ; 114              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                   ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------+---------+
; Name                                          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                     ; Details ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------+---------+
; c3x_gpio_b1[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[0]                                                                        ; N/A     ;
; c3x_gpio_b1[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[0]                                                                        ; N/A     ;
; c3x_gpio_b1[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[10]                                                                       ; N/A     ;
; c3x_gpio_b1[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[10]                                                                       ; N/A     ;
; c3x_gpio_b1[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[11]                                                                       ; N/A     ;
; c3x_gpio_b1[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[11]                                                                       ; N/A     ;
; c3x_gpio_b1[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[12]                                                                       ; N/A     ;
; c3x_gpio_b1[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[12]                                                                       ; N/A     ;
; c3x_gpio_b1[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[13]                                                                       ; N/A     ;
; c3x_gpio_b1[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[13]                                                                       ; N/A     ;
; c3x_gpio_b1[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[14]                                                                       ; N/A     ;
; c3x_gpio_b1[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[14]                                                                       ; N/A     ;
; c3x_gpio_b1[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[15]                                                                       ; N/A     ;
; c3x_gpio_b1[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[15]                                                                       ; N/A     ;
; c3x_gpio_b1[16]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[16]                                                                       ; N/A     ;
; c3x_gpio_b1[16]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[16]                                                                       ; N/A     ;
; c3x_gpio_b1[17]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[17]                                                                       ; N/A     ;
; c3x_gpio_b1[17]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[17]                                                                       ; N/A     ;
; c3x_gpio_b1[18]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[18]                                                                       ; N/A     ;
; c3x_gpio_b1[18]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[18]                                                                       ; N/A     ;
; c3x_gpio_b1[19]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[19]                                                                       ; N/A     ;
; c3x_gpio_b1[19]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[19]                                                                       ; N/A     ;
; c3x_gpio_b1[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[1]                                                                        ; N/A     ;
; c3x_gpio_b1[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[1]                                                                        ; N/A     ;
; c3x_gpio_b1[20]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[20]                                                                       ; N/A     ;
; c3x_gpio_b1[20]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[20]                                                                       ; N/A     ;
; c3x_gpio_b1[21]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[21]                                                                       ; N/A     ;
; c3x_gpio_b1[21]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[21]                                                                       ; N/A     ;
; c3x_gpio_b1[22]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[22]                                                                       ; N/A     ;
; c3x_gpio_b1[22]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[22]                                                                       ; N/A     ;
; c3x_gpio_b1[23]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[23]                                                                       ; N/A     ;
; c3x_gpio_b1[23]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[23]                                                                       ; N/A     ;
; c3x_gpio_b1[24]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[24]                                                                       ; N/A     ;
; c3x_gpio_b1[24]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[24]                                                                       ; N/A     ;
; c3x_gpio_b1[25]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[25]                                                                       ; N/A     ;
; c3x_gpio_b1[25]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[25]                                                                       ; N/A     ;
; c3x_gpio_b1[26]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[26]                                                                       ; N/A     ;
; c3x_gpio_b1[26]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[26]                                                                       ; N/A     ;
; c3x_gpio_b1[27]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[27]                                                                       ; N/A     ;
; c3x_gpio_b1[27]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[27]                                                                       ; N/A     ;
; c3x_gpio_b1[28]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[28]                                                                       ; N/A     ;
; c3x_gpio_b1[28]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[28]                                                                       ; N/A     ;
; c3x_gpio_b1[29]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[29]                                                                       ; N/A     ;
; c3x_gpio_b1[29]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[29]                                                                       ; N/A     ;
; c3x_gpio_b1[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[2]                                                                        ; N/A     ;
; c3x_gpio_b1[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[2]                                                                        ; N/A     ;
; c3x_gpio_b1[30]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[30]                                                                       ; N/A     ;
; c3x_gpio_b1[30]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[30]                                                                       ; N/A     ;
; c3x_gpio_b1[31]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[31]                                                                       ; N/A     ;
; c3x_gpio_b1[31]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[31]                                                                       ; N/A     ;
; c3x_gpio_b1[32]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[32]                                                                       ; N/A     ;
; c3x_gpio_b1[32]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[32]                                                                       ; N/A     ;
; c3x_gpio_b1[33]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[33]                                                                       ; N/A     ;
; c3x_gpio_b1[33]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[33]                                                                       ; N/A     ;
; c3x_gpio_b1[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[3]                                                                        ; N/A     ;
; c3x_gpio_b1[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[3]                                                                        ; N/A     ;
; c3x_gpio_b1[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[4]                                                                        ; N/A     ;
; c3x_gpio_b1[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[4]                                                                        ; N/A     ;
; c3x_gpio_b1[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[5]                                                                        ; N/A     ;
; c3x_gpio_b1[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[5]                                                                        ; N/A     ;
; c3x_gpio_b1[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[6]                                                                        ; N/A     ;
; c3x_gpio_b1[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[6]                                                                        ; N/A     ;
; c3x_gpio_b1[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[7]                                                                        ; N/A     ;
; c3x_gpio_b1[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[7]                                                                        ; N/A     ;
; c3x_gpio_b1[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[8]                                                                        ; N/A     ;
; c3x_gpio_b1[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[8]                                                                        ; N/A     ;
; c3x_gpio_b1[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[9]                                                                        ; N/A     ;
; c3x_gpio_b1[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; c3x_gpio_b1[9]                                                                        ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[0]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[0]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[10]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[10]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[11]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[11]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[12]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[12]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[13]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[13]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[14]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[14]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[15]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[15]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[1]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[1]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[2]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[2]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[3]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[3]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[4]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[4]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[5]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[5]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[6]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[6]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[7]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[7]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[8]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[8]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[9]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[9]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[0]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[0]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[10]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[10]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[11]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[11]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[12]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[12]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[13]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[13]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[14]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[14]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[15]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[15]                                           ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[1]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[1]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[2]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[2]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[3]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[3]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[4]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[4]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[5]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[5]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[6]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[6]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[7]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[7]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[8]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[8]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[9]                                            ; N/A     ;
; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[9]                                            ; N/A     ;
; pll100:pll100_0|c0                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll100:pll100_0|altpll:altpll_component|pll100_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[0]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[0]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[1]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[1]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[2]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[2]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[3]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[3]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[4]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[4]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[5]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[5]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[6]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[6]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[7]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_bdata[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[7]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[8]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[8]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[9]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[9]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[10]                                           ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[10]                                           ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[11]                                           ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[11]                                           ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[12]                                           ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[12]                                           ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[13]                                           ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[13]                                           ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[14]                                           ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[14]                                           ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[15]                                           ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_gdata[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_4[15]                                           ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[0]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[0]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[1]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[1]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[2]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[2]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[3]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[3]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[4]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[4]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[5]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[5]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[6]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[6]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[7]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_i_rdata[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fsmc_swrapper:fsmc_swrapper_0|r_swreg_5[7]                                            ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[0]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[0]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[1]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[1]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[2]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[2]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[3]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[3]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[4]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[4]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[5]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[5]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[6]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[6]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[7]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_udata[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_ud[7]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[0]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[0]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[1]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[1]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[2]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[2]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[3]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[3]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[4]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[4]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[5]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[5]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[6]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[6]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[7]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_vdata[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_vd[7]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[0]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[0]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[1]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[1]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[2]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[2]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[3]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[3]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[4]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[4]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[5]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[5]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[6]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[6]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[7]                                                 ; N/A     ;
; yuv_converter:yuv_converter_0|yuvc_o_ydata[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; yuv_converter:yuv_converter_0|r_yd[7]                                                 ; N/A     ;
+-----------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Sep 21 11:04:58 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off miatc3x -c miatc3x
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /github/miat_c3x25/examples/hw_sw_integration/hscomm_lab3/hardware/alt/miatc3x/bsp/miatc3x.vhd
    Info (12022): Found design unit 1: miatc3x-rtl
    Info (12023): Found entity 1: miatc3x
Info (12021): Found 1 design units, including 1 entities, in source file /github/miat_c3x25/examples/hw_sw_integration/hscomm_lab3/hardware/rtl/reset_delay.v
    Info (12023): Found entity 1: reset_delay
Info (12021): Found 2 design units, including 1 entities, in source file /github/miat_c3x25/examples/hw_sw_integration/hscomm_lab3/hardware/alt/miatc3x/bsp/pll/pll100.vhd
    Info (12022): Found design unit 1: pll100-SYN
    Info (12023): Found entity 1: pll100
Info (12021): Found 2 design units, including 1 entities, in source file /github/miat_c3x25/examples/hw_sw_integration/hscomm_lab3/hardware/rtl/fsmc_swrapper.vhd
    Info (12022): Found design unit 1: fsmc_swrapper-rtl
    Info (12023): Found entity 1: fsmc_swrapper
Info (12021): Found 2 design units, including 1 entities, in source file /github/miat_c3x25/examples/hw_sw_integration/hscomm_lab3/hardware/rtl/counter.vhd
    Info (12022): Found design unit 1: counter-rtl
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file /github/miat_c3x25/examples/hw_sw_integration/hscomm_lab3/hardware/rtl/yuv_converter.vhd
    Info (12022): Found design unit 1: yuv_converter-rtl
    Info (12023): Found entity 1: yuv_converter
Info (12127): Elaborating entity "miatc3x" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at miatc3x.vhd(31): object "w_fsmc_clock" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at miatc3x.vhd(35): object "w_fsmc_bank" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "w_yuvdataout[31..24]" at miatc3x.vhd(125)
Info (12128): Elaborating entity "pll100" for hierarchy "pll100:pll100_0"
Info (12128): Elaborating entity "altpll" for hierarchy "pll100:pll100_0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll100:pll100_0|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll100:pll100_0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll100"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll100_altpll.v
    Info (12023): Found entity 1: pll100_altpll
Info (12128): Elaborating entity "pll100_altpll" for hierarchy "pll100:pll100_0|altpll:altpll_component|pll100_altpll:auto_generated"
Info (12128): Elaborating entity "reset_delay" for hierarchy "reset_delay:reset_delay_0"
Info (12128): Elaborating entity "fsmc_swrapper" for hierarchy "fsmc_swrapper:fsmc_swrapper_0"
Info (12128): Elaborating entity "counter" for hierarchy "counter:counter_0"
Info (12128): Elaborating entity "yuv_converter" for hierarchy "yuv_converter:yuv_converter_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ht14.tdf
    Info (12023): Found entity 1: altsyncram_ht14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_irc.tdf
    Info (12023): Found entity 1: mux_irc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf
    Info (12023): Found entity 1: cntr_ogi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf
    Info (12023): Found entity 1: cmpr_kfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_78j.tdf
    Info (12023): Found entity 1: cntr_78j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf
    Info (12023): Found entity 1: cntr_5fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (278001): Inferred 7 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "yuv_converter:yuv_converter_0|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "yuv_converter:yuv_converter_0|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "yuv_converter:yuv_converter_0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "yuv_converter:yuv_converter_0|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "yuv_converter:yuv_converter_0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "yuv_converter:yuv_converter_0|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "yuv_converter:yuv_converter_0|Mult4"
Info (12130): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "yuv_converter:yuv_converter_0|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2eh.tdf
    Info (12023): Found entity 1: add_sub_2eh
Info (12131): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult3"
Info (12130): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult6"
Info (12133): Instantiated megafunction "yuv_converter:yuv_converter_0|lpm_mult:Mult6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult6|multcore:mult_core", which is child of megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult6"
Info (12131): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult6"
Info (12131): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult6"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh
Info (12131): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult6|altshift:external_latency_ffs", which is child of megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult6"
Info (12130): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "yuv_converter:yuv_converter_0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "yuv_converter:yuv_converter_0|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "yuv_converter:yuv_converter_0|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "yuv_converter:yuv_converter_0|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult4"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf
    Info (12023): Found entity 1: add_sub_afh
Info (12131): Elaborated megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "yuv_converter:yuv_converter_0|lpm_mult:Mult4"
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "c3x_gpio_b1[1]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[2]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[3]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[22]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[23]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[24]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[25]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[26]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[27]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[28]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[29]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[30]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[31]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[32]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[33]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[0]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[4]" has no driver
    Warning (13040): Bidir "c3x_gpio_b1[5]" has no driver
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 229 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2833 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21060): Implemented 34 bidirectional pins
    Info (21061): Implemented 2677 logic cells
    Info (21064): Implemented 114 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 615 megabytes
    Info: Processing ended: Thu Sep 21 11:05:07 2017
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


