module full_arbiter(r_0, r_1, g_0, g_1);
  input r_0;
  input r_1;
  output g_0;
  output g_1;
  reg [1:0] state;

  assign g_0 = ((state == 1) && 1) ? 1 : 0;
  assign g_1 = ((state == 2) && 1 || (state == 3) && 1) ? 1 : 0;

  initial
  begin
    state = 0;
  end
  always @($global_clock)
  begin
    case(state)
      2: if (!r_0)
           state = 0;
         else 
           state = 1;

      1: if (!r_1)
           state = 0;
         else 
           state = 2;

      0: if ((r_1 && r_0))
           state = 3;
         else if ((!r_1 && r_0))
           state = 1;
         else if ((!r_1 && !r_0))
           state = 0;
         else 
           state = 2;

      3: 
           state = 1;

    endcase
  end
endmodule
