# Digital-System
Verilog system input two positive numbers and output a positive number after perform arithmeticâ€™s operations.

The project includes the design of FSM datapath and ROM memory
