

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_1'
================================================================
* Date:           Thu May  7 18:29:33 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        lfcW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.96|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_i)
	3  / (!exitcond_i)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 2.00ns
ST_1: i_1 (5)  [1/1] 0.00ns
entry:0  %i_1 = alloca i32

ST_1: StgValue_6 (6)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_7 (7)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (8)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: numReps_read (9)  [1/1] 1.00ns
entry:4  %numReps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %numReps)

ST_1: StgValue_10 (10)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (11)  [1/1] 1.00ns
entry:6  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %numReps_out, i32 %numReps_read)

ST_1: tmp (12)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:300
entry:7  %tmp = shl i32 %numReps_read, 2

ST_1: StgValue_13 (13)  [1/1] 1.57ns
entry:8  store i32 0, i32* %i_1

ST_1: StgValue_14 (14)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:300
entry:9  br label %0


 <State 2>: 4.96ns
ST_2: r_V (16)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:300
:0  %r_V = phi i48 [ 0, %entry ], [ %phitmp_cast_i, %._crit_edge.i ]

ST_2: t_i (17)  [1/1] 0.00ns
:1  %t_i = phi i32 [ 0, %entry ], [ %t, %._crit_edge.i ]

ST_2: exitcond_i (18)  [1/1] 2.52ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:300
:2  %exitcond_i = icmp eq i32 %t_i, %tmp

ST_2: t (19)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:300
:3  %t = add i32 %t_i, 1

ST_2: StgValue_19 (20)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:300
:4  br i1 %exitcond_i, label %.exit, label %1

ST_2: i_1_load (22)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:307
:0  %i_1_load = load i32* %i_1

ST_2: i (27)  [1/1] 2.44ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:307
:5  %i = add i32 %i_1_load, 1

ST_2: tmp_i (28)  [1/1] 2.52ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:309
:6  %tmp_i = icmp eq i32 %i, 4

ST_2: StgValue_23 (29)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:309
:7  br i1 %tmp_i, label %2, label %._crit_edge.i.pre

ST_2: StgValue_24 (31)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:307
._crit_edge.i.pre:0  store i32 %i, i32* %i_1

ST_2: StgValue_25 (35)  [1/1] 1.57ns
:1  store i32 0, i32* %i_1


 <State 3>: 2.00ns
ST_3: tmp_3_i (23)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:300
:1  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

ST_3: StgValue_27 (24)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:301
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

ST_3: tmp_V (25)  [1/1] 1.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:303
:3  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

ST_3: p_Result_s (26)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:305
:4  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 %tmp_V, i48 %r_V)

ST_3: StgValue_30 (32)  [1/1] 0.00ns
._crit_edge.i.pre:1  br label %._crit_edge.i

ST_3: StgValue_31 (34)  [1/1] 1.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:311
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %p_Result_s)

ST_3: StgValue_32 (36)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:312
:2  br label %._crit_edge.i

ST_3: empty (38)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:313
._crit_edge.i:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_3_i)

ST_3: tmp_1 (39)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:300
._crit_edge.i:1  %tmp_1 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V, i32 16, i32 47)

ST_3: phitmp_cast_i (40)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:300
._crit_edge.i:2  %phitmp_cast_i = call i48 @_ssdm_op_BitConcatenate.i48.i16.i32(i16 %tmp_V, i32 %tmp_1)

ST_3: StgValue_36 (41)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:300
._crit_edge.i:3  br label %0


 <State 4>: 0.00ns
ST_4: StgValue_37 (43)  [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2ns
The critical path consists of the following:
	fifo read on port 'numReps' [9]  (1 ns)
	fifo write on port 'numReps_out' [11]  (1 ns)

 <State 2>: 4.96ns
The critical path consists of the following:
	'load' operation ('i_1_load', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:307) on local variable 'i' [22]  (0 ns)
	'add' operation ('i', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:307) [27]  (2.44 ns)
	'icmp' operation ('tmp_i', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:309) [28]  (2.52 ns)

 <State 3>: 2ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:303) [25]  (1 ns)
	fifo write on port 'out_V_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/streamtools.h:311) [34]  (1 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
