{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 02:24:31 2013 " "Info: Processing started: Sun Jun 02 02:24:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Complete_Clock -c Complete_Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Complete_Clock -c Complete_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Complete_Clock.v(97) " "Warning (10229): Verilog HDL Expression warning at Complete_Clock.v(97): truncated literal to match 16 bits" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Complete_Clock.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file Complete_Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complete_Clock " "Info: Found entity 1: Complete_Clock" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 display " "Info: Found entity 2: display" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cp " "Info: Found entity 3: cp" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 90 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_clock.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file top_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_clock " "Info: Found entity 1: top_clock" {  } { { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Divided_Frequency " "Info: Found entity 2: Divided_Frequency" {  } { { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2to1MUX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file _2to1MUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1MUX " "Info: Found entity 1: _2to1MUX" {  } { { "_2to1MUX.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/_2to1MUX.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter24.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter24.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter24 " "Info: Found entity 1: counter24" {  } { { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter60.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter60.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter60 " "Info: Found entity 1: counter60" {  } { { "counter60.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter60.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter6.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter6 " "Info: Found entity 1: counter6" {  } { { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter10.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter10 " "Info: Found entity 1: counter10" {  } { { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Radio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Radio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Radio " "Info: Found entity 1: Radio" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Radio.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 Bell.v(35) " "Warning (10229): Verilog HDL Expression warning at Bell.v(35): truncated literal to match 1 bits" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bell.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Bell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bell " "Info: Found entity 1: Bell" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 _4comparator " "Info: Found entity 2: _4comparator" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AdjMinKey Complete_Clock.v(37) " "Warning (10236): Verilog HDL Implicit Net warning at Complete_Clock.v(37): created implicit net for \"AdjMinKey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AdjHrKey Complete_Clock.v(37) " "Warning (10236): Verilog HDL Implicit Net warning at Complete_Clock.v(37): created implicit net for \"AdjHrKey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SetHrKey Complete_Clock.v(43) " "Warning (10236): Verilog HDL Implicit Net warning at Complete_Clock.v(43): created implicit net for \"SetHrKey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SetMinKey Complete_Clock.v(43) " "Warning (10236): Verilog HDL Implicit Net warning at Complete_Clock.v(43): created implicit net for \"SetMinKey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Min Complete_Clock.v(50) " "Warning (10236): Verilog HDL Implicit Net warning at Complete_Clock.v(50): created implicit net for \"Min\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENP counter60.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at counter60.v(10): created implicit net for \"ENP\"" {  } { { "counter60.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter60.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete_Clock " "Info: Elaborating entity \"Complete_Clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cp cp:TIM " "Info: Elaborating entity \"cp\" for hierarchy \"cp:TIM\"" {  } { { "Complete_Clock.v" "TIM" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divided_Frequency Divided_Frequency:U0 " "Info: Elaborating entity \"Divided_Frequency\" for hierarchy \"Divided_Frequency:U0\"" {  } { { "Complete_Clock.v" "U0" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 Divided_Frequency:U0\|counter10:DU0 " "Info: Elaborating entity \"counter10\" for hierarchy \"Divided_Frequency:U0\|counter10:DU0\"" {  } { { "top_clock.v" "DU0" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_clock top_clock:U1 " "Info: Elaborating entity \"top_clock\" for hierarchy \"top_clock:U1\"" {  } { { "Complete_Clock.v" "U1" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 top_clock:U1\|counter60:UT1 " "Info: Elaborating entity \"counter60\" for hierarchy \"top_clock:U1\|counter60:UT1\"" {  } { { "top_clock.v" "UT1" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ENP counter60.v(10) " "Warning (10036): Verilog HDL or VHDL warning at counter60.v(10): object \"ENP\" assigned a value but never read" {  } { { "counter60.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter60.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 top_clock:U1\|counter60:UT1\|counter6:U1 " "Info: Elaborating entity \"counter6\" for hierarchy \"top_clock:U1\|counter60:UT1\|counter6:U1\"" {  } { { "counter60.v" "U1" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter60.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 top_clock:U1\|counter24:UT3 " "Info: Elaborating entity \"counter24\" for hierarchy \"top_clock:U1\|counter24:UT3\"" {  } { { "top_clock.v" "UT3" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Radio Radio:U2 " "Info: Elaborating entity \"Radio\" for hierarchy \"Radio:U2\"" {  } { { "Complete_Clock.v" "U2" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_500Hz Radio.v(13) " "Warning (10235): Verilog HDL Always Construct warning at Radio.v(13): variable \"_500Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Radio.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_1kHzIn Radio.v(14) " "Warning (10235): Verilog HDL Always Construct warning at Radio.v(14): variable \"_1kHzIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Radio.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bell Bell:U3 " "Info: Elaborating entity \"Bell\" for hierarchy \"Bell:U3\"" {  } { { "Complete_Clock.v" "U3" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4comparator Bell:U3\|_4comparator:SU4 " "Info: Elaborating entity \"_4comparator\" for hierarchy \"Bell:U3\|_4comparator:SU4\"" {  } { { "Bell.v" "SU4" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1MUX _2to1MUX:MUX1 " "Info: Elaborating entity \"_2to1MUX\" for hierarchy \"_2to1MUX:MUX1\"" {  } { { "Complete_Clock.v" "MUX1" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:A1 " "Info: Elaborating entity \"display\" for hierarchy \"display:A1\"" {  } { { "Complete_Clock.v" "A1" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[0\] GND " "Warning (13410): Pin \"BCD3\[0\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[1\] GND " "Warning (13410): Pin \"BCD3\[1\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[2\] GND " "Warning (13410): Pin \"BCD3\[2\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[3\] GND " "Warning (13410): Pin \"BCD3\[3\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[4\] GND " "Warning (13410): Pin \"BCD3\[4\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[5\] GND " "Warning (13410): Pin \"BCD3\[5\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[6\] VCC " "Warning (13410): Pin \"BCD3\[6\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[7\] VCC " "Warning (13410): Pin \"BCD3\[7\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[0\] GND " "Warning (13410): Pin \"BCD4\[0\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[1\] GND " "Warning (13410): Pin \"BCD4\[1\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[2\] GND " "Warning (13410): Pin \"BCD4\[2\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[3\] GND " "Warning (13410): Pin \"BCD4\[3\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[4\] GND " "Warning (13410): Pin \"BCD4\[4\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[5\] GND " "Warning (13410): Pin \"BCD4\[5\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[6\] VCC " "Warning (13410): Pin \"BCD4\[6\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[7\] VCC " "Warning (13410): Pin \"BCD4\[7\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AdjMinkey " "Warning (15610): No output dependent on input pin \"AdjMinkey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AdjHrkey " "Warning (15610): No output dependent on input pin \"AdjHrkey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SetMinkey " "Warning (15610): No output dependent on input pin \"SetMinkey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SetHrkey " "Warning (15610): No output dependent on input pin \"SetHrkey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Info: Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Info: Implemented 141 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 02:24:33 2013 " "Info: Processing ended: Sun Jun 02 02:24:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
