0.7
v2020.2.2
Feb  9 2021
06:17:39
E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sim_1/imports/new/Processor_TB.vhd,1633969212,vhdl,,,,processor_tb,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/imports/new/Processor.vhd,1633969271,vhdl,,,,processor,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/imports/new/generate_A.vhd,1633970671,vhdl,,,,generate_a,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/imports/new/generate_B.vhd,1633967257,vhdl,,,,generate_b,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/imports/new/generate_e.vhd,1633967257,vhdl,,,,generate_e,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/imports/new/generate_s.vhd,1633967257,vhdl,,,,generate_s,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/imports/new/packages.vhd,1634006086,vhdl,E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sim_1/imports/new/Processor_TB.vhd;E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/imports/new/Processor.vhd;E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/imports/new/generate_A.vhd;E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/new/generate_UV.vhd,,,configuration_set,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/imports/new/random_generator.vhd,1633606278,vhdl,,,,random_generator,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/new/generate_UV.vhd,1634006479,vhdl,,,,generate_uv,,,,,,,,
