<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element sdram_0.afi_clk
   {
      datum _clockDomain
      {
         value = "sdram_afi_clk";
         type = "String";
      }
   }
   element jtag_uart.avalon_jtag_slave
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "19792";
         type = "String";
      }
   }
   element sdram_0.avl
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
   element cfi_flash_ts_bridge
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element cfi_flash_ts_bridge_fpga
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element cfi_flash_ts_controller
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element cfi_flash_ts_controller_fpga
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element clkin
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element tse_mac.control_port
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "16384";
         type = "String";
      }
   }
   element sysid.control_slave
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "19776";
         type = "String";
      }
   }
   element cpu_to_flash_ccb
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element cpu_to_peripherals_ccb
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element cpu_to_sdram_pb
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sgdma_rx.csr
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "17408";
         type = "String";
      }
   }
   element sgdma_tx.csr
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "18432";
         type = "String";
      }
   }
   element descriptor_memory
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element dma_to_descriptor_mem
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element gtp_regif_0
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element linux_cpu.jtag_debug_module
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "411172864";
         type = "String";
      }
   }
   element jtag_uart
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element linux_cpu
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element linux_timer_1ms
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element cpu_to_peripherals_ccb.s0
   {
      datum baseAddress
      {
         value = "402653184";
         type = "String";
      }
   }
   element cpu_to_sdram_pb.s0
   {
      datum baseAddress
      {
         value = "268435456";
         type = "String";
      }
   }
   element dma_to_descriptor_mem.s0
   {
      datum baseAddress
      {
         value = "411041792";
         type = "String";
      }
   }
   element gtp_regif_0.s0
   {
      datum baseAddress
      {
         value = "65536";
         type = "String";
      }
   }
   element tse_dma_to_sdram_ccb.s0
   {
      datum baseAddress
      {
         value = "268435456";
         type = "String";
      }
   }
   element descriptor_memory.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "8192";
         type = "String";
      }
   }
   element linux_timer_1ms.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "4194304";
         type = "String";
      }
   }
   element tlb_miss_ram_1k.s1
   {
      datum baseAddress
      {
         value = "411107328";
         type = "String";
      }
   }
   element tlb_miss_ram_1k.s2
   {
      datum baseAddress
      {
         value = "411107328";
         type = "String";
      }
   }
   element sdram_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sgdma_rx
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sgdma_tx
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element sysid
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element tlb_miss_ram_1k
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element tse_dma_to_sdram_ccb
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element tse_mac
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element cfi_flash_ts_controller.uas
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
   }
   element cfi_flash_ts_controller_fpga.uas
   {
      datum baseAddress
      {
         value = "134217728";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4SGX180KF40C3" />
 <parameter name="deviceFamily" value="Stratix IV" />
 <parameter name="deviceSpeedGrade" value="3" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1434138452775" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="clk_in_reset"
   internal="clkin.clk_in_reset"
   type="reset"
   dir="end" />
 <interface name="clk_in" internal="clkin.clk_in" type="clock" dir="end" />
 <interface name="ddr2_status" internal="sdram_0.status" type="conduit" dir="end" />
 <interface name="ddr2_mem" internal="sdram_0.memory" type="conduit" dir="end" />
 <interface
   name="cfi"
   internal="cfi_flash_ts_bridge.out"
   type="conduit"
   dir="end" />
 <interface name="ddr2_oct" internal="sdram_0.oct" type="conduit" dir="end" />
 <interface
   name="gtpbus"
   internal="gtp_regif_0.conduit_gtpbus"
   type="conduit"
   dir="end" />
 <interface
   name="tse_mdio"
   internal="tse_mac.mac_mdio_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tse_rgmii"
   internal="tse_mac.mac_rgmii_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tse_status"
   internal="tse_mac.mac_status_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tse_txclk"
   internal="tse_mac.pcs_mac_tx_clock_connection"
   type="clock"
   dir="end" />
 <interface
   name="tse_rxclk"
   internal="tse_mac.pcs_mac_rx_clock_connection"
   type="clock"
   dir="end" />
 <interface
   name="cfi_fpga"
   internal="cfi_flash_ts_bridge_fpga.out"
   type="conduit"
   dir="end" />
 <interface
   name="tse_misc"
   internal="tse_mac.mac_misc_connection"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="13.0" enabled="1" name="clkin">
  <parameter name="clockFrequency" value="250000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="BOTH" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="1"
   name="linux_timer_1ms">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="93750000" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   enabled="1"
   name="jtag_uart">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">INTERACTIVE_ASCII_OUTPUT</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module
   kind="altera_avalon_sgdma"
   version="13.0.1.99.2"
   enabled="1"
   name="sgdma_rx">
  <parameter name="addressWidth" value="32" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="sinkErrorWidth" value="6" />
  <parameter name="sourceErrorWidth" value="0" />
  <parameter name="transferMode" value="STREAM_TO_MEMORY" />
  <parameter name="writeBurstcountWidth" value="4" />
  <parameter name="deviceFamilyString" value="Stratix IV" />
 </module>
 <module
   kind="altera_avalon_sgdma"
   version="13.0.1.99.2"
   enabled="1"
   name="sgdma_tx">
  <parameter name="addressWidth" value="32" />
  <parameter name="alwaysDoMaxBurst" value="true" />
  <parameter name="avalonMMByteReorderMode" value="0" />
  <parameter name="dataTransferFIFODepth" value="2" />
  <parameter name="enableBurstTransfers" value="false" />
  <parameter name="enableDescriptorReadMasterBurst" value="false" />
  <parameter name="enableUnalignedTransfers" value="false" />
  <parameter name="internalFIFODepth" value="2" />
  <parameter name="readBlockDataWidth" value="32" />
  <parameter name="readBurstcountWidth" value="4" />
  <parameter name="sinkErrorWidth" value="0" />
  <parameter name="sourceErrorWidth" value="1" />
  <parameter name="transferMode" value="MEMORY_TO_STREAM" />
  <parameter name="writeBurstcountWidth" value="4" />
  <parameter name="deviceFamilyString" value="Stratix IV" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   enabled="1"
   name="descriptor_memory">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="descriptor_memory" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="8192" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="autoInitializationFileName">$${FILENAME}_descriptor_memory</parameter>
  <parameter name="deviceFamily" value="Stratix IV" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module kind="altera_nios2_qsys" version="13.0" enabled="1" name="linux_cpu">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="true" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="true" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="4674640" />
  <parameter name="cpuID_stored" value="4674640" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave">cfi_flash_ts_controller.uas</parameter>
  <parameter name="mmu_TLBMissExcSlave" value="tlb_miss_ram_1k.s2" />
  <parameter name="exceptionSlave" value="sdram_0.avl" />
  <parameter name="breakSlave">linux_cpu.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="DSPBlock" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_size" value="32768" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="32768" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="1" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="29" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="29" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='cfi_flash_ts_controller.uas' start='0x0' end='0x8000000' /><slave name='cfi_flash_ts_controller_fpga.uas' start='0x8000000' end='0x10000000' /><slave name='sdram_0.avl' start='0x10000000' end='0x18000000' /><slave name='linux_cpu.jtag_debug_module' start='0x18820000' end='0x18820800' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='cfi_flash_ts_controller.uas' start='0x0' end='0x8000000' /><slave name='cfi_flash_ts_controller_fpga.uas' start='0x8000000' end='0x10000000' /><slave name='sdram_0.avl' start='0x10000000' end='0x18000000' /><slave name='descriptor_memory.s1' start='0x18002000' end='0x18004000' /><slave name='tse_mac.control_port' start='0x18004000' end='0x18004400' /><slave name='sgdma_rx.csr' start='0x18004400' end='0x18004440' /><slave name='sgdma_tx.csr' start='0x18004800' end='0x18004840' /><slave name='sysid.control_slave' start='0x18004D40' end='0x18004D48' /><slave name='jtag_uart.avalon_jtag_slave' start='0x18004D50' end='0x18004D58' /><slave name='gtp_regif_0.s0' start='0x18010000' end='0x18020000' /><slave name='linux_timer_1ms.s1' start='0x18400000' end='0x18400020' /><slave name='linux_cpu.jtag_debug_module' start='0x18820000' end='0x18820800' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="187500000" />
  <parameter name="deviceFamilyName" value="Stratix IV" />
  <parameter name="internalIrqMaskSystemInfo" value="34830" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam"><![CDATA[<address-map><slave name='tlb_miss_ram_1k.s1' start='0x18810000' end='0x18810400' /></address-map>]]></parameter>
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam"><![CDATA[<address-map><slave name='tlb_miss_ram_1k.s2' start='0x18810000' end='0x18810400' /></address-map>]]></parameter>
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_sysid_qsys"
   version="13.0"
   enabled="1"
   name="sysid">
  <parameter name="id" value="4674640" />
  <parameter name="timestamp" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="93750000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_mem_if_ddr2_emif"
   version="13.0"
   enabled="1"
   name="sdram_0">
  <parameter name="RATE" value="Half" />
  <parameter name="MEM_CLK_FREQ" value="375.0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DQ_WIDTH" value="16" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="MEM_BL" value="4" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_SRT" value="1x refresh rate" />
  <parameter name="MEM_PD" value="Fast exit" />
  <parameter name="MEM_DRV_STR" value="Full" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_RTT_NOM" value="50" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="MEM_TCL" value="5" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="TIMING_TIS" value="175" />
  <parameter name="TIMING_TIH" value="250" />
  <parameter name="TIMING_TDS" value="50" />
  <parameter name="TIMING_TDH" value="125" />
  <parameter name="TIMING_TDQSQ" value="200" />
  <parameter name="TIMING_TQHS" value="300" />
  <parameter name="TIMING_TDQSCK" value="350" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSH" value="0.35" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="MEM_TMRD_CK" value="2" />
  <parameter name="MEM_TRAS_NS" value="40.0" />
  <parameter name="MEM_TRCD_NS" value="12.5" />
  <parameter name="MEM_TRP_NS" value="12.5" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="195.0" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="3" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="SPEED_GRADE" value="3" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PRIORITY_PORT" value="0,1,1,1,1,1" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="REF_CLK_FREQ" value="250.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DEFAULT_FAST_SIM_MODEL" value="true" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="true" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="SKIP_MEM_INIT" value="false" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="CORE_DEBUG_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="AUTO_DEVICE" value="EP4SGX180KF40C3" />
 </module>
 <module
   kind="altera_generic_tristate_controller"
   version="13.0"
   enabled="1"
   name="cfi_flash_ts_controller">
  <parameter name="TCM_ADDRESS_W" value="27" />
  <parameter name="TCM_DATA_W" value="16" />
  <parameter name="TCM_BYTEENABLE_W" value="2" />
  <parameter name="TCM_READ_WAIT" value="230" />
  <parameter name="TCM_WRITE_WAIT" value="230" />
  <parameter name="TCM_SETUP_WAIT" value="65" />
  <parameter name="TCM_DATA_HOLD" value="35" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="2" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="1" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="1" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111:altera_avalon_cfi_flash,altera_avalon_cfi_flash,50,200,10,ns,134217728u,16,0,1,1,1,SIM_DIR,APP_DIR</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_KEYS" value="" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="" />
  <parameter name="CLOCK_RATE" value="93750000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="7" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="7" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_DEVICE" value="EP4SGX180KF40C3" />
 </module>
 <module
   kind="altera_tristate_conduit_bridge"
   version="13.0"
   enabled="1"
   name="cfi_flash_ts_bridge">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs"><master name="cfi_flash_ts_controller.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="address" width="27" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="data" width="16" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /><pin role="outputenable_n" width="1" type="Output" output_name="tcm_outputenable_n_out" output_enable_name="" input_name="" /><pin role="reset_n" width="1" type="Output" output_name="tcm_reset_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /></master></slave></info>]]></parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE" value="93750000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_avalon_mm_bridge"
   version="13.0"
   enabled="1"
   name="dma_to_descriptor_mem">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="14" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="4" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="93750000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module kind="gtp_regif" version="1.0" enabled="1" name="gtp_regif_0">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="93750000" />
 </module>
 <module kind="altera_eth_tse" version="13.0" enabled="1" name="tse_mac">
  <parameter name="deviceFamilyName" value="Stratix IV" />
  <parameter name="core_variation" value="MAC_ONLY" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="max_channels" value="1" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="transceiver_type" value="NONE" />
  <parameter name="enable_hd_logic" value="true" />
  <parameter name="enable_gmii_loopback" value="false" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="ena_hash" value="false" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="enable_mac_flow_ctrl" value="true" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="enable_magic_detect" value="false" />
  <parameter name="useMDIO" value="true" />
  <parameter name="mdio_clk_div" value="80" />
  <parameter name="enable_ena" value="32" />
  <parameter name="eg_addr" value="11" />
  <parameter name="ing_addr" value="11" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="enable_sgmii" value="false" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="AUTO_DEVICE" value="EP4SGX180KF40C3" />
 </module>
 <module
   kind="altera_tristate_conduit_bridge"
   version="13.0"
   enabled="1"
   name="cfi_flash_ts_bridge_fpga">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs"><master name="cfi_flash_ts_controller_fpga.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="address" width="27" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="data" width="16" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /><pin role="outputenable_n" width="1" type="Output" output_name="tcm_outputenable_n_out" output_enable_name="" input_name="" /><pin role="reset_n" width="1" type="Output" output_name="tcm_reset_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /></master></slave></info>]]></parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE" value="93750000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_generic_tristate_controller"
   version="13.0"
   enabled="1"
   name="cfi_flash_ts_controller_fpga">
  <parameter name="TCM_ADDRESS_W" value="27" />
  <parameter name="TCM_DATA_W" value="16" />
  <parameter name="TCM_BYTEENABLE_W" value="2" />
  <parameter name="TCM_READ_WAIT" value="230" />
  <parameter name="TCM_WRITE_WAIT" value="230" />
  <parameter name="TCM_SETUP_WAIT" value="65" />
  <parameter name="TCM_DATA_HOLD" value="35" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="2" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="USE_BYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="1" />
  <parameter name="ACTIVE_LOW_READ" value="1" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="1" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.configuration.hwClassnameDriverSupportDefault,embeddedsw.CMacro.SETUP_VALUE,embeddedsw.CMacro.WAIT_VALUE,embeddedsw.CMacro.HOLD_VALUE,embeddedsw.CMacro.TIMING_UNITS,embeddedsw.CMacro.SIZE,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.IS_FLASH,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.GENERATE_FLASH,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,embeddedsw.memoryInfo.FLASH_INSTALL_DIR</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111:altera_avalon_cfi_flash,altera_avalon_cfi_flash,50,200,10,ns,134217728u,16,0,1,1,1,SIM_DIR,APP_DIR</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_KEYS" value="" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="" />
  <parameter name="CLOCK_RATE" value="93750000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="7" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="7" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
  <parameter name="AUTO_DEVICE" value="EP4SGX180KF40C3" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="13.0"
   enabled="1"
   name="tse_dma_to_sdram_ccb">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="27" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="187500000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="93750000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="13.0"
   enabled="1"
   name="cpu_to_peripherals_ccb">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="23" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="93750000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="187500000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="13.0"
   enabled="1"
   name="cpu_to_flash_ccb">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="28" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="93750000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="187500000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_avalon_mm_bridge"
   version="13.0"
   enabled="1"
   name="cpu_to_sdram_pb">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="27" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="MAX_PENDING_RESPONSES" value="4" />
  <parameter name="LINEWRAPBURSTS" value="0" />
  <parameter name="PIPELINE_COMMAND" value="1" />
  <parameter name="PIPELINE_RESPONSE" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="187500000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix IV" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   enabled="1"
   name="tlb_miss_ram_1k">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="true" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="1024" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="autoInitializationFileName">$${FILENAME}_tlb_miss_ram_1k</parameter>
  <parameter name="deviceFamily" value="Stratix IV" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 1 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 1 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 1 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 1 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <connection
   kind="interrupt"
   version="13.0"
   start="linux_cpu.d_irq"
   end="jtag_uart.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="linux_cpu.d_irq"
   end="sgdma_rx.csr_irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="linux_cpu.d_irq"
   end="sgdma_tx.csr_irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="linux_cpu.d_irq"
   end="linux_timer_1ms.irq">
  <parameter name="irqNumber" value="11" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="linux_timer_1ms.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="sgdma_rx.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="sgdma_tx.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="descriptor_memory.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="linux_cpu.reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="linux_cpu.reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="sysid.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="sgdma_rx.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="sgdma_tx.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="descriptor_memory.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="linux_timer_1ms.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="sdram_0.global_reset" />
 <connection kind="reset" version="13.0" start="clkin.clk_reset" end="sysid.reset" />
 <connection
   kind="tristate_conduit"
   version="13.0"
   start="cfi_flash_ts_controller.tcm"
   end="cfi_flash_ts_bridge.tcs" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="cfi_flash_ts_controller.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="cfi_flash_ts_bridge.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="cfi_flash_ts_controller.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="cfi_flash_ts_bridge.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="sdram_0.soft_reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="linux_cpu.data_master"
   end="linux_cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x18820000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="linux_cpu.reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="sgdma_rx.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="sgdma_tx.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="descriptor_memory.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="linux_timer_1ms.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="jtag_uart.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="cfi_flash_ts_controller.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="cfi_flash_ts_bridge.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="linux_cpu.instruction_master"
   end="linux_cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x18820000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="dma_to_descriptor_mem.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="dma_to_descriptor_mem.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="dma_to_descriptor_mem.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="sgdma_tx.descriptor_write"
   end="dma_to_descriptor_mem.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x18800000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="sgdma_rx.descriptor_write"
   end="dma_to_descriptor_mem.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x18800000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="sgdma_rx.descriptor_read"
   end="dma_to_descriptor_mem.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x18800000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="sgdma_tx.descriptor_read"
   end="dma_to_descriptor_mem.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x18800000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="dma_to_descriptor_mem.m0"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x2000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="clkin.clk"
   end="sdram_0.pll_ref_clk" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="sdram_0.soft_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="gtp_regif_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="gtp_regif_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="gtp_regif_0.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="tse_mac.reset_connection" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="tse_mac.reset_connection" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="tse_mac.reset_connection" />
 <connection
   kind="avalon_streaming"
   version="13.0"
   start="tse_mac.receive"
   end="sgdma_rx.in" />
 <connection
   kind="avalon_streaming"
   version="13.0"
   start="sgdma_tx.out"
   end="tse_mac.transmit" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="cfi_flash_ts_bridge_fpga.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="cfi_flash_ts_bridge_fpga.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="cfi_flash_ts_bridge_fpga.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="cfi_flash_ts_controller_fpga.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="cfi_flash_ts_controller_fpga.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="cfi_flash_ts_controller_fpga.reset" />
 <connection
   kind="tristate_conduit"
   version="13.0"
   start="cfi_flash_ts_controller_fpga.tcm"
   end="cfi_flash_ts_bridge_fpga.tcs" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_clk"
   end="tse_dma_to_sdram_ccb.m0_clk" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="tse_dma_to_sdram_ccb.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="tse_dma_to_sdram_ccb.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="tse_dma_to_sdram_ccb.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="tse_dma_to_sdram_ccb.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="tse_dma_to_sdram_ccb.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="tse_dma_to_sdram_ccb.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="cpu_to_peripherals_ccb.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="cpu_to_peripherals_ccb.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="cpu_to_peripherals_ccb.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="cpu_to_peripherals_ccb.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="cpu_to_peripherals_ccb.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="cpu_to_peripherals_ccb.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="cpu_to_flash_ccb.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="cpu_to_flash_ccb.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="cpu_to_flash_ccb.m0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="cpu_to_flash_ccb.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="cpu_to_flash_ccb.s0_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="cpu_to_flash_ccb.s0_reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="linux_cpu.data_master"
   end="cpu_to_flash_ccb.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="linux_cpu.instruction_master"
   end="cpu_to_flash_ccb.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_to_flash_ccb.m0"
   end="cfi_flash_ts_controller_fpga.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x08000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_to_flash_ccb.m0"
   end="cfi_flash_ts_controller.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="linux_cpu.data_master"
   end="cpu_to_peripherals_ccb.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x18000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_to_peripherals_ccb.m0"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x4d50" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_to_peripherals_ccb.m0"
   end="tse_mac.control_port">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x4000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_to_peripherals_ccb.m0"
   end="sysid.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x4d40" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_to_peripherals_ccb.m0"
   end="linux_timer_1ms.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00400000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_to_peripherals_ccb.m0"
   end="descriptor_memory.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x2000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_to_peripherals_ccb.m0"
   end="gtp_regif_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_to_peripherals_ccb.m0"
   end="sgdma_tx.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x4800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_to_peripherals_ccb.m0"
   end="sgdma_rx.csr">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x4400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="sgdma_tx.m_read"
   end="tse_dma_to_sdram_ccb.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="sgdma_rx.m_write"
   end="tse_dma_to_sdram_ccb.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="tse_dma_to_sdram_ccb.m0"
   end="sdram_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="cpu_to_sdram_pb.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="cpu_to_sdram_pb.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="cpu_to_sdram_pb.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu_to_sdram_pb.m0"
   end="sdram_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="linux_cpu.data_master"
   end="cpu_to_sdram_pb.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="linux_cpu.instruction_master"
   end="cpu_to_sdram_pb.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x10000000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_clk"
   end="cpu_to_sdram_pb.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="cpu_to_flash_ccb.m0_clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_clk"
   end="cpu_to_flash_ccb.s0_clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="cpu_to_peripherals_ccb.m0_clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_clk"
   end="cpu_to_peripherals_ccb.s0_clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="tse_dma_to_sdram_ccb.s0_clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="tse_mac.control_port_clock_connection" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="tse_mac.transmit_clock_connection" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="tse_mac.receive_clock_connection" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="gtp_regif_0.clock" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="cfi_flash_ts_bridge_fpga.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="cfi_flash_ts_controller_fpga.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="cfi_flash_ts_bridge.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="cfi_flash_ts_controller.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="jtag_uart.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="linux_timer_1ms.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="dma_to_descriptor_mem.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="descriptor_memory.clk1" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="sgdma_tx.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="sgdma_rx.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_half_clk"
   end="sysid.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_clk"
   end="linux_cpu.clk" />
 <connection
   kind="interrupt"
   version="13.0"
   start="linux_cpu.d_irq"
   end="gtp_regif_0.interrupt_sender">
  <parameter name="irqNumber" value="15" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_clk"
   end="tlb_miss_ram_1k.clk1" />
 <connection
   kind="clock"
   version="13.0"
   start="sdram_0.afi_clk"
   end="tlb_miss_ram_1k.clk2" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="tlb_miss_ram_1k.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="tlb_miss_ram_1k.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="tlb_miss_ram_1k.reset1" />
 <connection
   kind="reset"
   version="13.0"
   start="sdram_0.afi_reset"
   end="tlb_miss_ram_1k.reset2" />
 <connection
   kind="reset"
   version="13.0"
   start="clkin.clk_reset"
   end="tlb_miss_ram_1k.reset2" />
 <connection
   kind="reset"
   version="13.0"
   start="linux_cpu.jtag_debug_module_reset"
   end="tlb_miss_ram_1k.reset2" />
 <connection
   kind="avalon"
   version="13.0"
   start="linux_cpu.tightly_coupled_data_master_0"
   end="tlb_miss_ram_1k.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x18810000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="linux_cpu.tightly_coupled_instruction_master_0"
   end="tlb_miss_ram_1k.s2">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x18810000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
