bank_utilization DDR4_MEM00 dsa_info {board_component_slr_map {xilinx.com:au250:ddr4_sdram_c0:1.0 SLR0 xilinx.com:au250:ddr4_sdram_c1:1.0 SLR1 xilinx.com:au250:ddr4_sdram_c2:1.0 SLR2 xilinx.com:au250:ddr4_sdram_c3:1.0 SLR3} slr_pblock_map {SLR0 pblock_dynamic_SLR0 SLR1 pblock_dynamic_SLR1 SLR2 pblock_dynamic_SLR2 SLR3 pblock_dynamic_SLR3}} ctrl_slr_map {S_AXI_CTRL SLR0} interconnect_slr_map {interconnect_DDR4_MEM00 SLR0} ctrl_cc {ddr4_mem00_ctrl_cc SLR0} slr_crossings {interconnect_DDR4_MEM00 {M00_AXI {source_slr SLR0 target_slr SLR0 depth 1} S00_AXI {source_slr SLR0 target_slr SLR0 depth 1} S01_AXI {source_slr SLR0 target_slr SLR0 depth 1} S02_AXI {source_slr SLR0 target_slr SLR0 depth 1} S03_AXI {source_slr SLR0 target_slr SLR0 depth 1} S04_AXI {source_slr SLR0 target_slr SLR0 depth 1} S05_AXI {source_slr SLR0 target_slr SLR0 depth 1} S06_AXI {source_slr SLR0 target_slr SLR0 depth 1} S07_AXI {source_slr SLR0 target_slr SLR0 depth 1} S08_AXI {source_slr SLR0 target_slr SLR0 depth 1}}}
