---
title: "VLSI Physical Design, Springer Verlag"
layout: default-foundation-20210515
date: 2025-08-13
tags: [VLSI-design-chap3]
---

- Chapter 3 â€“ Chip Planning  
  - 3.1 Introduction to Floorplanning  
  - 3.2 Optimization Goals in Floorplanning  
  - 3.3 Terminology  
    - Rectangular Dissection  
    - Slicing Floorplan and Slicing Tree  
    - Polish Expression  
    - Non-slicing Floorplans  
    - Floorplan Tree  
    - Constraint Graphs  
      - Vertical Constraint Graph (VCG)  
      - Horizontal Constraint Graph (HCG)  
      - Constraint-Graph Pair  
    - Sequence Pair  
  - 3.4 Floorplan Representations  
    - 3.4.1 Floorplan to a Constraint-Graph Pair  
    - 3.4.2 Floorplan to a Sequence Pair  
    - 3.4.3 Sequence Pair to a Floorplan  
      - Longest Common Subsequence (LCS) Algorithm  
  - 3.5 Floorplanning Algorithms  
    - 3.5.1 Floorplan Sizing  
      - Shape Functions  
      - Corner Points  
      - Slicing Floorplan Sizing Algorithm  
      - Step-by-step Example  
        - Construct Shape Functions of Blocks  
        - Determine Shape Function of Top-level Floorplan  
        - Find Individual Block Dimensions and Locations  
    - 3.5.2 Cluster Growth  
      - Concept and Growth Direction  
      - Linear Ordering  
      - Gain Calculation for Next Block Placement  
    - 3.5.3 Simulated Annealing  
    - 3.5.4 Integrated Floorplanning Algorithms  
  - 3.6 Pin Assignment  
  - 3.7 Power and Ground Routing  
    - 3.7.1 Design of a Power-Ground Distribution Network  
    - 3.7.2 Planar Routing  
    - 3.7.3 Mesh Routing
