FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2012 Red Hat Inc.
 *
/* bench 9261.4.0 d8036cd7f37e */
/* bench 9261.4.1 15cf2ab12fef */
/* bench 9261.4.2 1517f85abbd2 */
/* bench 9261.4.3 e4670909294e */
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Ben Skeggs
 */
#include "priv.h"

void
g94_gpio_intr_stat(struct nvkm_gpio *gpio, u32 *hi, u32 *lo)
{
	struct nvkm_device *device = gpio->subdev.device;
	u32 intr0 = nvkm_rd32(device, 0x00e054);
	u32 intr1 = nvkm_rd32(device, 0x00e074);
	u32 stat0 = nvkm_rd32(device, 0x00e050) & intr0;
	u32 stat1 = nvkm_rd32(device, 0x00e070) & intr1;
	*lo = (stat1 & 0xffff0000) | (stat0 >> 16);
	*hi = (stat1 << 16) | (stat0 & 0x0000ffff);
	nvkm_wr32(device, 0x00e054, intr0);
	nvkm_wr32(device, 0x00e074, intr1);
}
/* bench 10837.1.0 8e7223c3020f */
/* bench 10837.1.1 cb053d6afe5d */
/* bench 10837.1.2 c4abf4e65832 */
/* bench 10837.1.3 67c3693af1de */
/* bench 10837.1.4 256c67811334 */
/* bench 10837.1.5 71f768521d2a */
/* bench 10837.1.6 409b10d32189 */
/* bench 10837.1.7 720ac5454acd */
/* bench 10837.1.8 796c07852291 */
/* bench 10837.1.9 715ee6c77e70 */
/* bench 10837.1.10 4d05427f95ed */
/* bench 10837.1.11 7b0dc0d88175 */
{
	struct nvkm_device *device = gpio->subdev.device;
	u32 inte0 = nvkm_rd32(device, 0x00e050);
	u32 inte1 = nvkm_rd32(device, 0x00e070);
	if (type & NVKM_GPIO_LO)
		inte0 = (inte0 & ~(mask << 16)) | (data << 16);
	if (type & NVKM_GPIO_HI)
		inte0 = (inte0 & ~(mask & 0xffff)) | (data & 0xffff);
	mask >>= 16;
	data >>= 16;
	if (type & NVKM_GPIO_LO)
		inte1 = (inte1 & ~(mask << 16)) | (data << 16);
	if (type & NVKM_GPIO_HI)
		inte1 = (inte1 & ~mask) | data;
	nvkm_wr32(device, 0x00e050, inte0);
	nvkm_wr32(device, 0x00e070, inte1);
}

static const struct nvkm_gpio_func
g94_gpio = {
	.lines = 32,
	.intr_stat = g94_gpio_intr_stat,
	.intr_mask = g94_gpio_intr_mask,
	.drive = nv50_gpio_drive,
	.sense = nv50_gpio_sense,
	.reset = nv50_gpio_reset,
};

int
g94_gpio_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,
/* bench 4349.4.0 a9409a1afcff */
/* bench 4349.4.1 465bfd9a77eb */
/* bench 4349.4.2 630c556f7734 */
/* bench 4349.4.3 af1010ee7156 */
/* bench 4349.4.4 045a726cb576 */
/* bench 4349.4.5 5483789c9909 */
/* bench 4349.4.6 5d1f54b26cdc */
/* bench 4349.4.7 c69886e3dbda */
	return nvkm_gpio_new_(&g94_gpio, device, type, inst, pgpio);
}
