<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_97946'>
<a name="inst_tag_97946"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_97946" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97946_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97946_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97946_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1661.html#inst_tag_233923" >dti_phy_sync_slice[0]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_97947'>
<a name="inst_tag_97947"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_97947" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97947_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97947_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97947_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1661.html#inst_tag_233923" >dti_phy_sync_slice[0]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_97948'>
<a name="inst_tag_97948"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_97948" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97948_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97948_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97948_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1661.html#inst_tag_233923" >dti_phy_sync_slice[0]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_97949'>
<a name="inst_tag_97949"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_97949" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97949_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97949_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97949_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1661.html#inst_tag_233923" >dti_phy_sync_slice[0]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_97950'>
<a name="inst_tag_97950"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_97950" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97950_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod690_11.html#inst_tag_97950_Toggle" > 53.85</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97950_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1661.html#inst_tag_233923" >dti_phy_sync_slice[0]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_97951'>
<a name="inst_tag_97951"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_97951" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97951_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_11.html#inst_tag_97951_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97951_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1661.html#inst_tag_233923" >dti_phy_sync_slice[0]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_97952'>
<a name="inst_tag_97952"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_97952" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97952_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_11.html#inst_tag_97952_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97952_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1661.html#inst_tag_233923" >dti_phy_sync_slice[0]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_97953'>
<a name="inst_tag_97953"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_97953" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97953_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_11.html#inst_tag_97953_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97953_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1661.html#inst_tag_233923" >dti_phy_sync_slice[0]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_97954'>
<a name="inst_tag_97954"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_97954" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97954_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod690_11.html#inst_tag_97954_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97954_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 15.79</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1661.html#inst_tag_233923" >dti_phy_sync_slice[0]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_97955'>
<a name="inst_tag_97955"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_97955" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97955_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod690_11.html#inst_tag_97955_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod690_11.html#inst_tag_97955_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.24</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1661.html#inst_tag_233923" >dti_phy_sync_slice[0]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod690.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_97946"  onclick="showContent('inst_tag_97946')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a><br>
<a href="#inst_tag_97947"  onclick="showContent('inst_tag_97947')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a><br>
<a href="#inst_tag_97948"  onclick="showContent('inst_tag_97948')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a><br>
<a href="#inst_tag_97949"  onclick="showContent('inst_tag_97949')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a><br>
<a href="#inst_tag_97950"  onclick="showContent('inst_tag_97950')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a><br>
<a href="#inst_tag_97951"  onclick="showContent('inst_tag_97951')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a><br>
<a href="#inst_tag_97952"  onclick="showContent('inst_tag_97952')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a><br>
<a href="#inst_tag_97953"  onclick="showContent('inst_tag_97953')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a><br>
<a href="#inst_tag_97954"  onclick="showContent('inst_tag_97954')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a><br>
<a href="#inst_tag_97955"  onclick="showContent('inst_tag_97955')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_97946'>
<a name="inst_tag_97946_Line"></a>
<b>Line Coverage for Instance : <a href="mod690_11.html#inst_tag_97946" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="inst_tag_97946_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod690_11.html#inst_tag_97946" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_97946_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod690_11.html#inst_tag_97946" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_97947'>
<a name="inst_tag_97947_Line"></a>
<b>Line Coverage for Instance : <a href="mod690_11.html#inst_tag_97947" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="inst_tag_97947_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod690_11.html#inst_tag_97947" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_97947_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod690_11.html#inst_tag_97947" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_97948'>
<a name="inst_tag_97948_Line"></a>
<b>Line Coverage for Instance : <a href="mod690_11.html#inst_tag_97948" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="inst_tag_97948_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod690_11.html#inst_tag_97948" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_97948_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod690_11.html#inst_tag_97948" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_97949'>
<a name="inst_tag_97949_Line"></a>
<b>Line Coverage for Instance : <a href="mod690_11.html#inst_tag_97949" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="inst_tag_97949_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod690_11.html#inst_tag_97949" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_97949_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod690_11.html#inst_tag_97949" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_97950'>
<a name="inst_tag_97950_Line"></a>
<b>Line Coverage for Instance : <a href="mod690_11.html#inst_tag_97950" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="inst_tag_97950_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod690_11.html#inst_tag_97950" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">26</td>
<td class="rt">14</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">26</td>
<td class="rt">14</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_97950_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod690_11.html#inst_tag_97950" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_97951'>
<a name="inst_tag_97951_Line"></a>
<b>Line Coverage for Instance : <a href="mod690_11.html#inst_tag_97951" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="inst_tag_97951_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod690_11.html#inst_tag_97951" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_97951_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod690_11.html#inst_tag_97951" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_97952'>
<a name="inst_tag_97952_Line"></a>
<b>Line Coverage for Instance : <a href="mod690_11.html#inst_tag_97952" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="inst_tag_97952_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod690_11.html#inst_tag_97952" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_97952_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod690_11.html#inst_tag_97952" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_97953'>
<a name="inst_tag_97953_Line"></a>
<b>Line Coverage for Instance : <a href="mod690_11.html#inst_tag_97953" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="inst_tag_97953_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod690_11.html#inst_tag_97953" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_97953_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod690_11.html#inst_tag_97953" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_97954'>
<a name="inst_tag_97954_Line"></a>
<b>Line Coverage for Instance : <a href="mod690_11.html#inst_tag_97954" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="inst_tag_97954_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod690_11.html#inst_tag_97954" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">6</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">6</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_97954_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod690_11.html#inst_tag_97954" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_97955'>
<a name="inst_tag_97955_Line"></a>
<b>Line Coverage for Instance : <a href="mod690_11.html#inst_tag_97955" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="inst_tag_97955_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod690_11.html#inst_tag_97955" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_97955_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod690_11.html#inst_tag_97955" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_97946">
    <li>
      <a href="#inst_tag_97946_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_97946_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_97946_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_97947">
    <li>
      <a href="#inst_tag_97947_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_97947_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_97947_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_97948">
    <li>
      <a href="#inst_tag_97948_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_97948_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_97948_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_97949">
    <li>
      <a href="#inst_tag_97949_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_97949_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_97949_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_97950">
    <li>
      <a href="#inst_tag_97950_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_97950_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_97950_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_97951">
    <li>
      <a href="#inst_tag_97951_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_97951_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_97951_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_97952">
    <li>
      <a href="#inst_tag_97952_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_97952_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_97952_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_97953">
    <li>
      <a href="#inst_tag_97953_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_97953_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_97953_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_97954">
    <li>
      <a href="#inst_tag_97954_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_97954_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_97954_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_97955">
    <li>
      <a href="#inst_tag_97955_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_97955_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_97955_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
