INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/cx204/Lab1Task1/Lab1Task1.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/cx204/Lab1Task1/Lab1Task1.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/cx204/Lab1Task1/Lab1Task1.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/cx204/Lab1Task1/Lab1Task1.srcs/sources_1/new/register_files.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/cx204/Lab1Task1/Lab1Task1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/cx204/Lab1Task1/Lab1Task1.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
