// Seed: 1321156612
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1;
  logic id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    output supply0 id_4,
    output tri1 id_5,
    output wand id_6,
    output uwire id_7,
    input wor id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri module_2,
    input tri id_12,
    input supply1 id_13,
    input tri id_14,
    input wire id_15,
    input wand id_16,
    output tri0 id_17,
    input supply0 id_18,
    output wor id_19
);
  logic [-1 : 1 'h0] id_21;
  or primCall (id_6, id_16, id_12, id_14, id_15, id_3, id_18, id_2, id_1, id_10, id_13, id_8);
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
endmodule
