#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15b016510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15b016c20 .scope module, "shiftRegister_tb" "shiftRegister_tb" 3 2;
 .timescale -9 -12;
P_0x15b016d90 .param/l "LENGTH" 1 3 7, +C4<00000000000000000000000000001000>;
v0x15b02ed50_0 .var "clk", 0 0;
v0x15b02ede0_0 .var "d", 0 0;
v0x15b02ee70_0 .var "rst", 0 0;
v0x15b02ef00_0 .net "state", 7 0, L_0x15b02f680;  1 drivers
S_0x15b017170 .scope task, "apply_input" "apply_input" 3 45, 3 45 0, S_0x15b016c20;
 .timescale -9 -12;
v0x15b01a9b0_0 .var/2s "delay", 31 0;
v0x15b02a4d0_0 .var "val", 0 0;
TD_shiftRegister_tb.apply_input ;
    %load/vec4 v0x15b02a4d0_0;
    %store/vec4 v0x15b02ede0_0, 0, 1;
    %load/vec4 v0x15b01a9b0_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
S_0x15b02a570 .scope module, "dut" "shiftRegister" 3 10, 4 3 0, S_0x15b016c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 8 "state";
P_0x15b02a730 .param/l "LENGTH" 0 4 3, +C4<00000000000000000000000000001000>;
v0x15b02e900_0 .net "clk", 0 0, v0x15b02ed50_0;  1 drivers
v0x15b02eaa0_0 .net "d", 0 0, v0x15b02ede0_0;  1 drivers
v0x15b02eb30_0 .net "rst", 0 0, v0x15b02ee70_0;  1 drivers
v0x15b02ecc0_0 .net "state", 7 0, L_0x15b02f680;  alias, 1 drivers
L_0x15b02ef90 .part L_0x15b02f680, 0, 1;
L_0x15b02f070 .part L_0x15b02f680, 1, 1;
L_0x15b02f110 .part L_0x15b02f680, 2, 1;
L_0x15b02f270 .part L_0x15b02f680, 3, 1;
L_0x15b02f310 .part L_0x15b02f680, 4, 1;
L_0x15b02f3e0 .part L_0x15b02f680, 5, 1;
L_0x15b02f480 .part L_0x15b02f680, 6, 1;
LS_0x15b02f680_0_0 .concat8 [ 1 1 1 1], v0x15b02ad50_0, v0x15b02b5a0_0, v0x15b02be20_0, v0x15b02c660_0;
LS_0x15b02f680_0_4 .concat8 [ 1 1 1 1], v0x15b02ceb0_0, v0x15b02d760_0, v0x15b02df90_0, v0x15b02e7c0_0;
L_0x15b02f680 .concat8 [ 4 4 0 0], LS_0x15b02f680_0_0, LS_0x15b02f680_0_4;
S_0x15b02a8d0 .scope module, "ff0" "DFlipFlop" 4 11, 5 4 0, S_0x15b02a570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
P_0x15b02aa90 .param/l "n" 0 5 4, +C4<00000000000000000000000000000001>;
v0x15b02ac00_0 .net "clk", 0 0, v0x15b02ed50_0;  alias, 1 drivers
v0x15b02acb0_0 .net "d", 0 0, v0x15b02ede0_0;  alias, 1 drivers
v0x15b02ad50_0 .var "q", 0 0;
v0x15b02ade0_0 .net "rst", 0 0, v0x15b02ee70_0;  alias, 1 drivers
E_0x15b02abb0 .event posedge, v0x15b02ade0_0, v0x15b02ac00_0;
S_0x15b02aea0 .scope generate, "sr_loop[1]" "sr_loop[1]" 4 15, 4 15 0, S_0x15b02a570;
 .timescale 0 0;
P_0x15b02b080 .param/l "i" 1 4 15, +C4<01>;
S_0x15b02b100 .scope module, "ff" "DFlipFlop" 4 16, 5 4 0, S_0x15b02aea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
P_0x15b02b2c0 .param/l "n" 0 5 4, +C4<00000000000000000000000000000001>;
v0x15b02b460_0 .net "clk", 0 0, v0x15b02ed50_0;  alias, 1 drivers
v0x15b02b510_0 .net "d", 0 0, L_0x15b02ef90;  1 drivers
v0x15b02b5a0_0 .var "q", 0 0;
v0x15b02b630_0 .net "rst", 0 0, v0x15b02ee70_0;  alias, 1 drivers
S_0x15b02b6f0 .scope generate, "sr_loop[2]" "sr_loop[2]" 4 15, 4 15 0, S_0x15b02a570;
 .timescale 0 0;
P_0x15b02b8c0 .param/l "i" 1 4 15, +C4<010>;
S_0x15b02b950 .scope module, "ff" "DFlipFlop" 4 16, 5 4 0, S_0x15b02b6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
P_0x15b02bb10 .param/l "n" 0 5 4, +C4<00000000000000000000000000000001>;
v0x15b02bcb0_0 .net "clk", 0 0, v0x15b02ed50_0;  alias, 1 drivers
v0x15b02bd90_0 .net "d", 0 0, L_0x15b02f070;  1 drivers
v0x15b02be20_0 .var "q", 0 0;
v0x15b02beb0_0 .net "rst", 0 0, v0x15b02ee70_0;  alias, 1 drivers
S_0x15b02bf70 .scope generate, "sr_loop[3]" "sr_loop[3]" 4 15, 4 15 0, S_0x15b02a570;
 .timescale 0 0;
P_0x15b02c140 .param/l "i" 1 4 15, +C4<011>;
S_0x15b02c1e0 .scope module, "ff" "DFlipFlop" 4 16, 5 4 0, S_0x15b02bf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
P_0x15b02c3a0 .param/l "n" 0 5 4, +C4<00000000000000000000000000000001>;
v0x15b02c520_0 .net "clk", 0 0, v0x15b02ed50_0;  alias, 1 drivers
v0x15b02c5c0_0 .net "d", 0 0, L_0x15b02f110;  1 drivers
v0x15b02c660_0 .var "q", 0 0;
v0x15b02c6f0_0 .net "rst", 0 0, v0x15b02ee70_0;  alias, 1 drivers
S_0x15b02c7a0 .scope generate, "sr_loop[4]" "sr_loop[4]" 4 15, 4 15 0, S_0x15b02a570;
 .timescale 0 0;
P_0x15b02c9b0 .param/l "i" 1 4 15, +C4<0100>;
S_0x15b02ca30 .scope module, "ff" "DFlipFlop" 4 16, 5 4 0, S_0x15b02c7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
P_0x15b02cbf0 .param/l "n" 0 5 4, +C4<00000000000000000000000000000001>;
v0x15b02cd70_0 .net "clk", 0 0, v0x15b02ed50_0;  alias, 1 drivers
v0x15b02ce10_0 .net "d", 0 0, L_0x15b02f270;  1 drivers
v0x15b02ceb0_0 .var "q", 0 0;
v0x15b02cf40_0 .net "rst", 0 0, v0x15b02ee70_0;  alias, 1 drivers
S_0x15b02d0b0 .scope generate, "sr_loop[5]" "sr_loop[5]" 4 15, 4 15 0, S_0x15b02a570;
 .timescale 0 0;
P_0x15b02d270 .param/l "i" 1 4 15, +C4<0101>;
S_0x15b02d2f0 .scope module, "ff" "DFlipFlop" 4 16, 5 4 0, S_0x15b02d0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
P_0x15b02d4b0 .param/l "n" 0 5 4, +C4<00000000000000000000000000000001>;
v0x15b02d630_0 .net "clk", 0 0, v0x15b02ed50_0;  alias, 1 drivers
v0x15b02d6c0_0 .net "d", 0 0, L_0x15b02f310;  1 drivers
v0x15b02d760_0 .var "q", 0 0;
v0x15b02d7f0_0 .net "rst", 0 0, v0x15b02ee70_0;  alias, 1 drivers
S_0x15b02d8a0 .scope generate, "sr_loop[6]" "sr_loop[6]" 4 15, 4 15 0, S_0x15b02a570;
 .timescale 0 0;
P_0x15b02da70 .param/l "i" 1 4 15, +C4<0110>;
S_0x15b02db10 .scope module, "ff" "DFlipFlop" 4 16, 5 4 0, S_0x15b02d8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
P_0x15b02dcd0 .param/l "n" 0 5 4, +C4<00000000000000000000000000000001>;
v0x15b02de50_0 .net "clk", 0 0, v0x15b02ed50_0;  alias, 1 drivers
v0x15b02def0_0 .net "d", 0 0, L_0x15b02f3e0;  1 drivers
v0x15b02df90_0 .var "q", 0 0;
v0x15b02e020_0 .net "rst", 0 0, v0x15b02ee70_0;  alias, 1 drivers
S_0x15b02e0d0 .scope generate, "sr_loop[7]" "sr_loop[7]" 4 15, 4 15 0, S_0x15b02a570;
 .timescale 0 0;
P_0x15b02e2a0 .param/l "i" 1 4 15, +C4<0111>;
S_0x15b02e340 .scope module, "ff" "DFlipFlop" 4 16, 5 4 0, S_0x15b02e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
P_0x15b02e500 .param/l "n" 0 5 4, +C4<00000000000000000000000000000001>;
v0x15b02e680_0 .net "clk", 0 0, v0x15b02ed50_0;  alias, 1 drivers
v0x15b02e720_0 .net "d", 0 0, L_0x15b02f480;  1 drivers
v0x15b02e7c0_0 .var "q", 0 0;
v0x15b02e850_0 .net "rst", 0 0, v0x15b02ee70_0;  alias, 1 drivers
    .scope S_0x15b02b100;
T_1 ;
    %wait E_0x15b02abb0;
    %load/vec4 v0x15b02b630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b02b5a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15b02b510_0;
    %assign/vec4 v0x15b02b5a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15b02b950;
T_2 ;
    %wait E_0x15b02abb0;
    %load/vec4 v0x15b02beb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b02be20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x15b02bd90_0;
    %assign/vec4 v0x15b02be20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15b02c1e0;
T_3 ;
    %wait E_0x15b02abb0;
    %load/vec4 v0x15b02c6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b02c660_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15b02c5c0_0;
    %assign/vec4 v0x15b02c660_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15b02ca30;
T_4 ;
    %wait E_0x15b02abb0;
    %load/vec4 v0x15b02cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b02ceb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15b02ce10_0;
    %assign/vec4 v0x15b02ceb0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15b02d2f0;
T_5 ;
    %wait E_0x15b02abb0;
    %load/vec4 v0x15b02d7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b02d760_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15b02d6c0_0;
    %assign/vec4 v0x15b02d760_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15b02db10;
T_6 ;
    %wait E_0x15b02abb0;
    %load/vec4 v0x15b02e020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b02df90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15b02def0_0;
    %assign/vec4 v0x15b02df90_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15b02e340;
T_7 ;
    %wait E_0x15b02abb0;
    %load/vec4 v0x15b02e850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b02e7c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x15b02e720_0;
    %assign/vec4 v0x15b02e7c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x15b02a8d0;
T_8 ;
    %wait E_0x15b02abb0;
    %load/vec4 v0x15b02ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15b02ad50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x15b02acb0_0;
    %assign/vec4 v0x15b02ad50_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15b016c20;
T_9 ;
    %load/vec4 v0x15b02ed50_0;
    %inv;
    %store/vec4 v0x15b02ed50_0, 0, 1;
    %delay 10000, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15b016c20;
T_10 ;
    %vpi_call/w 3 22 "$dumpfile", "sr.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15b016c20 {0 0 0};
    %vpi_call/w 3 25 "$display", "=========START SIMULATION============" {0 0 0};
    %vpi_call/w 3 26 "$display", "======== INITIALIZING INPUT ======== " {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b02ede0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b02ee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b02ed50_0, 0, 1;
    %vpi_call/w 3 31 "$monitor", "register content = %b, clk = %b", v0x15b02ef00_0, v0x15b02ed50_0 {0 0 0};
    %vpi_call/w 3 33 "$display", "======== RESET MODULE ======== " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b02ee70_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b02ee70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b02a4d0_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x15b01a9b0_0, 0, 32;
    %fork TD_shiftRegister_tb.apply_input, S_0x15b017170;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b02a4d0_0, 0, 1;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0x15b01a9b0_0, 0, 32;
    %fork TD_shiftRegister_tb.apply_input, S_0x15b017170;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b02a4d0_0, 0, 1;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x15b01a9b0_0, 0, 32;
    %fork TD_shiftRegister_tb.apply_input, S_0x15b017170;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b02a4d0_0, 0, 1;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v0x15b01a9b0_0, 0, 32;
    %fork TD_shiftRegister_tb.apply_input, S_0x15b017170;
    %join;
    %vpi_call/w 3 42 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb/shiftRegister_tb.sv";
    "src/shiftRegister.sv";
    "src/DFlipFlop.sv";
