Command: vcs -Mupdate BancoRegistros_tb.sv -full64 -debug_acc+all+dmptf -debug_region+cell+encrypt \
-sverilog -l log
                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Mon Apr  8 20:04:43 2024

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Parsing design file 'BancoRegistros_tb.sv'
Parsing included file 'BancoRegistros.sv'.
Parsing included file 'MuxParam.sv'.
Parsing included file 'Onehot.sv'.
Back to file 'MuxParam.sv'.
Back to file 'BancoRegistros.sv'.
Parsing included file 'hotbit.sv'.
Back to file 'BancoRegistros.sv'.
Parsing included file 'RegistroFFD.sv'.
Back to file 'BancoRegistros.sv'.
Back to file 'BancoRegistros_tb.sv'.
Top Level Modules:
       BancoRegistros_tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

4 modules and 0 UDP read.
recompiling module MuxParam
recompiling module hotbit
recompiling module BancoRegistros
recompiling module BancoRegistros_tb
All of 4 modules done
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _2525432_archive_1.so \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o /mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: 2.780 seconds to compile + 2.152 seconds to elab + .979 seconds to link
