// Seed: 300477023
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    input tri0 id_3,
    input wand id_4,
    inout tri0 id_5,
    output wire id_6,
    input uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri0 module_0,
    input tri id_11,
    input tri id_12,
    input supply0 id_13,
    output uwire id_14
);
  wire id_16;
  integer id_17;
  wire id_18, id_19;
  wire id_20, id_21, id_22;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input wire id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wand id_11,
    input tri1 id_12,
    input supply1 id_13,
    output uwire id_14,
    output tri1 id_15
);
  wire id_17;
  tri  id_18;
  assign id_18 = id_7;
  module_0(
      id_4, id_2, id_18, id_2, id_2, id_18, id_6, id_10, id_11, id_18, id_5, id_4, id_8, id_12, id_0
  );
  assign id_17 = 1;
endmodule
