

================================================================
== Synthesis Summary Report of 'neural_network'
================================================================
+ General Information: 
    * Date:           Sun Sep 15 03:51:55 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        hlsc_fcnn_unsw
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+-------------+------------+-----+
    |                   Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |            |             |            |     |
    |                   & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |     DSP    |      FF     |     LUT    | URAM|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+-------------+------------+-----+
    |+ neural_network                            |     -|  0.18|      521|  5.210e+03|         -|      522|     -|        no|     -|  103 (114%)|  10240 (24%)|  6142 (29%)|    -|
    | + neural_network_Pipeline_VITIS_LOOP_58_1  |     -|  0.91|      111|  1.110e+03|         -|      111|     -|        no|     -|    43 (47%)|    3053 (7%)|    899 (4%)|    -|
    |  o VITIS_LOOP_58_1                         |     -|  7.30|      109|  1.090e+03|        47|        1|    64|       yes|     -|           -|            -|           -|    -|
    | + neural_network_Pipeline_VITIS_LOOP_70_3  |     -|  1.73|       70|    700.000|         -|       70|     -|        no|     -|    57 (63%)|    2751 (6%)|    430 (2%)|    -|
    |  o VITIS_LOOP_70_3                         |     -|  7.30|       68|    680.000|        60|        1|    10|       yes|     -|           -|            -|           -|    -|
    | + neural_network_Pipeline_VITIS_LOOP_23_1  |     -|  0.38|       11|    110.000|         -|       11|     -|        no|     -|           -|     22 (~0%)|   151 (~0%)|    -|
    |  o VITIS_LOOP_23_1                         |     -|  7.30|        9|     90.000|         1|        1|     9|       yes|     -|           -|            -|           -|    -|
    | + neural_network_Pipeline_VITIS_LOOP_29_2  |     -|  0.18|       17|    170.000|         -|       17|     -|        no|     -|      3 (3%)|     638 (1%)|    647 (3%)|    -|
    |  o VITIS_LOOP_29_2                         |     -|  7.30|       15|    150.000|         7|        1|    10|       yes|     -|           -|            -|           -|    -|
    | + neural_network_Pipeline_VITIS_LOOP_36_3  |     -|  0.91|      303|  3.030e+03|         -|      303|     -|        no|     -|           -|    1591 (3%)|   1574 (7%)|    -|
    |  o VITIS_LOOP_36_3                         |    II|  7.30|      301|  3.010e+03|        31|       30|    10|       yes|     -|           -|            -|           -|    -|
    +--------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_CONTROL | 32         | 4             |        |          |
| s_axi_INPUT   | 32         | 9             | 16     | 0        |
| s_axi_OUTPUT  | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CONTROL | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CONTROL | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CONTROL | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CONTROL | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_INPUT   | input_0         | 0x10   | 32    | W      | Data signal of input_0           |                                                                      |
| s_axi_INPUT   | input_1         | 0x18   | 32    | W      | Data signal of input_1           |                                                                      |
| s_axi_INPUT   | input_2         | 0x20   | 32    | W      | Data signal of input_2           |                                                                      |
| s_axi_INPUT   | input_3         | 0x28   | 32    | W      | Data signal of input_3           |                                                                      |
| s_axi_INPUT   | input_4         | 0x30   | 32    | W      | Data signal of input_4           |                                                                      |
| s_axi_INPUT   | input_5         | 0x38   | 32    | W      | Data signal of input_5           |                                                                      |
| s_axi_INPUT   | input_6         | 0x40   | 32    | W      | Data signal of input_6           |                                                                      |
| s_axi_INPUT   | input_7         | 0x48   | 32    | W      | Data signal of input_7           |                                                                      |
| s_axi_INPUT   | input_8         | 0x50   | 32    | W      | Data signal of input_8           |                                                                      |
| s_axi_INPUT   | input_9         | 0x58   | 32    | W      | Data signal of input_9           |                                                                      |
| s_axi_INPUT   | input_10        | 0x60   | 32    | W      | Data signal of input_10          |                                                                      |
| s_axi_INPUT   | input_11        | 0x68   | 32    | W      | Data signal of input_11          |                                                                      |
| s_axi_INPUT   | input_12        | 0x70   | 32    | W      | Data signal of input_12          |                                                                      |
| s_axi_INPUT   | input_13        | 0x78   | 32    | W      | Data signal of input_13          |                                                                      |
| s_axi_INPUT   | input_14        | 0x80   | 32    | W      | Data signal of input_14          |                                                                      |
| s_axi_INPUT   | input_15        | 0x88   | 32    | W      | Data signal of input_15          |                                                                      |
| s_axi_INPUT   | input_16        | 0x90   | 32    | W      | Data signal of input_16          |                                                                      |
| s_axi_INPUT   | input_17        | 0x98   | 32    | W      | Data signal of input_17          |                                                                      |
| s_axi_INPUT   | input_18        | 0xa0   | 32    | W      | Data signal of input_18          |                                                                      |
| s_axi_INPUT   | input_19        | 0xa8   | 32    | W      | Data signal of input_19          |                                                                      |
| s_axi_INPUT   | input_20        | 0xb0   | 32    | W      | Data signal of input_20          |                                                                      |
| s_axi_INPUT   | input_21        | 0xb8   | 32    | W      | Data signal of input_21          |                                                                      |
| s_axi_INPUT   | input_22        | 0xc0   | 32    | W      | Data signal of input_22          |                                                                      |
| s_axi_INPUT   | input_23        | 0xc8   | 32    | W      | Data signal of input_23          |                                                                      |
| s_axi_INPUT   | input_24        | 0xd0   | 32    | W      | Data signal of input_24          |                                                                      |
| s_axi_INPUT   | input_25        | 0xd8   | 32    | W      | Data signal of input_25          |                                                                      |
| s_axi_INPUT   | input_26        | 0xe0   | 32    | W      | Data signal of input_26          |                                                                      |
| s_axi_INPUT   | input_27        | 0xe8   | 32    | W      | Data signal of input_27          |                                                                      |
| s_axi_INPUT   | input_28        | 0xf0   | 32    | W      | Data signal of input_28          |                                                                      |
| s_axi_INPUT   | input_29        | 0xf8   | 32    | W      | Data signal of input_29          |                                                                      |
| s_axi_INPUT   | input_30        | 0x100  | 32    | W      | Data signal of input_30          |                                                                      |
| s_axi_INPUT   | input_31        | 0x108  | 32    | W      | Data signal of input_31          |                                                                      |
| s_axi_INPUT   | input_32        | 0x110  | 32    | W      | Data signal of input_32          |                                                                      |
| s_axi_INPUT   | input_33        | 0x118  | 32    | W      | Data signal of input_33          |                                                                      |
| s_axi_INPUT   | input_34        | 0x120  | 32    | W      | Data signal of input_34          |                                                                      |
| s_axi_INPUT   | input_35        | 0x128  | 32    | W      | Data signal of input_35          |                                                                      |
| s_axi_INPUT   | input_36        | 0x130  | 32    | W      | Data signal of input_36          |                                                                      |
| s_axi_INPUT   | input_37        | 0x138  | 32    | W      | Data signal of input_37          |                                                                      |
| s_axi_INPUT   | input_38        | 0x140  | 32    | W      | Data signal of input_38          |                                                                      |
| s_axi_INPUT   | input_39        | 0x148  | 32    | W      | Data signal of input_39          |                                                                      |
| s_axi_INPUT   | input_40        | 0x150  | 32    | W      | Data signal of input_40          |                                                                      |
| s_axi_INPUT   | input_41        | 0x158  | 32    | W      | Data signal of input_41          |                                                                      |
| s_axi_INPUT   | input_42        | 0x160  | 32    | W      | Data signal of input_42          |                                                                      |
| s_axi_OUTPUT  | output_0_i      | 0x10   | 32    | W      | Data signal of output_0_i        |                                                                      |
| s_axi_OUTPUT  | output_0_o      | 0x18   | 32    | R      | Data signal of output_0_o        |                                                                      |
| s_axi_OUTPUT  | output_0_o_ctrl | 0x1c   | 32    | R      | Control signal of output_0_o     | 0=output_0_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_1_i      | 0x20   | 32    | W      | Data signal of output_1_i        |                                                                      |
| s_axi_OUTPUT  | output_1_o      | 0x28   | 32    | R      | Data signal of output_1_o        |                                                                      |
| s_axi_OUTPUT  | output_1_o_ctrl | 0x2c   | 32    | R      | Control signal of output_1_o     | 0=output_1_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_2_i      | 0x30   | 32    | W      | Data signal of output_2_i        |                                                                      |
| s_axi_OUTPUT  | output_2_o      | 0x38   | 32    | R      | Data signal of output_2_o        |                                                                      |
| s_axi_OUTPUT  | output_2_o_ctrl | 0x3c   | 32    | R      | Control signal of output_2_o     | 0=output_2_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_3_i      | 0x40   | 32    | W      | Data signal of output_3_i        |                                                                      |
| s_axi_OUTPUT  | output_3_o      | 0x48   | 32    | R      | Data signal of output_3_o        |                                                                      |
| s_axi_OUTPUT  | output_3_o_ctrl | 0x4c   | 32    | R      | Control signal of output_3_o     | 0=output_3_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_4_i      | 0x50   | 32    | W      | Data signal of output_4_i        |                                                                      |
| s_axi_OUTPUT  | output_4_o      | 0x58   | 32    | R      | Data signal of output_4_o        |                                                                      |
| s_axi_OUTPUT  | output_4_o_ctrl | 0x5c   | 32    | R      | Control signal of output_4_o     | 0=output_4_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_5_i      | 0x60   | 32    | W      | Data signal of output_5_i        |                                                                      |
| s_axi_OUTPUT  | output_5_o      | 0x68   | 32    | R      | Data signal of output_5_o        |                                                                      |
| s_axi_OUTPUT  | output_5_o_ctrl | 0x6c   | 32    | R      | Control signal of output_5_o     | 0=output_5_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_6_i      | 0x70   | 32    | W      | Data signal of output_6_i        |                                                                      |
| s_axi_OUTPUT  | output_6_o      | 0x78   | 32    | R      | Data signal of output_6_o        |                                                                      |
| s_axi_OUTPUT  | output_6_o_ctrl | 0x7c   | 32    | R      | Control signal of output_6_o     | 0=output_6_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_7_i      | 0x80   | 32    | W      | Data signal of output_7_i        |                                                                      |
| s_axi_OUTPUT  | output_7_o      | 0x88   | 32    | R      | Data signal of output_7_o        |                                                                      |
| s_axi_OUTPUT  | output_7_o_ctrl | 0x8c   | 32    | R      | Control signal of output_7_o     | 0=output_7_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_8_i      | 0x90   | 32    | W      | Data signal of output_8_i        |                                                                      |
| s_axi_OUTPUT  | output_8_o      | 0x98   | 32    | R      | Data signal of output_8_o        |                                                                      |
| s_axi_OUTPUT  | output_8_o_ctrl | 0x9c   | 32    | R      | Control signal of output_8_o     | 0=output_8_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_9_i      | 0xa0   | 32    | W      | Data signal of output_9_i        |                                                                      |
| s_axi_OUTPUT  | output_9_o      | 0xa8   | 32    | R      | Data signal of output_9_o        |                                                                      |
| s_axi_OUTPUT  | output_9_o_ctrl | 0xac   | 32    | R      | Control signal of output_9_o     | 0=output_9_o_ap_vld                                                  |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| input    | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output   | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+---------------------+-----+--------+---------+
| Name                                       | DSP | Pragma | Variable            | Op  | Impl   | Latency |
+--------------------------------------------+-----+--------+---------------------+-----+--------+---------+
| + neural_network                           | 103 |        |                     |     |        |         |
|  + neural_network_Pipeline_VITIS_LOOP_58_1 | 43  |        |                     |     |        |         |
|    add_ln58_fu_2107_p2                     | -   |        | add_ln58            | add | fabric | 0       |
|    mul_11s_16s_24_1_1_U1                   | 1   |        | mul_ln63            | mul | auto   | 0       |
|    mac_muladd_11s_16s_24ns_24_4_1_U2       | 1   |        | mul_ln63_1          | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U2       | 1   |        | add_ln63            | add | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U3       | 1   |        | mul_ln63_2          | mul | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U3       | 1   |        | add_ln63_1          | add | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U4       | 1   |        | mul_ln63_3          | mul | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U4       | 1   |        | add_ln63_2          | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U5       | 1   |        | mul_ln63_4          | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U5       | 1   |        | add_ln63_3          | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U6       | 1   |        | mul_ln63_5          | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U6       | 1   |        | add_ln63_4          | add | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U7       | 1   |        | mul_ln63_6          | mul | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U7       | 1   |        | add_ln63_5          | add | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U8       | 1   |        | mul_ln63_7          | mul | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U8       | 1   |        | add_ln63_6          | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U9       | 1   |        | mul_ln63_8          | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U9       | 1   |        | add_ln63_7          | add | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U10      | 1   |        | mul_ln63_9          | mul | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U10      | 1   |        | add_ln63_8          | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U11      | 1   |        | mul_ln63_10         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U11      | 1   |        | add_ln63_9          | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U12      | 1   |        | mul_ln63_11         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U12      | 1   |        | add_ln63_10         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U13      | 1   |        | mul_ln63_12         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U13      | 1   |        | add_ln63_11         | add | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U14      | 1   |        | mul_ln63_13         | mul | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U14      | 1   |        | add_ln63_12         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U15      | 1   |        | mul_ln63_14         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U15      | 1   |        | add_ln63_13         | add | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U16      | 1   |        | mul_ln63_15         | mul | dsp48  | 3       |
|    mac_muladd_15s_16s_24ns_24_4_1_U16      | 1   |        | add_ln63_14         | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U17      | 1   |        | mul_ln63_16         | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U17      | 1   |        | add_ln63_15         | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U18      | 1   |        | mul_ln63_17         | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U18      | 1   |        | add_ln63_16         | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U19      | 1   |        | mul_ln63_18         | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U19      | 1   |        | add_ln63_17         | add | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U20      | 1   |        | mul_ln63_19         | mul | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U20      | 1   |        | add_ln63_18         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U21      | 1   |        | mul_ln63_20         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U21      | 1   |        | add_ln63_19         | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U22      | 1   |        | mul_ln63_21         | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U22      | 1   |        | add_ln63_20         | add | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U23      | 1   |        | mul_ln63_22         | mul | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U23      | 1   |        | add_ln63_21         | add | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U24      | 1   |        | mul_ln63_23         | mul | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U24      | 1   |        | add_ln63_22         | add | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U25      | 1   |        | mul_ln63_24         | mul | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U25      | 1   |        | add_ln63_23         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U26      | 1   |        | mul_ln63_25         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U26      | 1   |        | add_ln63_24         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U27      | 1   |        | mul_ln63_26         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U27      | 1   |        | add_ln63_25         | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U28      | 1   |        | mul_ln63_27         | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U28      | 1   |        | add_ln63_26         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U29      | 1   |        | mul_ln63_28         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U29      | 1   |        | add_ln63_27         | add | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U30      | 1   |        | mul_ln63_29         | mul | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U30      | 1   |        | add_ln63_28         | add | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U31      | 1   |        | mul_ln63_30         | mul | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U31      | 1   |        | add_ln63_29         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U32      | 1   |        | mul_ln63_31         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U32      | 1   |        | add_ln63_30         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U33      | 1   |        | mul_ln63_32         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U33      | 1   |        | add_ln63_31         | add | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U34      | 1   |        | mul_ln63_33         | mul | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U34      | 1   |        | add_ln63_32         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U35      | 1   |        | mul_ln63_34         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U35      | 1   |        | add_ln63_33         | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U36      | 1   |        | mul_ln63_35         | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U36      | 1   |        | add_ln63_34         | add | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U37      | 1   |        | mul_ln63_36         | mul | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U37      | 1   |        | add_ln63_35         | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U38      | 1   |        | mul_ln63_37         | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U38      | 1   |        | add_ln63_36         | add | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U39      | 1   |        | mul_ln63_38         | mul | dsp48  | 3       |
|    mac_muladd_14s_16s_24ns_24_4_1_U39      | 1   |        | add_ln63_37         | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U40      | 1   |        | mul_ln63_39         | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U40      | 1   |        | add_ln63_38         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U41      | 1   |        | mul_ln63_40         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U41      | 1   |        | add_ln63_39         | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U42      | 1   |        | mul_ln63_41         | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U42      | 1   |        | add_ln63_40         | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U43      | 1   |        | mul_ln63_42         | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U43      | 1   |        | add_ln63_41         | add | dsp48  | 3       |
|    sum_3_fu_3038_p2                        | -   |        | sum_3               | add | fabric | 0       |
|    add_ln60_fu_3044_p2                     | -   |        | add_ln60            | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_70_3 | 57  |        |                     |     |        |         |
|    add_ln70_fu_1754_p2                     | -   |        | add_ln70            | add | fabric | 0       |
|    mul_11s_16s_24_1_1_U195                 | 1   |        | mul_ln75            | mul | auto   | 0       |
|    mac_muladd_7s_16s_24s_24_4_1_U196       | 1   |        | mul_ln75_1          | mul | dsp48  | 3       |
|    mac_muladd_7s_16s_24s_24_4_1_U196       | 1   |        | add_ln75            | add | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U197     | 1   |        | mul_ln75_2          | mul | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U197     | 1   |        | add_ln75_1          | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U198     | 1   |        | mul_ln75_3          | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U198     | 1   |        | add_ln75_2          | add | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U199     | 1   |        | mul_ln75_4          | mul | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U199     | 1   |        | add_ln75_3          | add | dsp48  | 3       |
|    mac_muladd_8s_16s_24ns_24_4_1_U200      | 1   |        | mul_ln75_5          | mul | dsp48  | 3       |
|    mac_muladd_8s_16s_24ns_24_4_1_U200      | 1   |        | add_ln75_4          | add | dsp48  | 3       |
|    mac_muladd_9s_16s_24ns_24_4_1_U201      | 1   |        | mul_ln75_6          | mul | dsp48  | 3       |
|    mac_muladd_9s_16s_24ns_24_4_1_U201      | 1   |        | add_ln75_5          | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U202     | 1   |        | mul_ln75_7          | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U202     | 1   |        | add_ln75_6          | add | dsp48  | 3       |
|    mac_muladd_11ns_16s_24ns_24_4_1_U203    | 1   |        | mul_ln75_8          | mul | dsp48  | 3       |
|    mac_muladd_11ns_16s_24ns_24_4_1_U203    | 1   |        | add_ln75_7          | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U204     | 1   |        | mul_ln75_9          | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U204     | 1   |        | add_ln75_8          | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U205     | 1   |        | mul_ln75_10         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U205     | 1   |        | add_ln75_9          | add | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U206     | 1   |        | mul_ln75_11         | mul | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U206     | 1   |        | add_ln75_10         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U207     | 1   |        | mul_ln75_12         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U207     | 1   |        | add_ln75_11         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U208     | 1   |        | mul_ln75_13         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U208     | 1   |        | add_ln75_12         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U209     | 1   |        | mul_ln75_14         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U209     | 1   |        | add_ln75_13         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U210     | 1   |        | mul_ln75_15         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U210     | 1   |        | add_ln75_14         | add | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U211     | 1   |        | mul_ln75_16         | mul | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U211     | 1   |        | add_ln75_15         | add | dsp48  | 3       |
|    mac_muladd_10ns_16s_24ns_24_4_1_U212    | 1   |        | mul_ln75_17         | mul | dsp48  | 3       |
|    mac_muladd_10ns_16s_24ns_24_4_1_U212    | 1   |        | add_ln75_16         | add | dsp48  | 3       |
|    mac_muladd_6s_16s_24s_24_4_1_U213       | 1   |        | mul_ln75_18         | mul | dsp48  | 3       |
|    mac_muladd_6s_16s_24s_24_4_1_U213       | 1   |        | add_ln75_17         | add | dsp48  | 3       |
|    mac_muladd_11ns_16s_24ns_24_4_1_U214    | 1   |        | mul_ln75_19         | mul | dsp48  | 3       |
|    mac_muladd_11ns_16s_24ns_24_4_1_U214    | 1   |        | add_ln75_18         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U215     | 1   |        | mul_ln75_20         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U215     | 1   |        | add_ln75_19         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U216     | 1   |        | mul_ln75_21         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U216     | 1   |        | add_ln75_20         | add | dsp48  | 3       |
|    mac_muladd_8s_16s_24ns_24_4_1_U217      | 1   |        | mul_ln75_22         | mul | dsp48  | 3       |
|    mac_muladd_8s_16s_24ns_24_4_1_U217      | 1   |        | add_ln75_21         | add | dsp48  | 3       |
|    mac_muladd_7s_16s_24s_24_4_1_U218       | 1   |        | mul_ln75_23         | mul | dsp48  | 3       |
|    mac_muladd_7s_16s_24s_24_4_1_U218       | 1   |        | add_ln75_22         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U219     | 1   |        | mul_ln75_24         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U219     | 1   |        | add_ln75_23         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U220     | 1   |        | mul_ln75_25         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U220     | 1   |        | add_ln75_24         | add | dsp48  | 3       |
|    mac_muladd_8s_16s_24ns_24_4_1_U221      | 1   |        | mul_ln75_26         | mul | dsp48  | 3       |
|    mac_muladd_8s_16s_24ns_24_4_1_U221      | 1   |        | add_ln75_25         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U222     | 1   |        | mul_ln75_27         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U222     | 1   |        | add_ln75_26         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U223     | 1   |        | mul_ln75_28         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U223     | 1   |        | add_ln75_27         | add | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U224     | 1   |        | mul_ln75_29         | mul | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U224     | 1   |        | add_ln75_28         | add | dsp48  | 3       |
|    mac_muladd_10ns_16s_24ns_24_4_1_U225    | 1   |        | mul_ln75_30         | mul | dsp48  | 3       |
|    mac_muladd_10ns_16s_24ns_24_4_1_U225    | 1   |        | add_ln75_29         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U226     | 1   |        | mul_ln75_31         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U226     | 1   |        | add_ln75_30         | add | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U227     | 1   |        | mul_ln75_32         | mul | dsp48  | 3       |
|    mac_muladd_13s_16s_24ns_24_4_1_U227     | 1   |        | add_ln75_31         | add | dsp48  | 3       |
|    mac_muladd_5s_16s_24s_24_4_1_U228       | 1   |        | mul_ln75_33         | mul | dsp48  | 3       |
|    mac_muladd_5s_16s_24s_24_4_1_U228       | 1   |        | add_ln75_32         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U229     | 1   |        | mul_ln75_34         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U229     | 1   |        | add_ln75_33         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U230     | 1   |        | mul_ln75_35         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U230     | 1   |        | add_ln75_34         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U231     | 1   |        | mul_ln75_36         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U231     | 1   |        | add_ln75_35         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U232     | 1   |        | mul_ln75_37         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U232     | 1   |        | add_ln75_36         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U233     | 1   |        | mul_ln75_38         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U233     | 1   |        | add_ln75_37         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U234     | 1   |        | mul_ln75_39         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U234     | 1   |        | add_ln75_38         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U235     | 1   |        | mul_ln75_40         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U235     | 1   |        | add_ln75_39         | add | dsp48  | 3       |
|    mac_muladd_9ns_16s_24ns_24_4_1_U236     | 1   |        | mul_ln75_41         | mul | dsp48  | 3       |
|    mac_muladd_9ns_16s_24ns_24_4_1_U236     | 1   |        | add_ln75_40         | add | dsp48  | 3       |
|    mac_muladd_9ns_16s_24ns_24_4_1_U237     | 1   |        | mul_ln75_42         | mul | dsp48  | 3       |
|    mac_muladd_9ns_16s_24ns_24_4_1_U237     | 1   |        | add_ln75_41         | add | dsp48  | 3       |
|    mac_muladd_8s_16s_24ns_24_4_1_U238      | 1   |        | mul_ln75_43         | mul | dsp48  | 3       |
|    mac_muladd_8s_16s_24ns_24_4_1_U238      | 1   |        | add_ln75_42         | add | dsp48  | 3       |
|    mac_muladd_7ns_16s_24s_24_4_1_U239      | 1   |        | mul_ln75_44         | mul | dsp48  | 3       |
|    mac_muladd_7ns_16s_24s_24_4_1_U239      | 1   |        | add_ln75_43         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U240     | 1   |        | mul_ln75_45         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U240     | 1   |        | add_ln75_44         | add | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U241     | 1   |        | mul_ln75_46         | mul | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U241     | 1   |        | add_ln75_45         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U242     | 1   |        | mul_ln75_47         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U242     | 1   |        | add_ln75_46         | add | dsp48  | 3       |
|    mac_muladd_8s_16s_24ns_24_4_1_U243      | 1   |        | mul_ln75_48         | mul | dsp48  | 3       |
|    mac_muladd_8s_16s_24ns_24_4_1_U243      | 1   |        | add_ln75_47         | add | dsp48  | 3       |
|    mac_muladd_7ns_16s_24s_24_4_1_U244      | 1   |        | mul_ln75_49         | mul | dsp48  | 3       |
|    mac_muladd_7ns_16s_24s_24_4_1_U244      | 1   |        | add_ln75_48         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U245     | 1   |        | mul_ln75_50         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U245     | 1   |        | add_ln75_49         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U246     | 1   |        | mul_ln75_51         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U246     | 1   |        | add_ln75_50         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U247     | 1   |        | mul_ln75_52         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U247     | 1   |        | add_ln75_51         | add | dsp48  | 3       |
|    mac_muladd_5ns_16s_24s_24_4_1_U248      | 1   |        | mul_ln75_53         | mul | dsp48  | 3       |
|    mac_muladd_5ns_16s_24s_24_4_1_U248      | 1   |        | add_ln75_52         | add | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U249     | 1   |        | mul_ln75_54         | mul | dsp48  | 3       |
|    mac_muladd_11s_16s_24ns_24_4_1_U249     | 1   |        | add_ln75_53         | add | dsp48  | 3       |
|    mac_muladd_5ns_16s_24s_24_4_1_U250      | 1   |        | mul_ln75_55         | mul | dsp48  | 3       |
|    mac_muladd_5ns_16s_24s_24_4_1_U250      | 1   |        | add_ln75_54         | add | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U251     | 1   |        | mul_ln75_56         | mul | dsp48  | 3       |
|    mac_muladd_10s_16s_24ns_24_4_1_U251     | 1   |        | add_ln75_55         | add | dsp48  | 3       |
|    layer2_output_11_fu_2978_p2             | -   |        | layer2_output_11    | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_23_1 | 0   |        |                     |     |        |         |
|    add_ln23_fu_187_p2                      | -   |        | add_ln23            | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_29_2 | 3   |        |                     |     |        |         |
|    add_ln29_fu_399_p2                      | -   |        | add_ln29            | add | fabric | 0       |
|    x_fu_435_p2                             | -   |        | x                   | sub | fabric | 0       |
|    mul_25ns_18ns_43_1_1_U402               | 1   |        | f_x_msb_2_lsb       | mul | auto   | 0       |
|    add_ln249_fu_695_p2                     | -   |        | add_ln249           | add | fabric | 0       |
|    exp_x_msb_2_lsb_m_1_fu_705_p2           | -   |        | exp_x_msb_2_lsb_m_1 | add | fabric | 0       |
|    mul_25ns_25ns_50_1_1_U400               | 2   |        | y_lo                | mul | auto   | 0       |
|    y_l_fu_741_p2                           | -   |        | y_l                 | add | fabric | 0       |
|    sum_4_fu_823_p2                         | -   |        | sum_4               | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_36_3 | 0   |        |                     |     |        |         |
|    add_ln36_fu_242_p2                      | -   |        | add_ln36            | add | fabric | 0       |
+--------------------------------------------+-----+--------+---------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| Name                                       | BRAM | URAM | Pragma | Variable              | Storage | Impl | Latency |
+--------------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| + neural_network                           | 0    | 0    |        |                       |         |      |         |
|  + neural_network_Pipeline_VITIS_LOOP_58_1 | 0    | 0    |        |                       |         |      |         |
|    layer1_weights_0_U                      | -    | -    |        | layer1_weights_0      | rom_1p  | auto | 1       |
|    layer1_weights_1_U                      | -    | -    |        | layer1_weights_1      | rom_1p  | auto | 1       |
|    layer1_weights_2_U                      | -    | -    |        | layer1_weights_2      | rom_1p  | auto | 1       |
|    layer1_weights_3_U                      | -    | -    |        | layer1_weights_3      | rom_1p  | auto | 1       |
|    layer1_weights_4_U                      | -    | -    |        | layer1_weights_4      | rom_1p  | auto | 1       |
|    layer1_weights_5_U                      | -    | -    |        | layer1_weights_5      | rom_1p  | auto | 1       |
|    layer1_weights_6_U                      | -    | -    |        | layer1_weights_6      | rom_1p  | auto | 1       |
|    layer1_weights_7_U                      | -    | -    |        | layer1_weights_7      | rom_1p  | auto | 1       |
|    layer1_weights_8_U                      | -    | -    |        | layer1_weights_8      | rom_1p  | auto | 1       |
|    layer1_weights_9_U                      | -    | -    |        | layer1_weights_9      | rom_1p  | auto | 1       |
|    layer1_weights_10_U                     | -    | -    |        | layer1_weights_10     | rom_1p  | auto | 1       |
|    layer1_weights_11_U                     | -    | -    |        | layer1_weights_11     | rom_1p  | auto | 1       |
|    layer1_weights_12_U                     | -    | -    |        | layer1_weights_12     | rom_1p  | auto | 1       |
|    layer1_weights_13_U                     | -    | -    |        | layer1_weights_13     | rom_1p  | auto | 1       |
|    layer1_weights_14_U                     | -    | -    |        | layer1_weights_14     | rom_1p  | auto | 1       |
|    layer1_weights_15_U                     | -    | -    |        | layer1_weights_15     | rom_1p  | auto | 1       |
|    layer1_weights_16_U                     | -    | -    |        | layer1_weights_16     | rom_1p  | auto | 1       |
|    layer1_weights_17_U                     | -    | -    |        | layer1_weights_17     | rom_1p  | auto | 1       |
|    layer1_weights_18_U                     | -    | -    |        | layer1_weights_18     | rom_1p  | auto | 1       |
|    layer1_weights_19_U                     | -    | -    |        | layer1_weights_19     | rom_1p  | auto | 1       |
|    layer1_weights_20_U                     | -    | -    |        | layer1_weights_20     | rom_1p  | auto | 1       |
|    layer1_weights_21_U                     | -    | -    |        | layer1_weights_21     | rom_1p  | auto | 1       |
|    layer1_weights_22_U                     | -    | -    |        | layer1_weights_22     | rom_1p  | auto | 1       |
|    layer1_weights_23_U                     | -    | -    |        | layer1_weights_23     | rom_1p  | auto | 1       |
|    layer1_weights_24_U                     | -    | -    |        | layer1_weights_24     | rom_1p  | auto | 1       |
|    layer1_weights_25_U                     | -    | -    |        | layer1_weights_25     | rom_1p  | auto | 1       |
|    layer1_weights_26_U                     | -    | -    |        | layer1_weights_26     | rom_1p  | auto | 1       |
|    layer1_weights_27_U                     | -    | -    |        | layer1_weights_27     | rom_1p  | auto | 1       |
|    layer1_weights_28_U                     | -    | -    |        | layer1_weights_28     | rom_1p  | auto | 1       |
|    layer1_weights_29_U                     | -    | -    |        | layer1_weights_29     | rom_1p  | auto | 1       |
|    layer1_weights_30_U                     | -    | -    |        | layer1_weights_30     | rom_1p  | auto | 1       |
|    layer1_weights_31_U                     | -    | -    |        | layer1_weights_31     | rom_1p  | auto | 1       |
|    layer1_weights_32_U                     | -    | -    |        | layer1_weights_32     | rom_1p  | auto | 1       |
|    layer1_weights_33_U                     | -    | -    |        | layer1_weights_33     | rom_1p  | auto | 1       |
|    layer1_weights_34_U                     | -    | -    |        | layer1_weights_34     | rom_1p  | auto | 1       |
|    layer1_weights_35_U                     | -    | -    |        | layer1_weights_35     | rom_1p  | auto | 1       |
|    layer1_weights_36_U                     | -    | -    |        | layer1_weights_36     | rom_1p  | auto | 1       |
|    layer1_weights_37_U                     | -    | -    |        | layer1_weights_37     | rom_1p  | auto | 1       |
|    layer1_weights_38_U                     | -    | -    |        | layer1_weights_38     | rom_1p  | auto | 1       |
|    layer1_weights_39_U                     | -    | -    |        | layer1_weights_39     | rom_1p  | auto | 1       |
|    layer1_weights_40_U                     | -    | -    |        | layer1_weights_40     | rom_1p  | auto | 1       |
|    layer1_weights_41_U                     | -    | -    |        | layer1_weights_41     | rom_1p  | auto | 1       |
|    layer1_weights_42_U                     | -    | -    |        | layer1_weights_42     | rom_1p  | auto | 1       |
|    layer1_bias_U                           | -    | -    |        | layer1_bias           | rom_1p  | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_70_3 | 0    | 0    |        |                       |         |      |         |
|    layer2_weights_0_U                      | -    | -    |        | layer2_weights_0      | rom_1p  | auto | 1       |
|    layer2_weights_1_U                      | -    | -    |        | layer2_weights_1      | rom_1p  | auto | 1       |
|    layer2_weights_2_U                      | -    | -    |        | layer2_weights_2      | rom_1p  | auto | 1       |
|    layer2_weights_3_U                      | -    | -    |        | layer2_weights_3      | rom_1p  | auto | 1       |
|    layer2_weights_4_U                      | -    | -    |        | layer2_weights_4      | rom_1p  | auto | 1       |
|    layer2_weights_5_U                      | -    | -    |        | layer2_weights_5      | rom_1p  | auto | 1       |
|    layer2_weights_6_U                      | -    | -    |        | layer2_weights_6      | rom_1p  | auto | 1       |
|    layer2_weights_7_U                      | -    | -    |        | layer2_weights_7      | rom_1p  | auto | 1       |
|    layer2_weights_8_U                      | -    | -    |        | layer2_weights_8      | rom_1p  | auto | 1       |
|    layer2_weights_9_U                      | -    | -    |        | layer2_weights_9      | rom_1p  | auto | 1       |
|    layer2_weights_12_U                     | -    | -    |        | layer2_weights_12     | rom_1p  | auto | 1       |
|    layer2_weights_13_U                     | -    | -    |        | layer2_weights_13     | rom_1p  | auto | 1       |
|    layer2_weights_14_U                     | -    | -    |        | layer2_weights_14     | rom_1p  | auto | 1       |
|    layer2_weights_15_U                     | -    | -    |        | layer2_weights_15     | rom_1p  | auto | 1       |
|    layer2_weights_16_U                     | -    | -    |        | layer2_weights_16     | rom_1p  | auto | 1       |
|    layer2_weights_18_U                     | -    | -    |        | layer2_weights_18     | rom_1p  | auto | 1       |
|    layer2_weights_20_U                     | -    | -    |        | layer2_weights_20     | rom_1p  | auto | 1       |
|    layer2_weights_21_U                     | -    | -    |        | layer2_weights_21     | rom_1p  | auto | 1       |
|    layer2_weights_22_U                     | -    | -    |        | layer2_weights_22     | rom_1p  | auto | 1       |
|    layer2_weights_23_U                     | -    | -    |        | layer2_weights_23     | rom_1p  | auto | 1       |
|    layer2_weights_25_U                     | -    | -    |        | layer2_weights_25     | rom_1p  | auto | 1       |
|    layer2_weights_26_U                     | -    | -    |        | layer2_weights_26     | rom_1p  | auto | 1       |
|    layer2_weights_27_U                     | -    | -    |        | layer2_weights_27     | rom_1p  | auto | 1       |
|    layer2_weights_28_U                     | -    | -    |        | layer2_weights_28     | rom_1p  | auto | 1       |
|    layer2_weights_29_U                     | -    | -    |        | layer2_weights_29     | rom_1p  | auto | 1       |
|    layer2_weights_30_U                     | -    | -    |        | layer2_weights_30     | rom_1p  | auto | 1       |
|    layer2_weights_31_U                     | -    | -    |        | layer2_weights_31     | rom_1p  | auto | 1       |
|    layer2_weights_32_U                     | -    | -    |        | layer2_weights_32     | rom_1p  | auto | 1       |
|    layer2_weights_33_U                     | -    | -    |        | layer2_weights_33     | rom_1p  | auto | 1       |
|    layer2_weights_34_U                     | -    | -    |        | layer2_weights_34     | rom_1p  | auto | 1       |
|    layer2_weights_35_U                     | -    | -    |        | layer2_weights_35     | rom_1p  | auto | 1       |
|    layer2_weights_36_U                     | -    | -    |        | layer2_weights_36     | rom_1p  | auto | 1       |
|    layer2_weights_37_U                     | -    | -    |        | layer2_weights_37     | rom_1p  | auto | 1       |
|    layer2_weights_38_U                     | -    | -    |        | layer2_weights_38     | rom_1p  | auto | 1       |
|    layer2_weights_39_U                     | -    | -    |        | layer2_weights_39     | rom_1p  | auto | 1       |
|    layer2_weights_40_U                     | -    | -    |        | layer2_weights_40     | rom_1p  | auto | 1       |
|    layer2_weights_41_U                     | -    | -    |        | layer2_weights_41     | rom_1p  | auto | 1       |
|    layer2_weights_42_U                     | -    | -    |        | layer2_weights_42     | rom_1p  | auto | 1       |
|    layer2_weights_43_U                     | -    | -    |        | layer2_weights_43     | rom_1p  | auto | 1       |
|    layer2_weights_44_U                     | -    | -    |        | layer2_weights_44     | rom_1p  | auto | 1       |
|    layer2_weights_45_U                     | -    | -    |        | layer2_weights_45     | rom_1p  | auto | 1       |
|    layer2_weights_46_U                     | -    | -    |        | layer2_weights_46     | rom_1p  | auto | 1       |
|    layer2_weights_48_U                     | -    | -    |        | layer2_weights_48     | rom_1p  | auto | 1       |
|    layer2_weights_49_U                     | -    | -    |        | layer2_weights_49     | rom_1p  | auto | 1       |
|    layer2_weights_50_U                     | -    | -    |        | layer2_weights_50     | rom_1p  | auto | 1       |
|    layer2_weights_51_U                     | -    | -    |        | layer2_weights_51     | rom_1p  | auto | 1       |
|    layer2_weights_52_U                     | -    | -    |        | layer2_weights_52     | rom_1p  | auto | 1       |
|    layer2_weights_53_U                     | -    | -    |        | layer2_weights_53     | rom_1p  | auto | 1       |
|    layer2_weights_54_U                     | -    | -    |        | layer2_weights_54     | rom_1p  | auto | 1       |
|    layer2_weights_55_U                     | -    | -    |        | layer2_weights_55     | rom_1p  | auto | 1       |
|    layer2_weights_56_U                     | -    | -    |        | layer2_weights_56     | rom_1p  | auto | 1       |
|    layer2_weights_57_U                     | -    | -    |        | layer2_weights_57     | rom_1p  | auto | 1       |
|    layer2_weights_58_U                     | -    | -    |        | layer2_weights_58     | rom_1p  | auto | 1       |
|    layer2_weights_59_U                     | -    | -    |        | layer2_weights_59     | rom_1p  | auto | 1       |
|    layer2_weights_61_U                     | -    | -    |        | layer2_weights_61     | rom_1p  | auto | 1       |
|    layer2_weights_62_U                     | -    | -    |        | layer2_weights_62     | rom_1p  | auto | 1       |
|    layer2_weights_63_U                     | -    | -    |        | layer2_weights_63     | rom_1p  | auto | 1       |
|    layer2_bias_U                           | -    | -    |        | layer2_bias           | rom_1p  | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_29_2 | 0    | 0    |        |                       |         |      |         |
|    f_x_lsb_table_U                         | -    | -    |        | f_x_lsb_table         | rom_1p  | auto | 1       |
|    exp_x_msb_2_m_1_table_U                 | -    | -    |        | exp_x_msb_2_m_1_table | rom_1p  | auto | 1       |
|    exp_x_msb_1_table_U                     | -    | -    |        | exp_x_msb_1_table     | rom_1p  | auto | 1       |
+--------------------------------------------+------+------+--------+-----------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------+--------------------------------------------+
| Type            | Options                               | Location                                   |
+-----------------+---------------------------------------+--------------------------------------------+
| inline          |                                       | nn.cpp:13 in relu                          |
| pipeline        | II=1                                  | nn.cpp:24 in softmax                       |
| pipeline        | II=1                                  | nn.cpp:30 in softmax                       |
| pipeline        | II=1                                  | nn.cpp:37 in softmax                       |
| interface       | s_axilite port=input bundle=INPUT     | nn.cpp:43 in neural_network, input         |
| interface       | s_axilite port=output bundle=OUTPUT   | nn.cpp:44 in neural_network, output        |
| interface       | s_axilite port=return bundle=CONTROL  | nn.cpp:45 in neural_network, return        |
| array_partition | variable=input complete dim=1         | nn.cpp:48 in neural_network, input         |
| array_partition | variable=output complete dim=1        | nn.cpp:49 in neural_network, output        |
| array_partition | variable=layer1_output complete dim=1 | nn.cpp:54 in neural_network, layer1_output |
| array_partition | variable=layer2_output complete dim=1 | nn.cpp:55 in neural_network, layer2_output |
| pipeline        | II=1                                  | nn.cpp:59 in neural_network                |
| unroll          | factor=2                              | nn.cpp:62 in neural_network                |
| pipeline        | II=1                                  | nn.cpp:71 in neural_network                |
| unroll          | factor=2                              | nn.cpp:74 in neural_network                |
+-----------------+---------------------------------------+--------------------------------------------+


