 
****************************************
Report : qor
Design : des3_perf
Version: W-2024.09-SP4-1
Date   : Tue May 13 10:31:02 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          9.73
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.06
  Total Hold Violation:        -13.06
  No. of Hold Violations:      276.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        438
  Hierarchical Port Count:      12252
  Leaf Cell Count:              51617
  Buf/Inv Cell Count:            7144
  Buf Cell Count:                 174
  Inv Cell Count:                6970
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     42809
  Sequential Cell Count:         8808
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    91532.757363
  Noncombinational Area: 58201.011063
  Buf/Inv Area:           9425.184436
  Total Buffer Area:           393.41
  Total Inverter Area:        9031.77
  Macro/Black Box Area:      0.000000
  Net Area:              37984.844426
  -----------------------------------
  Cell Area:            149733.768426
  Design Area:          187718.612852


  Design Rules
  -----------------------------------
  Total Number of Nets:         52143
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    3.65
  Logic Optimization:                 67.05
  Mapping Optimization:              659.22
  -----------------------------------------
  Overall Compile Time:              755.02
  Overall Compile Wall Clock Time:   844.69

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.06  TNS: 13.06  Number of Violating Paths: 276

  --------------------------------------------------------------------


1
