Core, 0
Cumulative Cycles, 32616874            
Cumulative Instructions, 20000000            
Cumulative IPC, 0.61318
Periodic Cycles, 16173600            
Periodic Instructions, 9999996             
Periodic IPC, 0.61829

ICACHE_MISS_count,             0
ICACHE_MISS_pct,        0.000
ICACHE_MISS_total_count,            42
ICACHE_MISS_total_pct,        0.013

ICACHE_HIT_count,        154015
ICACHE_HIT_pct,      100.000
ICACHE_HIT_total_count,        314313
ICACHE_HIT_total_pct,       99.987
ICACHE_HIT_sum_count,        154015
ICACHE_HIT_sum_pct,      100.000
ICACHE_HIT_sum_total_count,        314355
ICACHE_HIT_sum_total_pct,      100.000
ICACHE_HIT_mean,         1.00
ICACHE_HIT_stddev,         1.00
ICACHE_HIT_total_mean,         1.00
ICACHE_HIT_total_stddev,         1.00

ICACHE_MISS_ONPATH_count,             0
ICACHE_MISS_ONPATH_pct,         -nan
ICACHE_MISS_ONPATH_total_count,            12
ICACHE_MISS_ONPATH_total_pct,       28.571

ICACHE_MISS_OFFPATH_count,             0
ICACHE_MISS_OFFPATH_pct,         -nan
ICACHE_MISS_OFFPATH_total_count,            30
ICACHE_MISS_OFFPATH_total_pct,       71.429
ICACHE_MISS_OFFPATH_sum_count,             0
ICACHE_MISS_OFFPATH_sum_pct,         -nan
ICACHE_MISS_OFFPATH_sum_total_count,            42
ICACHE_MISS_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_OFFPATH_mean,         -nan
ICACHE_MISS_OFFPATH_stddev,         -nan
ICACHE_MISS_OFFPATH_total_mean,         0.71
ICACHE_MISS_OFFPATH_total_stddev,         0.66

ICACHE_MISS_NOT_PREFETCHED_count,             0
ICACHE_MISS_NOT_PREFETCHED_pct,         -nan
ICACHE_MISS_NOT_PREFETCHED_total_count,             1
ICACHE_MISS_NOT_PREFETCHED_total_pct,        2.381

ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH_pct,         -nan
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH_total_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IFETCH_total_pct,        0.000

ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP_pct,         -nan
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP_total_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FDIP_total_pct,        0.000

ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_count,             0
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_pct,         -nan
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_total_count,            31
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_total_pct,       73.810

ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_count,             0
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_pct,         -nan
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_count,            10
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_pct,       23.810
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_count,             0
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_pct,         -nan
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_total_count,            42
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_total_pct,      100.000
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_mean,         -nan
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_stddev,         -nan
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_mean,         3.17
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_stddev,         1.62

ICACHE_HIT_ONPATH_count,         83152
ICACHE_HIT_ONPATH_pct,       53.990
ICACHE_HIT_ONPATH_total_count,        168288
ICACHE_HIT_ONPATH_total_pct,       53.542

ICACHE_HIT_OFFPATH_count,         70863
ICACHE_HIT_OFFPATH_pct,       46.010
ICACHE_HIT_OFFPATH_total_count,        146025
ICACHE_HIT_OFFPATH_total_pct,       46.458
ICACHE_HIT_OFFPATH_sum_count,        154015
ICACHE_HIT_OFFPATH_sum_pct,      100.000
ICACHE_HIT_OFFPATH_sum_total_count,        314313
ICACHE_HIT_OFFPATH_sum_total_pct,      100.000
ICACHE_HIT_OFFPATH_mean,         0.46
ICACHE_HIT_OFFPATH_stddev,         0.48
ICACHE_HIT_OFFPATH_total_mean,         0.46
ICACHE_HIT_OFFPATH_total_stddev,         0.48

ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_count,             0
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_pct,         -nan
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_count,             0
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,         -nan

ICACHE_HIT_ONPATH_SAT_BY_ONPATH_count,             0
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_pct,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_count,             0
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_pct,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_count,             0
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,             0
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_mean,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_stddev,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         -nan
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         -nan

ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_count,             0
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_pct,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,             0
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,         -nan

ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_count,             0
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_pct,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_count,             0
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,             0
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,             0
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_mean,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         -nan
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         -nan

ICACHE_HIT_BY_FDIP_ONPATH_count,             0
ICACHE_HIT_BY_FDIP_ONPATH_pct,         -nan
ICACHE_HIT_BY_FDIP_ONPATH_total_count,             0
ICACHE_HIT_BY_FDIP_ONPATH_total_pct,         -nan

ICACHE_HIT_BY_FDIP_OFFPATH_count,             0
ICACHE_HIT_BY_FDIP_OFFPATH_pct,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_total_count,             0
ICACHE_HIT_BY_FDIP_OFFPATH_total_pct,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_sum_count,             0
ICACHE_HIT_BY_FDIP_OFFPATH_sum_pct,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_sum_total_count,             0
ICACHE_HIT_BY_FDIP_OFFPATH_sum_total_pct,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_mean,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_stddev,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_total_mean,         -nan
ICACHE_HIT_BY_FDIP_OFFPATH_total_stddev,         -nan

ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_count,             0
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_pct,         -nan
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_total_count,             5
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_total_pct,       12.500

ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_count,             0
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_pct,         -nan
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_count,            35
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_pct,       87.500
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_count,             0
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_pct,         -nan
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_total_count,            40
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_mean,         -nan
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_stddev,         -nan
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_mean,         0.88
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_stddev,         0.84

ICACHE_HIT_ONPATH_BY_FDIP_count,             0
ICACHE_HIT_ONPATH_BY_FDIP_pct,         -nan
ICACHE_HIT_ONPATH_BY_FDIP_total_count,             0
ICACHE_HIT_ONPATH_BY_FDIP_total_pct,        0.000

ICACHE_HIT_OFFPATH_BY_FDIP_count,             0
ICACHE_HIT_OFFPATH_BY_FDIP_pct,         -nan
ICACHE_HIT_OFFPATH_BY_FDIP_total_count,             0
ICACHE_HIT_OFFPATH_BY_FDIP_total_pct,        0.000

ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_count,             0
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_pct,         -nan
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_total_count,            11
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_total_pct,       26.829

ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_count,             0
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_pct,         -nan
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_total_count,            29
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_total_pct,       70.732

ICACHE_MISS_TOO_EARLY_ONPATH_count,             0
ICACHE_MISS_TOO_EARLY_ONPATH_pct,         -nan
ICACHE_MISS_TOO_EARLY_ONPATH_total_count,             0
ICACHE_MISS_TOO_EARLY_ONPATH_total_pct,        0.000

ICACHE_MISS_TOO_EARLY_OFFPATH_count,             0
ICACHE_MISS_TOO_EARLY_OFFPATH_pct,         -nan
ICACHE_MISS_TOO_EARLY_OFFPATH_total_count,             0
ICACHE_MISS_TOO_EARLY_OFFPATH_total_pct,        0.000

ICACHE_MISS_NOT_PREFETCHED_ONPATH_count,             0
ICACHE_MISS_NOT_PREFETCHED_ONPATH_pct,         -nan
ICACHE_MISS_NOT_PREFETCHED_ONPATH_total_count,             1
ICACHE_MISS_NOT_PREFETCHED_ONPATH_total_pct,        2.439

ICACHE_MISS_NOT_PREFETCHED_OFFPATH_count,             0
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_pct,         -nan
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_count,             0
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_pct,        0.000
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_count,             0
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_pct,         -nan
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_total_count,            41
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_mean,         -nan
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_stddev,         -nan
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_mean,         2.80
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_stddev,         0.68

ICACHE_UNIQUE_MISSED_LINES_count,             0
ICACHE_UNIQUE_MISSED_LINES_total_count,             0

ICACHE_UNIQUE_HIT_LINES_count,             0
ICACHE_UNIQUE_HIT_LINES_total_count,             0

ICACHE_OVERTAKE_FDIP_count,             0
ICACHE_OVERTAKE_FDIP_total_count,             0

FT_UOP_CACHE_HIT_ON_PATH_count,       2004832
FT_UOP_CACHE_HIT_ON_PATH_pct,       96.018
FT_UOP_CACHE_HIT_ON_PATH_total_count,       4010774
FT_UOP_CACHE_HIT_ON_PATH_total_pct,       95.973

FT_UOP_CACHE_MISS_ICACHE_HIT_ON_PATH_count,         83152
FT_UOP_CACHE_MISS_ICACHE_HIT_ON_PATH_pct,        3.982
FT_UOP_CACHE_MISS_ICACHE_HIT_ON_PATH_total_count,        168288
FT_UOP_CACHE_MISS_ICACHE_HIT_ON_PATH_total_pct,        4.027

FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_count,             0
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_pct,        0.000
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_total_count,            12
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_total_pct,        0.000
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_sum_count,       2087984
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_sum_pct,      100.000
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_sum_total_count,       4179074
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_sum_total_pct,      100.000
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_mean,         0.04
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_stddev,         0.19
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_total_mean,         0.04
FT_UOP_CACHE_MISS_ICACHE_MISS_ON_PATH_total_stddev,         0.19

FT_UOP_CACHE_HIT_OFF_PATH_count,       4948243
FT_UOP_CACHE_HIT_OFF_PATH_pct,       98.588
FT_UOP_CACHE_HIT_OFF_PATH_total_count,       9921897
FT_UOP_CACHE_HIT_OFF_PATH_total_pct,       98.549

FT_UOP_CACHE_MISS_ICACHE_HIT_OFF_PATH_count,         70863
FT_UOP_CACHE_MISS_ICACHE_HIT_OFF_PATH_pct,        1.412
FT_UOP_CACHE_MISS_ICACHE_HIT_OFF_PATH_total_count,        146025
FT_UOP_CACHE_MISS_ICACHE_HIT_OFF_PATH_total_pct,        1.450

FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_count,             0
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_pct,        0.000
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_total_count,            30
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_total_pct,        0.000
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_sum_count,       5019106
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_sum_pct,      100.000
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_sum_total_count,      10067952
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_sum_total_pct,      100.000
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_mean,         0.01
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_stddev,         0.12
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_total_mean,         0.01
FT_UOP_CACHE_MISS_ICACHE_MISS_OFF_PATH_total_stddev,         0.12

UOPS_SERVED_BY_ICACHE_ON_PATH_count,        733943
UOPS_SERVED_BY_ICACHE_ON_PATH_pct,        5.972
UOPS_SERVED_BY_ICACHE_ON_PATH_total_count,       1489273
UOPS_SERVED_BY_ICACHE_ON_PATH_total_pct,        6.056

UOPS_SERVED_BY_UOP_CACHE_ON_PATH_count,      11556796
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_pct,       94.028
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_total_count,      23102292
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_total_pct,       93.944
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_sum_count,      12290739
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_sum_pct,      100.000
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_sum_total_count,      24591565
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_sum_total_pct,      100.000
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_mean,         0.94
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_stddev,         0.91
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_total_mean,         0.94
UOPS_SERVED_BY_UOP_CACHE_ON_PATH_total_stddev,         0.91

UOPS_SERVED_BY_ICACHE_OFF_PATH_count,        875986
UOPS_SERVED_BY_ICACHE_OFF_PATH_pct,        2.443
UOPS_SERVED_BY_ICACHE_OFF_PATH_total_count,       1802198
UOPS_SERVED_BY_ICACHE_OFF_PATH_total_pct,        2.515

UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_count,      34975748
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_pct,       97.557
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_total_count,      69859920
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_total_pct,       97.485
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_sum_count,      35851734
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_sum_pct,      100.000
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_sum_total_count,      71662118
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_sum_total_pct,      100.000
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_mean,         0.98
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_stddev,         0.96
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_total_mean,         0.97
UOPS_SERVED_BY_UOP_CACHE_OFF_PATH_total_stddev,         0.96

ICACHE_HIT_UOP_CACHE_MISS_ON_PATH_count,             0
ICACHE_HIT_UOP_CACHE_MISS_ON_PATH_pct,         -nan
ICACHE_HIT_UOP_CACHE_MISS_ON_PATH_total_count,             0
ICACHE_HIT_UOP_CACHE_MISS_ON_PATH_total_pct,         -nan

ICACHE_HIT_UOP_CACHE_HIT_ON_PATH_count,             0
ICACHE_HIT_UOP_CACHE_HIT_ON_PATH_pct,         -nan
ICACHE_HIT_UOP_CACHE_HIT_ON_PATH_total_count,             0
ICACHE_HIT_UOP_CACHE_HIT_ON_PATH_total_pct,         -nan

ICACHE_MISS_UOP_CACHE_MISS_ON_PATH_count,             0
ICACHE_MISS_UOP_CACHE_MISS_ON_PATH_pct,         -nan
ICACHE_MISS_UOP_CACHE_MISS_ON_PATH_total_count,             0
ICACHE_MISS_UOP_CACHE_MISS_ON_PATH_total_pct,         -nan

ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_count,             0
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_total_count,             0
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_total_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_sum_count,             0
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_sum_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_sum_total_count,             0
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_sum_total_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_mean,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_stddev,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_total_mean,         -nan
ICACHE_MISS_UOP_CACHE_HIT_ON_PATH_total_stddev,         -nan

ICACHE_HIT_UOP_CACHE_MISS_OFF_PATH_count,             0
ICACHE_HIT_UOP_CACHE_MISS_OFF_PATH_pct,         -nan
ICACHE_HIT_UOP_CACHE_MISS_OFF_PATH_total_count,             0
ICACHE_HIT_UOP_CACHE_MISS_OFF_PATH_total_pct,         -nan

ICACHE_HIT_UOP_CACHE_HIT_OFF_PATH_count,             0
ICACHE_HIT_UOP_CACHE_HIT_OFF_PATH_pct,         -nan
ICACHE_HIT_UOP_CACHE_HIT_OFF_PATH_total_count,             0
ICACHE_HIT_UOP_CACHE_HIT_OFF_PATH_total_pct,         -nan

ICACHE_MISS_UOP_CACHE_MISS_OFF_PATH_count,             0
ICACHE_MISS_UOP_CACHE_MISS_OFF_PATH_pct,         -nan
ICACHE_MISS_UOP_CACHE_MISS_OFF_PATH_total_count,             0
ICACHE_MISS_UOP_CACHE_MISS_OFF_PATH_total_pct,         -nan

ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_count,             0
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_total_count,             0
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_total_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_sum_count,             0
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_sum_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_sum_total_count,             0
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_sum_total_pct,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_mean,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_stddev,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_total_mean,         -nan
ICACHE_MISS_UOP_CACHE_HIT_OFF_PATH_total_stddev,         -nan

UOP_CACHE_FT_INSERTED_ONPATH_USED_ONPATH_count,         35042
UOP_CACHE_FT_INSERTED_ONPATH_USED_ONPATH_total_count,         70216

UOP_CACHE_FT_INSERTED_OFFPATH_USED_ONPATH_count,         27940
UOP_CACHE_FT_INSERTED_OFFPATH_USED_ONPATH_total_count,         57173

UOP_CACHE_LINE_INSERTED_ONPATH_USED_ONPATH_count,         70207
UOP_CACHE_LINE_INSERTED_ONPATH_USED_ONPATH_total_count,        141352

UOP_CACHE_LINE_INSERTED_OFFPATH_USED_ONPATH_count,         63650
UOP_CACHE_LINE_INSERTED_OFFPATH_USED_ONPATH_total_count,        129978

UOP_CACHE_PREFETCH_count,             0
UOP_CACHE_PREFETCH_total_count,             0

UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_ON_PATH_count,             0
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_ON_PATH_pct,        0.000
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_ON_PATH_total_count,             0
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_ON_PATH_total_pct,        0.000

UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_ON_PATH_count,             0
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_ON_PATH_pct,        0.000
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_ON_PATH_total_count,             0
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_ON_PATH_total_pct,        0.000

UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_count,          4128
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_pct,        4.984
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_total_count,          8486
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_total_pct,        5.064

UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_count,         78690
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_pct,       95.016
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_total_count,        159097
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_total_pct,       94.936
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_sum_count,         82818
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_sum_pct,      100.000
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_sum_total_count,        167583
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_sum_total_pct,      100.000
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_mean,         2.95
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_stddev,         2.88
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_total_mean,         2.95
UOP_CACHE_FT_INSERT_SUCCEEDED_ON_PATH_total_stddev,         2.88

UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_count,             0
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_pct,        0.000
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_total_count,             0
UOP_CACHE_FT_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_total_pct,        0.000

UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_count,             0
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_pct,        0.000
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_total_count,             0
UOP_CACHE_FT_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_total_pct,        0.000

UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_count,         15365
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_pct,       25.693
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_total_count,         31773
UOP_CACHE_FT_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_total_pct,       25.725

UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_count,         44437
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_pct,       74.307
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_total_count,         91739
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_total_pct,       74.275
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_sum_count,         59802
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_sum_pct,      100.000
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_sum_total_count,        123512
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_sum_total_pct,      100.000
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_mean,         2.74
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_stddev,         2.40
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_total_mean,         2.74
UOP_CACHE_FT_INSERT_SUCCEEDED_OFF_PATH_total_stddev,         2.40

UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_ON_PATH_count,             0
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_ON_PATH_pct,        0.000
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_ON_PATH_total_count,             0
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_ON_PATH_total_pct,        0.000

UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_ON_PATH_count,             0
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_ON_PATH_pct,        0.000
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_ON_PATH_total_count,             0
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_ON_PATH_total_pct,        0.000

UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_count,          9240
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_pct,        5.390
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_total_count,         18918
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_ON_PATH_total_pct,        5.439

UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_count,        162180
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_pct,       94.610
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_total_count,        328887
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_total_pct,       94.561
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_sum_count,        171420
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_sum_pct,      100.000
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_sum_total_count,        347805
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_sum_total_pct,      100.000
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_mean,         2.95
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_stddev,         2.87
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_total_mean,         2.95
UOP_CACHE_LINE_INSERT_SUCCEEDED_ON_PATH_total_stddev,         2.87

UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_count,             0
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_pct,        0.000
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_total_count,             0
UOP_CACHE_LINE_INSERT_FAILED_INST_TOO_BIG_OFF_PATH_total_pct,        0.000

UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_count,             0
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_pct,        0.000
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_total_count,             0
UOP_CACHE_LINE_INSERT_FAILED_FT_TOO_BIG_OFF_PATH_total_pct,        0.000

UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_count,         38676
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_pct,       27.024
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_total_count,         80039
UOP_CACHE_LINE_INSERT_CONFLICTED_SHORT_REUSE_OFF_PATH_total_pct,       27.100

UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_count,        104441
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_pct,       72.976
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_total_count,        215310
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_total_pct,       72.900
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_sum_count,        143117
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_sum_pct,      100.000
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_sum_total_count,        295349
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_sum_total_pct,      100.000
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_mean,         2.73
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_stddev,         2.37
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_total_mean,         2.73
UOP_CACHE_LINE_INSERT_SUCCEEDED_OFF_PATH_total_stddev,         2.37

RECOVER_AT_DECODE_BR_FROM_UOC_count,             0
RECOVER_AT_DECODE_BR_FROM_UOC_total_count,             0

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RESTEERED_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_CORRECT_PRED_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEERED_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_PRED_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0_count,         20909
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0_pct,       52.818
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0_total_count,         42705
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_0_total_pct,       53.532

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1_count,          1860
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1_pct,        4.699
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1_total_count,          3711
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_1_total_pct,        4.652

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2_count,          1406
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2_pct,        3.552
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2_total_count,          2699
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_2_total_pct,        3.383

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3_count,          1607
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3_pct,        4.059
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3_total_count,          3162
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_3_total_pct,        3.964

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4_count,          2145
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4_pct,        5.418
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4_total_count,          4332
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_4_total_pct,        5.430

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5_count,          2641
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5_pct,        6.671
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5_total_count,          5294
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_5_total_pct,        6.636

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6_count,          3080
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6_pct,        7.780
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6_total_count,          6167
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_6_total_pct,        7.730

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7_count,          5939
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7_pct,       15.002
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7_total_count,         11705
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_7_total_pct,       14.673

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_8_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_9_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_10_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_11_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_12_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_13_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_14_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_15_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_16_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_17_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_18_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_19_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_total_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_sum_count,         39587
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_sum_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_sum_total_count,         79775
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_sum_total_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_mean,         2.31
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_stddev,         2.26
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_total_mean,         2.27
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_20_total_stddev,         2.26

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0_count,         21280
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0_pct,       32.596
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0_total_count,         43336
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_0_total_pct,       32.361

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1_count,           745
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1_pct,        1.141
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1_total_count,          1559
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_1_total_pct,        1.164

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2_count,          1481
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2_pct,        2.269
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2_total_count,          3145
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_2_total_pct,        2.349

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3_count,          7303
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3_pct,       11.186
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3_total_count,         15121
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_3_total_pct,       11.291

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4_count,          5712
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4_pct,        8.749
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4_total_count,         11583
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_4_total_pct,        8.650

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5_count,          5593
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5_pct,        8.567
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5_total_count,         11842
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_5_total_pct,        8.843

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6_count,          3338
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6_pct,        5.113
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6_total_count,          6652
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_6_total_pct,        4.967

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7_count,         19833
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7_pct,       30.379
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7_total_count,         40677
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_7_total_pct,       30.375

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_8_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_9_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_10_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_11_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_12_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_13_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_14_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_15_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_16_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_17_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_18_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_19_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_total_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_sum_count,         65285
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_sum_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_sum_total_count,        133915
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_sum_total_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_mean,         3.60
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_stddev,         2.04
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_total_mean,         3.61
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_OFFPATH_20_total_stddev,         2.03

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0_count,         20909
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0_pct,       52.818
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0_total_count,         42705
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_0_total_pct,       53.532

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_1_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2_count,           450
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2_pct,        1.137
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2_total_count,           913
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_2_total_pct,        1.144

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3_count,           963
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3_pct,        2.433
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3_total_count,          1876
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_3_total_pct,        2.352

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4_count,           943
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4_pct,        2.382
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4_total_count,          1884
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_4_total_pct,        2.362

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5_count,          1170
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5_pct,        2.956
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5_total_count,          2239
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_5_total_pct,        2.807

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6_count,          1730
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6_pct,        4.370
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6_total_count,          3595
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_6_total_pct,        4.506

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7_count,         13404
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7_pct,       33.860
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7_total_count,         26527
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_7_total_pct,       33.252

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8_count,             4
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8_pct,        0.010
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8_total_count,             6
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_8_total_pct,        0.008

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9_total_count,             5
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_9_total_pct,        0.006

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10_count,             2
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10_pct,        0.005
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10_total_count,             4
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_10_total_pct,        0.005

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11_count,             1
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11_pct,        0.003
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11_total_count,             8
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_11_total_pct,        0.010

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12_count,            11
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12_pct,        0.028
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12_total_count,            13
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_12_total_pct,        0.016

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_13_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_14_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_15_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_16_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_17_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_18_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_19_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_count,         39587
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_total_count,         79775
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_total_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_mean,         2.98
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_stddev,         2.46
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_mean,         2.93
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_stddev,         2.47

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0_count,         21280
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0_pct,       32.596
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0_total_count,         43336
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_0_total_pct,       32.361

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1_total_count,             6
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_1_total_pct,        0.004

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2_count,            63
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2_pct,        0.096
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2_total_count,           138
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_2_total_pct,        0.103

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3_count,           106
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3_pct,        0.162
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3_total_count,           241
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_3_total_pct,        0.180

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4_count,           194
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4_pct,        0.297
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4_total_count,           404
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_4_total_pct,        0.302

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5_count,          2715
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5_pct,        4.159
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5_total_count,          5421
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_5_total_pct,        4.048

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6_count,          3691
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6_pct,        5.654
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6_total_count,          7551
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_6_total_pct,        5.639

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7_count,         37111
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7_pct,       56.845
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7_total_count,         76591
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_7_total_pct,       57.194

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8_count,            32
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8_pct,        0.049
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8_total_count,            60
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_8_total_pct,        0.045

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9_count,            30
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9_pct,        0.046
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9_total_count,            58
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_9_total_pct,        0.043

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10_count,            35
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10_pct,        0.054
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10_total_count,            50
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_10_total_pct,        0.037

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11_count,            10
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11_pct,        0.015
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11_total_count,            25
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_11_total_pct,        0.019

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12_count,            14
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12_pct,        0.021
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12_total_count,            28
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_12_total_pct,        0.021

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13_count,             1
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13_pct,        0.002
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13_total_count,             2
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_13_total_pct,        0.001

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14_count,             3
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14_pct,        0.005
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14_total_count,             4
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_14_total_pct,        0.003

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_15_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_16_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_17_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_18_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_19_total_pct,        0.000

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_total_pct,        0.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_sum_count,         65285
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_sum_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_sum_total_count,        133915
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_sum_total_pct,      100.000
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_mean,         4.56
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_stddev,         1.89
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_total_mean,         4.58
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_DECODE_LENGTH_OFFPATH_20_total_stddev,         1.88

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_stddev,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_stddev,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_0_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_1_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_2_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_3_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_4_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_5_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_6_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_7_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_8_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_9_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_10_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_11_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_12_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_13_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_14_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_15_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_16_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_17_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_18_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_19_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_sum_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_stddev,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE_LENGTH_20_total_stddev,         -nan

UOP_CACHE_FT_LINES_1_ON_PATH_count,         18042
UOP_CACHE_FT_LINES_1_ON_PATH_pct,       21.785
UOP_CACHE_FT_LINES_1_ON_PATH_total_count,         36180
UOP_CACHE_FT_LINES_1_ON_PATH_total_pct,       21.589

UOP_CACHE_FT_LINES_2_ON_PATH_count,         46366
UOP_CACHE_FT_LINES_2_ON_PATH_pct,       55.985
UOP_CACHE_FT_LINES_2_ON_PATH_total_count,         93770
UOP_CACHE_FT_LINES_2_ON_PATH_total_pct,       55.954

UOP_CACHE_FT_LINES_3_ON_PATH_count,         13281
UOP_CACHE_FT_LINES_3_ON_PATH_pct,       16.036
UOP_CACHE_FT_LINES_3_ON_PATH_total_count,         27037
UOP_CACHE_FT_LINES_3_ON_PATH_total_pct,       16.133

UOP_CACHE_FT_LINES_4_ON_PATH_count,          4842
UOP_CACHE_FT_LINES_4_ON_PATH_pct,        5.847
UOP_CACHE_FT_LINES_4_ON_PATH_total_count,         10006
UOP_CACHE_FT_LINES_4_ON_PATH_total_pct,        5.971

UOP_CACHE_FT_LINES_5_ON_PATH_count,           287
UOP_CACHE_FT_LINES_5_ON_PATH_pct,        0.347
UOP_CACHE_FT_LINES_5_ON_PATH_total_count,           590
UOP_CACHE_FT_LINES_5_ON_PATH_total_pct,        0.352

UOP_CACHE_FT_LINES_6_ON_PATH_count,             0
UOP_CACHE_FT_LINES_6_ON_PATH_pct,        0.000
UOP_CACHE_FT_LINES_6_ON_PATH_total_count,             0
UOP_CACHE_FT_LINES_6_ON_PATH_total_pct,        0.000

UOP_CACHE_FT_LINES_7_ON_PATH_count,             0
UOP_CACHE_FT_LINES_7_ON_PATH_pct,        0.000
UOP_CACHE_FT_LINES_7_ON_PATH_total_count,             0
UOP_CACHE_FT_LINES_7_ON_PATH_total_pct,        0.000

UOP_CACHE_FT_LINES_8_ON_PATH_count,             0
UOP_CACHE_FT_LINES_8_ON_PATH_pct,        0.000
UOP_CACHE_FT_LINES_8_ON_PATH_total_count,             0
UOP_CACHE_FT_LINES_8_ON_PATH_total_pct,        0.000

UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_count,             0
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_pct,        0.000
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_total_count,             0
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_total_pct,        0.000
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_sum_count,         82818
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_sum_pct,      100.000
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_sum_total_count,        167583
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_sum_total_pct,      100.000
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_mean,         1.07
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_stddev,         0.62
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_total_mean,         1.08
UOP_CACHE_FT_LINES_9_AND_MORE_ON_PATH_total_stddev,         0.63

UOP_CACHE_FT_LINES_1_OFF_PATH_count,         13472
UOP_CACHE_FT_LINES_1_OFF_PATH_pct,       22.528
UOP_CACHE_FT_LINES_1_OFF_PATH_total_count,         27478
UOP_CACHE_FT_LINES_1_OFF_PATH_total_pct,       22.247

UOP_CACHE_FT_LINES_2_OFF_PATH_count,         26976
UOP_CACHE_FT_LINES_2_OFF_PATH_pct,       45.109
UOP_CACHE_FT_LINES_2_OFF_PATH_total_count,         56235
UOP_CACHE_FT_LINES_2_OFF_PATH_total_pct,       45.530

UOP_CACHE_FT_LINES_3_OFF_PATH_count,          2307
UOP_CACHE_FT_LINES_3_OFF_PATH_pct,        3.858
UOP_CACHE_FT_LINES_3_OFF_PATH_total_count,          4963
UOP_CACHE_FT_LINES_3_OFF_PATH_total_pct,        4.018

UOP_CACHE_FT_LINES_4_OFF_PATH_count,         16478
UOP_CACHE_FT_LINES_4_OFF_PATH_pct,       27.554
UOP_CACHE_FT_LINES_4_OFF_PATH_total_count,         33698
UOP_CACHE_FT_LINES_4_OFF_PATH_total_pct,       27.283

UOP_CACHE_FT_LINES_5_OFF_PATH_count,           554
UOP_CACHE_FT_LINES_5_OFF_PATH_pct,        0.926
UOP_CACHE_FT_LINES_5_OFF_PATH_total_count,          1108
UOP_CACHE_FT_LINES_5_OFF_PATH_total_pct,        0.897

UOP_CACHE_FT_LINES_6_OFF_PATH_count,            15
UOP_CACHE_FT_LINES_6_OFF_PATH_pct,        0.025
UOP_CACHE_FT_LINES_6_OFF_PATH_total_count,            30
UOP_CACHE_FT_LINES_6_OFF_PATH_total_pct,        0.024

UOP_CACHE_FT_LINES_7_OFF_PATH_count,             0
UOP_CACHE_FT_LINES_7_OFF_PATH_pct,        0.000
UOP_CACHE_FT_LINES_7_OFF_PATH_total_count,             0
UOP_CACHE_FT_LINES_7_OFF_PATH_total_pct,        0.000

UOP_CACHE_FT_LINES_8_OFF_PATH_count,             0
UOP_CACHE_FT_LINES_8_OFF_PATH_pct,        0.000
UOP_CACHE_FT_LINES_8_OFF_PATH_total_count,             0
UOP_CACHE_FT_LINES_8_OFF_PATH_total_pct,        0.000

UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_count,             0
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_pct,        0.000
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_total_count,             0
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_total_pct,        0.000
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_sum_count,         59802
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_sum_pct,      100.000
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_sum_total_count,        123512
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_sum_total_pct,      100.000
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_mean,         1.39
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_stddev,         0.93
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_total_mean,         1.39
UOP_CACHE_FT_LINES_9_AND_MORE_OFF_PATH_total_stddev,         0.92

UOP_CACHE_PREFETCH_PW_LENGTH_1_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_1_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_1_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_1_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_2_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_2_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_2_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_2_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_3_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_3_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_3_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_3_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_4_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_4_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_4_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_4_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_5_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_5_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_5_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_5_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_6_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_6_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_6_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_6_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_7_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_7_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_7_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_7_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_8_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_8_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_8_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_8_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_9_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_9_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_9_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_9_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_10_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_10_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_10_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_10_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_11_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_11_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_11_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_11_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_12_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_12_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_12_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_12_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_13_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_13_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_13_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_13_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_14_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_14_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_14_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_14_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_15_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_15_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_15_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_15_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_16_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_16_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_16_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_16_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_17_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_17_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_17_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_17_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_18_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_18_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_18_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_18_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_19_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_19_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_19_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_19_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_20_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_20_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_20_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_20_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_21_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_21_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_21_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_21_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_22_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_22_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_22_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_22_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_23_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_23_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_23_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_23_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_24_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_total_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_mean,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_stddev,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_mean,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_stddev,         -nan

DCACHE_MISS_count,       1075650
DCACHE_MISS_pct,       24.271
DCACHE_MISS_total_count,       2128173
DCACHE_MISS_total_pct,       24.024

DCACHE_ST_BUFFER_HIT_count,         45347
DCACHE_ST_BUFFER_HIT_pct,        1.023
DCACHE_ST_BUFFER_HIT_total_count,         89487
DCACHE_ST_BUFFER_HIT_total_pct,        1.010

DCACHE_HIT_count,       3310807
DCACHE_HIT_pct,       74.706
DCACHE_HIT_total_count,       6640988
DCACHE_HIT_total_pct,       74.966
DCACHE_HIT_sum_count,       4431804
DCACHE_HIT_sum_pct,      100.000
DCACHE_HIT_sum_total_count,       8858648
DCACHE_HIT_sum_total_pct,      100.000
DCACHE_HIT_mean,         1.50
DCACHE_HIT_stddev,         1.37
DCACHE_HIT_total_mean,         1.51
DCACHE_HIT_total_stddev,         1.38

DCACHE_MISS_ONPATH_count,       1075650
DCACHE_MISS_ONPATH_pct,       40.329
DCACHE_MISS_ONPATH_total_count,       2128173
DCACHE_MISS_ONPATH_total_pct,       40.477

DCACHE_MISS_OFFPATH_count,       1591552
DCACHE_MISS_OFFPATH_pct,       59.671
DCACHE_MISS_OFFPATH_total_count,       3129537
DCACHE_MISS_OFFPATH_total_pct,       59.523
DCACHE_MISS_OFFPATH_sum_count,       2667202
DCACHE_MISS_OFFPATH_sum_pct,      100.000
DCACHE_MISS_OFFPATH_sum_total_count,       5257710
DCACHE_MISS_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_OFFPATH_mean,         0.60
DCACHE_MISS_OFFPATH_stddev,         0.56
DCACHE_MISS_OFFPATH_total_mean,         0.60
DCACHE_MISS_OFFPATH_total_stddev,         0.56

DCACHE_ST_BUFFER_HIT_ONPATH_count,         45347
DCACHE_ST_BUFFER_HIT_ONPATH_pct,       55.945
DCACHE_ST_BUFFER_HIT_ONPATH_total_count,         89487
DCACHE_ST_BUFFER_HIT_ONPATH_total_pct,       55.153

DCACHE_ST_BUFFER_HIT_OFFPATH_count,         35709
DCACHE_ST_BUFFER_HIT_OFFPATH_pct,       44.055
DCACHE_ST_BUFFER_HIT_OFFPATH_total_count,         72764
DCACHE_ST_BUFFER_HIT_OFFPATH_total_pct,       44.847
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_count,         81056
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_pct,      100.000
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_total_count,        162251
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_total_pct,      100.000
DCACHE_ST_BUFFER_HIT_OFFPATH_mean,         0.44
DCACHE_ST_BUFFER_HIT_OFFPATH_stddev,         0.47
DCACHE_ST_BUFFER_HIT_OFFPATH_total_mean,         0.45
DCACHE_ST_BUFFER_HIT_OFFPATH_total_stddev,         0.48

DCACHE_HIT_ONPATH_count,       3310807
DCACHE_HIT_ONPATH_pct,       34.841
DCACHE_HIT_ONPATH_total_count,       6640988
DCACHE_HIT_ONPATH_total_pct,       34.977

DCACHE_HIT_OFFPATH_count,       6191684
DCACHE_HIT_OFFPATH_pct,       65.159
DCACHE_HIT_OFFPATH_total_count,      12345688
DCACHE_HIT_OFFPATH_total_pct,       65.023
DCACHE_HIT_OFFPATH_sum_count,       9502491
DCACHE_HIT_OFFPATH_sum_pct,      100.000
DCACHE_HIT_OFFPATH_sum_total_count,      18986676
DCACHE_HIT_OFFPATH_sum_total_pct,      100.000
DCACHE_HIT_OFFPATH_mean,         0.65
DCACHE_HIT_OFFPATH_stddev,         0.60
DCACHE_HIT_OFFPATH_total_mean,         0.65
DCACHE_HIT_OFFPATH_total_stddev,         0.60

DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_count,             0
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_pct,         -nan
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_count,             0
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,         -nan

DCACHE_HIT_ONPATH_SAT_BY_ONPATH_count,             0
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_pct,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_count,             0
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_pct,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_count,             0
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,             0
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_mean,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_stddev,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         -nan
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         -nan

DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_count,             0
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_pct,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,             0
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,         -nan

DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_count,             0
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_pct,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_count,             0
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,             0
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,             0
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_mean,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         -nan
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         -nan

DCACHE_MISS_LD_count,        884825
DCACHE_MISS_LD_pct,       82.260
DCACHE_MISS_LD_total_count,       1752924
DCACHE_MISS_LD_total_pct,       82.368

DCACHE_MISS_ST_count,        190825
DCACHE_MISS_ST_pct,       17.740
DCACHE_MISS_ST_total_count,        375249
DCACHE_MISS_ST_total_pct,       17.632
DCACHE_MISS_ST_sum_count,       1075650
DCACHE_MISS_ST_sum_pct,      100.000
DCACHE_MISS_ST_sum_total_count,       2128173
DCACHE_MISS_ST_sum_total_pct,      100.000
DCACHE_MISS_ST_mean,         0.18
DCACHE_MISS_ST_stddev,         0.35
DCACHE_MISS_ST_total_mean,         0.18
DCACHE_MISS_ST_total_stddev,         0.35

DCACHE_MISS_LD_ONPATH_count,        884825
DCACHE_MISS_LD_ONPATH_pct,       37.216
DCACHE_MISS_LD_ONPATH_total_count,       1752924
DCACHE_MISS_LD_ONPATH_total_pct,       37.413

DCACHE_MISS_LD_OFFPATH_count,       1492707
DCACHE_MISS_LD_OFFPATH_pct,       62.784
DCACHE_MISS_LD_OFFPATH_total_count,       2932376
DCACHE_MISS_LD_OFFPATH_total_pct,       62.587
DCACHE_MISS_LD_OFFPATH_sum_count,       2377532
DCACHE_MISS_LD_OFFPATH_sum_pct,      100.000
DCACHE_MISS_LD_OFFPATH_sum_total_count,       4685300
DCACHE_MISS_LD_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_LD_OFFPATH_mean,         0.63
DCACHE_MISS_LD_OFFPATH_stddev,         0.58
DCACHE_MISS_LD_OFFPATH_total_mean,         0.63
DCACHE_MISS_LD_OFFPATH_total_stddev,         0.58

DCACHE_MISS_ST_ONPATH_count,        190825
DCACHE_MISS_ST_ONPATH_pct,       65.877
DCACHE_MISS_ST_ONPATH_total_count,        375249
DCACHE_MISS_ST_ONPATH_total_pct,       65.556

DCACHE_MISS_ST_OFFPATH_count,         98845
DCACHE_MISS_ST_OFFPATH_pct,       34.123
DCACHE_MISS_ST_OFFPATH_total_count,        197161
DCACHE_MISS_ST_OFFPATH_total_pct,       34.444
DCACHE_MISS_ST_OFFPATH_sum_count,        289670
DCACHE_MISS_ST_OFFPATH_sum_pct,      100.000
DCACHE_MISS_ST_OFFPATH_sum_total_count,        572410
DCACHE_MISS_ST_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_ST_OFFPATH_mean,         0.34
DCACHE_MISS_ST_OFFPATH_stddev,         0.43
DCACHE_MISS_ST_OFFPATH_total_mean,         0.34
DCACHE_MISS_ST_OFFPATH_total_stddev,         0.43

DCACHE_MISS_WAITMEM_count,             0
DCACHE_MISS_WAITMEM_total_count,            18

MEM_REQ_ROW_BUFFER_HITS_count,             0
MEM_REQ_ROW_BUFFER_HITS_pct,         -nan
MEM_REQ_ROW_BUFFER_HITS_total_count,             0
MEM_REQ_ROW_BUFFER_HITS_total_pct,         -nan

MEM_REQ_ROW_BUFFER_MISSES_count,             0
MEM_REQ_ROW_BUFFER_MISSES_pct,         -nan
MEM_REQ_ROW_BUFFER_MISSES_total_count,             0
MEM_REQ_ROW_BUFFER_MISSES_total_pct,         -nan

MEM_REQ_ROW_BUFFER_CONFLICTS_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_total_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_total_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_total_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_mean,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_stddev,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_mean,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_stddev,         -nan

SHADOW_ROW_BUFFER_HITS_count,             0
SHADOW_ROW_BUFFER_HITS_total_count,             0

SHADOW_ROW_HIT_STALL_TIME_count,             0
SHADOW_ROW_HIT_STALL_TIME_total_count,             0

CHANNEL0_BUS_BUSY_CYCLES_count,             0
CHANNEL0_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL0_BUS_BUSY_CYCLES_total_count,             0
CHANNEL0_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL1_BUS_BUSY_CYCLES_count,             0
CHANNEL1_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL1_BUS_BUSY_CYCLES_total_count,             0
CHANNEL1_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL2_BUS_BUSY_CYCLES_count,             0
CHANNEL2_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL2_BUS_BUSY_CYCLES_total_count,             0
CHANNEL2_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL3_BUS_BUSY_CYCLES_count,             0
CHANNEL3_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL3_BUS_BUSY_CYCLES_total_count,             0
CHANNEL3_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL4_BUS_BUSY_CYCLES_count,             0
CHANNEL4_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL4_BUS_BUSY_CYCLES_total_count,             0
CHANNEL4_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL5_BUS_BUSY_CYCLES_count,             0
CHANNEL5_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL5_BUS_BUSY_CYCLES_total_count,             0
CHANNEL5_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL6_BUS_BUSY_CYCLES_count,             0
CHANNEL6_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL6_BUS_BUSY_CYCLES_total_count,             0
CHANNEL6_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL7_BUS_BUSY_CYCLES_count,             0
CHANNEL7_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_count,             0
CHANNEL7_BUS_BUSY_CYCLES_total_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_sum_count,             0
CHANNEL7_BUS_BUSY_CYCLES_sum_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_sum_total_count,             0
CHANNEL7_BUS_BUSY_CYCLES_sum_total_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_mean,         -nan
CHANNEL7_BUS_BUSY_CYCLES_stddev,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_mean,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_stddev,         -nan

CHANNEL_IDLE_DESPITE_READY_CMD_count,             0
CHANNEL_IDLE_DESPITE_READY_CMD_total_count,             0

MEM_NUM_TOTAL_BUS_CYCLES_count,             0
MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0

MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_total_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_total_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_mean,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_stddev,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_mean,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_stddev,         -nan

CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

RAMULATOR_QUEUE_ENQUEUED_count,             0
RAMULATOR_QUEUE_ENQUEUED_total_count,             0

RAMULATOR_QUEUE_FULL_count,             0
RAMULATOR_QUEUE_FULL_total_count,             0

BUS_DEMAND_ACCESS_count,         81043
BUS_DEMAND_ACCESS_total_count,        166087

BUS_PREF_ACCESS_count,             0
BUS_PREF_ACCESS_total_count,             0

BUS_ACCESS_count,             0
BUS_ACCESS_total_count,             0

L1_DEMAND_ACCESS_count,        385891
L1_DEMAND_ACCESS_total_count,        758052

L1_PREF_ACCESS_count,             0
L1_PREF_ACCESS_total_count,           728

L1_ACCESS_count,        362637
L1_ACCESS_total_count,        713647

MLC_DEMAND_ACCESS_count,        895772
MLC_DEMAND_ACCESS_total_count,       1782832

MLC_PREF_ACCESS_count,             0
MLC_PREF_ACCESS_total_count,           167

MLC_ACCESS_count,        895772
MLC_ACCESS_total_count,       1782999

L1_HIT_count,         84470
L1_HIT_pct,       51.035
L1_HIT_total_count,        159650
L1_HIT_total_pct,       49.037

L1_MISS_count,         81043
L1_MISS_pct,       48.965
L1_MISS_total_count,        165921
L1_MISS_total_pct,       50.963
L1_MISS_sum_count,        165513
L1_MISS_sum_pct,      100.000
L1_MISS_sum_total_count,        325571
L1_MISS_sum_total_pct,      100.000
L1_MISS_mean,         0.49
L1_MISS_stddev,         0.49
L1_MISS_total_mean,         0.51
L1_MISS_total_stddev,         0.50

L1_HIT_ALL_count,        107302
L1_HIT_ALL_pct,       56.844
L1_HIT_ALL_total_count,        204089
L1_HIT_ALL_total_pct,       55.030

L1_MISS_ALL_count,         81465
L1_MISS_ALL_pct,       43.156
L1_MISS_ALL_total_count,        166781
L1_MISS_ALL_total_pct,       44.970
L1_MISS_ALL_sum_count,        188767
L1_MISS_ALL_sum_pct,      100.000
L1_MISS_ALL_sum_total_count,        370870
L1_MISS_ALL_sum_total_pct,      100.000
L1_MISS_ALL_mean,         0.43
L1_MISS_ALL_stddev,         0.47
L1_MISS_ALL_total_mean,         0.45
L1_MISS_ALL_total_stddev,         0.48

L1_DEMAND_MISS_count,         81043
L1_DEMAND_MISS_pct,       99.482
L1_DEMAND_MISS_total_count,        165921
L1_DEMAND_MISS_total_pct,       99.484

L1_PREF_REQ_MISS_count,             0
L1_PREF_REQ_MISS_pct,        0.000
L1_PREF_REQ_MISS_total_count,             0
L1_PREF_REQ_MISS_total_pct,        0.000

L1_WB_MISS_count,           422
L1_WB_MISS_pct,        0.518
L1_WB_MISS_total_count,           860
L1_WB_MISS_total_pct,        0.516
L1_WB_MISS_sum_count,         81465
L1_WB_MISS_sum_pct,      100.000
L1_WB_MISS_sum_total_count,        166781
L1_WB_MISS_sum_total_pct,      100.000
L1_WB_MISS_mean,         0.01
L1_WB_MISS_stddev,         0.14
L1_WB_MISS_total_mean,         0.01
L1_WB_MISS_total_stddev,         0.14

L1_DEMAND_HIT_count,         84470
L1_DEMAND_HIT_pct,       78.722
L1_DEMAND_HIT_total_count,        159650
L1_DEMAND_HIT_total_pct,       78.226

L1_PREF_REQ_HIT_count,             0
L1_PREF_REQ_HIT_pct,        0.000
L1_PREF_REQ_HIT_total_count,             0
L1_PREF_REQ_HIT_total_pct,        0.000

L1_WB_HIT_count,         22832
L1_WB_HIT_pct,       21.278
L1_WB_HIT_total_count,         44439
L1_WB_HIT_total_pct,       21.774
L1_WB_HIT_sum_count,        107302
L1_WB_HIT_sum_pct,      100.000
L1_WB_HIT_sum_total_count,        204089
L1_WB_HIT_sum_total_pct,      100.000
L1_WB_HIT_mean,         0.43
L1_WB_HIT_stddev,         0.75
L1_WB_HIT_total_mean,         0.44
L1_WB_HIT_total_stddev,         0.76

L1_MISS_ONPATH_count,         81011
L1_MISS_ONPATH_pct,       99.961
L1_MISS_ONPATH_total_count,        165813
L1_MISS_ONPATH_total_pct,       99.935

L1_MISS_OFFPATH_count,            32
L1_MISS_OFFPATH_pct,        0.039
L1_MISS_OFFPATH_total_count,           108
L1_MISS_OFFPATH_total_pct,        0.065
L1_MISS_OFFPATH_sum_count,         81043
L1_MISS_OFFPATH_sum_pct,      100.000
L1_MISS_OFFPATH_sum_total_count,        165921
L1_MISS_OFFPATH_sum_total_pct,      100.000
L1_MISS_OFFPATH_mean,         0.00
L1_MISS_OFFPATH_stddev,         0.02
L1_MISS_OFFPATH_total_mean,         0.00
L1_MISS_OFFPATH_total_stddev,         0.03

L1_MISS_ALL_ONPATH_count,         81433
L1_MISS_ALL_ONPATH_pct,       99.961
L1_MISS_ALL_ONPATH_total_count,        166508
L1_MISS_ALL_ONPATH_total_pct,       99.836

L1_MISS_ALL_OFFPATH_count,            32
L1_MISS_ALL_OFFPATH_pct,        0.039
L1_MISS_ALL_OFFPATH_total_count,           273
L1_MISS_ALL_OFFPATH_total_pct,        0.164
L1_MISS_ALL_OFFPATH_sum_count,         81465
L1_MISS_ALL_OFFPATH_sum_pct,      100.000
L1_MISS_ALL_OFFPATH_sum_total_count,        166781
L1_MISS_ALL_OFFPATH_sum_total_pct,      100.000
L1_MISS_ALL_OFFPATH_mean,         0.00
L1_MISS_ALL_OFFPATH_stddev,         0.02
L1_MISS_ALL_OFFPATH_total_mean,         0.00
L1_MISS_ALL_OFFPATH_total_stddev,         0.04

L1_HIT_ONPATH_count,         84052
L1_HIT_ONPATH_pct,       99.505
L1_HIT_ONPATH_total_count,        158892
L1_HIT_ONPATH_total_pct,       99.525

L1_HIT_OFFPATH_count,           418
L1_HIT_OFFPATH_pct,        0.495
L1_HIT_OFFPATH_total_count,           758
L1_HIT_OFFPATH_total_pct,        0.475
L1_HIT_OFFPATH_sum_count,         84470
L1_HIT_OFFPATH_sum_pct,      100.000
L1_HIT_OFFPATH_sum_total_count,        159650
L1_HIT_OFFPATH_sum_total_pct,      100.000
L1_HIT_OFFPATH_mean,         0.00
L1_HIT_OFFPATH_stddev,         0.07
L1_HIT_OFFPATH_total_mean,         0.00
L1_HIT_OFFPATH_total_stddev,         0.07

L1_HIT_ALL_ONPATH_count,        106884
L1_HIT_ALL_ONPATH_pct,       99.610
L1_HIT_ALL_ONPATH_total_count,        203331
L1_HIT_ALL_ONPATH_total_pct,       99.629

L1_HIT_ALL_OFFPATH_count,           418
L1_HIT_ALL_OFFPATH_pct,        0.390
L1_HIT_ALL_OFFPATH_total_count,           758
L1_HIT_ALL_OFFPATH_total_pct,        0.371
L1_HIT_ALL_OFFPATH_sum_count,        107302
L1_HIT_ALL_OFFPATH_sum_pct,      100.000
L1_HIT_ALL_OFFPATH_sum_total_count,        204089
L1_HIT_ALL_OFFPATH_sum_total_pct,      100.000
L1_HIT_ALL_OFFPATH_mean,         0.00
L1_HIT_ALL_OFFPATH_stddev,         0.06
L1_HIT_ALL_OFFPATH_total_mean,         0.00
L1_HIT_ALL_OFFPATH_total_stddev,         0.06

L1_HIT_ONPATH_SAT_BY_OFFPATH_count,             0
L1_HIT_ONPATH_SAT_BY_OFFPATH_pct,         -nan
L1_HIT_ONPATH_SAT_BY_OFFPATH_total_count,             0
L1_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,         -nan

L1_HIT_ONPATH_SAT_BY_ONPATH_count,             0
L1_HIT_ONPATH_SAT_BY_ONPATH_pct,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_total_count,             0
L1_HIT_ONPATH_SAT_BY_ONPATH_total_pct,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_count,             0
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,             0
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_mean,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_stddev,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         -nan
L1_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         -nan

L1_HIT_OFFPATH_SAT_BY_OFFPATH_count,             0
L1_HIT_OFFPATH_SAT_BY_OFFPATH_pct,         -nan
L1_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,             0
L1_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,         -nan

L1_HIT_OFFPATH_SAT_BY_ONPATH_count,             0
L1_HIT_OFFPATH_SAT_BY_ONPATH_pct,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_count,             0
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,             0
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,             0
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_mean,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         -nan
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         -nan

L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_total_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_total_pct,         -nan

L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_total_count,             0
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_total_pct,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_mean,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_stddev,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_mean,         -nan
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_stddev,         -nan

L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_pct,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_total_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_total_pct,         -nan

L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_pct,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_pct,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_pct,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_total_count,             0
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_total_pct,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_mean,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_stddev,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_mean,         -nan
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_stddev,         -nan

L1_FILL_OFFPATH_IFETCH_count,             0
L1_FILL_OFFPATH_IFETCH_total_count,             0

L1_FILL_OFFPATH_DATA_count,             0
L1_FILL_OFFPATH_DATA_total_count,             0

L1_FILL_OFFPATH_count,             0
L1_FILL_OFFPATH_total_count,             0

L1_USE_OFFPATH_IFETCH_count,             0
L1_USE_OFFPATH_IFETCH_pct,         -nan
L1_USE_OFFPATH_IFETCH_total_count,             0
L1_USE_OFFPATH_IFETCH_total_pct,         -nan

L1_USE_OFFPATH_DATA_count,             0
L1_USE_OFFPATH_DATA_pct,         -nan
L1_USE_OFFPATH_DATA_total_count,             0
L1_USE_OFFPATH_DATA_total_pct,         -nan

L1_USE_OFFPATH_count,             0
L1_USE_OFFPATH_pct,         -nan
L1_USE_OFFPATH_total_count,             0
L1_USE_OFFPATH_total_pct,         -nan

JUST_L1_USE_OFFPATH_count,             0
JUST_L1_USE_OFFPATH_pct,         -nan
JUST_L1_USE_OFFPATH_total_count,             0
JUST_L1_USE_OFFPATH_total_pct,         -nan

L1_FILL_ONPATH_IFETCH_count,             0
L1_FILL_ONPATH_IFETCH_total_count,             0

L1_FILL_ONPATH_DATA_count,             0
L1_FILL_ONPATH_DATA_total_count,             0

L1_FILL_ONPATH_count,             0
L1_FILL_ONPATH_total_count,             0

L1_USE_ONPATH_IFETCH_count,             0
L1_USE_ONPATH_IFETCH_pct,         -nan
L1_USE_ONPATH_IFETCH_total_count,             0
L1_USE_ONPATH_IFETCH_total_pct,         -nan

L1_USE_ONPATH_DATA_count,             0
L1_USE_ONPATH_DATA_pct,         -nan
L1_USE_ONPATH_DATA_total_count,             0
L1_USE_ONPATH_DATA_total_pct,         -nan

L1_USE_ONPATH_count,             0
L1_USE_ONPATH_pct,         -nan
L1_USE_ONPATH_total_count,             0
L1_USE_ONPATH_total_pct,         -nan

L1_CYCLE_count,      16173600
L1_CYCLE_total_count,      32616874

L1_LINES_count,  529976524800
L1_LINES_pct,    32768.000
L1_LINES_total_count,  985569932259
L1_LINES_total_pct,    30216.566

MLC_HIT_count,        587984
MLC_HIT_pct,       78.034
MLC_HIT_total_count,       1174008
MLC_HIT_total_pct,       78.289

MLC_MISS_count,        165513
MLC_MISS_pct,       21.966
MLC_MISS_total_count,        325571
MLC_MISS_total_pct,       21.711
MLC_MISS_sum_count,        753497
MLC_MISS_sum_pct,      100.000
MLC_MISS_sum_total_count,       1499579
MLC_MISS_sum_total_pct,      100.000
MLC_MISS_mean,         0.22
MLC_MISS_stddev,         0.38
MLC_MISS_total_mean,         0.22
MLC_MISS_total_stddev,         0.38

MLC_HIT_ALL_count,        726168
MLC_HIT_ALL_pct,       81.438
MLC_HIT_ALL_total_count,       1449148
MLC_HIT_ALL_total_pct,       81.647

MLC_MISS_ALL_count,        165513
MLC_MISS_ALL_pct,       18.562
MLC_MISS_ALL_total_count,        325737
MLC_MISS_ALL_total_pct,       18.353
MLC_MISS_ALL_sum_count,        891681
MLC_MISS_ALL_sum_pct,      100.000
MLC_MISS_ALL_sum_total_count,       1774885
MLC_MISS_ALL_sum_total_pct,      100.000
MLC_MISS_ALL_mean,         0.19
MLC_MISS_ALL_stddev,         0.36
MLC_MISS_ALL_total_mean,         0.18
MLC_MISS_ALL_total_stddev,         0.36

MLC_DEMAND_MISS_count,        165513
MLC_DEMAND_MISS_pct,      100.000
MLC_DEMAND_MISS_total_count,        325571
MLC_DEMAND_MISS_total_pct,       99.949

MLC_PREF_REQ_MISS_count,             0
MLC_PREF_REQ_MISS_pct,        0.000
MLC_PREF_REQ_MISS_total_count,             0
MLC_PREF_REQ_MISS_total_pct,        0.000

MLC_WB_MISS_count,             0
MLC_WB_MISS_pct,        0.000
MLC_WB_MISS_total_count,           166
MLC_WB_MISS_total_pct,        0.051
MLC_WB_MISS_sum_count,        165513
MLC_WB_MISS_sum_pct,      100.000
MLC_WB_MISS_sum_total_count,        325737
MLC_WB_MISS_sum_total_pct,      100.000
MLC_WB_MISS_mean,         0.00
MLC_WB_MISS_stddev,         0.00
MLC_WB_MISS_total_mean,         0.00
MLC_WB_MISS_total_stddev,         0.05

MLC_DEMAND_HIT_count,        587984
MLC_DEMAND_HIT_pct,       80.971
MLC_DEMAND_HIT_total_count,       1174008
MLC_DEMAND_HIT_total_pct,       81.014

MLC_PREF_REQ_HIT_count,             0
MLC_PREF_REQ_HIT_pct,        0.000
MLC_PREF_REQ_HIT_total_count,             0
MLC_PREF_REQ_HIT_total_pct,        0.000

MLC_WB_HIT_count,        138184
MLC_WB_HIT_pct,       19.029
MLC_WB_HIT_total_count,        275140
MLC_WB_HIT_total_pct,       18.986
MLC_WB_HIT_sum_count,        726168
MLC_WB_HIT_sum_pct,      100.000
MLC_WB_HIT_sum_total_count,       1449148
MLC_WB_HIT_sum_total_pct,      100.000
MLC_WB_HIT_mean,         0.38
MLC_WB_HIT_stddev,         0.73
MLC_WB_HIT_total_mean,         0.38
MLC_WB_HIT_total_stddev,         0.73

MLC_MISS_ONPATH_count,        164992
MLC_MISS_ONPATH_pct,       99.685
MLC_MISS_ONPATH_total_count,        324549
MLC_MISS_ONPATH_total_pct,       99.686

MLC_MISS_OFFPATH_count,           521
MLC_MISS_OFFPATH_pct,        0.315
MLC_MISS_OFFPATH_total_count,          1022
MLC_MISS_OFFPATH_total_pct,        0.314
MLC_MISS_OFFPATH_sum_count,        165513
MLC_MISS_OFFPATH_sum_pct,      100.000
MLC_MISS_OFFPATH_sum_total_count,        325571
MLC_MISS_OFFPATH_sum_total_pct,      100.000
MLC_MISS_OFFPATH_mean,         0.00
MLC_MISS_OFFPATH_stddev,         0.06
MLC_MISS_OFFPATH_total_mean,         0.00
MLC_MISS_OFFPATH_total_stddev,         0.06

MLC_MISS_ALL_ONPATH_count,        164992
MLC_MISS_ALL_ONPATH_pct,       99.685
MLC_MISS_ALL_ONPATH_total_count,        324550
MLC_MISS_ALL_ONPATH_total_pct,       99.636

MLC_MISS_ALL_OFFPATH_count,           521
MLC_MISS_ALL_OFFPATH_pct,        0.315
MLC_MISS_ALL_OFFPATH_total_count,          1187
MLC_MISS_ALL_OFFPATH_total_pct,        0.364
MLC_MISS_ALL_OFFPATH_sum_count,        165513
MLC_MISS_ALL_OFFPATH_sum_pct,      100.000
MLC_MISS_ALL_OFFPATH_sum_total_count,        325737
MLC_MISS_ALL_OFFPATH_sum_total_pct,      100.000
MLC_MISS_ALL_OFFPATH_mean,         0.00
MLC_MISS_ALL_OFFPATH_stddev,         0.06
MLC_MISS_ALL_OFFPATH_total_mean,         0.00
MLC_MISS_ALL_OFFPATH_total_stddev,         0.06

MLC_HIT_ONPATH_count,        496143
MLC_HIT_ONPATH_pct,       84.380
MLC_HIT_ONPATH_total_count,        987772
MLC_HIT_ONPATH_total_pct,       84.137

MLC_HIT_OFFPATH_count,         91841
MLC_HIT_OFFPATH_pct,       15.620
MLC_HIT_OFFPATH_total_count,        186236
MLC_HIT_OFFPATH_total_pct,       15.863
MLC_HIT_OFFPATH_sum_count,        587984
MLC_HIT_OFFPATH_sum_pct,      100.000
MLC_HIT_OFFPATH_sum_total_count,       1174008
MLC_HIT_OFFPATH_sum_total_pct,      100.000
MLC_HIT_OFFPATH_mean,         0.16
MLC_HIT_OFFPATH_stddev,         0.34
MLC_HIT_OFFPATH_total_mean,         0.16
MLC_HIT_OFFPATH_total_stddev,         0.34

MLC_HIT_ALL_ONPATH_count,        634327
MLC_HIT_ALL_ONPATH_pct,       87.353
MLC_HIT_ALL_ONPATH_total_count,       1262912
MLC_HIT_ALL_ONPATH_total_pct,       87.149

MLC_HIT_ALL_OFFPATH_count,         91841
MLC_HIT_ALL_OFFPATH_pct,       12.647
MLC_HIT_ALL_OFFPATH_total_count,        186236
MLC_HIT_ALL_OFFPATH_total_pct,       12.851
MLC_HIT_ALL_OFFPATH_sum_count,        726168
MLC_HIT_ALL_OFFPATH_sum_pct,      100.000
MLC_HIT_ALL_OFFPATH_sum_total_count,       1449148
MLC_HIT_ALL_OFFPATH_sum_total_pct,      100.000
MLC_HIT_ALL_OFFPATH_mean,         0.13
MLC_HIT_ALL_OFFPATH_stddev,         0.31
MLC_HIT_ALL_OFFPATH_total_mean,         0.13
MLC_HIT_ALL_OFFPATH_total_stddev,         0.32

L1_QUEUE_OCCUPANCY_count,       7015990
L1_QUEUE_OCCUPANCY_pct,        0.215
L1_QUEUE_OCCUPANCY_total_count,      13784363
L1_QUEUE_OCCUPANCY_total_pct,        0.423

MLC_QUEUE_OCCUPANCY_count,       6827223
MLC_QUEUE_OCCUPANCY_pct,        0.209
MLC_QUEUE_OCCUPANCY_total_count,      13413493
MLC_QUEUE_OCCUPANCY_total_pct,        0.411

DCACHE_FILL_PORT_UNAVAILABLE_ONPATH_count,         27312
DCACHE_FILL_PORT_UNAVAILABLE_ONPATH_total_count,         53943

DCACHE_FILL_PORT_UNAVAILABLE_OFFPATH_count,          4321
DCACHE_FILL_PORT_UNAVAILABLE_OFFPATH_total_count,          8662

DCACHE_FILL_OFFPATH_count,             0
DCACHE_FILL_OFFPATH_total_count,             0

DCACHE_USE_OFFPATH_count,             0
DCACHE_USE_OFFPATH_pct,         -nan
DCACHE_USE_OFFPATH_total_count,             0
DCACHE_USE_OFFPATH_total_pct,         -nan

DCACHE_FILL_ONPATH_count,             0
DCACHE_FILL_ONPATH_total_count,             0

DCACHE_USE_ONPATH_count,             0
DCACHE_USE_ONPATH_pct,         -nan
DCACHE_USE_ONPATH_total_count,             0
DCACHE_USE_ONPATH_total_pct,         -nan

ICACHE_FILL_OFFPATH_count,             0
ICACHE_FILL_OFFPATH_total_count,             0

ICACHE_USE_OFFPATH_count,             0
ICACHE_USE_OFFPATH_pct,         -nan
ICACHE_USE_OFFPATH_total_count,             0
ICACHE_USE_OFFPATH_total_pct,         -nan

ICACHE_FILL_ONPATH_count,             0
ICACHE_FILL_ONPATH_total_count,             0

ICACHE_USE_ONPATH_count,             0
ICACHE_USE_ONPATH_pct,         -nan
ICACHE_USE_ONPATH_total_count,             0
ICACHE_USE_ONPATH_total_pct,         -nan

REQBUF_CREATE_ONPATH_count,        813828
REQBUF_CREATE_ONPATH_total_count,       1614812

REQBUF_ONPATH_MATCH_OFFPATH_count,             0
REQBUF_ONPATH_MATCH_OFFPATH_pct,        0.000
REQBUF_ONPATH_MATCH_OFFPATH_total_count,             0
REQBUF_ONPATH_MATCH_OFFPATH_total_pct,        0.000

REQBUF_CREATE_ONPATH_DATA_count,        650756
REQBUF_CREATE_ONPATH_DATA_total_count,       1291536

REQBUF_ONPATH_MATCH_OFFPATH_DATA_count,             0
REQBUF_ONPATH_MATCH_OFFPATH_DATA_pct,        0.000
REQBUF_ONPATH_MATCH_OFFPATH_DATA_total_count,             0
REQBUF_ONPATH_MATCH_OFFPATH_DATA_total_pct,        0.000

REQBUF_CREATE_ONPATH_IFETCH_count,             0
REQBUF_CREATE_ONPATH_IFETCH_total_count,             1

REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_count,             0
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_pct,         -nan
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_total_count,             0
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_total_pct,        0.000

REQBUF_CREATE_OFFPATH_count,        102740
REQBUF_CREATE_OFFPATH_total_count,        208203

ONPATH_KICKED_OUT_OFFPATH_count,             0
ONPATH_KICKED_OUT_OFFPATH_total_count,             0

ONPATH_KICKED_OUT_PREFETCH_count,             0
ONPATH_KICKED_OUT_PREFETCH_total_count,             0

DIST_ICACHE_FILL_OFFPATH_USED_count,             0
DIST_ICACHE_FILL_OFFPATH_USED_pct,         -nan
DIST_ICACHE_FILL_OFFPATH_USED_total_count,             0
DIST_ICACHE_FILL_OFFPATH_USED_total_pct,         -nan

DIST_ICACHE_FILL_OFFPATH_NOTUSED_count,             0
DIST_ICACHE_FILL_OFFPATH_NOTUSED_pct,         -nan
DIST_ICACHE_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_ICACHE_FILL_OFFPATH_NOTUSED_total_pct,         -nan

DIST_ICACHE_FILL_ONPATH_PARTIAL_count,             0
DIST_ICACHE_FILL_ONPATH_PARTIAL_pct,         -nan
DIST_ICACHE_FILL_ONPATH_PARTIAL_total_count,             0
DIST_ICACHE_FILL_ONPATH_PARTIAL_total_pct,         -nan

DIST_ICACHE_FILL_ONPATH_count,             0
DIST_ICACHE_FILL_ONPATH_pct,         -nan
DIST_ICACHE_FILL_ONPATH_total_count,             0
DIST_ICACHE_FILL_ONPATH_total_pct,         -nan
DIST_ICACHE_FILL_ONPATH_sum_count,             0
DIST_ICACHE_FILL_ONPATH_sum_pct,         -nan
DIST_ICACHE_FILL_ONPATH_sum_total_count,             0
DIST_ICACHE_FILL_ONPATH_sum_total_pct,         -nan
DIST_ICACHE_FILL_ONPATH_mean,         -nan
DIST_ICACHE_FILL_ONPATH_stddev,         -nan
DIST_ICACHE_FILL_ONPATH_total_mean,         -nan
DIST_ICACHE_FILL_ONPATH_total_stddev,         -nan

DIST_DCACHE_FILL_OFFPATH_USED_count,             0
DIST_DCACHE_FILL_OFFPATH_USED_pct,         -nan
DIST_DCACHE_FILL_OFFPATH_USED_total_count,             0
DIST_DCACHE_FILL_OFFPATH_USED_total_pct,         -nan

DIST_DCACHE_FILL_OFFPATH_NOTUSED_count,             0
DIST_DCACHE_FILL_OFFPATH_NOTUSED_pct,         -nan
DIST_DCACHE_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_DCACHE_FILL_OFFPATH_NOTUSED_total_pct,         -nan

DIST_DCACHE_FILL_ONPATH_PARTIAL_count,             0
DIST_DCACHE_FILL_ONPATH_PARTIAL_pct,         -nan
DIST_DCACHE_FILL_ONPATH_PARTIAL_total_count,             0
DIST_DCACHE_FILL_ONPATH_PARTIAL_total_pct,         -nan

DIST_DCACHE_FILL_ONPATH_count,             0
DIST_DCACHE_FILL_ONPATH_pct,         -nan
DIST_DCACHE_FILL_ONPATH_total_count,             0
DIST_DCACHE_FILL_ONPATH_total_pct,         -nan
DIST_DCACHE_FILL_ONPATH_sum_count,             0
DIST_DCACHE_FILL_ONPATH_sum_pct,         -nan
DIST_DCACHE_FILL_ONPATH_sum_total_count,             0
DIST_DCACHE_FILL_ONPATH_sum_total_pct,         -nan
DIST_DCACHE_FILL_ONPATH_mean,         -nan
DIST_DCACHE_FILL_ONPATH_stddev,         -nan
DIST_DCACHE_FILL_ONPATH_total_mean,         -nan
DIST_DCACHE_FILL_ONPATH_total_stddev,         -nan

DIST_L1_FILL_OFFPATH_USED_count,             0
DIST_L1_FILL_OFFPATH_USED_pct,         -nan
DIST_L1_FILL_OFFPATH_USED_total_count,             0
DIST_L1_FILL_OFFPATH_USED_total_pct,         -nan

DIST_L1_FILL_OFFPATH_NOTUSED_count,             0
DIST_L1_FILL_OFFPATH_NOTUSED_pct,         -nan
DIST_L1_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_L1_FILL_OFFPATH_NOTUSED_total_pct,         -nan

DIST_L1_FILL_ONPATH_PARTIAL_count,             0
DIST_L1_FILL_ONPATH_PARTIAL_pct,         -nan
DIST_L1_FILL_ONPATH_PARTIAL_total_count,             0
DIST_L1_FILL_ONPATH_PARTIAL_total_pct,         -nan

DIST_L1_FILL_ONPATH_count,             0
DIST_L1_FILL_ONPATH_pct,         -nan
DIST_L1_FILL_ONPATH_total_count,             0
DIST_L1_FILL_ONPATH_total_pct,         -nan
DIST_L1_FILL_ONPATH_sum_count,             0
DIST_L1_FILL_ONPATH_sum_pct,         -nan
DIST_L1_FILL_ONPATH_sum_total_count,             0
DIST_L1_FILL_ONPATH_sum_total_pct,         -nan
DIST_L1_FILL_ONPATH_mean,         -nan
DIST_L1_FILL_ONPATH_stddev,         -nan
DIST_L1_FILL_ONPATH_total_mean,         -nan
DIST_L1_FILL_ONPATH_total_stddev,         -nan

DIST_JUST_L1_FILL_OFFPATH_USED_count,             0
DIST_JUST_L1_FILL_OFFPATH_USED_pct,         -nan
DIST_JUST_L1_FILL_OFFPATH_USED_total_count,             0
DIST_JUST_L1_FILL_OFFPATH_USED_total_pct,         -nan

DIST_JUST_L1_FILL_OFFPATH_NOTUSED_count,             0
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_pct,         -nan
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_total_pct,         -nan

DIST_JUST_L1_FILL_ONPATH_PARTIAL_count,             0
DIST_JUST_L1_FILL_ONPATH_PARTIAL_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_PARTIAL_total_count,             0
DIST_JUST_L1_FILL_ONPATH_PARTIAL_total_pct,         -nan

DIST_JUST_L1_FILL_ONPATH_count,             0
DIST_JUST_L1_FILL_ONPATH_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_total_count,             0
DIST_JUST_L1_FILL_ONPATH_total_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_sum_count,             0
DIST_JUST_L1_FILL_ONPATH_sum_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_sum_total_count,             0
DIST_JUST_L1_FILL_ONPATH_sum_total_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_mean,         -nan
DIST_JUST_L1_FILL_ONPATH_stddev,         -nan
DIST_JUST_L1_FILL_ONPATH_total_mean,         -nan
DIST_JUST_L1_FILL_ONPATH_total_stddev,         -nan

DIST_REQBUF_OFFPATH_USED_count,             0
DIST_REQBUF_OFFPATH_USED_pct,        0.000
DIST_REQBUF_OFFPATH_USED_total_count,             0
DIST_REQBUF_OFFPATH_USED_total_pct,        0.000

DIST_REQBUF_OFFPATH_NOTUSED_count,             0
DIST_REQBUF_OFFPATH_NOTUSED_pct,        0.000
DIST_REQBUF_OFFPATH_NOTUSED_total_count,             0
DIST_REQBUF_OFFPATH_NOTUSED_total_pct,        0.000

DIST_REQBUF_ONPATH_count,        650756
DIST_REQBUF_ONPATH_pct,      100.000
DIST_REQBUF_ONPATH_total_count,       1291542
DIST_REQBUF_ONPATH_total_pct,      100.000
DIST_REQBUF_ONPATH_sum_count,        650756
DIST_REQBUF_ONPATH_sum_pct,      100.000
DIST_REQBUF_ONPATH_sum_total_count,       1291542
DIST_REQBUF_ONPATH_sum_total_pct,      100.000
DIST_REQBUF_ONPATH_mean,         2.00
DIST_REQBUF_ONPATH_stddev,         2.00
DIST_REQBUF_ONPATH_total_mean,         2.00
DIST_REQBUF_ONPATH_total_stddev,         2.00

DIST2_REQBUF_OFFPATH_USED_PARTIAL_count,             0
DIST2_REQBUF_OFFPATH_USED_PARTIAL_pct,        0.000
DIST2_REQBUF_OFFPATH_USED_PARTIAL_total_count,             0
DIST2_REQBUF_OFFPATH_USED_PARTIAL_total_pct,        0.000

DIST2_REQBUF_OFFPATH_USED_FULL_count,             0
DIST2_REQBUF_OFFPATH_USED_FULL_pct,        0.000
DIST2_REQBUF_OFFPATH_USED_FULL_total_count,             0
DIST2_REQBUF_OFFPATH_USED_FULL_total_pct,        0.000

DIST2_REQBUF_OFFPATH_NOTUSED_count,             0
DIST2_REQBUF_OFFPATH_NOTUSED_pct,        0.000
DIST2_REQBUF_OFFPATH_NOTUSED_total_count,             0
DIST2_REQBUF_OFFPATH_NOTUSED_total_pct,        0.000

DIST2_REQBUF_ONPATH_count,        650756
DIST2_REQBUF_ONPATH_pct,      100.000
DIST2_REQBUF_ONPATH_total_count,       1291542
DIST2_REQBUF_ONPATH_total_pct,      100.000
DIST2_REQBUF_ONPATH_sum_count,        650756
DIST2_REQBUF_ONPATH_sum_pct,      100.000
DIST2_REQBUF_ONPATH_sum_total_count,       1291542
DIST2_REQBUF_ONPATH_sum_total_pct,      100.000
DIST2_REQBUF_ONPATH_mean,         3.00
DIST2_REQBUF_ONPATH_stddev,         3.00
DIST2_REQBUF_ONPATH_total_mean,         3.00
DIST2_REQBUF_ONPATH_total_stddev,         3.00

DIST_ICACHE_FILL_count,             0
DIST_ICACHE_FILL_total_count,             0

DIST_DCACHE_FILL_count,             0
DIST_DCACHE_FILL_total_count,             0

DIST_L1_FILL_count,             0
DIST_L1_FILL_total_count,             0

DIST_USED_OFFPATH_ICACHE_count,             0
DIST_USED_OFFPATH_ICACHE_pct,         -nan
DIST_USED_OFFPATH_ICACHE_total_count,             0
DIST_USED_OFFPATH_ICACHE_total_pct,         -nan

DIST_NOTUSED_OFFPATH_ICACHE_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_total_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_sum_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_sum_total_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_mean,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_stddev,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_mean,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_stddev,         -nan

DIST_USED_OFFPATH_DCACHE_count,             0
DIST_USED_OFFPATH_DCACHE_pct,         -nan
DIST_USED_OFFPATH_DCACHE_total_count,             0
DIST_USED_OFFPATH_DCACHE_total_pct,         -nan

DIST_NOTUSED_OFFPATH_DCACHE_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_total_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_sum_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_sum_total_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_mean,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_stddev,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_mean,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_stddev,         -nan

DIST_USED_OFFPATH_L1_count,             0
DIST_USED_OFFPATH_L1_pct,         -nan
DIST_USED_OFFPATH_L1_total_count,             0
DIST_USED_OFFPATH_L1_total_pct,         -nan

DIST_NOTUSED_OFFPATH_L1_count,             0
DIST_NOTUSED_OFFPATH_L1_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_total_count,             0
DIST_NOTUSED_OFFPATH_L1_total_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_sum_count,             0
DIST_NOTUSED_OFFPATH_L1_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_sum_total_count,             0
DIST_NOTUSED_OFFPATH_L1_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_mean,         -nan
DIST_NOTUSED_OFFPATH_L1_stddev,         -nan
DIST_NOTUSED_OFFPATH_L1_total_mean,         -nan
DIST_NOTUSED_OFFPATH_L1_total_stddev,         -nan

DIST_USED_OFFPATH_JUST_L1_count,             0
DIST_USED_OFFPATH_JUST_L1_pct,         -nan
DIST_USED_OFFPATH_JUST_L1_total_count,             0
DIST_USED_OFFPATH_JUST_L1_total_pct,         -nan

DIST_NOTUSED_OFFPATH_JUST_L1_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_total_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_sum_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_sum_total_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_mean,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_stddev,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_mean,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_stddev,         -nan

DIST_OFFPATH_ICACHE_FULL_count,             0
DIST_OFFPATH_ICACHE_FULL_pct,         -nan
DIST_OFFPATH_ICACHE_FULL_total_count,             0
DIST_OFFPATH_ICACHE_FULL_total_pct,         -nan

DIST_OFFPATH_ICACHE_PARTIAL_count,             0
DIST_OFFPATH_ICACHE_PARTIAL_pct,         -nan
DIST_OFFPATH_ICACHE_PARTIAL_total_count,             0
DIST_OFFPATH_ICACHE_PARTIAL_total_pct,         -nan

DIST_OFFPATH_ICACHE_NOTUSED_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_total_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_sum_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_sum_total_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_mean,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_stddev,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_mean,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_DCACHE_FULL_count,             0
DIST_OFFPATH_DCACHE_FULL_pct,         -nan
DIST_OFFPATH_DCACHE_FULL_total_count,             0
DIST_OFFPATH_DCACHE_FULL_total_pct,         -nan

DIST_OFFPATH_DCACHE_PARTIAL_count,             0
DIST_OFFPATH_DCACHE_PARTIAL_pct,         -nan
DIST_OFFPATH_DCACHE_PARTIAL_total_count,             0
DIST_OFFPATH_DCACHE_PARTIAL_total_pct,         -nan

DIST_OFFPATH_DCACHE_NOTUSED_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_total_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_sum_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_sum_total_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_mean,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_stddev,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_mean,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_L1_FULL_count,             0
DIST_OFFPATH_L1_FULL_pct,         -nan
DIST_OFFPATH_L1_FULL_total_count,             0
DIST_OFFPATH_L1_FULL_total_pct,         -nan

DIST_OFFPATH_L1_PARTIAL_count,             0
DIST_OFFPATH_L1_PARTIAL_pct,         -nan
DIST_OFFPATH_L1_PARTIAL_total_count,             0
DIST_OFFPATH_L1_PARTIAL_total_pct,         -nan

DIST_OFFPATH_L1_NOTUSED_count,             0
DIST_OFFPATH_L1_NOTUSED_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_total_count,             0
DIST_OFFPATH_L1_NOTUSED_total_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_sum_count,             0
DIST_OFFPATH_L1_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_sum_total_count,             0
DIST_OFFPATH_L1_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_mean,         -nan
DIST_OFFPATH_L1_NOTUSED_stddev,         -nan
DIST_OFFPATH_L1_NOTUSED_total_mean,         -nan
DIST_OFFPATH_L1_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_JUST_L1_FULL_count,             0
DIST_OFFPATH_JUST_L1_FULL_pct,         -nan
DIST_OFFPATH_JUST_L1_FULL_total_count,             0
DIST_OFFPATH_JUST_L1_FULL_total_pct,         -nan

DIST_OFFPATH_JUST_L1_PARTIAL_count,             0
DIST_OFFPATH_JUST_L1_PARTIAL_pct,         -nan
DIST_OFFPATH_JUST_L1_PARTIAL_total_count,             0
DIST_OFFPATH_JUST_L1_PARTIAL_total_pct,         -nan

DIST_OFFPATH_JUST_L1_NOTUSED_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_total_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_sum_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_sum_total_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_mean,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_stddev,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_mean,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_stddev,         -nan

MLC_MISS_ONPATH_IFETCH_count,             0
MLC_MISS_ONPATH_IFETCH_pct,        0.000
MLC_MISS_ONPATH_IFETCH_total_count,             5
MLC_MISS_ONPATH_IFETCH_total_pct,        0.002

MLC_MISS_ONPATH_DFETCH_count,        155244
MLC_MISS_ONPATH_DFETCH_pct,       94.092
MLC_MISS_ONPATH_DFETCH_total_count,        305209
MLC_MISS_ONPATH_DFETCH_total_pct,       94.041

MLC_MISS_ONPATH_DSTORE_count,          9748
MLC_MISS_ONPATH_DSTORE_pct,        5.908
MLC_MISS_ONPATH_DSTORE_total_count,         19335
MLC_MISS_ONPATH_DSTORE_total_pct,        5.957

MLC_MISS_ONPATH_IPRF_count,             0
MLC_MISS_ONPATH_IPRF_pct,        0.000
MLC_MISS_ONPATH_IPRF_total_count,             0
MLC_MISS_ONPATH_IPRF_total_pct,        0.000

MLC_MISS_ONPATH_DPRF_count,             0
MLC_MISS_ONPATH_DPRF_pct,        0.000
MLC_MISS_ONPATH_DPRF_total_count,             0
MLC_MISS_ONPATH_DPRF_total_pct,        0.000

MLC_MISS_ONPATH_WB_count,             0
MLC_MISS_ONPATH_WB_pct,        0.000
MLC_MISS_ONPATH_WB_total_count,             1
MLC_MISS_ONPATH_WB_total_pct,        0.000

MLC_MISS_ONPATH_WB_NODIRTY_count,             0
MLC_MISS_ONPATH_WB_NODIRTY_pct,        0.000
MLC_MISS_ONPATH_WB_NODIRTY_total_count,             0
MLC_MISS_ONPATH_WB_NODIRTY_total_pct,        0.000
MLC_MISS_ONPATH_WB_NODIRTY_sum_count,        164992
MLC_MISS_ONPATH_WB_NODIRTY_sum_pct,      100.000
MLC_MISS_ONPATH_WB_NODIRTY_sum_total_count,        324550
MLC_MISS_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_MISS_ONPATH_WB_NODIRTY_mean,         1.06
MLC_MISS_ONPATH_WB_NODIRTY_stddev,         0.24
MLC_MISS_ONPATH_WB_NODIRTY_total_mean,         1.06
MLC_MISS_ONPATH_WB_NODIRTY_total_stddev,         0.24

MLC_MISS_OFFPATH_IFETCH_count,             0
MLC_MISS_OFFPATH_IFETCH_pct,        0.000
MLC_MISS_OFFPATH_IFETCH_total_count,             0
MLC_MISS_OFFPATH_IFETCH_total_pct,        0.000

MLC_MISS_OFFPATH_DFETCH_count,           443
MLC_MISS_OFFPATH_DFETCH_pct,       85.029
MLC_MISS_OFFPATH_DFETCH_total_count,           882
MLC_MISS_OFFPATH_DFETCH_total_pct,       74.305

MLC_MISS_OFFPATH_DSTORE_count,            78
MLC_MISS_OFFPATH_DSTORE_pct,       14.971
MLC_MISS_OFFPATH_DSTORE_total_count,           140
MLC_MISS_OFFPATH_DSTORE_total_pct,       11.794

MLC_MISS_OFFPATH_IPRF_count,             0
MLC_MISS_OFFPATH_IPRF_pct,        0.000
MLC_MISS_OFFPATH_IPRF_total_count,             0
MLC_MISS_OFFPATH_IPRF_total_pct,        0.000

MLC_MISS_OFFPATH_DPRF_count,             0
MLC_MISS_OFFPATH_DPRF_pct,        0.000
MLC_MISS_OFFPATH_DPRF_total_count,             0
MLC_MISS_OFFPATH_DPRF_total_pct,        0.000

MLC_MISS_OFFPATH_WB_count,             0
MLC_MISS_OFFPATH_WB_pct,        0.000
MLC_MISS_OFFPATH_WB_total_count,             0
MLC_MISS_OFFPATH_WB_total_pct,        0.000

MLC_MISS_OFFPATH_WB_NODIRTY_count,             0
MLC_MISS_OFFPATH_WB_NODIRTY_pct,        0.000
MLC_MISS_OFFPATH_WB_NODIRTY_total_count,           165
MLC_MISS_OFFPATH_WB_NODIRTY_total_pct,       13.901
MLC_MISS_OFFPATH_WB_NODIRTY_sum_count,           521
MLC_MISS_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MLC_MISS_OFFPATH_WB_NODIRTY_sum_total_count,          1187
MLC_MISS_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_MISS_OFFPATH_WB_NODIRTY_mean,         1.15
MLC_MISS_OFFPATH_WB_NODIRTY_stddev,         0.36
MLC_MISS_OFFPATH_WB_NODIRTY_total_mean,         1.81
MLC_MISS_OFFPATH_WB_NODIRTY_total_stddev,         1.84

MLC_HIT_ONPATH_IFETCH_count,             0
MLC_HIT_ONPATH_IFETCH_pct,        0.000
MLC_HIT_ONPATH_IFETCH_total_count,             0
MLC_HIT_ONPATH_IFETCH_total_pct,        0.000

MLC_HIT_ONPATH_DFETCH_count,        440495
MLC_HIT_ONPATH_DFETCH_pct,       69.443
MLC_HIT_ONPATH_DFETCH_total_count,        878532
MLC_HIT_ONPATH_DFETCH_total_pct,       69.564

MLC_HIT_ONPATH_DSTORE_count,         55648
MLC_HIT_ONPATH_DSTORE_pct,        8.773
MLC_HIT_ONPATH_DSTORE_total_count,        109240
MLC_HIT_ONPATH_DSTORE_total_pct,        8.650

MLC_HIT_ONPATH_IPRF_count,             0
MLC_HIT_ONPATH_IPRF_pct,        0.000
MLC_HIT_ONPATH_IPRF_total_count,             0
MLC_HIT_ONPATH_IPRF_total_pct,        0.000

MLC_HIT_ONPATH_DPRF_count,             0
MLC_HIT_ONPATH_DPRF_pct,        0.000
MLC_HIT_ONPATH_DPRF_total_count,             0
MLC_HIT_ONPATH_DPRF_total_pct,        0.000

MLC_HIT_ONPATH_WB_count,             0
MLC_HIT_ONPATH_WB_pct,        0.000
MLC_HIT_ONPATH_WB_total_count,             0
MLC_HIT_ONPATH_WB_total_pct,        0.000

MLC_HIT_ONPATH_WB_NODIRTY_count,        138184
MLC_HIT_ONPATH_WB_NODIRTY_pct,       21.784
MLC_HIT_ONPATH_WB_NODIRTY_total_count,        275140
MLC_HIT_ONPATH_WB_NODIRTY_total_pct,       21.786
MLC_HIT_ONPATH_WB_NODIRTY_sum_count,        634327
MLC_HIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
MLC_HIT_ONPATH_WB_NODIRTY_sum_total_count,       1262912
MLC_HIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_HIT_ONPATH_WB_NODIRTY_mean,         2.18
MLC_HIT_ONPATH_WB_NODIRTY_stddev,         2.28
MLC_HIT_ONPATH_WB_NODIRTY_total_mean,         2.18
MLC_HIT_ONPATH_WB_NODIRTY_total_stddev,         2.28

MLC_HIT_OFFPATH_IFETCH_count,             0
MLC_HIT_OFFPATH_IFETCH_pct,        0.000
MLC_HIT_OFFPATH_IFETCH_total_count,             0
MLC_HIT_OFFPATH_IFETCH_total_pct,        0.000

MLC_HIT_OFFPATH_DFETCH_count,         71863
MLC_HIT_OFFPATH_DFETCH_pct,       78.247
MLC_HIT_OFFPATH_DFETCH_total_count,        146327
MLC_HIT_OFFPATH_DFETCH_total_pct,       78.571

MLC_HIT_OFFPATH_DSTORE_count,         19978
MLC_HIT_OFFPATH_DSTORE_pct,       21.753
MLC_HIT_OFFPATH_DSTORE_total_count,         39909
MLC_HIT_OFFPATH_DSTORE_total_pct,       21.429

MLC_HIT_OFFPATH_IPRF_count,             0
MLC_HIT_OFFPATH_IPRF_pct,        0.000
MLC_HIT_OFFPATH_IPRF_total_count,             0
MLC_HIT_OFFPATH_IPRF_total_pct,        0.000

MLC_HIT_OFFPATH_DPRF_count,             0
MLC_HIT_OFFPATH_DPRF_pct,        0.000
MLC_HIT_OFFPATH_DPRF_total_count,             0
MLC_HIT_OFFPATH_DPRF_total_pct,        0.000

MLC_HIT_OFFPATH_WB_count,             0
MLC_HIT_OFFPATH_WB_pct,        0.000
MLC_HIT_OFFPATH_WB_total_count,             0
MLC_HIT_OFFPATH_WB_total_pct,        0.000

MLC_HIT_OFFPATH_WB_NODIRTY_count,             0
MLC_HIT_OFFPATH_WB_NODIRTY_pct,        0.000
MLC_HIT_OFFPATH_WB_NODIRTY_total_count,             0
MLC_HIT_OFFPATH_WB_NODIRTY_total_pct,        0.000
MLC_HIT_OFFPATH_WB_NODIRTY_sum_count,         91841
MLC_HIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MLC_HIT_OFFPATH_WB_NODIRTY_sum_total_count,        186236
MLC_HIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_HIT_OFFPATH_WB_NODIRTY_mean,         1.22
MLC_HIT_OFFPATH_WB_NODIRTY_stddev,         0.41
MLC_HIT_OFFPATH_WB_NODIRTY_total_mean,         1.21
MLC_HIT_OFFPATH_WB_NODIRTY_total_stddev,         0.41

L1_MISS_ONPATH_IFETCH_count,             0
L1_MISS_ONPATH_IFETCH_pct,        0.000
L1_MISS_ONPATH_IFETCH_total_count,             5
L1_MISS_ONPATH_IFETCH_total_pct,        0.003

L1_MISS_ONPATH_DFETCH_count,         80934
L1_MISS_ONPATH_DFETCH_pct,       99.387
L1_MISS_ONPATH_DFETCH_total_count,        165442
L1_MISS_ONPATH_DFETCH_total_pct,       99.360

L1_MISS_ONPATH_DSTORE_count,            77
L1_MISS_ONPATH_DSTORE_pct,        0.095
L1_MISS_ONPATH_DSTORE_total_count,           366
L1_MISS_ONPATH_DSTORE_total_pct,        0.220

L1_MISS_ONPATH_IPRF_count,             0
L1_MISS_ONPATH_IPRF_pct,        0.000
L1_MISS_ONPATH_IPRF_total_count,             0
L1_MISS_ONPATH_IPRF_total_pct,        0.000

L1_MISS_ONPATH_DPRF_count,             0
L1_MISS_ONPATH_DPRF_pct,        0.000
L1_MISS_ONPATH_DPRF_total_count,             0
L1_MISS_ONPATH_DPRF_total_pct,        0.000

L1_MISS_ONPATH_WB_count,             0
L1_MISS_ONPATH_WB_pct,        0.000
L1_MISS_ONPATH_WB_total_count,             1
L1_MISS_ONPATH_WB_total_pct,        0.001

L1_MISS_ONPATH_WB_NODIRTY_count,           422
L1_MISS_ONPATH_WB_NODIRTY_pct,        0.518
L1_MISS_ONPATH_WB_NODIRTY_total_count,           694
L1_MISS_ONPATH_WB_NODIRTY_total_pct,        0.417
L1_MISS_ONPATH_WB_NODIRTY_sum_count,         81433
L1_MISS_ONPATH_WB_NODIRTY_sum_pct,      100.000
L1_MISS_ONPATH_WB_NODIRTY_sum_total_count,        166508
L1_MISS_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_MISS_ONPATH_WB_NODIRTY_mean,         1.03
L1_MISS_ONPATH_WB_NODIRTY_stddev,         0.37
L1_MISS_ONPATH_WB_NODIRTY_total_mean,         1.02
L1_MISS_ONPATH_WB_NODIRTY_total_stddev,         0.33

L1_MISS_OFFPATH_IFETCH_count,             0
L1_MISS_OFFPATH_IFETCH_pct,        0.000
L1_MISS_OFFPATH_IFETCH_total_count,             0
L1_MISS_OFFPATH_IFETCH_total_pct,        0.000

L1_MISS_OFFPATH_DFETCH_count,            32
L1_MISS_OFFPATH_DFETCH_pct,      100.000
L1_MISS_OFFPATH_DFETCH_total_count,           108
L1_MISS_OFFPATH_DFETCH_total_pct,       39.560

L1_MISS_OFFPATH_DSTORE_count,             0
L1_MISS_OFFPATH_DSTORE_pct,        0.000
L1_MISS_OFFPATH_DSTORE_total_count,             0
L1_MISS_OFFPATH_DSTORE_total_pct,        0.000

L1_MISS_OFFPATH_IPRF_count,             0
L1_MISS_OFFPATH_IPRF_pct,        0.000
L1_MISS_OFFPATH_IPRF_total_count,             0
L1_MISS_OFFPATH_IPRF_total_pct,        0.000

L1_MISS_OFFPATH_DPRF_count,             0
L1_MISS_OFFPATH_DPRF_pct,        0.000
L1_MISS_OFFPATH_DPRF_total_count,             0
L1_MISS_OFFPATH_DPRF_total_pct,        0.000

L1_MISS_OFFPATH_WB_count,             0
L1_MISS_OFFPATH_WB_pct,        0.000
L1_MISS_OFFPATH_WB_total_count,             0
L1_MISS_OFFPATH_WB_total_pct,        0.000

L1_MISS_OFFPATH_WB_NODIRTY_count,             0
L1_MISS_OFFPATH_WB_NODIRTY_pct,        0.000
L1_MISS_OFFPATH_WB_NODIRTY_total_count,           165
L1_MISS_OFFPATH_WB_NODIRTY_total_pct,       60.440
L1_MISS_OFFPATH_WB_NODIRTY_sum_count,            32
L1_MISS_OFFPATH_WB_NODIRTY_sum_pct,      100.000
L1_MISS_OFFPATH_WB_NODIRTY_sum_total_count,           273
L1_MISS_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_MISS_OFFPATH_WB_NODIRTY_mean,         1.00
L1_MISS_OFFPATH_WB_NODIRTY_stddev,         0.00
L1_MISS_OFFPATH_WB_NODIRTY_total_mean,         4.02
L1_MISS_OFFPATH_WB_NODIRTY_total_stddev,         3.98

L1_HIT_ONPATH_IFETCH_count,             0
L1_HIT_ONPATH_IFETCH_pct,        0.000
L1_HIT_ONPATH_IFETCH_total_count,             0
L1_HIT_ONPATH_IFETCH_total_pct,        0.000

L1_HIT_ONPATH_DFETCH_count,         74381
L1_HIT_ONPATH_DFETCH_pct,       69.590
L1_HIT_ONPATH_DFETCH_total_count,        139923
L1_HIT_ONPATH_DFETCH_total_pct,       68.815

L1_HIT_ONPATH_DSTORE_count,          9671
L1_HIT_ONPATH_DSTORE_pct,        9.048
L1_HIT_ONPATH_DSTORE_total_count,         18969
L1_HIT_ONPATH_DSTORE_total_pct,        9.329

L1_HIT_ONPATH_IPRF_count,             0
L1_HIT_ONPATH_IPRF_pct,        0.000
L1_HIT_ONPATH_IPRF_total_count,             0
L1_HIT_ONPATH_IPRF_total_pct,        0.000

L1_HIT_ONPATH_DPRF_count,             0
L1_HIT_ONPATH_DPRF_pct,        0.000
L1_HIT_ONPATH_DPRF_total_count,             0
L1_HIT_ONPATH_DPRF_total_pct,        0.000

L1_HIT_ONPATH_WB_count,             0
L1_HIT_ONPATH_WB_pct,        0.000
L1_HIT_ONPATH_WB_total_count,             0
L1_HIT_ONPATH_WB_total_pct,        0.000

L1_HIT_ONPATH_WB_NODIRTY_count,         22832
L1_HIT_ONPATH_WB_NODIRTY_pct,       21.361
L1_HIT_ONPATH_WB_NODIRTY_total_count,         44439
L1_HIT_ONPATH_WB_NODIRTY_total_pct,       21.855
L1_HIT_ONPATH_WB_NODIRTY_sum_count,        106884
L1_HIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
L1_HIT_ONPATH_WB_NODIRTY_sum_total_count,        203331
L1_HIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_HIT_ONPATH_WB_NODIRTY_mean,         2.16
L1_HIT_ONPATH_WB_NODIRTY_stddev,         2.25
L1_HIT_ONPATH_WB_NODIRTY_total_mean,         2.19
L1_HIT_ONPATH_WB_NODIRTY_total_stddev,         2.28

L1_HIT_OFFPATH_IFETCH_count,             0
L1_HIT_OFFPATH_IFETCH_pct,        0.000
L1_HIT_OFFPATH_IFETCH_total_count,             0
L1_HIT_OFFPATH_IFETCH_total_pct,        0.000

L1_HIT_OFFPATH_DFETCH_count,           340
L1_HIT_OFFPATH_DFETCH_pct,       81.340
L1_HIT_OFFPATH_DFETCH_total_count,           618
L1_HIT_OFFPATH_DFETCH_total_pct,       81.530

L1_HIT_OFFPATH_DSTORE_count,            78
L1_HIT_OFFPATH_DSTORE_pct,       18.660
L1_HIT_OFFPATH_DSTORE_total_count,           140
L1_HIT_OFFPATH_DSTORE_total_pct,       18.470

L1_HIT_OFFPATH_IPRF_count,             0
L1_HIT_OFFPATH_IPRF_pct,        0.000
L1_HIT_OFFPATH_IPRF_total_count,             0
L1_HIT_OFFPATH_IPRF_total_pct,        0.000

L1_HIT_OFFPATH_DPRF_count,             0
L1_HIT_OFFPATH_DPRF_pct,        0.000
L1_HIT_OFFPATH_DPRF_total_count,             0
L1_HIT_OFFPATH_DPRF_total_pct,        0.000

L1_HIT_OFFPATH_WB_count,             0
L1_HIT_OFFPATH_WB_pct,        0.000
L1_HIT_OFFPATH_WB_total_count,             0
L1_HIT_OFFPATH_WB_total_pct,        0.000

L1_HIT_OFFPATH_WB_NODIRTY_count,             0
L1_HIT_OFFPATH_WB_NODIRTY_pct,        0.000
L1_HIT_OFFPATH_WB_NODIRTY_total_count,             0
L1_HIT_OFFPATH_WB_NODIRTY_total_pct,        0.000
L1_HIT_OFFPATH_WB_NODIRTY_sum_count,           418
L1_HIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
L1_HIT_OFFPATH_WB_NODIRTY_sum_total_count,           758
L1_HIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_HIT_OFFPATH_WB_NODIRTY_mean,         1.19
L1_HIT_OFFPATH_WB_NODIRTY_stddev,         0.39
L1_HIT_OFFPATH_WB_NODIRTY_total_mean,         1.18
L1_HIT_OFFPATH_WB_NODIRTY_total_stddev,         0.39

DRAM_CYCLES_count,             0
DRAM_CYCLES_total_count,             0

DRAM_UNBLOCK_CYCLES_count,             0
DRAM_UNBLOCK_CYCLES_pct,         -nan
DRAM_UNBLOCK_CYCLES_total_count,             0
DRAM_UNBLOCK_CYCLES_total_pct,         -nan

DRAM_UNBLOCK_PERIODS_count,             0
DRAM_UNBLOCK_PERIODS_total_count,             0

MEM_REQ_BUFFER_FULL_count,             0
MEM_REQ_BUFFER_FULL_total_count,            21

MEM_REQ_BUFFER_FULL_DENIED_DEMAND_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DEMAND_total_count,            18

CORE_MEM_BLOCKED_count,             0
CORE_MEM_BLOCKED_total_count,            33

MEM_REQ_BUFFER_FULL_DENIED_IFETCH_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_pct,         -nan
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_DFETCH_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_pct,         -nan
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_total_count,            18
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_total_pct,       85.714

MEM_REQ_BUFFER_FULL_DENIED_DSTORE_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_pct,         -nan
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_IPRF_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IPRF_pct,         -nan
MEM_REQ_BUFFER_FULL_DENIED_IPRF_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IPRF_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_DPRF_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DPRF_pct,         -nan
MEM_REQ_BUFFER_FULL_DENIED_DPRF_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DPRF_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_WB_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_pct,         -nan
MEM_REQ_BUFFER_FULL_DENIED_WB_total_count,             1
MEM_REQ_BUFFER_FULL_DENIED_WB_total_pct,        4.762

MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_pct,         -nan
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_count,             2
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_pct,        9.524
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_pct,         -nan
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_total_count,            21
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_mean,         -nan
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_stddev,         -nan
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_mean,         1.67
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_stddev,         1.76

MEM_QUEUE_FULL_count,             0
MEM_QUEUE_FULL_total_count,             0

MEM_REQ_BUFFER_MISS_count,        916568
MEM_REQ_BUFFER_MISS_pct,       32.384
MEM_REQ_BUFFER_MISS_total_count,       1823015
MEM_REQ_BUFFER_MISS_total_pct,       32.663

MEM_REQ_BUFFER_HIT_count,       1913706
MEM_REQ_BUFFER_HIT_pct,       67.616
MEM_REQ_BUFFER_HIT_total_count,       3758279
MEM_REQ_BUFFER_HIT_total_pct,       67.337
MEM_REQ_BUFFER_HIT_sum_count,       2830274
MEM_REQ_BUFFER_HIT_sum_pct,      100.000
MEM_REQ_BUFFER_HIT_sum_total_count,       5581294
MEM_REQ_BUFFER_HIT_sum_total_pct,      100.000
MEM_REQ_BUFFER_HIT_mean,         0.68
MEM_REQ_BUFFER_HIT_stddev,         0.62
MEM_REQ_BUFFER_HIT_total_mean,         0.67
MEM_REQ_BUFFER_HIT_total_stddev,         0.61

MEM_REQ_FDIP_BUFFER_HIT_count,             0
MEM_REQ_FDIP_BUFFER_HIT_total_count,           140

MEM_REQ_FDIP_CYCLE_DELTA_count,             0
MEM_REQ_FDIP_CYCLE_DELTA_total_count,         64783

MEM_REQ_DEMAND_ICACHE_BUFFER_HIT_count,             0
MEM_REQ_DEMAND_ICACHE_BUFFER_HIT_total_count,             3

MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA_count,             0
MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA_total_count,           498

MEM_REQ_IFETCH_count,             0
MEM_REQ_IFETCH_pct,        0.000
MEM_REQ_IFETCH_total_count,             1
MEM_REQ_IFETCH_total_pct,        0.000

MEM_REQ_DFETCH_count,        668044
MEM_REQ_DFETCH_pct,       72.885
MEM_REQ_DFETCH_total_count,       1330950
MEM_REQ_DFETCH_total_pct,       73.008

MEM_REQ_DSTORE_count,         85452
MEM_REQ_DSTORE_pct,        9.323
MEM_REQ_DSTORE_total_count,        168624
MEM_REQ_DSTORE_total_pct,        9.250

MEM_REQ_IPRF_count,             0
MEM_REQ_IPRF_pct,        0.000
MEM_REQ_IPRF_total_count,             0
MEM_REQ_IPRF_total_pct,        0.000

MEM_REQ_DPRF_count,             0
MEM_REQ_DPRF_pct,        0.000
MEM_REQ_DPRF_total_count,             0
MEM_REQ_DPRF_total_pct,        0.000

MEM_REQ_WB_count,             0
MEM_REQ_WB_pct,        0.000
MEM_REQ_WB_total_count,             5
MEM_REQ_WB_total_pct,        0.000

MEM_REQ_WB_NODIRTY_count,        163072
MEM_REQ_WB_NODIRTY_pct,       17.792
MEM_REQ_WB_NODIRTY_total_count,        323435
MEM_REQ_WB_NODIRTY_total_pct,       17.742
MEM_REQ_WB_NODIRTY_sum_count,        916568
MEM_REQ_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_WB_NODIRTY_sum_total_count,       1823015
MEM_REQ_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_WB_NODIRTY_mean,         1.98
MEM_REQ_WB_NODIRTY_stddev,         2.07
MEM_REQ_WB_NODIRTY_total_mean,         1.98
MEM_REQ_WB_NODIRTY_total_stddev,         2.06

LD_NO_FORWARD_count,      10795954
LD_NO_FORWARD_pct,       79.773
LD_NO_FORWARD_total_count,      21501560
LD_NO_FORWARD_total_pct,       79.770

FORWARDED_LD_count,       2737472
FORWARDED_LD_pct,       20.227
FORWARDED_LD_total_count,       5452875
FORWARDED_LD_total_pct,       20.230
FORWARDED_LD_sum_count,      13533426
FORWARDED_LD_sum_pct,      100.000
FORWARDED_LD_sum_total_count,      26954435
FORWARDED_LD_sum_total_pct,      100.000
FORWARDED_LD_mean,         0.20
FORWARDED_LD_stddev,         0.37
FORWARDED_LD_total_mean,         0.20
FORWARDED_LD_total_stddev,         0.37

WRONGPATH_L1Q_REMOVALS_count,             0
WRONGPATH_L1Q_REMOVALS_pct,         -nan
WRONGPATH_L1Q_REMOVALS_total_count,             0
WRONGPATH_L1Q_REMOVALS_total_pct,         -nan

WRONGPATH_BUSQ_REMOVALS_count,             0
WRONGPATH_BUSQ_REMOVALS_pct,         -nan
WRONGPATH_BUSQ_REMOVALS_total_count,             0
WRONGPATH_BUSQ_REMOVALS_total_pct,         -nan

WRONGPATH_MEMQ_REMOVALS_count,             0
WRONGPATH_MEMQ_REMOVALS_pct,         -nan
WRONGPATH_MEMQ_REMOVALS_total_count,             0
WRONGPATH_MEMQ_REMOVALS_total_pct,         -nan

WRONGPATH_L1FILLQ_REMOVALS_count,             0
WRONGPATH_L1FILLQ_REMOVALS_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_count,             0
WRONGPATH_L1FILLQ_REMOVALS_total_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_sum_count,             0
WRONGPATH_L1FILLQ_REMOVALS_sum_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_sum_total_count,             0
WRONGPATH_L1FILLQ_REMOVALS_sum_total_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_mean,         -nan
WRONGPATH_L1FILLQ_REMOVALS_stddev,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_mean,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_stddev,         -nan

WRONGPATH_L1Q_DEMOTIONS_count,             0
WRONGPATH_L1Q_DEMOTIONS_pct,         -nan
WRONGPATH_L1Q_DEMOTIONS_total_count,             0
WRONGPATH_L1Q_DEMOTIONS_total_pct,         -nan

WRONGPATH_BUSQ_DEMOTIONS_count,             0
WRONGPATH_BUSQ_DEMOTIONS_pct,         -nan
WRONGPATH_BUSQ_DEMOTIONS_total_count,             0
WRONGPATH_BUSQ_DEMOTIONS_total_pct,         -nan

WRONGPATH_MEMQ_DEMOTIONS_count,             0
WRONGPATH_MEMQ_DEMOTIONS_pct,         -nan
WRONGPATH_MEMQ_DEMOTIONS_total_count,             0
WRONGPATH_MEMQ_DEMOTIONS_total_pct,         -nan

WRONGPATH_L1FILLQ_DEMOTIONS_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_total_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_sum_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_sum_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_sum_total_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_sum_total_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_mean,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_stddev,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_mean,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_stddev,         -nan

PROMOTION_QMLC_count,             0
PROMOTION_QMLC_pct,         -nan
PROMOTION_QMLC_total_count,             4
PROMOTION_QMLC_total_pct,      100.000

PROMOTION_QL1_count,             0
PROMOTION_QL1_pct,         -nan
PROMOTION_QL1_total_count,             0
PROMOTION_QL1_total_pct,        0.000
PROMOTION_QL1_sum_count,             0
PROMOTION_QL1_sum_pct,         -nan
PROMOTION_QL1_sum_total_count,             4
PROMOTION_QL1_sum_total_pct,      100.000
PROMOTION_QL1_mean,         -nan
PROMOTION_QL1_stddev,         -nan
PROMOTION_QL1_total_mean,         0.00
PROMOTION_QL1_total_stddev,         0.00

PROMOTION_QBUSOUT_count,             0
PROMOTION_QBUSOUT_total_count,             0

PROMOTION_QMEM_count,             0
PROMOTION_QMEM_total_count,             0

PROMOTION_QL1FILL_count,             0
PROMOTION_QL1FILL_total_count,             0

PROMOTION_QMLC_FILL_count,             0
PROMOTION_QMLC_FILL_total_count,             0

NOPROMOTION_QMEM_count,             0
NOPROMOTION_QMEM_total_count,             0

NOPROMOTION_QL1FILL_count,             0
NOPROMOTION_QL1FILL_pct,         -nan
NOPROMOTION_QL1FILL_total_count,             0
NOPROMOTION_QL1FILL_total_pct,         -nan

NOPROMOTION_QMLC_FILL_count,             0
NOPROMOTION_QMLC_FILL_pct,         -nan
NOPROMOTION_QMLC_FILL_total_count,             0
NOPROMOTION_QMLC_FILL_total_pct,         -nan
NOPROMOTION_QMLC_FILL_sum_count,             0
NOPROMOTION_QMLC_FILL_sum_pct,         -nan
NOPROMOTION_QMLC_FILL_sum_total_count,             0
NOPROMOTION_QMLC_FILL_sum_total_pct,         -nan
NOPROMOTION_QMLC_FILL_mean,         -nan
NOPROMOTION_QMLC_FILL_stddev,         -nan
NOPROMOTION_QMLC_FILL_total_mean,         -nan
NOPROMOTION_QMLC_FILL_total_stddev,         -nan

PROMOTION_FROM_FDIP_OFF_TO_ON_count,             0
PROMOTION_FROM_FDIP_OFF_TO_ON_total_count,             0

ICACHE_FILL_CORRECT_REQ_count,             0
ICACHE_FILL_CORRECT_REQ_pct,         -nan
ICACHE_FILL_CORRECT_REQ_total_count,            36
ICACHE_FILL_CORRECT_REQ_total_pct,       21.053

ICACHE_FILL_INCORRECT_REQ_count,             0
ICACHE_FILL_INCORRECT_REQ_pct,         -nan
ICACHE_FILL_INCORRECT_REQ_total_count,           135
ICACHE_FILL_INCORRECT_REQ_total_pct,       78.947
ICACHE_FILL_INCORRECT_REQ_sum_count,             0
ICACHE_FILL_INCORRECT_REQ_sum_pct,         -nan
ICACHE_FILL_INCORRECT_REQ_sum_total_count,           171
ICACHE_FILL_INCORRECT_REQ_sum_total_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_mean,         -nan
ICACHE_FILL_INCORRECT_REQ_stddev,         -nan
ICACHE_FILL_INCORRECT_REQ_total_mean,         0.79
ICACHE_FILL_INCORRECT_REQ_total_stddev,         0.73

ICACHE_FILL_CORRECT_REQ_BY_FDIP_count,             0
ICACHE_FILL_CORRECT_REQ_BY_FDIP_pct,         -nan
ICACHE_FILL_CORRECT_REQ_BY_FDIP_total_count,            35
ICACHE_FILL_CORRECT_REQ_BY_FDIP_total_pct,       20.468

ICACHE_FILL_INCORRECT_REQ_BY_FDIP_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_pct,         -nan
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_total_count,           135
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_total_pct,       78.947

ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_count,             0
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_pct,         -nan
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_total_count,             1
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_total_pct,        0.585

ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_pct,         -nan
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_total_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_total_pct,        0.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_sum_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_sum_pct,         -nan
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_sum_total_count,           171
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_sum_total_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_mean,         -nan
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_stddev,         -nan
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_total_mean,         0.80
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMAND_total_stddev,         0.20

ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_count,             0
ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_total_count,             2

ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_count,             0
ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_total_count,             1

ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_total_count,             8

ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_total_count,             0

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_count,             0
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_total_count,      10763544

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND_count,             0
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND_total_count,          1766

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_FDIP_count,             0
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_FDIP_total_count,         13373

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_count,             0
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_total_count,           347

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_count,             0
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_total_count,            16

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_total_count,      27449026

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ICACHE_DEMAND_total_count,             0

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_FDIP_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_FDIP_total_count,         54273

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_ON_FDIP_HIT_BY_DEMAND_LOAD_total_count,             0

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_OFF_FDIP_HIT_BY_DEMAND_LOAD_total_count,             0

MEM_REQ_INIT_count,        916568
MEM_REQ_INIT_total_count,       1823015

MEM_REQ_COMPLETE_count,        914935
MEM_REQ_COMPLETE_pct,        0.998
MEM_REQ_COMPLETE_total_count,       1820018
MEM_REQ_COMPLETE_total_pct,        0.998

MEM_REQ_KILLED_count,          1635
MEM_REQ_KILLED_pct,        0.002
MEM_REQ_KILLED_total_count,          2997
MEM_REQ_KILLED_total_pct,        0.002

MEM_REQ_COMPLETE_MLC_count,        726168
MEM_REQ_COMPLETE_MLC_pct,        0.792
MEM_REQ_COMPLETE_MLC_total_count,       1449148
MEM_REQ_COMPLETE_MLC_total_pct,        0.795

MEM_REQ_COMPLETE_L1_count,         23254
MEM_REQ_COMPLETE_L1_pct,        0.025
MEM_REQ_COMPLETE_L1_total_count,         45133
MEM_REQ_COMPLETE_L1_total_pct,        0.025

MEM_REQ_COMPLETE_MEM_count,        165513
MEM_REQ_COMPLETE_MEM_pct,        0.181
MEM_REQ_COMPLETE_MEM_total_count,        325737
MEM_REQ_COMPLETE_MEM_total_pct,        0.179

MEM_REQ_INIT_ONPATH_count,        813828
MEM_REQ_INIT_ONPATH_pct,        0.888
MEM_REQ_INIT_ONPATH_total_count,       1614812
MEM_REQ_INIT_ONPATH_total_pct,        0.886

MEM_REQ_INIT_OFFPATH_count,        102740
MEM_REQ_INIT_OFFPATH_pct,        0.112
MEM_REQ_INIT_OFFPATH_total_count,        208203
MEM_REQ_INIT_OFFPATH_total_pct,        0.114

MEM_REQ_COMPLETE_ONPATH_count,        822653
MEM_REQ_COMPLETE_ONPATH_pct,        0.899
MEM_REQ_COMPLETE_ONPATH_total_count,       1632793
MEM_REQ_COMPLETE_ONPATH_total_pct,        0.897

MEM_REQ_COMPLETE_OFFPATH_count,         92282
MEM_REQ_COMPLETE_OFFPATH_pct,        0.101
MEM_REQ_COMPLETE_OFFPATH_total_count,        187225
MEM_REQ_COMPLETE_OFFPATH_total_pct,        0.103

MEM_REQ_INIT_IFETCH_count,             0
MEM_REQ_INIT_IFETCH_pct,        0.000
MEM_REQ_INIT_IFETCH_total_count,             1
MEM_REQ_INIT_IFETCH_total_pct,        0.000

MEM_REQ_INIT_DFETCH_count,        668044
MEM_REQ_INIT_DFETCH_pct,       88.659
MEM_REQ_INIT_DFETCH_total_count,       1330950
MEM_REQ_INIT_DFETCH_total_pct,       88.745

MEM_REQ_INIT_DSTORE_count,         85452
MEM_REQ_INIT_DSTORE_pct,       11.341
MEM_REQ_INIT_DSTORE_total_count,        168624
MEM_REQ_INIT_DSTORE_total_pct,       11.244

MEM_REQ_INIT_IPRF_count,             0
MEM_REQ_INIT_IPRF_pct,        0.000
MEM_REQ_INIT_IPRF_total_count,             0
MEM_REQ_INIT_IPRF_total_pct,        0.000

MEM_REQ_INIT_DPRF_count,             0
MEM_REQ_INIT_DPRF_pct,        0.000
MEM_REQ_INIT_DPRF_total_count,             0
MEM_REQ_INIT_DPRF_total_pct,        0.000

MEM_REQ_INIT_WB_count,             0
MEM_REQ_INIT_WB_pct,        0.000
MEM_REQ_INIT_WB_total_count,             5
MEM_REQ_INIT_WB_total_pct,        0.000

MEM_REQ_INIT_WB_NODIRTY_count,             0
MEM_REQ_INIT_WB_NODIRTY_pct,        0.000
MEM_REQ_INIT_WB_NODIRTY_total_count,           165
MEM_REQ_INIT_WB_NODIRTY_total_pct,        0.011
MEM_REQ_INIT_WB_NODIRTY_sum_count,        753496
MEM_REQ_INIT_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_WB_NODIRTY_sum_total_count,       1499745
MEM_REQ_INIT_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_WB_NODIRTY_mean,         1.11
MEM_REQ_INIT_WB_NODIRTY_stddev,         0.32
MEM_REQ_INIT_WB_NODIRTY_total_mean,         1.11
MEM_REQ_INIT_WB_NODIRTY_total_stddev,         0.32

MEM_REQ_COMPLETE_IFETCH_count,             0
MEM_REQ_COMPLETE_IFETCH_pct,        0.000
MEM_REQ_COMPLETE_IFETCH_total_count,             5
MEM_REQ_COMPLETE_IFETCH_total_pct,        0.000

MEM_REQ_COMPLETE_DFETCH_count,        831117
MEM_REQ_COMPLETE_DFETCH_pct,       90.677
MEM_REQ_COMPLETE_DFETCH_total_count,       1654220
MEM_REQ_COMPLETE_DFETCH_total_pct,       90.741

MEM_REQ_COMPLETE_DSTORE_count,         85452
MEM_REQ_COMPLETE_DSTORE_pct,        9.323
MEM_REQ_COMPLETE_DSTORE_total_count,        168624
MEM_REQ_COMPLETE_DSTORE_total_pct,        9.250

MEM_REQ_COMPLETE_IPRF_count,             0
MEM_REQ_COMPLETE_IPRF_pct,        0.000
MEM_REQ_COMPLETE_IPRF_total_count,             0
MEM_REQ_COMPLETE_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_DPRF_count,             0
MEM_REQ_COMPLETE_DPRF_pct,        0.000
MEM_REQ_COMPLETE_DPRF_total_count,             0
MEM_REQ_COMPLETE_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_WB_count,             0
MEM_REQ_COMPLETE_WB_pct,        0.000
MEM_REQ_COMPLETE_WB_total_count,             1
MEM_REQ_COMPLETE_WB_total_pct,        0.000

MEM_REQ_COMPLETE_WB_NODIRTY_count,             0
MEM_REQ_COMPLETE_WB_NODIRTY_pct,        0.000
MEM_REQ_COMPLETE_WB_NODIRTY_total_count,           165
MEM_REQ_COMPLETE_WB_NODIRTY_total_pct,        0.009
MEM_REQ_COMPLETE_WB_NODIRTY_sum_count,        916569
MEM_REQ_COMPLETE_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_WB_NODIRTY_sum_total_count,       1823015
MEM_REQ_COMPLETE_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_WB_NODIRTY_mean,         1.09
MEM_REQ_COMPLETE_WB_NODIRTY_stddev,         0.29
MEM_REQ_COMPLETE_WB_NODIRTY_total_mean,         1.09
MEM_REQ_COMPLETE_WB_NODIRTY_total_stddev,         0.29

MEM_REQ_KILLED_IFETCH_count,        161438
MEM_REQ_KILLED_IFETCH_pct,      100.000
MEM_REQ_KILLED_IFETCH_total_count,        320273
MEM_REQ_KILLED_IFETCH_total_pct,      100.000

MEM_REQ_KILLED_DFETCH_count,             0
MEM_REQ_KILLED_DFETCH_pct,        0.000
MEM_REQ_KILLED_DFETCH_total_count,             0
MEM_REQ_KILLED_DFETCH_total_pct,        0.000

MEM_REQ_KILLED_DSTORE_count,             0
MEM_REQ_KILLED_DSTORE_pct,        0.000
MEM_REQ_KILLED_DSTORE_total_count,             0
MEM_REQ_KILLED_DSTORE_total_pct,        0.000

MEM_REQ_KILLED_IPRF_count,             0
MEM_REQ_KILLED_IPRF_pct,        0.000
MEM_REQ_KILLED_IPRF_total_count,             0
MEM_REQ_KILLED_IPRF_total_pct,        0.000

MEM_REQ_KILLED_DPRF_count,             0
MEM_REQ_KILLED_DPRF_pct,        0.000
MEM_REQ_KILLED_DPRF_total_count,             0
MEM_REQ_KILLED_DPRF_total_pct,        0.000

MEM_REQ_KILLED_WB_count,             0
MEM_REQ_KILLED_WB_pct,        0.000
MEM_REQ_KILLED_WB_total_count,             0
MEM_REQ_KILLED_WB_total_pct,        0.000

MEM_REQ_KILLED_WB_NODIRTY_count,             0
MEM_REQ_KILLED_WB_NODIRTY_pct,        0.000
MEM_REQ_KILLED_WB_NODIRTY_total_count,             0
MEM_REQ_KILLED_WB_NODIRTY_total_pct,        0.000
MEM_REQ_KILLED_WB_NODIRTY_sum_count,        161438
MEM_REQ_KILLED_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_KILLED_WB_NODIRTY_sum_total_count,        320273
MEM_REQ_KILLED_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_KILLED_WB_NODIRTY_mean,         0.00
MEM_REQ_KILLED_WB_NODIRTY_stddev,         0.00
MEM_REQ_KILLED_WB_NODIRTY_total_mean,         0.00
MEM_REQ_KILLED_WB_NODIRTY_total_stddev,         0.00

MEM_REQ_INIT_OFFPATH_IFETCH_count,          1635
MEM_REQ_INIT_OFFPATH_IFETCH_pct,        1.566
MEM_REQ_INIT_OFFPATH_IFETCH_total_count,          2997
MEM_REQ_INIT_OFFPATH_IFETCH_total_pct,        1.419

MEM_REQ_INIT_OFFPATH_DFETCH_count,         81839
MEM_REQ_INIT_OFFPATH_DFETCH_pct,       78.409
MEM_REQ_INIT_OFFPATH_DFETCH_total_count,        166174
MEM_REQ_INIT_OFFPATH_DFETCH_total_pct,       78.681

MEM_REQ_INIT_OFFPATH_DSTORE_count,         20901
MEM_REQ_INIT_OFFPATH_DSTORE_pct,       20.025
MEM_REQ_INIT_OFFPATH_DSTORE_total_count,         41864
MEM_REQ_INIT_OFFPATH_DSTORE_total_pct,       19.822

MEM_REQ_INIT_OFFPATH_IPRF_count,             0
MEM_REQ_INIT_OFFPATH_IPRF_pct,        0.000
MEM_REQ_INIT_OFFPATH_IPRF_total_count,             0
MEM_REQ_INIT_OFFPATH_IPRF_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_DPRF_count,             0
MEM_REQ_INIT_OFFPATH_DPRF_pct,        0.000
MEM_REQ_INIT_OFFPATH_DPRF_total_count,             0
MEM_REQ_INIT_OFFPATH_DPRF_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_WB_count,             0
MEM_REQ_INIT_OFFPATH_WB_pct,        0.000
MEM_REQ_INIT_OFFPATH_WB_total_count,             0
MEM_REQ_INIT_OFFPATH_WB_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_WB_NODIRTY_count,             0
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_pct,        0.000
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_count,           165
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_pct,        0.078
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_count,        104375
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_total_count,        211200
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_mean,         1.18
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_stddev,         0.40
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_mean,         1.19
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_stddev,         0.42

MEM_REQ_INIT_ONPATH_IFETCH_count,             0
MEM_REQ_INIT_ONPATH_IFETCH_pct,        0.000
MEM_REQ_INIT_ONPATH_IFETCH_total_count,             1
MEM_REQ_INIT_ONPATH_IFETCH_total_pct,        0.000

MEM_REQ_INIT_ONPATH_DFETCH_count,        586205
MEM_REQ_INIT_ONPATH_DFETCH_pct,       90.081
MEM_REQ_INIT_ONPATH_DFETCH_total_count,       1164776
MEM_REQ_INIT_ONPATH_DFETCH_total_pct,       90.185

MEM_REQ_INIT_ONPATH_DSTORE_count,         64551
MEM_REQ_INIT_ONPATH_DSTORE_pct,        9.919
MEM_REQ_INIT_ONPATH_DSTORE_total_count,        126760
MEM_REQ_INIT_ONPATH_DSTORE_total_pct,        9.815

MEM_REQ_INIT_ONPATH_IPRF_count,             0
MEM_REQ_INIT_ONPATH_IPRF_pct,        0.000
MEM_REQ_INIT_ONPATH_IPRF_total_count,             0
MEM_REQ_INIT_ONPATH_IPRF_total_pct,        0.000

MEM_REQ_INIT_ONPATH_DPRF_count,             0
MEM_REQ_INIT_ONPATH_DPRF_pct,        0.000
MEM_REQ_INIT_ONPATH_DPRF_total_count,             0
MEM_REQ_INIT_ONPATH_DPRF_total_pct,        0.000

MEM_REQ_INIT_ONPATH_WB_count,             0
MEM_REQ_INIT_ONPATH_WB_pct,        0.000
MEM_REQ_INIT_ONPATH_WB_total_count,             5
MEM_REQ_INIT_ONPATH_WB_total_pct,        0.000

MEM_REQ_INIT_ONPATH_WB_NODIRTY_count,             0
MEM_REQ_INIT_ONPATH_WB_NODIRTY_pct,        0.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_count,             0
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_pct,        0.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_count,        650756
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_total_count,       1291542
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_mean,         1.10
MEM_REQ_INIT_ONPATH_WB_NODIRTY_stddev,         0.30
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_mean,         1.10
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_stddev,         0.30

MEM_REQ_MATCH_IFETCH_count,             0
MEM_REQ_MATCH_IFETCH_pct,        0.000
MEM_REQ_MATCH_IFETCH_total_count,             4
MEM_REQ_MATCH_IFETCH_total_pct,        0.000

MEM_REQ_MATCH_DFETCH_count,       1830666
MEM_REQ_MATCH_DFETCH_pct,       91.968
MEM_REQ_MATCH_DFETCH_total_count,       3593508
MEM_REQ_MATCH_DFETCH_total_pct,       91.990

MEM_REQ_MATCH_DSTORE_count,        159891
MEM_REQ_MATCH_DSTORE_pct,        8.032
MEM_REQ_MATCH_DSTORE_total_count,        312848
MEM_REQ_MATCH_DSTORE_total_pct,        8.009

MEM_REQ_MATCH_IPRF_count,             0
MEM_REQ_MATCH_IPRF_pct,        0.000
MEM_REQ_MATCH_IPRF_total_count,             0
MEM_REQ_MATCH_IPRF_total_pct,        0.000

MEM_REQ_MATCH_DPRF_count,             0
MEM_REQ_MATCH_DPRF_pct,        0.000
MEM_REQ_MATCH_DPRF_total_count,             0
MEM_REQ_MATCH_DPRF_total_pct,        0.000

MEM_REQ_MATCH_WB_count,             0
MEM_REQ_MATCH_WB_pct,        0.000
MEM_REQ_MATCH_WB_total_count,             8
MEM_REQ_MATCH_WB_total_pct,        0.000

MEM_REQ_MATCH_WB_NODIRTY_count,             0
MEM_REQ_MATCH_WB_NODIRTY_pct,        0.000
MEM_REQ_MATCH_WB_NODIRTY_total_count,            58
MEM_REQ_MATCH_WB_NODIRTY_total_pct,        0.001
MEM_REQ_MATCH_WB_NODIRTY_sum_count,       1990557
MEM_REQ_MATCH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_MATCH_WB_NODIRTY_sum_total_count,       3906426
MEM_REQ_MATCH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_MATCH_WB_NODIRTY_mean,         1.08
MEM_REQ_MATCH_WB_NODIRTY_stddev,         0.27
MEM_REQ_MATCH_WB_NODIRTY_total_mean,         1.08
MEM_REQ_MATCH_WB_NODIRTY_total_stddev,         0.27

MEM_REQ_COMPLETE_OFFPATH_IFETCH_count,             0
MEM_REQ_COMPLETE_OFFPATH_IFETCH_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_IFETCH_total_count,             0
MEM_REQ_COMPLETE_OFFPATH_IFETCH_total_pct,        0.000

MEM_REQ_COMPLETE_OFFPATH_DFETCH_count,         72226
MEM_REQ_COMPLETE_OFFPATH_DFETCH_pct,       78.267
MEM_REQ_COMPLETE_OFFPATH_DFETCH_total_count,        147016
MEM_REQ_COMPLETE_OFFPATH_DFETCH_total_pct,       78.524

MEM_REQ_COMPLETE_OFFPATH_DSTORE_count,         20056
MEM_REQ_COMPLETE_OFFPATH_DSTORE_pct,       21.733
MEM_REQ_COMPLETE_OFFPATH_DSTORE_total_count,         40049
MEM_REQ_COMPLETE_OFFPATH_DSTORE_total_pct,       21.391

MEM_REQ_COMPLETE_OFFPATH_IPRF_count,             0
MEM_REQ_COMPLETE_OFFPATH_IPRF_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_IPRF_total_count,             0
MEM_REQ_COMPLETE_OFFPATH_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_OFFPATH_DPRF_count,             0
MEM_REQ_COMPLETE_OFFPATH_DPRF_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_DPRF_total_count,             0
MEM_REQ_COMPLETE_OFFPATH_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_OFFPATH_WB_count,             0
MEM_REQ_COMPLETE_OFFPATH_WB_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_WB_total_count,             0
MEM_REQ_COMPLETE_OFFPATH_WB_total_pct,        0.000

MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_count,             0
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_count,           160
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_pct,        0.085
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_count,         92282
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_total_count,        187225
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_mean,         1.22
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_stddev,         0.41
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_mean,         1.22
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_stddev,         0.43

MEM_REQ_COMPLETE_ONPATH_IFETCH_count,             0
MEM_REQ_COMPLETE_ONPATH_IFETCH_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_IFETCH_total_count,             5
MEM_REQ_COMPLETE_ONPATH_IFETCH_total_pct,        0.000

MEM_REQ_COMPLETE_ONPATH_DFETCH_count,        595819
MEM_REQ_COMPLETE_ONPATH_DFETCH_pct,       90.110
MEM_REQ_COMPLETE_ONPATH_DFETCH_total_count,       1183934
MEM_REQ_COMPLETE_ONPATH_DFETCH_total_pct,       90.203

MEM_REQ_COMPLETE_ONPATH_DSTORE_count,         65396
MEM_REQ_COMPLETE_ONPATH_DSTORE_pct,        9.890
MEM_REQ_COMPLETE_ONPATH_DSTORE_total_count,        128575
MEM_REQ_COMPLETE_ONPATH_DSTORE_total_pct,        9.796

MEM_REQ_COMPLETE_ONPATH_IPRF_count,             0
MEM_REQ_COMPLETE_ONPATH_IPRF_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_IPRF_total_count,             0
MEM_REQ_COMPLETE_ONPATH_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_ONPATH_DPRF_count,             0
MEM_REQ_COMPLETE_ONPATH_DPRF_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_DPRF_total_count,             0
MEM_REQ_COMPLETE_ONPATH_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_ONPATH_WB_count,             0
MEM_REQ_COMPLETE_ONPATH_WB_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_WB_total_count,             1
MEM_REQ_COMPLETE_ONPATH_WB_total_pct,        0.000

MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_count,             0
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_count,             5
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_count,        661215
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_total_count,       1312520
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_mean,         1.10
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_stddev,         0.30
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_mean,         1.10
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_stddev,         0.30

MEM_REQ_COMPLETE_MEM_IFETCH_count,        161438
MEM_REQ_COMPLETE_MEM_IFETCH_pct,       49.377
MEM_REQ_COMPLETE_MEM_IFETCH_total_count,        320278
MEM_REQ_COMPLETE_MEM_IFETCH_total_pct,       49.578

MEM_REQ_COMPLETE_MEM_DFETCH_count,        155687
MEM_REQ_COMPLETE_MEM_DFETCH_pct,       47.618
MEM_REQ_COMPLETE_MEM_DFETCH_total_count,        306091
MEM_REQ_COMPLETE_MEM_DFETCH_total_pct,       47.382

MEM_REQ_COMPLETE_MEM_DSTORE_count,          9826
MEM_REQ_COMPLETE_MEM_DSTORE_pct,        3.005
MEM_REQ_COMPLETE_MEM_DSTORE_total_count,         19475
MEM_REQ_COMPLETE_MEM_DSTORE_total_pct,        3.015

MEM_REQ_COMPLETE_MEM_IPRF_count,             0
MEM_REQ_COMPLETE_MEM_IPRF_pct,        0.000
MEM_REQ_COMPLETE_MEM_IPRF_total_count,             0
MEM_REQ_COMPLETE_MEM_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MEM_DPRF_count,             0
MEM_REQ_COMPLETE_MEM_DPRF_pct,        0.000
MEM_REQ_COMPLETE_MEM_DPRF_total_count,             0
MEM_REQ_COMPLETE_MEM_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MEM_WB_count,             0
MEM_REQ_COMPLETE_MEM_WB_pct,        0.000
MEM_REQ_COMPLETE_MEM_WB_total_count,             1
MEM_REQ_COMPLETE_MEM_WB_total_pct,        0.000

MEM_REQ_COMPLETE_MEM_WB_NODIRTY_count,             0
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_pct,        0.000
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_count,           165
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_pct,        0.026
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_count,        326951
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_total_count,        646010
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_mean,         0.54
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_stddev,         0.41
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_mean,         0.54
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_stddev,         0.42

MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE_count,             0
MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE_total_count,             0

MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF_count,             0
MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF_total_count,             0

MEM_REQ_COMPLETE_L1_IFETCH_count,             0
MEM_REQ_COMPLETE_L1_IFETCH_pct,         -nan
MEM_REQ_COMPLETE_L1_IFETCH_total_count,             0
MEM_REQ_COMPLETE_L1_IFETCH_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DFETCH_count,             0
MEM_REQ_COMPLETE_L1_DFETCH_pct,         -nan
MEM_REQ_COMPLETE_L1_DFETCH_total_count,             0
MEM_REQ_COMPLETE_L1_DFETCH_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DSTORE_count,             0
MEM_REQ_COMPLETE_L1_DSTORE_pct,         -nan
MEM_REQ_COMPLETE_L1_DSTORE_total_count,             0
MEM_REQ_COMPLETE_L1_DSTORE_total_pct,         -nan

MEM_REQ_COMPLETE_L1_IPRF_count,             0
MEM_REQ_COMPLETE_L1_IPRF_pct,         -nan
MEM_REQ_COMPLETE_L1_IPRF_total_count,             0
MEM_REQ_COMPLETE_L1_IPRF_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DPRF_count,             0
MEM_REQ_COMPLETE_L1_DPRF_pct,         -nan
MEM_REQ_COMPLETE_L1_DPRF_total_count,             0
MEM_REQ_COMPLETE_L1_DPRF_total_pct,         -nan

MEM_REQ_COMPLETE_L1_WB_count,             0
MEM_REQ_COMPLETE_L1_WB_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_total_count,             0
MEM_REQ_COMPLETE_L1_WB_total_pct,         -nan

MEM_REQ_COMPLETE_L1_WB_NODIRTY_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_total_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_total_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_mean,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_stddev,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_mean,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_stddev,         -nan

MEM_REQ_COMPLETE_MLC_IFETCH_count,         23254
MEM_REQ_COMPLETE_MLC_IFETCH_pct,        3.804
MEM_REQ_COMPLETE_MLC_IFETCH_total_count,         45133
MEM_REQ_COMPLETE_MLC_IFETCH_total_pct,        3.702

MEM_REQ_COMPLETE_MLC_DFETCH_count,        512358
MEM_REQ_COMPLETE_MLC_DFETCH_pct,       83.823
MEM_REQ_COMPLETE_MLC_DFETCH_total_count,       1024859
MEM_REQ_COMPLETE_MLC_DFETCH_total_pct,       84.064

MEM_REQ_COMPLETE_MLC_DSTORE_count,         75626
MEM_REQ_COMPLETE_MLC_DSTORE_pct,       12.373
MEM_REQ_COMPLETE_MLC_DSTORE_total_count,        149149
MEM_REQ_COMPLETE_MLC_DSTORE_total_pct,       12.234

MEM_REQ_COMPLETE_MLC_IPRF_count,             0
MEM_REQ_COMPLETE_MLC_IPRF_pct,        0.000
MEM_REQ_COMPLETE_MLC_IPRF_total_count,             0
MEM_REQ_COMPLETE_MLC_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MLC_DPRF_count,             0
MEM_REQ_COMPLETE_MLC_DPRF_pct,        0.000
MEM_REQ_COMPLETE_MLC_DPRF_total_count,             0
MEM_REQ_COMPLETE_MLC_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MLC_WB_count,             0
MEM_REQ_COMPLETE_MLC_WB_pct,        0.000
MEM_REQ_COMPLETE_MLC_WB_total_count,             0
MEM_REQ_COMPLETE_MLC_WB_total_pct,        0.000

MEM_REQ_COMPLETE_MLC_WB_NODIRTY_count,             0
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_pct,        0.000
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_count,             0
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_pct,        0.000
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_count,        611238
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_total_count,       1219141
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_mean,         1.09
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_stddev,         0.33
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_mean,         1.09
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_stddev,         0.33

CORE_MLP_CLUSTERS_count,        138184
CORE_MLP_CLUSTERS_total_count,        275140

CORE_MLP_count,       7543164
CORE_MLP_total_count,      16174994

CORE_MLP_IFETCH_count,             0
CORE_MLP_IFETCH_total_count,             0

CORE_MLP_DFETCH_count,             0
CORE_MLP_DFETCH_total_count,             0

CORE_MLP_DSTORE_count,             0
CORE_MLP_DSTORE_total_count,             0

CORE_MLP_IPRF_count,             0
CORE_MLP_IPRF_total_count,             0

CORE_MLP_DPRF_count,             0
CORE_MLP_DPRF_total_count,             0

CORE_MLP_WB_count,             0
CORE_MLP_WB_total_count,             0

CORE_MLP_WB_NODIRTY_count,             0
CORE_MLP_WB_NODIRTY_total_count,             0

CORE_MLP_0_count,      12348575
CORE_MLP_0_pct,       76.350
CORE_MLP_0_total_count,      24554657
CORE_MLP_0_total_pct,       75.282

CORE_MLP_1_count,       2049119
CORE_MLP_1_pct,       12.670
CORE_MLP_1_total_count,       4230842
CORE_MLP_1_total_pct,       12.971

CORE_MLP_2_count,        843844
CORE_MLP_2_pct,        5.217
CORE_MLP_2_total_count,       1837283
CORE_MLP_2_total_pct,        5.633

CORE_MLP_3_count,        422344
CORE_MLP_3_pct,        2.611
CORE_MLP_3_total_count,        893556
CORE_MLP_3_total_pct,        2.740

CORE_MLP_4_count,        245675
CORE_MLP_4_pct,        1.519
CORE_MLP_4_total_count,        505549
CORE_MLP_4_total_pct,        1.550

CORE_MLP_5_count,        129445
CORE_MLP_5_pct,        0.800
CORE_MLP_5_total_count,        290619
CORE_MLP_5_total_pct,        0.891

CORE_MLP_6_count,         70849
CORE_MLP_6_pct,        0.438
CORE_MLP_6_total_count,        153074
CORE_MLP_6_total_pct,        0.469

CORE_MLP_7_count,         38322
CORE_MLP_7_pct,        0.237
CORE_MLP_7_total_count,         87333
CORE_MLP_7_total_pct,        0.268

CORE_MLP_8_count,         14552
CORE_MLP_8_pct,        0.090
CORE_MLP_8_total_count,         34633
CORE_MLP_8_total_pct,        0.106

CORE_MLP_9_count,          9509
CORE_MLP_9_pct,        0.059
CORE_MLP_9_total_count,         18830
CORE_MLP_9_total_pct,        0.058

CORE_MLP_10_count,          1093
CORE_MLP_10_pct,        0.007
CORE_MLP_10_total_count,          3496
CORE_MLP_10_total_pct,        0.011

CORE_MLP_11_count,           192
CORE_MLP_11_pct,        0.001
CORE_MLP_11_total_count,          2635
CORE_MLP_11_total_pct,        0.008

CORE_MLP_12_count,            49
CORE_MLP_12_pct,        0.000
CORE_MLP_12_total_count,           666
CORE_MLP_12_total_pct,        0.002

CORE_MLP_13_count,            23
CORE_MLP_13_pct,        0.000
CORE_MLP_13_total_count,           373
CORE_MLP_13_total_pct,        0.001

CORE_MLP_14_count,             9
CORE_MLP_14_pct,        0.000
CORE_MLP_14_total_count,          1442
CORE_MLP_14_total_pct,        0.004

CORE_MLP_15_count,             0
CORE_MLP_15_pct,        0.000
CORE_MLP_15_total_count,           195
CORE_MLP_15_total_pct,        0.001

CORE_MLP_16_count,             0
CORE_MLP_16_pct,        0.000
CORE_MLP_16_total_count,           213
CORE_MLP_16_total_pct,        0.001

CORE_MLP_17_count,             0
CORE_MLP_17_pct,        0.000
CORE_MLP_17_total_count,           130
CORE_MLP_17_total_pct,        0.000

CORE_MLP_18_count,             0
CORE_MLP_18_pct,        0.000
CORE_MLP_18_total_count,            90
CORE_MLP_18_total_pct,        0.000

CORE_MLP_19_count,             0
CORE_MLP_19_pct,        0.000
CORE_MLP_19_total_count,           113
CORE_MLP_19_total_pct,        0.000

CORE_MLP_20_count,             0
CORE_MLP_20_pct,        0.000
CORE_MLP_20_total_count,            95
CORE_MLP_20_total_pct,        0.000

CORE_MLP_21_count,             0
CORE_MLP_21_pct,        0.000
CORE_MLP_21_total_count,            51
CORE_MLP_21_total_pct,        0.000

CORE_MLP_22_count,             0
CORE_MLP_22_pct,        0.000
CORE_MLP_22_total_count,            86
CORE_MLP_22_total_pct,        0.000

CORE_MLP_23_count,             0
CORE_MLP_23_pct,        0.000
CORE_MLP_23_total_count,           193
CORE_MLP_23_total_pct,        0.001

CORE_MLP_24_count,             0
CORE_MLP_24_pct,        0.000
CORE_MLP_24_total_count,           136
CORE_MLP_24_total_pct,        0.000

CORE_MLP_25_count,             0
CORE_MLP_25_pct,        0.000
CORE_MLP_25_total_count,           184
CORE_MLP_25_total_pct,        0.001

CORE_MLP_26_count,             0
CORE_MLP_26_pct,        0.000
CORE_MLP_26_total_count,           115
CORE_MLP_26_total_pct,        0.000

CORE_MLP_27_count,             0
CORE_MLP_27_pct,        0.000
CORE_MLP_27_total_count,           102
CORE_MLP_27_total_pct,        0.000

CORE_MLP_28_count,             0
CORE_MLP_28_pct,        0.000
CORE_MLP_28_total_count,           183
CORE_MLP_28_total_pct,        0.001

CORE_MLP_29_count,             0
CORE_MLP_29_pct,        0.000
CORE_MLP_29_total_count,             0
CORE_MLP_29_total_pct,        0.000

CORE_MLP_30_count,             0
CORE_MLP_30_pct,        0.000
CORE_MLP_30_total_count,             0
CORE_MLP_30_total_pct,        0.000

CORE_MLP_31_count,             0
CORE_MLP_31_pct,        0.000
CORE_MLP_31_total_count,             0
CORE_MLP_31_total_pct,        0.000

CORE_MLP_32_count,             0
CORE_MLP_32_pct,        0.000
CORE_MLP_32_total_count,             0
CORE_MLP_32_total_pct,        0.000
CORE_MLP_32_sum_count,      16173600
CORE_MLP_32_sum_pct,      100.000
CORE_MLP_32_sum_total_count,      32616874
CORE_MLP_32_sum_total_pct,      100.000
CORE_MLP_32_mean,         0.47
CORE_MLP_32_stddev,         1.01
CORE_MLP_32_total_mean,         0.50
CORE_MLP_32_total_stddev,         1.06

MEM_QUEUE_OCC_0_count,             0
MEM_QUEUE_OCC_0_pct,         -nan
MEM_QUEUE_OCC_0_total_count,             0
MEM_QUEUE_OCC_0_total_pct,         -nan

MEM_QUEUE_OCC_4_count,             0
MEM_QUEUE_OCC_4_pct,         -nan
MEM_QUEUE_OCC_4_total_count,             0
MEM_QUEUE_OCC_4_total_pct,         -nan

MEM_QUEUE_OCC_8_count,             0
MEM_QUEUE_OCC_8_pct,         -nan
MEM_QUEUE_OCC_8_total_count,             0
MEM_QUEUE_OCC_8_total_pct,         -nan

MEM_QUEUE_OCC_12_count,             0
MEM_QUEUE_OCC_12_pct,         -nan
MEM_QUEUE_OCC_12_total_count,             0
MEM_QUEUE_OCC_12_total_pct,         -nan

MEM_QUEUE_OCC_16_count,             0
MEM_QUEUE_OCC_16_pct,         -nan
MEM_QUEUE_OCC_16_total_count,             0
MEM_QUEUE_OCC_16_total_pct,         -nan

MEM_QUEUE_OCC_20_count,             0
MEM_QUEUE_OCC_20_pct,         -nan
MEM_QUEUE_OCC_20_total_count,             0
MEM_QUEUE_OCC_20_total_pct,         -nan

MEM_QUEUE_OCC_24_count,             0
MEM_QUEUE_OCC_24_pct,         -nan
MEM_QUEUE_OCC_24_total_count,             0
MEM_QUEUE_OCC_24_total_pct,         -nan

MEM_QUEUE_OCC_28_count,             0
MEM_QUEUE_OCC_28_pct,         -nan
MEM_QUEUE_OCC_28_total_count,             0
MEM_QUEUE_OCC_28_total_pct,         -nan

MEM_QUEUE_OCC_32_count,             0
MEM_QUEUE_OCC_32_pct,         -nan
MEM_QUEUE_OCC_32_total_count,             0
MEM_QUEUE_OCC_32_total_pct,         -nan

MEM_QUEUE_OCC_36_count,             0
MEM_QUEUE_OCC_36_pct,         -nan
MEM_QUEUE_OCC_36_total_count,             0
MEM_QUEUE_OCC_36_total_pct,         -nan

MEM_QUEUE_OCC_40_count,             0
MEM_QUEUE_OCC_40_pct,         -nan
MEM_QUEUE_OCC_40_total_count,             0
MEM_QUEUE_OCC_40_total_pct,         -nan

MEM_QUEUE_OCC_44_count,             0
MEM_QUEUE_OCC_44_pct,         -nan
MEM_QUEUE_OCC_44_total_count,             0
MEM_QUEUE_OCC_44_total_pct,         -nan

MEM_QUEUE_OCC_48_count,             0
MEM_QUEUE_OCC_48_pct,         -nan
MEM_QUEUE_OCC_48_total_count,             0
MEM_QUEUE_OCC_48_total_pct,         -nan

MEM_QUEUE_OCC_52_count,             0
MEM_QUEUE_OCC_52_pct,         -nan
MEM_QUEUE_OCC_52_total_count,             0
MEM_QUEUE_OCC_52_total_pct,         -nan

MEM_QUEUE_OCC_56_count,             0
MEM_QUEUE_OCC_56_pct,         -nan
MEM_QUEUE_OCC_56_total_count,             0
MEM_QUEUE_OCC_56_total_pct,         -nan

MEM_QUEUE_OCC_60_count,             0
MEM_QUEUE_OCC_60_pct,         -nan
MEM_QUEUE_OCC_60_total_count,             0
MEM_QUEUE_OCC_60_total_pct,         -nan

MEM_QUEUE_OCC_64_count,             0
MEM_QUEUE_OCC_64_pct,         -nan
MEM_QUEUE_OCC_64_total_count,             0
MEM_QUEUE_OCC_64_total_pct,         -nan

MEM_QUEUE_OCC_68_count,             0
MEM_QUEUE_OCC_68_pct,         -nan
MEM_QUEUE_OCC_68_total_count,             0
MEM_QUEUE_OCC_68_total_pct,         -nan

MEM_QUEUE_OCC_72_count,             0
MEM_QUEUE_OCC_72_pct,         -nan
MEM_QUEUE_OCC_72_total_count,             0
MEM_QUEUE_OCC_72_total_pct,         -nan

MEM_QUEUE_OCC_76_count,             0
MEM_QUEUE_OCC_76_pct,         -nan
MEM_QUEUE_OCC_76_total_count,             0
MEM_QUEUE_OCC_76_total_pct,         -nan

MEM_QUEUE_OCC_80_count,             0
MEM_QUEUE_OCC_80_pct,         -nan
MEM_QUEUE_OCC_80_total_count,             0
MEM_QUEUE_OCC_80_total_pct,         -nan

MEM_QUEUE_OCC_84_count,             0
MEM_QUEUE_OCC_84_pct,         -nan
MEM_QUEUE_OCC_84_total_count,             0
MEM_QUEUE_OCC_84_total_pct,         -nan

MEM_QUEUE_OCC_88_count,             0
MEM_QUEUE_OCC_88_pct,         -nan
MEM_QUEUE_OCC_88_total_count,             0
MEM_QUEUE_OCC_88_total_pct,         -nan

MEM_QUEUE_OCC_92_count,             0
MEM_QUEUE_OCC_92_pct,         -nan
MEM_QUEUE_OCC_92_total_count,             0
MEM_QUEUE_OCC_92_total_pct,         -nan

MEM_QUEUE_OCC_96_count,             0
MEM_QUEUE_OCC_96_pct,         -nan
MEM_QUEUE_OCC_96_total_count,             0
MEM_QUEUE_OCC_96_total_pct,         -nan

MEM_QUEUE_OCC_100_count,             0
MEM_QUEUE_OCC_100_pct,         -nan
MEM_QUEUE_OCC_100_total_count,             0
MEM_QUEUE_OCC_100_total_pct,         -nan

MEM_QUEUE_OCC_104_count,             0
MEM_QUEUE_OCC_104_pct,         -nan
MEM_QUEUE_OCC_104_total_count,             0
MEM_QUEUE_OCC_104_total_pct,         -nan

MEM_QUEUE_OCC_108_count,             0
MEM_QUEUE_OCC_108_pct,         -nan
MEM_QUEUE_OCC_108_total_count,             0
MEM_QUEUE_OCC_108_total_pct,         -nan

MEM_QUEUE_OCC_112_count,             0
MEM_QUEUE_OCC_112_pct,         -nan
MEM_QUEUE_OCC_112_total_count,             0
MEM_QUEUE_OCC_112_total_pct,         -nan

MEM_QUEUE_OCC_116_count,             0
MEM_QUEUE_OCC_116_pct,         -nan
MEM_QUEUE_OCC_116_total_count,             0
MEM_QUEUE_OCC_116_total_pct,         -nan

MEM_QUEUE_OCC_120_count,             0
MEM_QUEUE_OCC_120_pct,         -nan
MEM_QUEUE_OCC_120_total_count,             0
MEM_QUEUE_OCC_120_total_pct,         -nan

MEM_QUEUE_OCC_124_count,             0
MEM_QUEUE_OCC_124_pct,         -nan
MEM_QUEUE_OCC_124_total_count,             0
MEM_QUEUE_OCC_124_total_pct,         -nan

MEM_QUEUE_OCC_128_count,             0
MEM_QUEUE_OCC_128_pct,         -nan
MEM_QUEUE_OCC_128_total_count,             0
MEM_QUEUE_OCC_128_total_pct,         -nan
MEM_QUEUE_OCC_128_sum_count,             0
MEM_QUEUE_OCC_128_sum_pct,         -nan
MEM_QUEUE_OCC_128_sum_total_count,             0
MEM_QUEUE_OCC_128_sum_total_pct,         -nan
MEM_QUEUE_OCC_128_mean,         -nan
MEM_QUEUE_OCC_128_stddev,         -nan
MEM_QUEUE_OCC_128_total_mean,         -nan
MEM_QUEUE_OCC_128_total_stddev,         -nan

OPEN_PAGE_HIT_count,             0
OPEN_PAGE_HIT_pct,         -nan
OPEN_PAGE_HIT_total_count,             0
OPEN_PAGE_HIT_total_pct,         -nan

CLOSED_PAGE_MISS_count,             0
CLOSED_PAGE_MISS_pct,         -nan
CLOSED_PAGE_MISS_total_count,             0
CLOSED_PAGE_MISS_total_pct,         -nan

WRONG_PAGE_MISS_count,             0
WRONG_PAGE_MISS_pct,         -nan
WRONG_PAGE_MISS_total_count,             0
WRONG_PAGE_MISS_total_pct,         -nan
WRONG_PAGE_MISS_sum_count,             0
WRONG_PAGE_MISS_sum_pct,         -nan
WRONG_PAGE_MISS_sum_total_count,             0
WRONG_PAGE_MISS_sum_total_pct,         -nan
WRONG_PAGE_MISS_mean,         -nan
WRONG_PAGE_MISS_stddev,         -nan
WRONG_PAGE_MISS_total_mean,         -nan
WRONG_PAGE_MISS_total_stddev,         -nan

L0_LD_BANK_BLOCK_count,             0
L0_LD_BANK_BLOCK_pct,         -nan
L0_LD_BANK_BLOCK_total_count,             0
L0_LD_BANK_BLOCK_total_pct,         -nan

L0_LD_BANK_AVAIL_count,             0
L0_LD_BANK_AVAIL_pct,         -nan
L0_LD_BANK_AVAIL_total_count,             0
L0_LD_BANK_AVAIL_total_pct,         -nan
L0_LD_BANK_AVAIL_sum_count,             0
L0_LD_BANK_AVAIL_sum_pct,         -nan
L0_LD_BANK_AVAIL_sum_total_count,             0
L0_LD_BANK_AVAIL_sum_total_pct,         -nan
L0_LD_BANK_AVAIL_mean,         -nan
L0_LD_BANK_AVAIL_stddev,         -nan
L0_LD_BANK_AVAIL_total_mean,         -nan
L0_LD_BANK_AVAIL_total_stddev,         -nan

L0_ST_BANK_BLOCK_count,             0
L0_ST_BANK_BLOCK_pct,         -nan
L0_ST_BANK_BLOCK_total_count,             0
L0_ST_BANK_BLOCK_total_pct,         -nan

L0_ST_BANK_AVAIL_count,             0
L0_ST_BANK_AVAIL_pct,         -nan
L0_ST_BANK_AVAIL_total_count,             0
L0_ST_BANK_AVAIL_total_pct,         -nan
L0_ST_BANK_AVAIL_sum_count,             0
L0_ST_BANK_AVAIL_sum_pct,         -nan
L0_ST_BANK_AVAIL_sum_total_count,             0
L0_ST_BANK_AVAIL_sum_total_pct,         -nan
L0_ST_BANK_AVAIL_mean,         -nan
L0_ST_BANK_AVAIL_stddev,         -nan
L0_ST_BANK_AVAIL_total_mean,         -nan
L0_ST_BANK_AVAIL_total_stddev,         -nan

L0_LD_CACHE_BLOCK_count,             0
L0_LD_CACHE_BLOCK_pct,         -nan
L0_LD_CACHE_BLOCK_total_count,             0
L0_LD_CACHE_BLOCK_total_pct,         -nan

L0_LD_CACHE_AVAIL_count,             0
L0_LD_CACHE_AVAIL_pct,         -nan
L0_LD_CACHE_AVAIL_total_count,             0
L0_LD_CACHE_AVAIL_total_pct,         -nan
L0_LD_CACHE_AVAIL_sum_count,             0
L0_LD_CACHE_AVAIL_sum_pct,         -nan
L0_LD_CACHE_AVAIL_sum_total_count,             0
L0_LD_CACHE_AVAIL_sum_total_pct,         -nan
L0_LD_CACHE_AVAIL_mean,         -nan
L0_LD_CACHE_AVAIL_stddev,         -nan
L0_LD_CACHE_AVAIL_total_mean,         -nan
L0_LD_CACHE_AVAIL_total_stddev,         -nan

MLC_LD_BANK_BLOCK_count,          4093
MLC_LD_BANK_BLOCK_pct,        0.540
MLC_LD_BANK_BLOCK_total_count,          8114
MLC_LD_BANK_BLOCK_total_pct,        0.538

MLC_LD_BANK_AVAIL_count,        753496
MLC_LD_BANK_AVAIL_pct,       99.460
MLC_LD_BANK_AVAIL_total_count,       1499745
MLC_LD_BANK_AVAIL_total_pct,       99.462
MLC_LD_BANK_AVAIL_sum_count,        757589
MLC_LD_BANK_AVAIL_sum_pct,      100.000
MLC_LD_BANK_AVAIL_sum_total_count,       1507859
MLC_LD_BANK_AVAIL_sum_total_pct,      100.000
MLC_LD_BANK_AVAIL_mean,         0.99
MLC_LD_BANK_AVAIL_stddev,         0.99
MLC_LD_BANK_AVAIL_total_mean,         0.99
MLC_LD_BANK_AVAIL_total_stddev,         0.99

MLC_ST_BANK_BLOCK_count,             0
MLC_ST_BANK_BLOCK_pct,        0.000
MLC_ST_BANK_BLOCK_total_count,             0
MLC_ST_BANK_BLOCK_total_pct,        0.000

MLC_ST_BANK_AVAIL_count,        138183
MLC_ST_BANK_AVAIL_pct,      100.000
MLC_ST_BANK_AVAIL_total_count,        275140
MLC_ST_BANK_AVAIL_total_pct,      100.000
MLC_ST_BANK_AVAIL_sum_count,        138183
MLC_ST_BANK_AVAIL_sum_pct,      100.000
MLC_ST_BANK_AVAIL_sum_total_count,        275140
MLC_ST_BANK_AVAIL_sum_total_pct,      100.000
MLC_ST_BANK_AVAIL_mean,         1.00
MLC_ST_BANK_AVAIL_stddev,         1.00
MLC_ST_BANK_AVAIL_total_mean,         1.00
MLC_ST_BANK_AVAIL_total_stddev,         1.00

MLC_LD_CACHE_BLOCK_count,             0
MLC_LD_CACHE_BLOCK_pct,         -nan
MLC_LD_CACHE_BLOCK_total_count,             0
MLC_LD_CACHE_BLOCK_total_pct,         -nan

MLC_LD_CACHE_AVAIL_count,             0
MLC_LD_CACHE_AVAIL_pct,         -nan
MLC_LD_CACHE_AVAIL_total_count,             0
MLC_LD_CACHE_AVAIL_total_pct,         -nan
MLC_LD_CACHE_AVAIL_sum_count,             0
MLC_LD_CACHE_AVAIL_sum_pct,         -nan
MLC_LD_CACHE_AVAIL_sum_total_count,             0
MLC_LD_CACHE_AVAIL_sum_total_pct,         -nan
MLC_LD_CACHE_AVAIL_mean,         -nan
MLC_LD_CACHE_AVAIL_stddev,         -nan
MLC_LD_CACHE_AVAIL_total_mean,         -nan
MLC_LD_CACHE_AVAIL_total_stddev,         -nan

MLC_ST_CACHE_BLOCK_count,             0
MLC_ST_CACHE_BLOCK_pct,         -nan
MLC_ST_CACHE_BLOCK_total_count,             0
MLC_ST_CACHE_BLOCK_total_pct,         -nan

MLC_ST_CACHE_AVAIL_count,             0
MLC_ST_CACHE_AVAIL_pct,         -nan
MLC_ST_CACHE_AVAIL_total_count,             0
MLC_ST_CACHE_AVAIL_total_pct,         -nan
MLC_ST_CACHE_AVAIL_sum_count,             0
MLC_ST_CACHE_AVAIL_sum_pct,         -nan
MLC_ST_CACHE_AVAIL_sum_total_count,             0
MLC_ST_CACHE_AVAIL_sum_total_pct,         -nan
MLC_ST_CACHE_AVAIL_mean,         -nan
MLC_ST_CACHE_AVAIL_stddev,         -nan
MLC_ST_CACHE_AVAIL_total_mean,         -nan
MLC_ST_CACHE_AVAIL_total_stddev,         -nan

L1_LD_BANK_BLOCK_count,          8350
L1_LD_BANK_BLOCK_pct,        4.803
L1_LD_BANK_BLOCK_total_count,         17028
L1_LD_BANK_BLOCK_total_pct,        4.968

L1_LD_BANK_AVAIL_count,        165513
L1_LD_BANK_AVAIL_pct,       95.197
L1_LD_BANK_AVAIL_total_count,        325737
L1_LD_BANK_AVAIL_total_pct,       95.032
L1_LD_BANK_AVAIL_sum_count,        173863
L1_LD_BANK_AVAIL_sum_pct,      100.000
L1_LD_BANK_AVAIL_sum_total_count,        342765
L1_LD_BANK_AVAIL_sum_total_pct,      100.000
L1_LD_BANK_AVAIL_mean,         0.95
L1_LD_BANK_AVAIL_stddev,         0.93
L1_LD_BANK_AVAIL_total_mean,         0.95
L1_LD_BANK_AVAIL_total_stddev,         0.93

L1_ST_BANK_BLOCK_count,             7
L1_ST_BANK_BLOCK_pct,        0.030
L1_ST_BANK_BLOCK_total_count,            12
L1_ST_BANK_BLOCK_total_pct,        0.027

L1_ST_BANK_AVAIL_count,         23254
L1_ST_BANK_AVAIL_pct,       99.970
L1_ST_BANK_AVAIL_total_count,         45133
L1_ST_BANK_AVAIL_total_pct,       99.973
L1_ST_BANK_AVAIL_sum_count,         23261
L1_ST_BANK_AVAIL_sum_pct,      100.000
L1_ST_BANK_AVAIL_sum_total_count,         45145
L1_ST_BANK_AVAIL_sum_total_pct,      100.000
L1_ST_BANK_AVAIL_mean,         1.00
L1_ST_BANK_AVAIL_stddev,         1.00
L1_ST_BANK_AVAIL_total_mean,         1.00
L1_ST_BANK_AVAIL_total_stddev,         1.00

L1_LD_CACHE_BLOCK_count,             0
L1_LD_CACHE_BLOCK_pct,         -nan
L1_LD_CACHE_BLOCK_total_count,             0
L1_LD_CACHE_BLOCK_total_pct,         -nan

L1_LD_CACHE_AVAIL_count,             0
L1_LD_CACHE_AVAIL_pct,         -nan
L1_LD_CACHE_AVAIL_total_count,             0
L1_LD_CACHE_AVAIL_total_pct,         -nan
L1_LD_CACHE_AVAIL_sum_count,             0
L1_LD_CACHE_AVAIL_sum_pct,         -nan
L1_LD_CACHE_AVAIL_sum_total_count,             0
L1_LD_CACHE_AVAIL_sum_total_pct,         -nan
L1_LD_CACHE_AVAIL_mean,         -nan
L1_LD_CACHE_AVAIL_stddev,         -nan
L1_LD_CACHE_AVAIL_total_mean,         -nan
L1_LD_CACHE_AVAIL_total_stddev,         -nan

L1_ST_CACHE_BLOCK_count,             0
L1_ST_CACHE_BLOCK_pct,         -nan
L1_ST_CACHE_BLOCK_total_count,             0
L1_ST_CACHE_BLOCK_total_pct,         -nan

L1_ST_CACHE_AVAIL_count,             0
L1_ST_CACHE_AVAIL_pct,         -nan
L1_ST_CACHE_AVAIL_total_count,             0
L1_ST_CACHE_AVAIL_total_pct,         -nan
L1_ST_CACHE_AVAIL_sum_count,             0
L1_ST_CACHE_AVAIL_sum_pct,         -nan
L1_ST_CACHE_AVAIL_sum_total_count,             0
L1_ST_CACHE_AVAIL_sum_total_pct,         -nan
L1_ST_CACHE_AVAIL_mean,         -nan
L1_ST_CACHE_AVAIL_stddev,         -nan
L1_ST_CACHE_AVAIL_total_mean,         -nan
L1_ST_CACHE_AVAIL_total_stddev,         -nan

MEM_LD_BANK_BLOCK_count,             0
MEM_LD_BANK_BLOCK_pct,         -nan
MEM_LD_BANK_BLOCK_total_count,             0
MEM_LD_BANK_BLOCK_total_pct,         -nan

MEM_LD_BANK_AVAIL_count,             0
MEM_LD_BANK_AVAIL_pct,         -nan
MEM_LD_BANK_AVAIL_total_count,             0
MEM_LD_BANK_AVAIL_total_pct,         -nan
MEM_LD_BANK_AVAIL_sum_count,             0
MEM_LD_BANK_AVAIL_sum_pct,         -nan
MEM_LD_BANK_AVAIL_sum_total_count,             0
MEM_LD_BANK_AVAIL_sum_total_pct,         -nan
MEM_LD_BANK_AVAIL_mean,         -nan
MEM_LD_BANK_AVAIL_stddev,         -nan
MEM_LD_BANK_AVAIL_total_mean,         -nan
MEM_LD_BANK_AVAIL_total_stddev,         -nan

MEM_ST_BANK_BLOCK_count,             0
MEM_ST_BANK_BLOCK_pct,         -nan
MEM_ST_BANK_BLOCK_total_count,             0
MEM_ST_BANK_BLOCK_total_pct,         -nan

MEM_ST_BANK_AVAIL_count,             0
MEM_ST_BANK_AVAIL_pct,         -nan
MEM_ST_BANK_AVAIL_total_count,             0
MEM_ST_BANK_AVAIL_total_pct,         -nan
MEM_ST_BANK_AVAIL_sum_count,             0
MEM_ST_BANK_AVAIL_sum_pct,         -nan
MEM_ST_BANK_AVAIL_sum_total_count,             0
MEM_ST_BANK_AVAIL_sum_total_pct,         -nan
MEM_ST_BANK_AVAIL_mean,         -nan
MEM_ST_BANK_AVAIL_stddev,         -nan
MEM_ST_BANK_AVAIL_total_mean,         -nan
MEM_ST_BANK_AVAIL_total_stddev,         -nan

MEM_PF_BANK_BLOCK_count,             0
MEM_PF_BANK_BLOCK_pct,         -nan
MEM_PF_BANK_BLOCK_total_count,             0
MEM_PF_BANK_BLOCK_total_pct,         -nan

MEM_PF_BANK_AVAIL_count,             0
MEM_PF_BANK_AVAIL_pct,         -nan
MEM_PF_BANK_AVAIL_total_count,             0
MEM_PF_BANK_AVAIL_total_pct,         -nan
MEM_PF_BANK_AVAIL_sum_count,             0
MEM_PF_BANK_AVAIL_sum_pct,         -nan
MEM_PF_BANK_AVAIL_sum_total_count,             0
MEM_PF_BANK_AVAIL_sum_total_pct,         -nan
MEM_PF_BANK_AVAIL_mean,         -nan
MEM_PF_BANK_AVAIL_stddev,         -nan
MEM_PF_BANK_AVAIL_total_mean,         -nan
MEM_PF_BANK_AVAIL_total_stddev,         -nan

L0_FILL_count,             0
L0_FILL_total_count,             0

L1_FILL_count,         81043
L1_FILL_pct,       99.482
L1_FILL_total_count,        166087
L1_FILL_total_pct,       99.584

L1_WB_FILL_count,           422
L1_WB_FILL_pct,        0.518
L1_WB_FILL_total_count,           694
L1_WB_FILL_total_pct,        0.416
L1_WB_FILL_sum_count,         81465
L1_WB_FILL_sum_pct,      100.000
L1_WB_FILL_sum_total_count,        166781
L1_WB_FILL_sum_total_pct,      100.000
L1_WB_FILL_mean,         0.01
L1_WB_FILL_stddev,         0.07
L1_WB_FILL_total_mean,         0.00
L1_WB_FILL_total_stddev,         0.06

L1_DEMAND_FILL_count,         81043
L1_DEMAND_FILL_pct,      100.000
L1_DEMAND_FILL_total_count,        166087
L1_DEMAND_FILL_total_pct,      100.000

L1_PREF_FILL_count,             0
L1_PREF_FILL_pct,        0.000
L1_PREF_FILL_total_count,             0
L1_PREF_FILL_total_pct,        0.000
L1_PREF_FILL_sum_count,         81043
L1_PREF_FILL_sum_pct,      100.000
L1_PREF_FILL_sum_total_count,        166087
L1_PREF_FILL_sum_total_pct,      100.000
L1_PREF_FILL_mean,         0.00
L1_PREF_FILL_stddev,         0.00
L1_PREF_FILL_total_mean,         0.00
L1_PREF_FILL_total_stddev,         0.00

MLC_FILL_count,        165513
MLC_FILL_pct,      100.000
MLC_FILL_total_count,        325737
MLC_FILL_total_pct,      100.000

MLC_WB_FILL_count,             0
MLC_WB_FILL_pct,        0.000
MLC_WB_FILL_total_count,             0
MLC_WB_FILL_total_pct,        0.000
MLC_WB_FILL_sum_count,        165513
MLC_WB_FILL_sum_pct,      100.000
MLC_WB_FILL_sum_total_count,        325737
MLC_WB_FILL_sum_total_pct,      100.000
MLC_WB_FILL_mean,         0.00
MLC_WB_FILL_stddev,         0.00
MLC_WB_FILL_total_mean,         0.00
MLC_WB_FILL_total_stddev,         0.00

MLC_DEMAND_FILL_count,        165513
MLC_DEMAND_FILL_pct,      100.000
MLC_DEMAND_FILL_total_count,        325737
MLC_DEMAND_FILL_total_pct,      100.000

MLC_PREF_FILL_count,             0
MLC_PREF_FILL_pct,        0.000
MLC_PREF_FILL_total_count,             0
MLC_PREF_FILL_total_pct,        0.000
MLC_PREF_FILL_sum_count,        165513
MLC_PREF_FILL_sum_pct,      100.000
MLC_PREF_FILL_sum_total_count,        325737
MLC_PREF_FILL_sum_total_pct,      100.000
MLC_PREF_FILL_mean,         0.00
MLC_PREF_FILL_stddev,         0.00
MLC_PREF_FILL_total_mean,         0.00
MLC_PREF_FILL_total_stddev,         0.00

NORESET_L1_FILL_count,         81465
NORESET_L1_FILL_total_count,        166781

NORESET_L1_FILL_NONPREF_count,         81465
NORESET_L1_FILL_NONPREF_total_count,        166615

NORESET_L1_FILL_PREF_count,             0
NORESET_L1_FILL_PREF_total_count,           166

NORESET_L1_EVICT_count,         81465
NORESET_L1_EVICT_total_count,        134013

NORESET_L1_EVICT_NONPREF_count,         81465
NORESET_L1_EVICT_NONPREF_total_count,        134013

NORESET_L1_EVICT_PREF_USED_count,             0
NORESET_L1_EVICT_PREF_USED_total_count,             0

NORESET_L1_EVICT_PREF_UNUSED_count,             0
NORESET_L1_EVICT_PREF_UNUSED_total_count,             0

NORESET_L1_PREF_USED_count,             0
NORESET_L1_PREF_USED_total_count,             0

ORACLE_OFFPATH_DC_FILL_count,             0
ORACLE_OFFPATH_DC_FILL_total_count,             0

ORACLE_OFFPATH_IC_FILL_count,             0
ORACLE_OFFPATH_IC_FILL_total_count,             0

ORACLE_OFFPATH_L1_FILL_count,             0
ORACLE_OFFPATH_L1_FILL_total_count,             0

UPDATE_EVENT_QUEUE_PROCESS_count,             0
UPDATE_EVENT_QUEUE_PROCESS_total_count,             0

INSERT_EVENT_QUEUE_PROCESS_count,             0
INSERT_EVENT_QUEUE_PROCESS_total_count,             0

ICFILL_AFTER_REDIRECT_count,             0
ICFILL_AFTER_REDIRECT_total_count,             0

EVENT_QUEUE_MATCH_ADD_REQ_count,             0
EVENT_QUEUE_MATCH_ADD_REQ_total_count,             0

DC_PREF_CACHE_INSERT_REQ_count,             0
DC_PREF_CACHE_INSERT_REQ_total_count,             0

DC_PREF_REQ_DCACHE_HIT_count,             0
DC_PREF_REQ_DCACHE_HIT_pct,         -nan
DC_PREF_REQ_DCACHE_HIT_total_count,             0
DC_PREF_REQ_DCACHE_HIT_total_pct,         -nan

DC_PREF_REQ_PREF_CACHE_HIT_count,             0
DC_PREF_REQ_PREF_CACHE_HIT_pct,         -nan
DC_PREF_REQ_PREF_CACHE_HIT_total_count,             0
DC_PREF_REQ_PREF_CACHE_HIT_total_pct,         -nan

DC_PREF_REQ_L1_MISS_count,             0
DC_PREF_REQ_L1_MISS_pct,         -nan
DC_PREF_REQ_L1_MISS_total_count,             0
DC_PREF_REQ_L1_MISS_total_pct,         -nan

DC_PREF_REQ_CORR_count,             0
DC_PREF_REQ_CORR_pct,         -nan
DC_PREF_REQ_CORR_total_count,             0
DC_PREF_REQ_CORR_total_pct,         -nan
DC_PREF_REQ_CORR_sum_count,             0
DC_PREF_REQ_CORR_sum_pct,         -nan
DC_PREF_REQ_CORR_sum_total_count,             0
DC_PREF_REQ_CORR_sum_total_pct,         -nan
DC_PREF_REQ_CORR_mean,         -nan
DC_PREF_REQ_CORR_stddev,         -nan
DC_PREF_REQ_CORR_total_mean,         -nan
DC_PREF_REQ_CORR_total_stddev,         -nan

DC_PREF_CACHE_INSERT_count,             0
DC_PREF_CACHE_INSERT_total_count,             0

DC_PREF_CACHE_HIT_PER_count,             0
DC_PREF_CACHE_HIT_PER_pct,        0.000
DC_PREF_CACHE_HIT_PER_total_count,             0
DC_PREF_CACHE_HIT_PER_total_pct,        0.000

DC_PREF_CACHE_HIT_PER_OFFPATH_count,             0
DC_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
DC_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
DC_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

DC_PREF_CACHE_HIT_count,             0
DC_PREF_CACHE_HIT_total_count,             0

DC_PREF_CACHE_HIT_OFFPATH_count,             0
DC_PREF_CACHE_HIT_OFFPATH_total_count,             0

DC_PREF_HIT_L1_MISS_count,             0
DC_PREF_HIT_L1_MISS_total_count,             0

IC_PREF_CACHE_HIT_PER_count,             0
IC_PREF_CACHE_HIT_PER_pct,        0.000
IC_PREF_CACHE_HIT_PER_total_count,             0
IC_PREF_CACHE_HIT_PER_total_pct,        0.000

IC_PREF_CACHE_HIT_PER_OFFPATH_count,             0
IC_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
IC_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
IC_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

IC_PREF_CACHE_HIT_count,             0
IC_PREF_CACHE_HIT_total_count,             0

IC_PREF_CACHE_HIT_OFFPATH_count,             0
IC_PREF_CACHE_HIT_OFFPATH_total_count,             0

L1_PREF_CACHE_HIT_PER_count,             0
L1_PREF_CACHE_HIT_PER_pct,        0.000
L1_PREF_CACHE_HIT_PER_total_count,             0
L1_PREF_CACHE_HIT_PER_total_pct,        0.000

L1_PREF_CACHE_HIT_PER_OFFPATH_count,             0
L1_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
L1_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
L1_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

L1_PREF_CACHE_HIT_count,             0
L1_PREF_CACHE_HIT_total_count,             0

L1_PREF_CACHE_HIT_OFFPATH_count,             0
L1_PREF_CACHE_HIT_OFFPATH_total_count,             0

DC_PREF_CACHE_FILL_count,             0
DC_PREF_CACHE_FILL_total_count,             0

DC_PREF_MOVE_DC_count,             0
DC_PREF_MOVE_DC_pct,         -nan
DC_PREF_MOVE_DC_total_count,             0
DC_PREF_MOVE_DC_total_pct,         -nan

DC_PREF_MOVE_L1_count,             0
DC_PREF_MOVE_L1_pct,         -nan
DC_PREF_MOVE_L1_total_count,             0
DC_PREF_MOVE_L1_total_pct,         -nan

IC_PREF_CACHE_FILL_count,             0
IC_PREF_CACHE_FILL_total_count,             0

IC_PREF_MOVE_IC_count,             0
IC_PREF_MOVE_IC_pct,         -nan
IC_PREF_MOVE_IC_total_count,             0
IC_PREF_MOVE_IC_total_pct,         -nan

IC_PREF_MOVE_L1_count,             0
IC_PREF_MOVE_L1_pct,         -nan
IC_PREF_MOVE_L1_total_count,             0
IC_PREF_MOVE_L1_total_pct,         -nan

L1_PREF_CACHE_FILL_count,             0
L1_PREF_CACHE_FILL_total_count,             0

L1_PREF_MOVE_L1_count,             0
L1_PREF_MOVE_L1_pct,         -nan
L1_PREF_MOVE_L1_total_count,             0
L1_PREF_MOVE_L1_total_pct,         -nan

OFF_PATH_CONFIRMED_count,         82874
OFF_PATH_CONFIRMED_total_count,        171342

OFF_PATH_NO_FILL_L1_count,             0
OFF_PATH_NO_FILL_L1_total_count,             0

WB_L1_MISS_FILL_L1_count,           422
WB_L1_MISS_FILL_L1_total_count,           694

WB_MLC_MISS_FILL_MLC_count,             0
WB_MLC_MISS_FILL_MLC_total_count,             0

ICACHE_EVICT_REQ_WB_L1_count,             0
ICACHE_EVICT_REQ_WB_L1_total_count,             0

DCACHE_EVICT_REQ_WB_L1_count,             0
DCACHE_EVICT_REQ_WB_L1_total_count,             0

DCACHE_EVICT_REQ_WB_L1_NOREAD_count,             0
DCACHE_EVICT_REQ_WB_L1_NOREAD_total_count,             0

L1_FILL_SKIPPED_count,             0
L1_FILL_SKIPPED_total_count,             0

MLC_FILL_SKIPPED_count,             0
MLC_FILL_SKIPPED_total_count,             0

DCACHE_FILL_count,        753497
DCACHE_FILL_total_count,       1499574

DCACHE_WB_REQ_count,        138183
DCACHE_WB_REQ_pct,        0.183
DCACHE_WB_REQ_total_count,        275140
DCACHE_WB_REQ_total_pct,        0.183

DCACHE_WB_REQ_DIRTY_count,        138183
DCACHE_WB_REQ_DIRTY_pct,      100.000
DCACHE_WB_REQ_DIRTY_total_count,        275140
DCACHE_WB_REQ_DIRTY_total_pct,      100.000

DCACHE_WB_REQ_NODIRTY_count,             0
DCACHE_WB_REQ_NODIRTY_pct,        0.000
DCACHE_WB_REQ_NODIRTY_total_count,             0
DCACHE_WB_REQ_NODIRTY_total_pct,        0.000
DCACHE_WB_REQ_NODIRTY_sum_count,        138183
DCACHE_WB_REQ_NODIRTY_sum_pct,      100.000
DCACHE_WB_REQ_NODIRTY_sum_total_count,        275140
DCACHE_WB_REQ_NODIRTY_sum_total_pct,      100.000
DCACHE_WB_REQ_NODIRTY_mean,         0.00
DCACHE_WB_REQ_NODIRTY_stddev,         0.00
DCACHE_WB_REQ_NODIRTY_total_mean,         0.00
DCACHE_WB_REQ_NODIRTY_total_stddev,         0.00

ICACHE_FILL_count,             0
ICACHE_FILL_total_count,            36

ICACHE_WB_REQ_count,             0
ICACHE_WB_REQ_pct,         -nan
ICACHE_WB_REQ_total_count,             0
ICACHE_WB_REQ_total_pct,        0.000

L1_FILL_DIRTY_count,          1635
L1_FILL_DIRTY_pct,        0.020
L1_FILL_DIRTY_total_count,          2997
L1_FILL_DIRTY_total_pct,        0.018

MLC_FILL_DIRTY_count,         23254
MLC_FILL_DIRTY_pct,        0.140
MLC_FILL_DIRTY_total_count,         45133
MLC_FILL_DIRTY_total_pct,        0.139

ICACHE_UNUSEFUL_CL_CYC_count,             0
ICACHE_UNUSEFUL_CL_CYC_total_count,             0

ICACHE_UNUSEFUL_CL_count,             0
ICACHE_UNUSEFUL_CL_total_count,             0

ICACHE_EVICT_MISS_ONPATH_BY_FDIP_count,             0
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_pct,         -nan
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_total_count,             0
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_total_pct,         -nan

ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_count,             0
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_pct,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_count,             0
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_pct,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_count,             0
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_pct,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_total_count,             0
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_total_pct,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_mean,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_stddev,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_mean,         -nan
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_stddev,         -nan

ICACHE_EVICT_MISS_BY_FDIP_ONPATH_count,             0
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_pct,         -nan
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_total_count,             0
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_total_pct,         -nan

ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_count,             0
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_pct,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_count,             0
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_pct,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_count,             0
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_pct,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_total_count,             0
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_total_pct,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_mean,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_stddev,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_mean,         -nan
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_stddev,         -nan

ICACHE_EVICT_HIT_ONPATH_BY_FDIP_count,             0
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_pct,         -nan
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_total_count,             0
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_total_pct,         -nan

ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_count,             0
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_pct,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_count,             0
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_pct,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_count,             0
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_pct,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_total_count,             0
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_total_pct,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_mean,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_stddev,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_mean,         -nan
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_stddev,         -nan

ICACHE_EVICT_HIT_BY_FDIP_ONPATH_count,             0
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_pct,         -nan
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_total_count,             0
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_total_pct,         -nan

ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_count,             0
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_pct,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_count,             0
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_pct,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_count,             0
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_pct,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_total_count,             0
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_total_pct,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_mean,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_stddev,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_mean,         -nan
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_stddev,         -nan

MEM_REQ_DENIED_NULL_count,             0
MEM_REQ_DENIED_NULL_pct,         -nan
MEM_REQ_DENIED_NULL_total_count,             0
MEM_REQ_DENIED_NULL_total_pct,         -nan

MEM_REQ_DENIED_INST_OUTOF_CS_count,             0
MEM_REQ_DENIED_INST_OUTOF_CS_pct,         -nan
MEM_REQ_DENIED_INST_OUTOF_CS_total_count,             0
MEM_REQ_DENIED_INST_OUTOF_CS_total_pct,         -nan

MEM_REQ_DENIED_DATA_IN_CS_count,             0
MEM_REQ_DENIED_DATA_IN_CS_pct,         -nan
MEM_REQ_DENIED_DATA_IN_CS_total_count,             0
MEM_REQ_DENIED_DATA_IN_CS_total_pct,         -nan

MEM_REQ_DENIED_DATA_OUTOF_RANGE_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_total_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_total_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_mean,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_stddev,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_mean,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_stddev,         -nan

MEM_REQ_DENIED_count,             0
MEM_REQ_DENIED_pct,         -nan
MEM_REQ_DENIED_total_count,             0
MEM_REQ_DENIED_total_pct,         -nan

MEM_REQ_NOT_DENIED_count,             0
MEM_REQ_NOT_DENIED_pct,         -nan
MEM_REQ_NOT_DENIED_total_count,             0
MEM_REQ_NOT_DENIED_total_pct,         -nan
MEM_REQ_NOT_DENIED_sum_count,             0
MEM_REQ_NOT_DENIED_sum_pct,         -nan
MEM_REQ_NOT_DENIED_sum_total_count,             0
MEM_REQ_NOT_DENIED_sum_total_pct,         -nan
MEM_REQ_NOT_DENIED_mean,         -nan
MEM_REQ_NOT_DENIED_stddev,         -nan
MEM_REQ_NOT_DENIED_total_mean,         -nan
MEM_REQ_NOT_DENIED_total_stddev,         -nan

DEMAND_HIT_WB_STALL_count,             0
DEMAND_HIT_WB_STALL_total_count,             0

EXCLUSION_VIOLATED_OSR_count,             0
EXCLUSION_VIOLATED_OSR_pct,         -nan
EXCLUSION_VIOLATED_OSR_total_count,             0
EXCLUSION_VIOLATED_OSR_total_pct,         -nan

EXCLUSION_VIOLATED_NOTOSR_count,             0
EXCLUSION_VIOLATED_NOTOSR_pct,         -nan
EXCLUSION_VIOLATED_NOTOSR_total_count,             0
EXCLUSION_VIOLATED_NOTOSR_total_pct,         -nan

EXCLUSION_NOT_VIOLATED_count,             0
EXCLUSION_NOT_VIOLATED_pct,         -nan
EXCLUSION_NOT_VIOLATED_total_count,             0
EXCLUSION_NOT_VIOLATED_total_pct,         -nan
EXCLUSION_NOT_VIOLATED_sum_count,             0
EXCLUSION_NOT_VIOLATED_sum_pct,         -nan
EXCLUSION_NOT_VIOLATED_sum_total_count,             0
EXCLUSION_NOT_VIOLATED_sum_total_pct,         -nan
EXCLUSION_NOT_VIOLATED_mean,         -nan
EXCLUSION_NOT_VIOLATED_stddev,         -nan
EXCLUSION_NOT_VIOLATED_total_mean,         -nan
EXCLUSION_NOT_VIOLATED_total_stddev,         -nan

DIRTY_WRITE_TO_ICACHE_count,             0
DIRTY_WRITE_TO_ICACHE_total_count,             0

STREAM_DC_HIT_NOSEND_count,             0
STREAM_DC_HIT_NOSEND_pct,         -nan
STREAM_DC_HIT_NOSEND_total_count,             0
STREAM_DC_HIT_NOSEND_total_pct,         -nan

STREAM_WBQDC_HIT_NOSEND_count,             0
STREAM_WBQDC_HIT_NOSEND_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_total_count,             0
STREAM_WBQDC_HIT_NOSEND_total_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_sum_count,             0
STREAM_WBQDC_HIT_NOSEND_sum_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_sum_total_count,             0
STREAM_WBQDC_HIT_NOSEND_sum_total_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_mean,         -nan
STREAM_WBQDC_HIT_NOSEND_stddev,         -nan
STREAM_WBQDC_HIT_NOSEND_total_mean,         -nan
STREAM_WBQDC_HIT_NOSEND_total_stddev,         -nan

STREAM_DCACHE_PREF_HIT_count,             0
STREAM_DCACHE_PREF_HIT_total_count,             0

PREF_DC_HIT_ON_INSERT_count,             0
PREF_DC_HIT_ON_INSERT_pct,         -nan
PREF_DC_HIT_ON_INSERT_total_count,             0
PREF_DC_HIT_ON_INSERT_total_pct,         -nan

PREF_L1_HIT_ON_INSERT_count,             0
PREF_L1_HIT_ON_INSERT_pct,         -nan
PREF_L1_HIT_ON_INSERT_total_count,             0
PREF_L1_HIT_ON_INSERT_total_pct,         -nan
PREF_L1_HIT_ON_INSERT_sum_count,             0
PREF_L1_HIT_ON_INSERT_sum_pct,         -nan
PREF_L1_HIT_ON_INSERT_sum_total_count,             0
PREF_L1_HIT_ON_INSERT_sum_total_pct,         -nan
PREF_L1_HIT_ON_INSERT_mean,         -nan
PREF_L1_HIT_ON_INSERT_stddev,         -nan
PREF_L1_HIT_ON_INSERT_total_mean,         -nan
PREF_L1_HIT_ON_INSERT_total_stddev,         -nan

L1_NEWREQ_MATCHED_MLC_REQ_count,             0
L1_NEWREQ_MATCHED_MLC_REQ_total_count,             0

MLC_NEWREQ_MATCHED_L2_PREF_count,             0
MLC_NEWREQ_MATCHED_L2_PREF_total_count,             0

MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_count,             0
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_pct,         -nan
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_total_count,             0
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_total_pct,         -nan

NEWREQ_WB_MATCH_IGNORED_count,             0
NEWREQ_WB_MATCH_IGNORED_total_count,             0

DEMAND_MATCH_WB_NEW_DONE_FUNC_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_pct,         -nan
DEMAND_MATCH_WB_NEW_DONE_FUNC_total_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_total_pct,         -nan

DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_pct,         -nan
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_total_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_total_pct,         -nan

DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_count,             0
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_total_pct,         -nan

DEMAND_MATCH_WB_DONE_FUNC_SAME_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_total_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_mean,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_stddev,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_mean,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_stddev,         -nan

DEMAND_MATCH_WB_count,             0
DEMAND_MATCH_WB_pct,         -nan
DEMAND_MATCH_WB_total_count,             0
DEMAND_MATCH_WB_total_pct,         -nan

DEMAND_MATCH_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WBALL_IFETCH_count,             0
DEMAND_MATCH_WBALL_IFETCH_pct,         -nan
DEMAND_MATCH_WBALL_IFETCH_total_count,             0
DEMAND_MATCH_WBALL_IFETCH_total_pct,         -nan

DEMAND_MATCH_WBALL_DFETCH_count,             0
DEMAND_MATCH_WBALL_DFETCH_pct,         -nan
DEMAND_MATCH_WBALL_DFETCH_total_count,             0
DEMAND_MATCH_WBALL_DFETCH_total_pct,         -nan

DEMAND_MATCH_WBALL_DSTORE_count,             0
DEMAND_MATCH_WBALL_DSTORE_pct,         -nan
DEMAND_MATCH_WBALL_DSTORE_total_count,             0
DEMAND_MATCH_WBALL_DSTORE_total_pct,         -nan

DEMAND_MATCH_WBALL_IPRF_count,             0
DEMAND_MATCH_WBALL_IPRF_pct,         -nan
DEMAND_MATCH_WBALL_IPRF_total_count,             0
DEMAND_MATCH_WBALL_IPRF_total_pct,         -nan

DEMAND_MATCH_WBALL_DPRF_count,             0
DEMAND_MATCH_WBALL_DPRF_pct,         -nan
DEMAND_MATCH_WBALL_DPRF_total_count,             0
DEMAND_MATCH_WBALL_DPRF_total_pct,         -nan

DEMAND_MATCH_WBALL_WB_count,             0
DEMAND_MATCH_WBALL_WB_pct,         -nan
DEMAND_MATCH_WBALL_WB_total_count,             0
DEMAND_MATCH_WBALL_WB_total_pct,         -nan

DEMAND_MATCH_WBALL_WB_NODIRTY_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WB_IFETCH_count,             0
DEMAND_MATCH_WB_IFETCH_pct,         -nan
DEMAND_MATCH_WB_IFETCH_total_count,             0
DEMAND_MATCH_WB_IFETCH_total_pct,         -nan

DEMAND_MATCH_WB_DFETCH_count,             0
DEMAND_MATCH_WB_DFETCH_pct,         -nan
DEMAND_MATCH_WB_DFETCH_total_count,             0
DEMAND_MATCH_WB_DFETCH_total_pct,         -nan

DEMAND_MATCH_WB_DSTORE_count,             0
DEMAND_MATCH_WB_DSTORE_pct,         -nan
DEMAND_MATCH_WB_DSTORE_total_count,             0
DEMAND_MATCH_WB_DSTORE_total_pct,         -nan

DEMAND_MATCH_WB_IPRF_count,             0
DEMAND_MATCH_WB_IPRF_pct,         -nan
DEMAND_MATCH_WB_IPRF_total_count,             0
DEMAND_MATCH_WB_IPRF_total_pct,         -nan

DEMAND_MATCH_WB_DPRF_count,             0
DEMAND_MATCH_WB_DPRF_pct,         -nan
DEMAND_MATCH_WB_DPRF_total_count,             0
DEMAND_MATCH_WB_DPRF_total_pct,         -nan

DEMAND_MATCH_WB_WB_count,             0
DEMAND_MATCH_WB_WB_pct,         -nan
DEMAND_MATCH_WB_WB_total_count,             0
DEMAND_MATCH_WB_WB_total_pct,         -nan

DEMAND_MATCH_WB_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WB_ND_IFETCH_count,             0
DEMAND_MATCH_WB_ND_IFETCH_pct,         -nan
DEMAND_MATCH_WB_ND_IFETCH_total_count,             0
DEMAND_MATCH_WB_ND_IFETCH_total_pct,         -nan

DEMAND_MATCH_WB_ND_DFETCH_count,             0
DEMAND_MATCH_WB_ND_DFETCH_pct,         -nan
DEMAND_MATCH_WB_ND_DFETCH_total_count,             0
DEMAND_MATCH_WB_ND_DFETCH_total_pct,         -nan

DEMAND_MATCH_WB_ND_DSTORE_count,             0
DEMAND_MATCH_WB_ND_DSTORE_pct,         -nan
DEMAND_MATCH_WB_ND_DSTORE_total_count,             0
DEMAND_MATCH_WB_ND_DSTORE_total_pct,         -nan

DEMAND_MATCH_WB_ND_IPRF_count,             0
DEMAND_MATCH_WB_ND_IPRF_pct,         -nan
DEMAND_MATCH_WB_ND_IPRF_total_count,             0
DEMAND_MATCH_WB_ND_IPRF_total_pct,         -nan

DEMAND_MATCH_WB_ND_DPRF_count,             0
DEMAND_MATCH_WB_ND_DPRF_pct,         -nan
DEMAND_MATCH_WB_ND_DPRF_total_count,             0
DEMAND_MATCH_WB_ND_DPRF_total_pct,         -nan

DEMAND_MATCH_WB_ND_WB_count,             0
DEMAND_MATCH_WB_ND_WB_pct,         -nan
DEMAND_MATCH_WB_ND_WB_total_count,             0
DEMAND_MATCH_WB_ND_WB_total_pct,         -nan

DEMAND_MATCH_WB_ND_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_stddev,         -nan

WB_MATCH_DEMAND_count,             0
WB_MATCH_DEMAND_pct,        0.000
WB_MATCH_DEMAND_total_count,             0
WB_MATCH_DEMAND_total_pct,        0.000

WB_MATCH_PREF_count,             0
WB_MATCH_PREF_pct,        0.000
WB_MATCH_PREF_total_count,             0
WB_MATCH_PREF_total_pct,        0.000

WB_MATCH_WB_count,             0
WB_MATCH_WB_pct,        0.000
WB_MATCH_WB_total_count,             0
WB_MATCH_WB_total_pct,        0.000

WB_MATCH_WB_FILTERED_count,       1783228
WB_MATCH_WB_FILTERED_pct,      100.000
WB_MATCH_WB_FILTERED_total_count,       3492806
WB_MATCH_WB_FILTERED_total_pct,      100.000
WB_MATCH_WB_FILTERED_sum_count,       1783228
WB_MATCH_WB_FILTERED_sum_pct,      100.000
WB_MATCH_WB_FILTERED_sum_total_count,       3492806
WB_MATCH_WB_FILTERED_sum_total_pct,      100.000
WB_MATCH_WB_FILTERED_mean,         3.00
WB_MATCH_WB_FILTERED_stddev,         3.00
WB_MATCH_WB_FILTERED_total_mean,         3.00
WB_MATCH_WB_FILTERED_total_stddev,         3.00

WB_COMING_BACK_FROM_MEM_count,             0
WB_COMING_BACK_FROM_MEM_total_count,             0

WB_COMING_BACK_FROM_L1_count,             0
WB_COMING_BACK_FROM_L1_total_count,             0

WB_COMING_BACK_FROM_MLC_count,             0
WB_COMING_BACK_FROM_MLC_total_count,             0

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_count,         10458
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_pct,        0.546
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_total_count,         20973
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_total_pct,        0.558

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_count,       1903248
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_pct,       99.454
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_total_count,       3737163
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_total_pct,       99.442
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_sum_count,       1913706
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_sum_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_sum_total_count,       3758136
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_sum_total_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_mean,         0.99
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_stddev,         0.99
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_total_mean,         0.99
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ETC_total_stddev,         0.99

TOTAL_ONPATH_ICACHE_FILLS_count,             0
TOTAL_ONPATH_ICACHE_FILLS_total_count,             0

TOTAL_ONPATH_DCACHE_FILLS_count,             0
TOTAL_ONPATH_DCACHE_FILLS_total_count,             0

TOTAL_ONPATH_L1_FILLS_count,             0
TOTAL_ONPATH_L1_FILLS_total_count,             0

PER1K_ONPATH_ICACHE_FILLS_count,             0
PER1K_ONPATH_ICACHE_FILLS_pct,        0.000
PER1K_ONPATH_ICACHE_FILLS_total_count,             0
PER1K_ONPATH_ICACHE_FILLS_total_pct,        0.000

PER1K_ONPATH_DCACHE_FILLS_count,             0
PER1K_ONPATH_DCACHE_FILLS_pct,        0.000
PER1K_ONPATH_DCACHE_FILLS_total_count,             0
PER1K_ONPATH_DCACHE_FILLS_total_pct,        0.000

PER1K_ONPATH_L1_FILLS_count,             0
PER1K_ONPATH_L1_FILLS_pct,        0.000
PER1K_ONPATH_L1_FILLS_total_count,             0
PER1K_ONPATH_L1_FILLS_total_pct,        0.000

PER1K_L1_DEMAND_MISS_ONPATH_count,         81011
PER1K_L1_DEMAND_MISS_ONPATH_pct,        4.051
PER1K_L1_DEMAND_MISS_ONPATH_total_count,        165813
PER1K_L1_DEMAND_MISS_ONPATH_total_pct,        8.291

PER1K_L1_DEMAND_MISS_OFFPATH_count,            32
PER1K_L1_DEMAND_MISS_OFFPATH_pct,        0.002
PER1K_L1_DEMAND_MISS_OFFPATH_total_count,           108
PER1K_L1_DEMAND_MISS_OFFPATH_total_pct,        0.005

L2_IDEAL_FILL_L1_count,             0
L2_IDEAL_FILL_L1_pct,         -nan
L2_IDEAL_FILL_L1_total_count,             0
L2_IDEAL_FILL_L1_total_pct,         -nan

L2_IDEAL_MISS_L2_count,             0
L2_IDEAL_MISS_L2_pct,         -nan
L2_IDEAL_MISS_L2_total_count,             0
L2_IDEAL_MISS_L2_total_pct,         -nan
L2_IDEAL_MISS_L2_sum_count,             0
L2_IDEAL_MISS_L2_sum_pct,         -nan
L2_IDEAL_MISS_L2_sum_total_count,             0
L2_IDEAL_MISS_L2_sum_total_pct,         -nan
L2_IDEAL_MISS_L2_mean,         -nan
L2_IDEAL_MISS_L2_stddev,         -nan
L2_IDEAL_MISS_L2_total_mean,         -nan
L2_IDEAL_MISS_L2_total_stddev,         -nan

L2_IDEAL_FILL_ICACHE_count,             0
L2_IDEAL_FILL_ICACHE_pct,         -nan
L2_IDEAL_FILL_ICACHE_total_count,             0
L2_IDEAL_FILL_ICACHE_total_pct,         -nan

L2_IDEAL_MISS_ICACHE_count,             0
L2_IDEAL_MISS_ICACHE_pct,         -nan
L2_IDEAL_MISS_ICACHE_total_count,             0
L2_IDEAL_MISS_ICACHE_total_pct,         -nan
L2_IDEAL_MISS_ICACHE_sum_count,             0
L2_IDEAL_MISS_ICACHE_sum_pct,         -nan
L2_IDEAL_MISS_ICACHE_sum_total_count,             0
L2_IDEAL_MISS_ICACHE_sum_total_pct,         -nan
L2_IDEAL_MISS_ICACHE_mean,         -nan
L2_IDEAL_MISS_ICACHE_stddev,         -nan
L2_IDEAL_MISS_ICACHE_total_mean,         -nan
L2_IDEAL_MISS_ICACHE_total_stddev,         -nan

HPS_MISS_DELTA__0_count,             0
HPS_MISS_DELTA__0_pct,         -nan
HPS_MISS_DELTA__0_total_count,             0
HPS_MISS_DELTA__0_total_pct,         -nan

HPS_MISS_DELTA__1_count,             0
HPS_MISS_DELTA__1_pct,         -nan
HPS_MISS_DELTA__1_total_count,             0
HPS_MISS_DELTA__1_total_pct,         -nan

HPS_MISS_DELTA__2_count,             0
HPS_MISS_DELTA__2_pct,         -nan
HPS_MISS_DELTA__2_total_count,             0
HPS_MISS_DELTA__2_total_pct,         -nan

HPS_MISS_DELTA__3_count,             0
HPS_MISS_DELTA__3_pct,         -nan
HPS_MISS_DELTA__3_total_count,             0
HPS_MISS_DELTA__3_total_pct,         -nan

HPS_MISS_DELTA__4_count,             0
HPS_MISS_DELTA__4_pct,         -nan
HPS_MISS_DELTA__4_total_count,             0
HPS_MISS_DELTA__4_total_pct,         -nan

HPS_MISS_DELTA__5_count,             0
HPS_MISS_DELTA__5_pct,         -nan
HPS_MISS_DELTA__5_total_count,             0
HPS_MISS_DELTA__5_total_pct,         -nan

HPS_MISS_DELTA__6_count,             0
HPS_MISS_DELTA__6_pct,         -nan
HPS_MISS_DELTA__6_total_count,             0
HPS_MISS_DELTA__6_total_pct,         -nan

HPS_MISS_DELTA__7_count,             0
HPS_MISS_DELTA__7_pct,         -nan
HPS_MISS_DELTA__7_total_count,             0
HPS_MISS_DELTA__7_total_pct,         -nan

HPS_MISS_DELTA__8_count,             0
HPS_MISS_DELTA__8_pct,         -nan
HPS_MISS_DELTA__8_total_count,             0
HPS_MISS_DELTA__8_total_pct,         -nan

HPS_MISS_DELTA__9_count,             0
HPS_MISS_DELTA__9_pct,         -nan
HPS_MISS_DELTA__9_total_count,             0
HPS_MISS_DELTA__9_total_pct,         -nan
HPS_MISS_DELTA__9_sum_count,             0
HPS_MISS_DELTA__9_sum_pct,         -nan
HPS_MISS_DELTA__9_sum_total_count,             0
HPS_MISS_DELTA__9_sum_total_pct,         -nan
HPS_MISS_DELTA__9_mean,         -nan
HPS_MISS_DELTA__9_stddev,         -nan
HPS_MISS_DELTA__9_total_mean,         -nan
HPS_MISS_DELTA__9_total_stddev,         -nan

HPS_HIT_DELTA__0_count,             0
HPS_HIT_DELTA__0_pct,         -nan
HPS_HIT_DELTA__0_total_count,             0
HPS_HIT_DELTA__0_total_pct,         -nan

HPS_HIT_DELTA__1_count,             0
HPS_HIT_DELTA__1_pct,         -nan
HPS_HIT_DELTA__1_total_count,             0
HPS_HIT_DELTA__1_total_pct,         -nan

HPS_HIT_DELTA__2_count,             0
HPS_HIT_DELTA__2_pct,         -nan
HPS_HIT_DELTA__2_total_count,             0
HPS_HIT_DELTA__2_total_pct,         -nan

HPS_HIT_DELTA__3_count,             0
HPS_HIT_DELTA__3_pct,         -nan
HPS_HIT_DELTA__3_total_count,             0
HPS_HIT_DELTA__3_total_pct,         -nan

HPS_HIT_DELTA__4_count,             0
HPS_HIT_DELTA__4_pct,         -nan
HPS_HIT_DELTA__4_total_count,             0
HPS_HIT_DELTA__4_total_pct,         -nan

HPS_HIT_DELTA__5_count,             0
HPS_HIT_DELTA__5_pct,         -nan
HPS_HIT_DELTA__5_total_count,             0
HPS_HIT_DELTA__5_total_pct,         -nan

HPS_HIT_DELTA__6_count,             0
HPS_HIT_DELTA__6_pct,         -nan
HPS_HIT_DELTA__6_total_count,             0
HPS_HIT_DELTA__6_total_pct,         -nan

HPS_HIT_DELTA__7_count,             0
HPS_HIT_DELTA__7_pct,         -nan
HPS_HIT_DELTA__7_total_count,             0
HPS_HIT_DELTA__7_total_pct,         -nan

HPS_HIT_DELTA__8_count,             0
HPS_HIT_DELTA__8_pct,         -nan
HPS_HIT_DELTA__8_total_count,             0
HPS_HIT_DELTA__8_total_pct,         -nan

HPS_HIT_DELTA__9_count,             0
HPS_HIT_DELTA__9_pct,         -nan
HPS_HIT_DELTA__9_total_count,             0
HPS_HIT_DELTA__9_total_pct,         -nan
HPS_HIT_DELTA__9_sum_count,             0
HPS_HIT_DELTA__9_sum_pct,         -nan
HPS_HIT_DELTA__9_sum_total_count,             0
HPS_HIT_DELTA__9_sum_total_pct,         -nan
HPS_HIT_DELTA__9_mean,         -nan
HPS_HIT_DELTA__9_stddev,         -nan
HPS_HIT_DELTA__9_total_mean,         -nan
HPS_HIT_DELTA__9_total_stddev,         -nan

DC_MISS_DELTA__0_count,             0
DC_MISS_DELTA__0_pct,         -nan
DC_MISS_DELTA__0_total_count,             0
DC_MISS_DELTA__0_total_pct,         -nan

DC_MISS_DELTA__1_count,             0
DC_MISS_DELTA__1_pct,         -nan
DC_MISS_DELTA__1_total_count,             0
DC_MISS_DELTA__1_total_pct,         -nan

DC_MISS_DELTA__2_count,             0
DC_MISS_DELTA__2_pct,         -nan
DC_MISS_DELTA__2_total_count,             0
DC_MISS_DELTA__2_total_pct,         -nan

DC_MISS_DELTA__3_count,             0
DC_MISS_DELTA__3_pct,         -nan
DC_MISS_DELTA__3_total_count,             0
DC_MISS_DELTA__3_total_pct,         -nan

DC_MISS_DELTA__4_count,             0
DC_MISS_DELTA__4_pct,         -nan
DC_MISS_DELTA__4_total_count,             0
DC_MISS_DELTA__4_total_pct,         -nan

DC_MISS_DELTA__5_count,             0
DC_MISS_DELTA__5_pct,         -nan
DC_MISS_DELTA__5_total_count,             0
DC_MISS_DELTA__5_total_pct,         -nan

DC_MISS_DELTA__6_count,             0
DC_MISS_DELTA__6_pct,         -nan
DC_MISS_DELTA__6_total_count,             0
DC_MISS_DELTA__6_total_pct,         -nan

DC_MISS_DELTA__7_count,             0
DC_MISS_DELTA__7_pct,         -nan
DC_MISS_DELTA__7_total_count,             0
DC_MISS_DELTA__7_total_pct,         -nan

DC_MISS_DELTA__8_count,             0
DC_MISS_DELTA__8_pct,         -nan
DC_MISS_DELTA__8_total_count,             0
DC_MISS_DELTA__8_total_pct,         -nan

DC_MISS_DELTA__9_count,             0
DC_MISS_DELTA__9_pct,         -nan
DC_MISS_DELTA__9_total_count,             0
DC_MISS_DELTA__9_total_pct,         -nan
DC_MISS_DELTA__9_sum_count,             0
DC_MISS_DELTA__9_sum_pct,         -nan
DC_MISS_DELTA__9_sum_total_count,             0
DC_MISS_DELTA__9_sum_total_pct,         -nan
DC_MISS_DELTA__9_mean,         -nan
DC_MISS_DELTA__9_stddev,         -nan
DC_MISS_DELTA__9_total_mean,         -nan
DC_MISS_DELTA__9_total_stddev,         -nan

ONE_MORE_SUCESS_count,             0
ONE_MORE_SUCESS_pct,         -nan
ONE_MORE_SUCESS_total_count,             0
ONE_MORE_SUCESS_total_pct,         -nan

ONE_MORE_DISCARDED_L0CACHE_count,             0
ONE_MORE_DISCARDED_L0CACHE_pct,         -nan
ONE_MORE_DISCARDED_L0CACHE_total_count,             0
ONE_MORE_DISCARDED_L0CACHE_total_pct,         -nan

ONE_MORE_DISCARDED_MEM_REQ_FULL_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_total_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_total_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_mean,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_stddev,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_mean,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_stddev,         -nan

PREF_L1_TOTAL_SENT_count,             0
PREF_L1_TOTAL_SENT_total_count,             0

PREF_L1_TOTAL_USED_count,             0
PREF_L1_TOTAL_USED_pct,         -nan
PREF_L1_TOTAL_USED_total_count,             0
PREF_L1_TOTAL_USED_total_pct,         -nan

PREF_L1_TOTAL_PARTIAL_USED_count,             0
PREF_L1_TOTAL_PARTIAL_USED_pct,         -nan
PREF_L1_TOTAL_PARTIAL_USED_total_count,             0
PREF_L1_TOTAL_PARTIAL_USED_total_pct,         -nan

PREF_L1_TOTAL_NOT_USED_count,             0
PREF_L1_TOTAL_NOT_USED_pct,         -nan
PREF_L1_TOTAL_NOT_USED_total_count,             0
PREF_L1_TOTAL_NOT_USED_total_pct,         -nan

PREF_L1_TOTAL_DROPPED_count,             0
PREF_L1_TOTAL_DROPPED_pct,         -nan
PREF_L1_TOTAL_DROPPED_total_count,             0
PREF_L1_TOTAL_DROPPED_total_pct,         -nan
PREF_L1_TOTAL_DROPPED_sum_count,             0
PREF_L1_TOTAL_DROPPED_sum_pct,         -nan
PREF_L1_TOTAL_DROPPED_sum_total_count,             0
PREF_L1_TOTAL_DROPPED_sum_total_pct,         -nan
PREF_L1_TOTAL_DROPPED_mean,         -nan
PREF_L1_TOTAL_DROPPED_stddev,         -nan
PREF_L1_TOTAL_DROPPED_total_mean,         -nan
PREF_L1_TOTAL_DROPPED_total_stddev,         -nan

PREF_MLC_TOTAL_SENT_count,             0
PREF_MLC_TOTAL_SENT_total_count,             0

PREF_MLC_TOTAL_USED_count,             0
PREF_MLC_TOTAL_USED_pct,         -nan
PREF_MLC_TOTAL_USED_total_count,           112
PREF_MLC_TOTAL_USED_total_pct,      100.000

PREF_MLC_TOTAL_PARTIAL_USED_count,             0
PREF_MLC_TOTAL_PARTIAL_USED_pct,         -nan
PREF_MLC_TOTAL_PARTIAL_USED_total_count,             0
PREF_MLC_TOTAL_PARTIAL_USED_total_pct,        0.000

PREF_MLC_TOTAL_NOT_USED_count,             0
PREF_MLC_TOTAL_NOT_USED_pct,         -nan
PREF_MLC_TOTAL_NOT_USED_total_count,             0
PREF_MLC_TOTAL_NOT_USED_total_pct,        0.000

PREF_MLC_TOTAL_DROPPED_count,             0
PREF_MLC_TOTAL_DROPPED_pct,         -nan
PREF_MLC_TOTAL_DROPPED_total_count,             0
PREF_MLC_TOTAL_DROPPED_total_pct,        0.000
PREF_MLC_TOTAL_DROPPED_sum_count,             0
PREF_MLC_TOTAL_DROPPED_sum_pct,         -nan
PREF_MLC_TOTAL_DROPPED_sum_total_count,           112
PREF_MLC_TOTAL_DROPPED_sum_total_pct,      100.000
PREF_MLC_TOTAL_DROPPED_mean,         -nan
PREF_MLC_TOTAL_DROPPED_stddev,         -nan
PREF_MLC_TOTAL_DROPPED_total_mean,         0.00
PREF_MLC_TOTAL_DROPPED_total_stddev,         0.00

CORE_MLC_PREF_REQ_MISS_count,             0
CORE_MLC_PREF_REQ_MISS_pct,        0.000
CORE_MLC_PREF_REQ_MISS_total_count,             0
CORE_MLC_PREF_REQ_MISS_total_pct,        0.000

CORE_MLC_DEMAND_MISS_count,        165513
CORE_MLC_DEMAND_MISS_pct,      100.000
CORE_MLC_DEMAND_MISS_total_count,        325571
CORE_MLC_DEMAND_MISS_total_pct,       99.949

CORE_MLC_WB_MISS_count,             0
CORE_MLC_WB_MISS_pct,        0.000
CORE_MLC_WB_MISS_total_count,           166
CORE_MLC_WB_MISS_total_pct,        0.051
CORE_MLC_WB_MISS_sum_count,        165513
CORE_MLC_WB_MISS_sum_pct,      100.000
CORE_MLC_WB_MISS_sum_total_count,        325737
CORE_MLC_WB_MISS_sum_total_pct,      100.000
CORE_MLC_WB_MISS_mean,         1.00
CORE_MLC_WB_MISS_stddev,         0.00
CORE_MLC_WB_MISS_total_mean,         1.00
CORE_MLC_WB_MISS_total_stddev,         0.03

CORE_MLC_PREF_REQ_HIT_count,             0
CORE_MLC_PREF_REQ_HIT_pct,        0.000
CORE_MLC_PREF_REQ_HIT_total_count,             0
CORE_MLC_PREF_REQ_HIT_total_pct,        0.000

CORE_MLC_DEMAND_HIT_count,        587984
CORE_MLC_DEMAND_HIT_pct,       80.971
CORE_MLC_DEMAND_HIT_total_count,       1174008
CORE_MLC_DEMAND_HIT_total_pct,       81.014

CORE_MLC_WB_HIT_count,        138184
CORE_MLC_WB_HIT_pct,       19.029
CORE_MLC_WB_HIT_total_count,        275140
CORE_MLC_WB_HIT_total_pct,       18.986
CORE_MLC_WB_HIT_sum_count,        726168
CORE_MLC_WB_HIT_sum_pct,      100.000
CORE_MLC_WB_HIT_sum_total_count,       1449148
CORE_MLC_WB_HIT_sum_total_pct,      100.000
CORE_MLC_WB_HIT_mean,         1.19
CORE_MLC_WB_HIT_stddev,         0.65
CORE_MLC_WB_HIT_total_mean,         1.19
CORE_MLC_WB_HIT_total_stddev,         0.65

CORE_MLC_HIT_count,        587984
CORE_MLC_HIT_pct,       78.034
CORE_MLC_HIT_total_count,       1174008
CORE_MLC_HIT_total_pct,       78.289

CORE_MLC_MISS_count,        165513
CORE_MLC_MISS_pct,       21.966
CORE_MLC_MISS_total_count,        325571
CORE_MLC_MISS_total_pct,       21.711
CORE_MLC_MISS_sum_count,        753497
CORE_MLC_MISS_sum_pct,      100.000
CORE_MLC_MISS_sum_total_count,       1499579
CORE_MLC_MISS_sum_total_pct,      100.000
CORE_MLC_MISS_mean,         0.22
CORE_MLC_MISS_stddev,         0.38
CORE_MLC_MISS_total_mean,         0.22
CORE_MLC_MISS_total_stddev,         0.38

CORE_MLC_FILL_count,        165513
CORE_MLC_FILL_pct,      100.000
CORE_MLC_FILL_total_count,        325737
CORE_MLC_FILL_total_pct,      100.000

CORE_MLC_WB_FILL_count,             0
CORE_MLC_WB_FILL_pct,        0.000
CORE_MLC_WB_FILL_total_count,             0
CORE_MLC_WB_FILL_total_pct,        0.000
CORE_MLC_WB_FILL_sum_count,        165513
CORE_MLC_WB_FILL_sum_pct,      100.000
CORE_MLC_WB_FILL_sum_total_count,        325737
CORE_MLC_WB_FILL_sum_total_pct,      100.000
CORE_MLC_WB_FILL_mean,         0.00
CORE_MLC_WB_FILL_stddev,         0.00
CORE_MLC_WB_FILL_total_mean,         0.00
CORE_MLC_WB_FILL_total_stddev,         0.00

CORE_MLC_DEMAND_FILL_count,        165513
CORE_MLC_DEMAND_FILL_pct,      100.000
CORE_MLC_DEMAND_FILL_total_count,        325737
CORE_MLC_DEMAND_FILL_total_pct,      100.000

CORE_MLC_PREF_FILL_count,             0
CORE_MLC_PREF_FILL_pct,        0.000
CORE_MLC_PREF_FILL_total_count,             0
CORE_MLC_PREF_FILL_total_pct,        0.000
CORE_MLC_PREF_FILL_sum_count,        165513
CORE_MLC_PREF_FILL_sum_pct,      100.000
CORE_MLC_PREF_FILL_sum_total_count,        325737
CORE_MLC_PREF_FILL_sum_total_pct,      100.000
CORE_MLC_PREF_FILL_mean,         0.00
CORE_MLC_PREF_FILL_stddev,         0.00
CORE_MLC_PREF_FILL_total_mean,         0.00
CORE_MLC_PREF_FILL_total_stddev,         0.00

CORE_MLC_PREF_FILL_USED_count,             0
CORE_MLC_PREF_FILL_USED_pct,         -nan
CORE_MLC_PREF_FILL_USED_total_count,           112
CORE_MLC_PREF_FILL_USED_total_pct,      100.000

CORE_MLC_PREF_FILL_PARTIAL_USED_count,             0
CORE_MLC_PREF_FILL_PARTIAL_USED_pct,         -nan
CORE_MLC_PREF_FILL_PARTIAL_USED_total_count,             0
CORE_MLC_PREF_FILL_PARTIAL_USED_total_pct,        0.000

CORE_MLC_PREF_FILL_NOT_USED_count,             0
CORE_MLC_PREF_FILL_NOT_USED_pct,         -nan
CORE_MLC_PREF_FILL_NOT_USED_total_count,             0
CORE_MLC_PREF_FILL_NOT_USED_total_pct,        0.000
CORE_MLC_PREF_FILL_NOT_USED_sum_count,             0
CORE_MLC_PREF_FILL_NOT_USED_sum_pct,         -nan
CORE_MLC_PREF_FILL_NOT_USED_sum_total_count,           112
CORE_MLC_PREF_FILL_NOT_USED_sum_total_pct,      100.000
CORE_MLC_PREF_FILL_NOT_USED_mean,         -nan
CORE_MLC_PREF_FILL_NOT_USED_stddev,         -nan
CORE_MLC_PREF_FILL_NOT_USED_total_mean,         0.00
CORE_MLC_PREF_FILL_NOT_USED_total_stddev,         0.00

CORE_L1_PREF_REQ_MISS_count,             0
CORE_L1_PREF_REQ_MISS_pct,        0.000
CORE_L1_PREF_REQ_MISS_total_count,             0
CORE_L1_PREF_REQ_MISS_total_pct,        0.000

CORE_L1_DEMAND_MISS_count,         81043
CORE_L1_DEMAND_MISS_pct,       99.482
CORE_L1_DEMAND_MISS_total_count,        165921
CORE_L1_DEMAND_MISS_total_pct,       99.484

CORE_L1_WB_MISS_count,           422
CORE_L1_WB_MISS_pct,        0.518
CORE_L1_WB_MISS_total_count,           860
CORE_L1_WB_MISS_total_pct,        0.516
CORE_L1_WB_MISS_sum_count,         81465
CORE_L1_WB_MISS_sum_pct,      100.000
CORE_L1_WB_MISS_sum_total_count,        166781
CORE_L1_WB_MISS_sum_total_pct,      100.000
CORE_L1_WB_MISS_mean,         1.01
CORE_L1_WB_MISS_stddev,         0.10
CORE_L1_WB_MISS_total_mean,         1.01
CORE_L1_WB_MISS_total_stddev,         0.10

CORE_L1_PREF_REQ_HIT_count,             0
CORE_L1_PREF_REQ_HIT_pct,        0.000
CORE_L1_PREF_REQ_HIT_total_count,             0
CORE_L1_PREF_REQ_HIT_total_pct,        0.000

CORE_L1_DEMAND_HIT_count,         84470
CORE_L1_DEMAND_HIT_pct,       78.722
CORE_L1_DEMAND_HIT_total_count,        159650
CORE_L1_DEMAND_HIT_total_pct,       78.226

CORE_L1_WB_HIT_count,         22832
CORE_L1_WB_HIT_pct,       21.278
CORE_L1_WB_HIT_total_count,         44439
CORE_L1_WB_HIT_total_pct,       21.774
CORE_L1_WB_HIT_sum_count,        107302
CORE_L1_WB_HIT_sum_pct,      100.000
CORE_L1_WB_HIT_sum_total_count,        204089
CORE_L1_WB_HIT_sum_total_pct,      100.000
CORE_L1_WB_HIT_mean,         1.21
CORE_L1_WB_HIT_stddev,         0.69
CORE_L1_WB_HIT_total_mean,         1.22
CORE_L1_WB_HIT_total_stddev,         0.70

CORE_L1_HIT_count,         84470
CORE_L1_HIT_pct,       51.035
CORE_L1_HIT_total_count,        159650
CORE_L1_HIT_total_pct,       49.037

CORE_L1_MISS_count,         81043
CORE_L1_MISS_pct,       48.965
CORE_L1_MISS_total_count,        165921
CORE_L1_MISS_total_pct,       50.963
CORE_L1_MISS_sum_count,        165513
CORE_L1_MISS_sum_pct,      100.000
CORE_L1_MISS_sum_total_count,        325571
CORE_L1_MISS_sum_total_pct,      100.000
CORE_L1_MISS_mean,         0.49
CORE_L1_MISS_stddev,         0.49
CORE_L1_MISS_total_mean,         0.51
CORE_L1_MISS_total_stddev,         0.50

CORE_L1_FILL_count,         81043
CORE_L1_FILL_pct,       99.482
CORE_L1_FILL_total_count,        166087
CORE_L1_FILL_total_pct,       99.584

CORE_L1_WB_FILL_count,           422
CORE_L1_WB_FILL_pct,        0.518
CORE_L1_WB_FILL_total_count,           694
CORE_L1_WB_FILL_total_pct,        0.416
CORE_L1_WB_FILL_sum_count,         81465
CORE_L1_WB_FILL_sum_pct,      100.000
CORE_L1_WB_FILL_sum_total_count,        166781
CORE_L1_WB_FILL_sum_total_pct,      100.000
CORE_L1_WB_FILL_mean,         0.01
CORE_L1_WB_FILL_stddev,         0.07
CORE_L1_WB_FILL_total_mean,         0.00
CORE_L1_WB_FILL_total_stddev,         0.06

CORE_L1_DEMAND_FILL_count,         81043
CORE_L1_DEMAND_FILL_pct,      100.000
CORE_L1_DEMAND_FILL_total_count,        166087
CORE_L1_DEMAND_FILL_total_pct,      100.000

CORE_L1_PREF_FILL_count,             0
CORE_L1_PREF_FILL_pct,        0.000
CORE_L1_PREF_FILL_total_count,             0
CORE_L1_PREF_FILL_total_pct,        0.000
CORE_L1_PREF_FILL_sum_count,         81043
CORE_L1_PREF_FILL_sum_pct,      100.000
CORE_L1_PREF_FILL_sum_total_count,        166087
CORE_L1_PREF_FILL_sum_total_pct,      100.000
CORE_L1_PREF_FILL_mean,         0.00
CORE_L1_PREF_FILL_stddev,         0.00
CORE_L1_PREF_FILL_total_mean,         0.00
CORE_L1_PREF_FILL_total_stddev,         0.00

CORE_L1_PREF_FILL_USED_count,             0
CORE_L1_PREF_FILL_USED_pct,         -nan
CORE_L1_PREF_FILL_USED_total_count,             0
CORE_L1_PREF_FILL_USED_total_pct,         -nan

CORE_L1_PREF_FILL_PARTIAL_USED_count,             0
CORE_L1_PREF_FILL_PARTIAL_USED_pct,         -nan
CORE_L1_PREF_FILL_PARTIAL_USED_total_count,             0
CORE_L1_PREF_FILL_PARTIAL_USED_total_pct,         -nan

CORE_L1_PREF_FILL_NOT_USED_count,             0
CORE_L1_PREF_FILL_NOT_USED_pct,         -nan
CORE_L1_PREF_FILL_NOT_USED_total_count,             0
CORE_L1_PREF_FILL_NOT_USED_total_pct,         -nan
CORE_L1_PREF_FILL_NOT_USED_sum_count,             0
CORE_L1_PREF_FILL_NOT_USED_sum_pct,         -nan
CORE_L1_PREF_FILL_NOT_USED_sum_total_count,             0
CORE_L1_PREF_FILL_NOT_USED_sum_total_pct,         -nan
CORE_L1_PREF_FILL_NOT_USED_mean,         -nan
CORE_L1_PREF_FILL_NOT_USED_stddev,         -nan
CORE_L1_PREF_FILL_NOT_USED_total_mean,         -nan
CORE_L1_PREF_FILL_NOT_USED_total_stddev,         -nan

CORE_L1_DEMAND_USED_POS0_count,             0
CORE_L1_DEMAND_USED_POS0_pct,         -nan
CORE_L1_DEMAND_USED_POS0_total_count,             0
CORE_L1_DEMAND_USED_POS0_total_pct,         -nan

CORE_L1_DEMAND_USED_POS1_count,             0
CORE_L1_DEMAND_USED_POS1_pct,         -nan
CORE_L1_DEMAND_USED_POS1_total_count,             0
CORE_L1_DEMAND_USED_POS1_total_pct,         -nan

CORE_L1_DEMAND_USED_POS2_count,             0
CORE_L1_DEMAND_USED_POS2_pct,         -nan
CORE_L1_DEMAND_USED_POS2_total_count,             0
CORE_L1_DEMAND_USED_POS2_total_pct,         -nan

CORE_L1_DEMAND_USED_POS3_count,             0
CORE_L1_DEMAND_USED_POS3_pct,         -nan
CORE_L1_DEMAND_USED_POS3_total_count,             0
CORE_L1_DEMAND_USED_POS3_total_pct,         -nan

CORE_L1_DEMAND_USED_POS4_count,             0
CORE_L1_DEMAND_USED_POS4_pct,         -nan
CORE_L1_DEMAND_USED_POS4_total_count,             0
CORE_L1_DEMAND_USED_POS4_total_pct,         -nan

CORE_L1_DEMAND_USED_POS5_count,             0
CORE_L1_DEMAND_USED_POS5_pct,         -nan
CORE_L1_DEMAND_USED_POS5_total_count,             0
CORE_L1_DEMAND_USED_POS5_total_pct,         -nan

CORE_L1_DEMAND_USED_POS6_count,             0
CORE_L1_DEMAND_USED_POS6_pct,         -nan
CORE_L1_DEMAND_USED_POS6_total_count,             0
CORE_L1_DEMAND_USED_POS6_total_pct,         -nan

CORE_L1_DEMAND_USED_POS7_count,             0
CORE_L1_DEMAND_USED_POS7_pct,         -nan
CORE_L1_DEMAND_USED_POS7_total_count,             0
CORE_L1_DEMAND_USED_POS7_total_pct,         -nan

CORE_L1_DEMAND_USED_POS8_count,             0
CORE_L1_DEMAND_USED_POS8_pct,         -nan
CORE_L1_DEMAND_USED_POS8_total_count,             0
CORE_L1_DEMAND_USED_POS8_total_pct,         -nan

CORE_L1_DEMAND_USED_POS9_count,             0
CORE_L1_DEMAND_USED_POS9_pct,         -nan
CORE_L1_DEMAND_USED_POS9_total_count,             0
CORE_L1_DEMAND_USED_POS9_total_pct,         -nan

CORE_L1_DEMAND_USED_POS10_count,             0
CORE_L1_DEMAND_USED_POS10_pct,         -nan
CORE_L1_DEMAND_USED_POS10_total_count,             0
CORE_L1_DEMAND_USED_POS10_total_pct,         -nan

CORE_L1_DEMAND_USED_POS11_count,             0
CORE_L1_DEMAND_USED_POS11_pct,         -nan
CORE_L1_DEMAND_USED_POS11_total_count,             0
CORE_L1_DEMAND_USED_POS11_total_pct,         -nan

CORE_L1_DEMAND_USED_POS12_count,             0
CORE_L1_DEMAND_USED_POS12_pct,         -nan
CORE_L1_DEMAND_USED_POS12_total_count,             0
CORE_L1_DEMAND_USED_POS12_total_pct,         -nan

CORE_L1_DEMAND_USED_POS13_count,             0
CORE_L1_DEMAND_USED_POS13_pct,         -nan
CORE_L1_DEMAND_USED_POS13_total_count,             0
CORE_L1_DEMAND_USED_POS13_total_pct,         -nan

CORE_L1_DEMAND_USED_POS14_count,             0
CORE_L1_DEMAND_USED_POS14_pct,         -nan
CORE_L1_DEMAND_USED_POS14_total_count,             0
CORE_L1_DEMAND_USED_POS14_total_pct,         -nan

CORE_L1_DEMAND_USED_POS15_count,             0
CORE_L1_DEMAND_USED_POS15_pct,         -nan
CORE_L1_DEMAND_USED_POS15_total_count,             0
CORE_L1_DEMAND_USED_POS15_total_pct,         -nan

CORE_L1_DEMAND_USED_POS16_count,             0
CORE_L1_DEMAND_USED_POS16_pct,         -nan
CORE_L1_DEMAND_USED_POS16_total_count,             0
CORE_L1_DEMAND_USED_POS16_total_pct,         -nan

CORE_L1_DEMAND_USED_POS17_count,             0
CORE_L1_DEMAND_USED_POS17_pct,         -nan
CORE_L1_DEMAND_USED_POS17_total_count,             0
CORE_L1_DEMAND_USED_POS17_total_pct,         -nan

CORE_L1_DEMAND_USED_POS18_count,             0
CORE_L1_DEMAND_USED_POS18_pct,         -nan
CORE_L1_DEMAND_USED_POS18_total_count,             0
CORE_L1_DEMAND_USED_POS18_total_pct,         -nan

CORE_L1_DEMAND_USED_POS19_count,             0
CORE_L1_DEMAND_USED_POS19_pct,         -nan
CORE_L1_DEMAND_USED_POS19_total_count,             0
CORE_L1_DEMAND_USED_POS19_total_pct,         -nan

CORE_L1_DEMAND_USED_POS20_count,             0
CORE_L1_DEMAND_USED_POS20_pct,         -nan
CORE_L1_DEMAND_USED_POS20_total_count,             0
CORE_L1_DEMAND_USED_POS20_total_pct,         -nan

CORE_L1_DEMAND_USED_POS21_count,             0
CORE_L1_DEMAND_USED_POS21_pct,         -nan
CORE_L1_DEMAND_USED_POS21_total_count,             0
CORE_L1_DEMAND_USED_POS21_total_pct,         -nan

CORE_L1_DEMAND_USED_POS22_count,             0
CORE_L1_DEMAND_USED_POS22_pct,         -nan
CORE_L1_DEMAND_USED_POS22_total_count,             0
CORE_L1_DEMAND_USED_POS22_total_pct,         -nan

CORE_L1_DEMAND_USED_POS23_count,             0
CORE_L1_DEMAND_USED_POS23_pct,         -nan
CORE_L1_DEMAND_USED_POS23_total_count,             0
CORE_L1_DEMAND_USED_POS23_total_pct,         -nan

CORE_L1_DEMAND_USED_POS24_count,             0
CORE_L1_DEMAND_USED_POS24_pct,         -nan
CORE_L1_DEMAND_USED_POS24_total_count,             0
CORE_L1_DEMAND_USED_POS24_total_pct,         -nan

CORE_L1_DEMAND_USED_POS25_count,             0
CORE_L1_DEMAND_USED_POS25_pct,         -nan
CORE_L1_DEMAND_USED_POS25_total_count,             0
CORE_L1_DEMAND_USED_POS25_total_pct,         -nan

CORE_L1_DEMAND_USED_POS26_count,             0
CORE_L1_DEMAND_USED_POS26_pct,         -nan
CORE_L1_DEMAND_USED_POS26_total_count,             0
CORE_L1_DEMAND_USED_POS26_total_pct,         -nan

CORE_L1_DEMAND_USED_POS27_count,             0
CORE_L1_DEMAND_USED_POS27_pct,         -nan
CORE_L1_DEMAND_USED_POS27_total_count,             0
CORE_L1_DEMAND_USED_POS27_total_pct,         -nan

CORE_L1_DEMAND_USED_POS28_count,             0
CORE_L1_DEMAND_USED_POS28_pct,         -nan
CORE_L1_DEMAND_USED_POS28_total_count,             0
CORE_L1_DEMAND_USED_POS28_total_pct,         -nan

CORE_L1_DEMAND_USED_POS29_count,             0
CORE_L1_DEMAND_USED_POS29_pct,         -nan
CORE_L1_DEMAND_USED_POS29_total_count,             0
CORE_L1_DEMAND_USED_POS29_total_pct,         -nan

CORE_L1_DEMAND_USED_POS30_count,             0
CORE_L1_DEMAND_USED_POS30_pct,         -nan
CORE_L1_DEMAND_USED_POS30_total_count,             0
CORE_L1_DEMAND_USED_POS30_total_pct,         -nan

CORE_L1_DEMAND_USED_POS31_count,             0
CORE_L1_DEMAND_USED_POS31_pct,         -nan
CORE_L1_DEMAND_USED_POS31_total_count,             0
CORE_L1_DEMAND_USED_POS31_total_pct,         -nan

CORE_L1_DEMAND_USED_POS32_count,             0
CORE_L1_DEMAND_USED_POS32_pct,         -nan
CORE_L1_DEMAND_USED_POS32_total_count,             0
CORE_L1_DEMAND_USED_POS32_total_pct,         -nan

CORE_L1_DEMAND_USED_POS33_count,             0
CORE_L1_DEMAND_USED_POS33_pct,         -nan
CORE_L1_DEMAND_USED_POS33_total_count,             0
CORE_L1_DEMAND_USED_POS33_total_pct,         -nan

CORE_L1_DEMAND_USED_POS34_count,             0
CORE_L1_DEMAND_USED_POS34_pct,         -nan
CORE_L1_DEMAND_USED_POS34_total_count,             0
CORE_L1_DEMAND_USED_POS34_total_pct,         -nan

CORE_L1_DEMAND_USED_POS35_count,             0
CORE_L1_DEMAND_USED_POS35_pct,         -nan
CORE_L1_DEMAND_USED_POS35_total_count,             0
CORE_L1_DEMAND_USED_POS35_total_pct,         -nan

CORE_L1_DEMAND_USED_POS36_count,             0
CORE_L1_DEMAND_USED_POS36_pct,         -nan
CORE_L1_DEMAND_USED_POS36_total_count,             0
CORE_L1_DEMAND_USED_POS36_total_pct,         -nan

CORE_L1_DEMAND_USED_POS37_count,             0
CORE_L1_DEMAND_USED_POS37_pct,         -nan
CORE_L1_DEMAND_USED_POS37_total_count,             0
CORE_L1_DEMAND_USED_POS37_total_pct,         -nan

CORE_L1_DEMAND_USED_POS38_count,             0
CORE_L1_DEMAND_USED_POS38_pct,         -nan
CORE_L1_DEMAND_USED_POS38_total_count,             0
CORE_L1_DEMAND_USED_POS38_total_pct,         -nan

CORE_L1_DEMAND_USED_POS39_count,             0
CORE_L1_DEMAND_USED_POS39_pct,         -nan
CORE_L1_DEMAND_USED_POS39_total_count,             0
CORE_L1_DEMAND_USED_POS39_total_pct,         -nan

CORE_L1_DEMAND_USED_POS40_count,             0
CORE_L1_DEMAND_USED_POS40_pct,         -nan
CORE_L1_DEMAND_USED_POS40_total_count,             0
CORE_L1_DEMAND_USED_POS40_total_pct,         -nan

CORE_L1_DEMAND_USED_POS41_count,             0
CORE_L1_DEMAND_USED_POS41_pct,         -nan
CORE_L1_DEMAND_USED_POS41_total_count,             0
CORE_L1_DEMAND_USED_POS41_total_pct,         -nan

CORE_L1_DEMAND_USED_POS42_count,             0
CORE_L1_DEMAND_USED_POS42_pct,         -nan
CORE_L1_DEMAND_USED_POS42_total_count,             0
CORE_L1_DEMAND_USED_POS42_total_pct,         -nan

CORE_L1_DEMAND_USED_POS43_count,             0
CORE_L1_DEMAND_USED_POS43_pct,         -nan
CORE_L1_DEMAND_USED_POS43_total_count,             0
CORE_L1_DEMAND_USED_POS43_total_pct,         -nan

CORE_L1_DEMAND_USED_POS44_count,             0
CORE_L1_DEMAND_USED_POS44_pct,         -nan
CORE_L1_DEMAND_USED_POS44_total_count,             0
CORE_L1_DEMAND_USED_POS44_total_pct,         -nan

CORE_L1_DEMAND_USED_POS45_count,             0
CORE_L1_DEMAND_USED_POS45_pct,         -nan
CORE_L1_DEMAND_USED_POS45_total_count,             0
CORE_L1_DEMAND_USED_POS45_total_pct,         -nan

CORE_L1_DEMAND_USED_POS46_count,             0
CORE_L1_DEMAND_USED_POS46_pct,         -nan
CORE_L1_DEMAND_USED_POS46_total_count,             0
CORE_L1_DEMAND_USED_POS46_total_pct,         -nan

CORE_L1_DEMAND_USED_POS47_count,             0
CORE_L1_DEMAND_USED_POS47_pct,         -nan
CORE_L1_DEMAND_USED_POS47_total_count,             0
CORE_L1_DEMAND_USED_POS47_total_pct,         -nan

CORE_L1_DEMAND_USED_POS48_count,             0
CORE_L1_DEMAND_USED_POS48_pct,         -nan
CORE_L1_DEMAND_USED_POS48_total_count,             0
CORE_L1_DEMAND_USED_POS48_total_pct,         -nan

CORE_L1_DEMAND_USED_POS49_count,             0
CORE_L1_DEMAND_USED_POS49_pct,         -nan
CORE_L1_DEMAND_USED_POS49_total_count,             0
CORE_L1_DEMAND_USED_POS49_total_pct,         -nan

CORE_L1_DEMAND_USED_POS50_count,             0
CORE_L1_DEMAND_USED_POS50_pct,         -nan
CORE_L1_DEMAND_USED_POS50_total_count,             0
CORE_L1_DEMAND_USED_POS50_total_pct,         -nan

CORE_L1_DEMAND_USED_POS51_count,             0
CORE_L1_DEMAND_USED_POS51_pct,         -nan
CORE_L1_DEMAND_USED_POS51_total_count,             0
CORE_L1_DEMAND_USED_POS51_total_pct,         -nan

CORE_L1_DEMAND_USED_POS52_count,             0
CORE_L1_DEMAND_USED_POS52_pct,         -nan
CORE_L1_DEMAND_USED_POS52_total_count,             0
CORE_L1_DEMAND_USED_POS52_total_pct,         -nan

CORE_L1_DEMAND_USED_POS53_count,             0
CORE_L1_DEMAND_USED_POS53_pct,         -nan
CORE_L1_DEMAND_USED_POS53_total_count,             0
CORE_L1_DEMAND_USED_POS53_total_pct,         -nan

CORE_L1_DEMAND_USED_POS54_count,             0
CORE_L1_DEMAND_USED_POS54_pct,         -nan
CORE_L1_DEMAND_USED_POS54_total_count,             0
CORE_L1_DEMAND_USED_POS54_total_pct,         -nan

CORE_L1_DEMAND_USED_POS55_count,             0
CORE_L1_DEMAND_USED_POS55_pct,         -nan
CORE_L1_DEMAND_USED_POS55_total_count,             0
CORE_L1_DEMAND_USED_POS55_total_pct,         -nan

CORE_L1_DEMAND_USED_POS56_count,             0
CORE_L1_DEMAND_USED_POS56_pct,         -nan
CORE_L1_DEMAND_USED_POS56_total_count,             0
CORE_L1_DEMAND_USED_POS56_total_pct,         -nan

CORE_L1_DEMAND_USED_POS57_count,             0
CORE_L1_DEMAND_USED_POS57_pct,         -nan
CORE_L1_DEMAND_USED_POS57_total_count,             0
CORE_L1_DEMAND_USED_POS57_total_pct,         -nan

CORE_L1_DEMAND_USED_POS58_count,             0
CORE_L1_DEMAND_USED_POS58_pct,         -nan
CORE_L1_DEMAND_USED_POS58_total_count,             0
CORE_L1_DEMAND_USED_POS58_total_pct,         -nan

CORE_L1_DEMAND_USED_POS59_count,             0
CORE_L1_DEMAND_USED_POS59_pct,         -nan
CORE_L1_DEMAND_USED_POS59_total_count,             0
CORE_L1_DEMAND_USED_POS59_total_pct,         -nan

CORE_L1_DEMAND_USED_POS60_count,             0
CORE_L1_DEMAND_USED_POS60_pct,         -nan
CORE_L1_DEMAND_USED_POS60_total_count,             0
CORE_L1_DEMAND_USED_POS60_total_pct,         -nan

CORE_L1_DEMAND_USED_POS61_count,             0
CORE_L1_DEMAND_USED_POS61_pct,         -nan
CORE_L1_DEMAND_USED_POS61_total_count,             0
CORE_L1_DEMAND_USED_POS61_total_pct,         -nan

CORE_L1_DEMAND_USED_POS62_count,             0
CORE_L1_DEMAND_USED_POS62_pct,         -nan
CORE_L1_DEMAND_USED_POS62_total_count,             0
CORE_L1_DEMAND_USED_POS62_total_pct,         -nan

CORE_L1_DEMAND_USED_POS63_count,             0
CORE_L1_DEMAND_USED_POS63_pct,         -nan
CORE_L1_DEMAND_USED_POS63_total_count,             0
CORE_L1_DEMAND_USED_POS63_total_pct,         -nan

CORE_L1_DEMAND_USED_POS64_count,             0
CORE_L1_DEMAND_USED_POS64_pct,         -nan
CORE_L1_DEMAND_USED_POS64_total_count,             0
CORE_L1_DEMAND_USED_POS64_total_pct,         -nan

CORE_L1_DEMAND_USED_POS65_count,             0
CORE_L1_DEMAND_USED_POS65_pct,         -nan
CORE_L1_DEMAND_USED_POS65_total_count,             0
CORE_L1_DEMAND_USED_POS65_total_pct,         -nan

CORE_L1_DEMAND_USED_POS66_count,             0
CORE_L1_DEMAND_USED_POS66_pct,         -nan
CORE_L1_DEMAND_USED_POS66_total_count,             0
CORE_L1_DEMAND_USED_POS66_total_pct,         -nan

CORE_L1_DEMAND_USED_POS67_count,             0
CORE_L1_DEMAND_USED_POS67_pct,         -nan
CORE_L1_DEMAND_USED_POS67_total_count,             0
CORE_L1_DEMAND_USED_POS67_total_pct,         -nan

CORE_L1_DEMAND_USED_POS68_count,             0
CORE_L1_DEMAND_USED_POS68_pct,         -nan
CORE_L1_DEMAND_USED_POS68_total_count,             0
CORE_L1_DEMAND_USED_POS68_total_pct,         -nan

CORE_L1_DEMAND_USED_POS69_count,             0
CORE_L1_DEMAND_USED_POS69_pct,         -nan
CORE_L1_DEMAND_USED_POS69_total_count,             0
CORE_L1_DEMAND_USED_POS69_total_pct,         -nan

CORE_L1_DEMAND_USED_POS70_count,             0
CORE_L1_DEMAND_USED_POS70_pct,         -nan
CORE_L1_DEMAND_USED_POS70_total_count,             0
CORE_L1_DEMAND_USED_POS70_total_pct,         -nan

CORE_L1_DEMAND_USED_POS71_count,             0
CORE_L1_DEMAND_USED_POS71_pct,         -nan
CORE_L1_DEMAND_USED_POS71_total_count,             0
CORE_L1_DEMAND_USED_POS71_total_pct,         -nan

CORE_L1_DEMAND_USED_POS72_count,             0
CORE_L1_DEMAND_USED_POS72_pct,         -nan
CORE_L1_DEMAND_USED_POS72_total_count,             0
CORE_L1_DEMAND_USED_POS72_total_pct,         -nan

CORE_L1_DEMAND_USED_POS73_count,             0
CORE_L1_DEMAND_USED_POS73_pct,         -nan
CORE_L1_DEMAND_USED_POS73_total_count,             0
CORE_L1_DEMAND_USED_POS73_total_pct,         -nan

CORE_L1_DEMAND_USED_POS74_count,             0
CORE_L1_DEMAND_USED_POS74_pct,         -nan
CORE_L1_DEMAND_USED_POS74_total_count,             0
CORE_L1_DEMAND_USED_POS74_total_pct,         -nan

CORE_L1_DEMAND_USED_POS75_count,             0
CORE_L1_DEMAND_USED_POS75_pct,         -nan
CORE_L1_DEMAND_USED_POS75_total_count,             0
CORE_L1_DEMAND_USED_POS75_total_pct,         -nan

CORE_L1_DEMAND_USED_POS76_count,             0
CORE_L1_DEMAND_USED_POS76_pct,         -nan
CORE_L1_DEMAND_USED_POS76_total_count,             0
CORE_L1_DEMAND_USED_POS76_total_pct,         -nan

CORE_L1_DEMAND_USED_POS77_count,             0
CORE_L1_DEMAND_USED_POS77_pct,         -nan
CORE_L1_DEMAND_USED_POS77_total_count,             0
CORE_L1_DEMAND_USED_POS77_total_pct,         -nan

CORE_L1_DEMAND_USED_POS78_count,             0
CORE_L1_DEMAND_USED_POS78_pct,         -nan
CORE_L1_DEMAND_USED_POS78_total_count,             0
CORE_L1_DEMAND_USED_POS78_total_pct,         -nan

CORE_L1_DEMAND_USED_POS79_count,             0
CORE_L1_DEMAND_USED_POS79_pct,         -nan
CORE_L1_DEMAND_USED_POS79_total_count,             0
CORE_L1_DEMAND_USED_POS79_total_pct,         -nan

CORE_L1_DEMAND_USED_POS80_count,             0
CORE_L1_DEMAND_USED_POS80_pct,         -nan
CORE_L1_DEMAND_USED_POS80_total_count,             0
CORE_L1_DEMAND_USED_POS80_total_pct,         -nan

CORE_L1_DEMAND_USED_POS81_count,             0
CORE_L1_DEMAND_USED_POS81_pct,         -nan
CORE_L1_DEMAND_USED_POS81_total_count,             0
CORE_L1_DEMAND_USED_POS81_total_pct,         -nan

CORE_L1_DEMAND_USED_POS82_count,             0
CORE_L1_DEMAND_USED_POS82_pct,         -nan
CORE_L1_DEMAND_USED_POS82_total_count,             0
CORE_L1_DEMAND_USED_POS82_total_pct,         -nan

CORE_L1_DEMAND_USED_POS83_count,             0
CORE_L1_DEMAND_USED_POS83_pct,         -nan
CORE_L1_DEMAND_USED_POS83_total_count,             0
CORE_L1_DEMAND_USED_POS83_total_pct,         -nan

CORE_L1_DEMAND_USED_POS84_count,             0
CORE_L1_DEMAND_USED_POS84_pct,         -nan
CORE_L1_DEMAND_USED_POS84_total_count,             0
CORE_L1_DEMAND_USED_POS84_total_pct,         -nan

CORE_L1_DEMAND_USED_POS85_count,             0
CORE_L1_DEMAND_USED_POS85_pct,         -nan
CORE_L1_DEMAND_USED_POS85_total_count,             0
CORE_L1_DEMAND_USED_POS85_total_pct,         -nan

CORE_L1_DEMAND_USED_POS86_count,             0
CORE_L1_DEMAND_USED_POS86_pct,         -nan
CORE_L1_DEMAND_USED_POS86_total_count,             0
CORE_L1_DEMAND_USED_POS86_total_pct,         -nan

CORE_L1_DEMAND_USED_POS87_count,             0
CORE_L1_DEMAND_USED_POS87_pct,         -nan
CORE_L1_DEMAND_USED_POS87_total_count,             0
CORE_L1_DEMAND_USED_POS87_total_pct,         -nan

CORE_L1_DEMAND_USED_POS88_count,             0
CORE_L1_DEMAND_USED_POS88_pct,         -nan
CORE_L1_DEMAND_USED_POS88_total_count,             0
CORE_L1_DEMAND_USED_POS88_total_pct,         -nan

CORE_L1_DEMAND_USED_POS89_count,             0
CORE_L1_DEMAND_USED_POS89_pct,         -nan
CORE_L1_DEMAND_USED_POS89_total_count,             0
CORE_L1_DEMAND_USED_POS89_total_pct,         -nan

CORE_L1_DEMAND_USED_POS90_count,             0
CORE_L1_DEMAND_USED_POS90_pct,         -nan
CORE_L1_DEMAND_USED_POS90_total_count,             0
CORE_L1_DEMAND_USED_POS90_total_pct,         -nan

CORE_L1_DEMAND_USED_POS91_count,             0
CORE_L1_DEMAND_USED_POS91_pct,         -nan
CORE_L1_DEMAND_USED_POS91_total_count,             0
CORE_L1_DEMAND_USED_POS91_total_pct,         -nan

CORE_L1_DEMAND_USED_POS92_count,             0
CORE_L1_DEMAND_USED_POS92_pct,         -nan
CORE_L1_DEMAND_USED_POS92_total_count,             0
CORE_L1_DEMAND_USED_POS92_total_pct,         -nan

CORE_L1_DEMAND_USED_POS93_count,             0
CORE_L1_DEMAND_USED_POS93_pct,         -nan
CORE_L1_DEMAND_USED_POS93_total_count,             0
CORE_L1_DEMAND_USED_POS93_total_pct,         -nan

CORE_L1_DEMAND_USED_POS94_count,             0
CORE_L1_DEMAND_USED_POS94_pct,         -nan
CORE_L1_DEMAND_USED_POS94_total_count,             0
CORE_L1_DEMAND_USED_POS94_total_pct,         -nan

CORE_L1_DEMAND_USED_POS95_count,             0
CORE_L1_DEMAND_USED_POS95_pct,         -nan
CORE_L1_DEMAND_USED_POS95_total_count,             0
CORE_L1_DEMAND_USED_POS95_total_pct,         -nan

CORE_L1_DEMAND_USED_POS96_count,             0
CORE_L1_DEMAND_USED_POS96_pct,         -nan
CORE_L1_DEMAND_USED_POS96_total_count,             0
CORE_L1_DEMAND_USED_POS96_total_pct,         -nan

CORE_L1_DEMAND_USED_POS97_count,             0
CORE_L1_DEMAND_USED_POS97_pct,         -nan
CORE_L1_DEMAND_USED_POS97_total_count,             0
CORE_L1_DEMAND_USED_POS97_total_pct,         -nan

CORE_L1_DEMAND_USED_POS98_count,             0
CORE_L1_DEMAND_USED_POS98_pct,         -nan
CORE_L1_DEMAND_USED_POS98_total_count,             0
CORE_L1_DEMAND_USED_POS98_total_pct,         -nan

CORE_L1_DEMAND_USED_POS99_count,             0
CORE_L1_DEMAND_USED_POS99_pct,         -nan
CORE_L1_DEMAND_USED_POS99_total_count,             0
CORE_L1_DEMAND_USED_POS99_total_pct,         -nan

CORE_L1_DEMAND_USED_POS100_count,             0
CORE_L1_DEMAND_USED_POS100_pct,         -nan
CORE_L1_DEMAND_USED_POS100_total_count,             0
CORE_L1_DEMAND_USED_POS100_total_pct,         -nan

CORE_L1_DEMAND_USED_POS101_count,             0
CORE_L1_DEMAND_USED_POS101_pct,         -nan
CORE_L1_DEMAND_USED_POS101_total_count,             0
CORE_L1_DEMAND_USED_POS101_total_pct,         -nan

CORE_L1_DEMAND_USED_POS102_count,             0
CORE_L1_DEMAND_USED_POS102_pct,         -nan
CORE_L1_DEMAND_USED_POS102_total_count,             0
CORE_L1_DEMAND_USED_POS102_total_pct,         -nan

CORE_L1_DEMAND_USED_POS103_count,             0
CORE_L1_DEMAND_USED_POS103_pct,         -nan
CORE_L1_DEMAND_USED_POS103_total_count,             0
CORE_L1_DEMAND_USED_POS103_total_pct,         -nan

CORE_L1_DEMAND_USED_POS104_count,             0
CORE_L1_DEMAND_USED_POS104_pct,         -nan
CORE_L1_DEMAND_USED_POS104_total_count,             0
CORE_L1_DEMAND_USED_POS104_total_pct,         -nan

CORE_L1_DEMAND_USED_POS105_count,             0
CORE_L1_DEMAND_USED_POS105_pct,         -nan
CORE_L1_DEMAND_USED_POS105_total_count,             0
CORE_L1_DEMAND_USED_POS105_total_pct,         -nan

CORE_L1_DEMAND_USED_POS106_count,             0
CORE_L1_DEMAND_USED_POS106_pct,         -nan
CORE_L1_DEMAND_USED_POS106_total_count,             0
CORE_L1_DEMAND_USED_POS106_total_pct,         -nan

CORE_L1_DEMAND_USED_POS107_count,             0
CORE_L1_DEMAND_USED_POS107_pct,         -nan
CORE_L1_DEMAND_USED_POS107_total_count,             0
CORE_L1_DEMAND_USED_POS107_total_pct,         -nan

CORE_L1_DEMAND_USED_POS108_count,             0
CORE_L1_DEMAND_USED_POS108_pct,         -nan
CORE_L1_DEMAND_USED_POS108_total_count,             0
CORE_L1_DEMAND_USED_POS108_total_pct,         -nan

CORE_L1_DEMAND_USED_POS109_count,             0
CORE_L1_DEMAND_USED_POS109_pct,         -nan
CORE_L1_DEMAND_USED_POS109_total_count,             0
CORE_L1_DEMAND_USED_POS109_total_pct,         -nan

CORE_L1_DEMAND_USED_POS110_count,             0
CORE_L1_DEMAND_USED_POS110_pct,         -nan
CORE_L1_DEMAND_USED_POS110_total_count,             0
CORE_L1_DEMAND_USED_POS110_total_pct,         -nan

CORE_L1_DEMAND_USED_POS111_count,             0
CORE_L1_DEMAND_USED_POS111_pct,         -nan
CORE_L1_DEMAND_USED_POS111_total_count,             0
CORE_L1_DEMAND_USED_POS111_total_pct,         -nan

CORE_L1_DEMAND_USED_POS112_count,             0
CORE_L1_DEMAND_USED_POS112_pct,         -nan
CORE_L1_DEMAND_USED_POS112_total_count,             0
CORE_L1_DEMAND_USED_POS112_total_pct,         -nan

CORE_L1_DEMAND_USED_POS113_count,             0
CORE_L1_DEMAND_USED_POS113_pct,         -nan
CORE_L1_DEMAND_USED_POS113_total_count,             0
CORE_L1_DEMAND_USED_POS113_total_pct,         -nan

CORE_L1_DEMAND_USED_POS114_count,             0
CORE_L1_DEMAND_USED_POS114_pct,         -nan
CORE_L1_DEMAND_USED_POS114_total_count,             0
CORE_L1_DEMAND_USED_POS114_total_pct,         -nan

CORE_L1_DEMAND_USED_POS115_count,             0
CORE_L1_DEMAND_USED_POS115_pct,         -nan
CORE_L1_DEMAND_USED_POS115_total_count,             0
CORE_L1_DEMAND_USED_POS115_total_pct,         -nan

CORE_L1_DEMAND_USED_POS116_count,             0
CORE_L1_DEMAND_USED_POS116_pct,         -nan
CORE_L1_DEMAND_USED_POS116_total_count,             0
CORE_L1_DEMAND_USED_POS116_total_pct,         -nan

CORE_L1_DEMAND_USED_POS117_count,             0
CORE_L1_DEMAND_USED_POS117_pct,         -nan
CORE_L1_DEMAND_USED_POS117_total_count,             0
CORE_L1_DEMAND_USED_POS117_total_pct,         -nan

CORE_L1_DEMAND_USED_POS118_count,             0
CORE_L1_DEMAND_USED_POS118_pct,         -nan
CORE_L1_DEMAND_USED_POS118_total_count,             0
CORE_L1_DEMAND_USED_POS118_total_pct,         -nan

CORE_L1_DEMAND_USED_POS119_count,             0
CORE_L1_DEMAND_USED_POS119_pct,         -nan
CORE_L1_DEMAND_USED_POS119_total_count,             0
CORE_L1_DEMAND_USED_POS119_total_pct,         -nan

CORE_L1_DEMAND_USED_POS120_count,             0
CORE_L1_DEMAND_USED_POS120_pct,         -nan
CORE_L1_DEMAND_USED_POS120_total_count,             0
CORE_L1_DEMAND_USED_POS120_total_pct,         -nan

CORE_L1_DEMAND_USED_POS121_count,             0
CORE_L1_DEMAND_USED_POS121_pct,         -nan
CORE_L1_DEMAND_USED_POS121_total_count,             0
CORE_L1_DEMAND_USED_POS121_total_pct,         -nan

CORE_L1_DEMAND_USED_POS122_count,             0
CORE_L1_DEMAND_USED_POS122_pct,         -nan
CORE_L1_DEMAND_USED_POS122_total_count,             0
CORE_L1_DEMAND_USED_POS122_total_pct,         -nan

CORE_L1_DEMAND_USED_POS123_count,             0
CORE_L1_DEMAND_USED_POS123_pct,         -nan
CORE_L1_DEMAND_USED_POS123_total_count,             0
CORE_L1_DEMAND_USED_POS123_total_pct,         -nan

CORE_L1_DEMAND_USED_POS124_count,             0
CORE_L1_DEMAND_USED_POS124_pct,         -nan
CORE_L1_DEMAND_USED_POS124_total_count,             0
CORE_L1_DEMAND_USED_POS124_total_pct,         -nan

CORE_L1_DEMAND_USED_POS125_count,             0
CORE_L1_DEMAND_USED_POS125_pct,         -nan
CORE_L1_DEMAND_USED_POS125_total_count,             0
CORE_L1_DEMAND_USED_POS125_total_pct,         -nan

CORE_L1_DEMAND_USED_POS126_count,             0
CORE_L1_DEMAND_USED_POS126_pct,         -nan
CORE_L1_DEMAND_USED_POS126_total_count,             0
CORE_L1_DEMAND_USED_POS126_total_pct,         -nan

CORE_L1_DEMAND_USED_POS127_count,             0
CORE_L1_DEMAND_USED_POS127_pct,         -nan
CORE_L1_DEMAND_USED_POS127_total_count,             0
CORE_L1_DEMAND_USED_POS127_total_pct,         -nan
CORE_L1_DEMAND_USED_POS127_sum_count,             0
CORE_L1_DEMAND_USED_POS127_sum_pct,         -nan
CORE_L1_DEMAND_USED_POS127_sum_total_count,             0
CORE_L1_DEMAND_USED_POS127_sum_total_pct,         -nan
CORE_L1_DEMAND_USED_POS127_mean,         -nan
CORE_L1_DEMAND_USED_POS127_stddev,         -nan
CORE_L1_DEMAND_USED_POS127_total_mean,         -nan
CORE_L1_DEMAND_USED_POS127_total_stddev,         -nan

CORE_L1_PREF_USED_POS0_count,             0
CORE_L1_PREF_USED_POS0_pct,         -nan
CORE_L1_PREF_USED_POS0_total_count,             0
CORE_L1_PREF_USED_POS0_total_pct,         -nan

CORE_L1_PREF_USED_POS1_count,             0
CORE_L1_PREF_USED_POS1_pct,         -nan
CORE_L1_PREF_USED_POS1_total_count,             0
CORE_L1_PREF_USED_POS1_total_pct,         -nan

CORE_L1_PREF_USED_POS2_count,             0
CORE_L1_PREF_USED_POS2_pct,         -nan
CORE_L1_PREF_USED_POS2_total_count,             0
CORE_L1_PREF_USED_POS2_total_pct,         -nan

CORE_L1_PREF_USED_POS3_count,             0
CORE_L1_PREF_USED_POS3_pct,         -nan
CORE_L1_PREF_USED_POS3_total_count,             0
CORE_L1_PREF_USED_POS3_total_pct,         -nan

CORE_L1_PREF_USED_POS4_count,             0
CORE_L1_PREF_USED_POS4_pct,         -nan
CORE_L1_PREF_USED_POS4_total_count,             0
CORE_L1_PREF_USED_POS4_total_pct,         -nan

CORE_L1_PREF_USED_POS5_count,             0
CORE_L1_PREF_USED_POS5_pct,         -nan
CORE_L1_PREF_USED_POS5_total_count,             0
CORE_L1_PREF_USED_POS5_total_pct,         -nan

CORE_L1_PREF_USED_POS6_count,             0
CORE_L1_PREF_USED_POS6_pct,         -nan
CORE_L1_PREF_USED_POS6_total_count,             0
CORE_L1_PREF_USED_POS6_total_pct,         -nan

CORE_L1_PREF_USED_POS7_count,             0
CORE_L1_PREF_USED_POS7_pct,         -nan
CORE_L1_PREF_USED_POS7_total_count,             0
CORE_L1_PREF_USED_POS7_total_pct,         -nan

CORE_L1_PREF_USED_POS8_count,             0
CORE_L1_PREF_USED_POS8_pct,         -nan
CORE_L1_PREF_USED_POS8_total_count,             0
CORE_L1_PREF_USED_POS8_total_pct,         -nan

CORE_L1_PREF_USED_POS9_count,             0
CORE_L1_PREF_USED_POS9_pct,         -nan
CORE_L1_PREF_USED_POS9_total_count,             0
CORE_L1_PREF_USED_POS9_total_pct,         -nan

CORE_L1_PREF_USED_POS10_count,             0
CORE_L1_PREF_USED_POS10_pct,         -nan
CORE_L1_PREF_USED_POS10_total_count,             0
CORE_L1_PREF_USED_POS10_total_pct,         -nan

CORE_L1_PREF_USED_POS11_count,             0
CORE_L1_PREF_USED_POS11_pct,         -nan
CORE_L1_PREF_USED_POS11_total_count,             0
CORE_L1_PREF_USED_POS11_total_pct,         -nan

CORE_L1_PREF_USED_POS12_count,             0
CORE_L1_PREF_USED_POS12_pct,         -nan
CORE_L1_PREF_USED_POS12_total_count,             0
CORE_L1_PREF_USED_POS12_total_pct,         -nan

CORE_L1_PREF_USED_POS13_count,             0
CORE_L1_PREF_USED_POS13_pct,         -nan
CORE_L1_PREF_USED_POS13_total_count,             0
CORE_L1_PREF_USED_POS13_total_pct,         -nan

CORE_L1_PREF_USED_POS14_count,             0
CORE_L1_PREF_USED_POS14_pct,         -nan
CORE_L1_PREF_USED_POS14_total_count,             0
CORE_L1_PREF_USED_POS14_total_pct,         -nan

CORE_L1_PREF_USED_POS15_count,             0
CORE_L1_PREF_USED_POS15_pct,         -nan
CORE_L1_PREF_USED_POS15_total_count,             0
CORE_L1_PREF_USED_POS15_total_pct,         -nan

CORE_L1_PREF_USED_POS16_count,             0
CORE_L1_PREF_USED_POS16_pct,         -nan
CORE_L1_PREF_USED_POS16_total_count,             0
CORE_L1_PREF_USED_POS16_total_pct,         -nan

CORE_L1_PREF_USED_POS17_count,             0
CORE_L1_PREF_USED_POS17_pct,         -nan
CORE_L1_PREF_USED_POS17_total_count,             0
CORE_L1_PREF_USED_POS17_total_pct,         -nan

CORE_L1_PREF_USED_POS18_count,             0
CORE_L1_PREF_USED_POS18_pct,         -nan
CORE_L1_PREF_USED_POS18_total_count,             0
CORE_L1_PREF_USED_POS18_total_pct,         -nan

CORE_L1_PREF_USED_POS19_count,             0
CORE_L1_PREF_USED_POS19_pct,         -nan
CORE_L1_PREF_USED_POS19_total_count,             0
CORE_L1_PREF_USED_POS19_total_pct,         -nan

CORE_L1_PREF_USED_POS20_count,             0
CORE_L1_PREF_USED_POS20_pct,         -nan
CORE_L1_PREF_USED_POS20_total_count,             0
CORE_L1_PREF_USED_POS20_total_pct,         -nan

CORE_L1_PREF_USED_POS21_count,             0
CORE_L1_PREF_USED_POS21_pct,         -nan
CORE_L1_PREF_USED_POS21_total_count,             0
CORE_L1_PREF_USED_POS21_total_pct,         -nan

CORE_L1_PREF_USED_POS22_count,             0
CORE_L1_PREF_USED_POS22_pct,         -nan
CORE_L1_PREF_USED_POS22_total_count,             0
CORE_L1_PREF_USED_POS22_total_pct,         -nan

CORE_L1_PREF_USED_POS23_count,             0
CORE_L1_PREF_USED_POS23_pct,         -nan
CORE_L1_PREF_USED_POS23_total_count,             0
CORE_L1_PREF_USED_POS23_total_pct,         -nan

CORE_L1_PREF_USED_POS24_count,             0
CORE_L1_PREF_USED_POS24_pct,         -nan
CORE_L1_PREF_USED_POS24_total_count,             0
CORE_L1_PREF_USED_POS24_total_pct,         -nan

CORE_L1_PREF_USED_POS25_count,             0
CORE_L1_PREF_USED_POS25_pct,         -nan
CORE_L1_PREF_USED_POS25_total_count,             0
CORE_L1_PREF_USED_POS25_total_pct,         -nan

CORE_L1_PREF_USED_POS26_count,             0
CORE_L1_PREF_USED_POS26_pct,         -nan
CORE_L1_PREF_USED_POS26_total_count,             0
CORE_L1_PREF_USED_POS26_total_pct,         -nan

CORE_L1_PREF_USED_POS27_count,             0
CORE_L1_PREF_USED_POS27_pct,         -nan
CORE_L1_PREF_USED_POS27_total_count,             0
CORE_L1_PREF_USED_POS27_total_pct,         -nan

CORE_L1_PREF_USED_POS28_count,             0
CORE_L1_PREF_USED_POS28_pct,         -nan
CORE_L1_PREF_USED_POS28_total_count,             0
CORE_L1_PREF_USED_POS28_total_pct,         -nan

CORE_L1_PREF_USED_POS29_count,             0
CORE_L1_PREF_USED_POS29_pct,         -nan
CORE_L1_PREF_USED_POS29_total_count,             0
CORE_L1_PREF_USED_POS29_total_pct,         -nan

CORE_L1_PREF_USED_POS30_count,             0
CORE_L1_PREF_USED_POS30_pct,         -nan
CORE_L1_PREF_USED_POS30_total_count,             0
CORE_L1_PREF_USED_POS30_total_pct,         -nan

CORE_L1_PREF_USED_POS31_count,             0
CORE_L1_PREF_USED_POS31_pct,         -nan
CORE_L1_PREF_USED_POS31_total_count,             0
CORE_L1_PREF_USED_POS31_total_pct,         -nan

CORE_L1_PREF_USED_POS32_count,             0
CORE_L1_PREF_USED_POS32_pct,         -nan
CORE_L1_PREF_USED_POS32_total_count,             0
CORE_L1_PREF_USED_POS32_total_pct,         -nan

CORE_L1_PREF_USED_POS33_count,             0
CORE_L1_PREF_USED_POS33_pct,         -nan
CORE_L1_PREF_USED_POS33_total_count,             0
CORE_L1_PREF_USED_POS33_total_pct,         -nan

CORE_L1_PREF_USED_POS34_count,             0
CORE_L1_PREF_USED_POS34_pct,         -nan
CORE_L1_PREF_USED_POS34_total_count,             0
CORE_L1_PREF_USED_POS34_total_pct,         -nan

CORE_L1_PREF_USED_POS35_count,             0
CORE_L1_PREF_USED_POS35_pct,         -nan
CORE_L1_PREF_USED_POS35_total_count,             0
CORE_L1_PREF_USED_POS35_total_pct,         -nan

CORE_L1_PREF_USED_POS36_count,             0
CORE_L1_PREF_USED_POS36_pct,         -nan
CORE_L1_PREF_USED_POS36_total_count,             0
CORE_L1_PREF_USED_POS36_total_pct,         -nan

CORE_L1_PREF_USED_POS37_count,             0
CORE_L1_PREF_USED_POS37_pct,         -nan
CORE_L1_PREF_USED_POS37_total_count,             0
CORE_L1_PREF_USED_POS37_total_pct,         -nan

CORE_L1_PREF_USED_POS38_count,             0
CORE_L1_PREF_USED_POS38_pct,         -nan
CORE_L1_PREF_USED_POS38_total_count,             0
CORE_L1_PREF_USED_POS38_total_pct,         -nan

CORE_L1_PREF_USED_POS39_count,             0
CORE_L1_PREF_USED_POS39_pct,         -nan
CORE_L1_PREF_USED_POS39_total_count,             0
CORE_L1_PREF_USED_POS39_total_pct,         -nan

CORE_L1_PREF_USED_POS40_count,             0
CORE_L1_PREF_USED_POS40_pct,         -nan
CORE_L1_PREF_USED_POS40_total_count,             0
CORE_L1_PREF_USED_POS40_total_pct,         -nan

CORE_L1_PREF_USED_POS41_count,             0
CORE_L1_PREF_USED_POS41_pct,         -nan
CORE_L1_PREF_USED_POS41_total_count,             0
CORE_L1_PREF_USED_POS41_total_pct,         -nan

CORE_L1_PREF_USED_POS42_count,             0
CORE_L1_PREF_USED_POS42_pct,         -nan
CORE_L1_PREF_USED_POS42_total_count,             0
CORE_L1_PREF_USED_POS42_total_pct,         -nan

CORE_L1_PREF_USED_POS43_count,             0
CORE_L1_PREF_USED_POS43_pct,         -nan
CORE_L1_PREF_USED_POS43_total_count,             0
CORE_L1_PREF_USED_POS43_total_pct,         -nan

CORE_L1_PREF_USED_POS44_count,             0
CORE_L1_PREF_USED_POS44_pct,         -nan
CORE_L1_PREF_USED_POS44_total_count,             0
CORE_L1_PREF_USED_POS44_total_pct,         -nan

CORE_L1_PREF_USED_POS45_count,             0
CORE_L1_PREF_USED_POS45_pct,         -nan
CORE_L1_PREF_USED_POS45_total_count,             0
CORE_L1_PREF_USED_POS45_total_pct,         -nan

CORE_L1_PREF_USED_POS46_count,             0
CORE_L1_PREF_USED_POS46_pct,         -nan
CORE_L1_PREF_USED_POS46_total_count,             0
CORE_L1_PREF_USED_POS46_total_pct,         -nan

CORE_L1_PREF_USED_POS47_count,             0
CORE_L1_PREF_USED_POS47_pct,         -nan
CORE_L1_PREF_USED_POS47_total_count,             0
CORE_L1_PREF_USED_POS47_total_pct,         -nan

CORE_L1_PREF_USED_POS48_count,             0
CORE_L1_PREF_USED_POS48_pct,         -nan
CORE_L1_PREF_USED_POS48_total_count,             0
CORE_L1_PREF_USED_POS48_total_pct,         -nan

CORE_L1_PREF_USED_POS49_count,             0
CORE_L1_PREF_USED_POS49_pct,         -nan
CORE_L1_PREF_USED_POS49_total_count,             0
CORE_L1_PREF_USED_POS49_total_pct,         -nan

CORE_L1_PREF_USED_POS50_count,             0
CORE_L1_PREF_USED_POS50_pct,         -nan
CORE_L1_PREF_USED_POS50_total_count,             0
CORE_L1_PREF_USED_POS50_total_pct,         -nan

CORE_L1_PREF_USED_POS51_count,             0
CORE_L1_PREF_USED_POS51_pct,         -nan
CORE_L1_PREF_USED_POS51_total_count,             0
CORE_L1_PREF_USED_POS51_total_pct,         -nan

CORE_L1_PREF_USED_POS52_count,             0
CORE_L1_PREF_USED_POS52_pct,         -nan
CORE_L1_PREF_USED_POS52_total_count,             0
CORE_L1_PREF_USED_POS52_total_pct,         -nan

CORE_L1_PREF_USED_POS53_count,             0
CORE_L1_PREF_USED_POS53_pct,         -nan
CORE_L1_PREF_USED_POS53_total_count,             0
CORE_L1_PREF_USED_POS53_total_pct,         -nan

CORE_L1_PREF_USED_POS54_count,             0
CORE_L1_PREF_USED_POS54_pct,         -nan
CORE_L1_PREF_USED_POS54_total_count,             0
CORE_L1_PREF_USED_POS54_total_pct,         -nan

CORE_L1_PREF_USED_POS55_count,             0
CORE_L1_PREF_USED_POS55_pct,         -nan
CORE_L1_PREF_USED_POS55_total_count,             0
CORE_L1_PREF_USED_POS55_total_pct,         -nan

CORE_L1_PREF_USED_POS56_count,             0
CORE_L1_PREF_USED_POS56_pct,         -nan
CORE_L1_PREF_USED_POS56_total_count,             0
CORE_L1_PREF_USED_POS56_total_pct,         -nan

CORE_L1_PREF_USED_POS57_count,             0
CORE_L1_PREF_USED_POS57_pct,         -nan
CORE_L1_PREF_USED_POS57_total_count,             0
CORE_L1_PREF_USED_POS57_total_pct,         -nan

CORE_L1_PREF_USED_POS58_count,             0
CORE_L1_PREF_USED_POS58_pct,         -nan
CORE_L1_PREF_USED_POS58_total_count,             0
CORE_L1_PREF_USED_POS58_total_pct,         -nan

CORE_L1_PREF_USED_POS59_count,             0
CORE_L1_PREF_USED_POS59_pct,         -nan
CORE_L1_PREF_USED_POS59_total_count,             0
CORE_L1_PREF_USED_POS59_total_pct,         -nan

CORE_L1_PREF_USED_POS60_count,             0
CORE_L1_PREF_USED_POS60_pct,         -nan
CORE_L1_PREF_USED_POS60_total_count,             0
CORE_L1_PREF_USED_POS60_total_pct,         -nan

CORE_L1_PREF_USED_POS61_count,             0
CORE_L1_PREF_USED_POS61_pct,         -nan
CORE_L1_PREF_USED_POS61_total_count,             0
CORE_L1_PREF_USED_POS61_total_pct,         -nan

CORE_L1_PREF_USED_POS62_count,             0
CORE_L1_PREF_USED_POS62_pct,         -nan
CORE_L1_PREF_USED_POS62_total_count,             0
CORE_L1_PREF_USED_POS62_total_pct,         -nan

CORE_L1_PREF_USED_POS63_count,             0
CORE_L1_PREF_USED_POS63_pct,         -nan
CORE_L1_PREF_USED_POS63_total_count,             0
CORE_L1_PREF_USED_POS63_total_pct,         -nan

CORE_L1_PREF_USED_POS64_count,             0
CORE_L1_PREF_USED_POS64_pct,         -nan
CORE_L1_PREF_USED_POS64_total_count,             0
CORE_L1_PREF_USED_POS64_total_pct,         -nan

CORE_L1_PREF_USED_POS65_count,             0
CORE_L1_PREF_USED_POS65_pct,         -nan
CORE_L1_PREF_USED_POS65_total_count,             0
CORE_L1_PREF_USED_POS65_total_pct,         -nan

CORE_L1_PREF_USED_POS66_count,             0
CORE_L1_PREF_USED_POS66_pct,         -nan
CORE_L1_PREF_USED_POS66_total_count,             0
CORE_L1_PREF_USED_POS66_total_pct,         -nan

CORE_L1_PREF_USED_POS67_count,             0
CORE_L1_PREF_USED_POS67_pct,         -nan
CORE_L1_PREF_USED_POS67_total_count,             0
CORE_L1_PREF_USED_POS67_total_pct,         -nan

CORE_L1_PREF_USED_POS68_count,             0
CORE_L1_PREF_USED_POS68_pct,         -nan
CORE_L1_PREF_USED_POS68_total_count,             0
CORE_L1_PREF_USED_POS68_total_pct,         -nan

CORE_L1_PREF_USED_POS69_count,             0
CORE_L1_PREF_USED_POS69_pct,         -nan
CORE_L1_PREF_USED_POS69_total_count,             0
CORE_L1_PREF_USED_POS69_total_pct,         -nan

CORE_L1_PREF_USED_POS70_count,             0
CORE_L1_PREF_USED_POS70_pct,         -nan
CORE_L1_PREF_USED_POS70_total_count,             0
CORE_L1_PREF_USED_POS70_total_pct,         -nan

CORE_L1_PREF_USED_POS71_count,             0
CORE_L1_PREF_USED_POS71_pct,         -nan
CORE_L1_PREF_USED_POS71_total_count,             0
CORE_L1_PREF_USED_POS71_total_pct,         -nan

CORE_L1_PREF_USED_POS72_count,             0
CORE_L1_PREF_USED_POS72_pct,         -nan
CORE_L1_PREF_USED_POS72_total_count,             0
CORE_L1_PREF_USED_POS72_total_pct,         -nan

CORE_L1_PREF_USED_POS73_count,             0
CORE_L1_PREF_USED_POS73_pct,         -nan
CORE_L1_PREF_USED_POS73_total_count,             0
CORE_L1_PREF_USED_POS73_total_pct,         -nan

CORE_L1_PREF_USED_POS74_count,             0
CORE_L1_PREF_USED_POS74_pct,         -nan
CORE_L1_PREF_USED_POS74_total_count,             0
CORE_L1_PREF_USED_POS74_total_pct,         -nan

CORE_L1_PREF_USED_POS75_count,             0
CORE_L1_PREF_USED_POS75_pct,         -nan
CORE_L1_PREF_USED_POS75_total_count,             0
CORE_L1_PREF_USED_POS75_total_pct,         -nan

CORE_L1_PREF_USED_POS76_count,             0
CORE_L1_PREF_USED_POS76_pct,         -nan
CORE_L1_PREF_USED_POS76_total_count,             0
CORE_L1_PREF_USED_POS76_total_pct,         -nan

CORE_L1_PREF_USED_POS77_count,             0
CORE_L1_PREF_USED_POS77_pct,         -nan
CORE_L1_PREF_USED_POS77_total_count,             0
CORE_L1_PREF_USED_POS77_total_pct,         -nan

CORE_L1_PREF_USED_POS78_count,             0
CORE_L1_PREF_USED_POS78_pct,         -nan
CORE_L1_PREF_USED_POS78_total_count,             0
CORE_L1_PREF_USED_POS78_total_pct,         -nan

CORE_L1_PREF_USED_POS79_count,             0
CORE_L1_PREF_USED_POS79_pct,         -nan
CORE_L1_PREF_USED_POS79_total_count,             0
CORE_L1_PREF_USED_POS79_total_pct,         -nan

CORE_L1_PREF_USED_POS80_count,             0
CORE_L1_PREF_USED_POS80_pct,         -nan
CORE_L1_PREF_USED_POS80_total_count,             0
CORE_L1_PREF_USED_POS80_total_pct,         -nan

CORE_L1_PREF_USED_POS81_count,             0
CORE_L1_PREF_USED_POS81_pct,         -nan
CORE_L1_PREF_USED_POS81_total_count,             0
CORE_L1_PREF_USED_POS81_total_pct,         -nan

CORE_L1_PREF_USED_POS82_count,             0
CORE_L1_PREF_USED_POS82_pct,         -nan
CORE_L1_PREF_USED_POS82_total_count,             0
CORE_L1_PREF_USED_POS82_total_pct,         -nan

CORE_L1_PREF_USED_POS83_count,             0
CORE_L1_PREF_USED_POS83_pct,         -nan
CORE_L1_PREF_USED_POS83_total_count,             0
CORE_L1_PREF_USED_POS83_total_pct,         -nan

CORE_L1_PREF_USED_POS84_count,             0
CORE_L1_PREF_USED_POS84_pct,         -nan
CORE_L1_PREF_USED_POS84_total_count,             0
CORE_L1_PREF_USED_POS84_total_pct,         -nan

CORE_L1_PREF_USED_POS85_count,             0
CORE_L1_PREF_USED_POS85_pct,         -nan
CORE_L1_PREF_USED_POS85_total_count,             0
CORE_L1_PREF_USED_POS85_total_pct,         -nan

CORE_L1_PREF_USED_POS86_count,             0
CORE_L1_PREF_USED_POS86_pct,         -nan
CORE_L1_PREF_USED_POS86_total_count,             0
CORE_L1_PREF_USED_POS86_total_pct,         -nan

CORE_L1_PREF_USED_POS87_count,             0
CORE_L1_PREF_USED_POS87_pct,         -nan
CORE_L1_PREF_USED_POS87_total_count,             0
CORE_L1_PREF_USED_POS87_total_pct,         -nan

CORE_L1_PREF_USED_POS88_count,             0
CORE_L1_PREF_USED_POS88_pct,         -nan
CORE_L1_PREF_USED_POS88_total_count,             0
CORE_L1_PREF_USED_POS88_total_pct,         -nan

CORE_L1_PREF_USED_POS89_count,             0
CORE_L1_PREF_USED_POS89_pct,         -nan
CORE_L1_PREF_USED_POS89_total_count,             0
CORE_L1_PREF_USED_POS89_total_pct,         -nan

CORE_L1_PREF_USED_POS90_count,             0
CORE_L1_PREF_USED_POS90_pct,         -nan
CORE_L1_PREF_USED_POS90_total_count,             0
CORE_L1_PREF_USED_POS90_total_pct,         -nan

CORE_L1_PREF_USED_POS91_count,             0
CORE_L1_PREF_USED_POS91_pct,         -nan
CORE_L1_PREF_USED_POS91_total_count,             0
CORE_L1_PREF_USED_POS91_total_pct,         -nan

CORE_L1_PREF_USED_POS92_count,             0
CORE_L1_PREF_USED_POS92_pct,         -nan
CORE_L1_PREF_USED_POS92_total_count,             0
CORE_L1_PREF_USED_POS92_total_pct,         -nan

CORE_L1_PREF_USED_POS93_count,             0
CORE_L1_PREF_USED_POS93_pct,         -nan
CORE_L1_PREF_USED_POS93_total_count,             0
CORE_L1_PREF_USED_POS93_total_pct,         -nan

CORE_L1_PREF_USED_POS94_count,             0
CORE_L1_PREF_USED_POS94_pct,         -nan
CORE_L1_PREF_USED_POS94_total_count,             0
CORE_L1_PREF_USED_POS94_total_pct,         -nan

CORE_L1_PREF_USED_POS95_count,             0
CORE_L1_PREF_USED_POS95_pct,         -nan
CORE_L1_PREF_USED_POS95_total_count,             0
CORE_L1_PREF_USED_POS95_total_pct,         -nan

CORE_L1_PREF_USED_POS96_count,             0
CORE_L1_PREF_USED_POS96_pct,         -nan
CORE_L1_PREF_USED_POS96_total_count,             0
CORE_L1_PREF_USED_POS96_total_pct,         -nan

CORE_L1_PREF_USED_POS97_count,             0
CORE_L1_PREF_USED_POS97_pct,         -nan
CORE_L1_PREF_USED_POS97_total_count,             0
CORE_L1_PREF_USED_POS97_total_pct,         -nan

CORE_L1_PREF_USED_POS98_count,             0
CORE_L1_PREF_USED_POS98_pct,         -nan
CORE_L1_PREF_USED_POS98_total_count,             0
CORE_L1_PREF_USED_POS98_total_pct,         -nan

CORE_L1_PREF_USED_POS99_count,             0
CORE_L1_PREF_USED_POS99_pct,         -nan
CORE_L1_PREF_USED_POS99_total_count,             0
CORE_L1_PREF_USED_POS99_total_pct,         -nan

CORE_L1_PREF_USED_POS100_count,             0
CORE_L1_PREF_USED_POS100_pct,         -nan
CORE_L1_PREF_USED_POS100_total_count,             0
CORE_L1_PREF_USED_POS100_total_pct,         -nan

CORE_L1_PREF_USED_POS101_count,             0
CORE_L1_PREF_USED_POS101_pct,         -nan
CORE_L1_PREF_USED_POS101_total_count,             0
CORE_L1_PREF_USED_POS101_total_pct,         -nan

CORE_L1_PREF_USED_POS102_count,             0
CORE_L1_PREF_USED_POS102_pct,         -nan
CORE_L1_PREF_USED_POS102_total_count,             0
CORE_L1_PREF_USED_POS102_total_pct,         -nan

CORE_L1_PREF_USED_POS103_count,             0
CORE_L1_PREF_USED_POS103_pct,         -nan
CORE_L1_PREF_USED_POS103_total_count,             0
CORE_L1_PREF_USED_POS103_total_pct,         -nan

CORE_L1_PREF_USED_POS104_count,             0
CORE_L1_PREF_USED_POS104_pct,         -nan
CORE_L1_PREF_USED_POS104_total_count,             0
CORE_L1_PREF_USED_POS104_total_pct,         -nan

CORE_L1_PREF_USED_POS105_count,             0
CORE_L1_PREF_USED_POS105_pct,         -nan
CORE_L1_PREF_USED_POS105_total_count,             0
CORE_L1_PREF_USED_POS105_total_pct,         -nan

CORE_L1_PREF_USED_POS106_count,             0
CORE_L1_PREF_USED_POS106_pct,         -nan
CORE_L1_PREF_USED_POS106_total_count,             0
CORE_L1_PREF_USED_POS106_total_pct,         -nan

CORE_L1_PREF_USED_POS107_count,             0
CORE_L1_PREF_USED_POS107_pct,         -nan
CORE_L1_PREF_USED_POS107_total_count,             0
CORE_L1_PREF_USED_POS107_total_pct,         -nan

CORE_L1_PREF_USED_POS108_count,             0
CORE_L1_PREF_USED_POS108_pct,         -nan
CORE_L1_PREF_USED_POS108_total_count,             0
CORE_L1_PREF_USED_POS108_total_pct,         -nan

CORE_L1_PREF_USED_POS109_count,             0
CORE_L1_PREF_USED_POS109_pct,         -nan
CORE_L1_PREF_USED_POS109_total_count,             0
CORE_L1_PREF_USED_POS109_total_pct,         -nan

CORE_L1_PREF_USED_POS110_count,             0
CORE_L1_PREF_USED_POS110_pct,         -nan
CORE_L1_PREF_USED_POS110_total_count,             0
CORE_L1_PREF_USED_POS110_total_pct,         -nan

CORE_L1_PREF_USED_POS111_count,             0
CORE_L1_PREF_USED_POS111_pct,         -nan
CORE_L1_PREF_USED_POS111_total_count,             0
CORE_L1_PREF_USED_POS111_total_pct,         -nan

CORE_L1_PREF_USED_POS112_count,             0
CORE_L1_PREF_USED_POS112_pct,         -nan
CORE_L1_PREF_USED_POS112_total_count,             0
CORE_L1_PREF_USED_POS112_total_pct,         -nan

CORE_L1_PREF_USED_POS113_count,             0
CORE_L1_PREF_USED_POS113_pct,         -nan
CORE_L1_PREF_USED_POS113_total_count,             0
CORE_L1_PREF_USED_POS113_total_pct,         -nan

CORE_L1_PREF_USED_POS114_count,             0
CORE_L1_PREF_USED_POS114_pct,         -nan
CORE_L1_PREF_USED_POS114_total_count,             0
CORE_L1_PREF_USED_POS114_total_pct,         -nan

CORE_L1_PREF_USED_POS115_count,             0
CORE_L1_PREF_USED_POS115_pct,         -nan
CORE_L1_PREF_USED_POS115_total_count,             0
CORE_L1_PREF_USED_POS115_total_pct,         -nan

CORE_L1_PREF_USED_POS116_count,             0
CORE_L1_PREF_USED_POS116_pct,         -nan
CORE_L1_PREF_USED_POS116_total_count,             0
CORE_L1_PREF_USED_POS116_total_pct,         -nan

CORE_L1_PREF_USED_POS117_count,             0
CORE_L1_PREF_USED_POS117_pct,         -nan
CORE_L1_PREF_USED_POS117_total_count,             0
CORE_L1_PREF_USED_POS117_total_pct,         -nan

CORE_L1_PREF_USED_POS118_count,             0
CORE_L1_PREF_USED_POS118_pct,         -nan
CORE_L1_PREF_USED_POS118_total_count,             0
CORE_L1_PREF_USED_POS118_total_pct,         -nan

CORE_L1_PREF_USED_POS119_count,             0
CORE_L1_PREF_USED_POS119_pct,         -nan
CORE_L1_PREF_USED_POS119_total_count,             0
CORE_L1_PREF_USED_POS119_total_pct,         -nan

CORE_L1_PREF_USED_POS120_count,             0
CORE_L1_PREF_USED_POS120_pct,         -nan
CORE_L1_PREF_USED_POS120_total_count,             0
CORE_L1_PREF_USED_POS120_total_pct,         -nan

CORE_L1_PREF_USED_POS121_count,             0
CORE_L1_PREF_USED_POS121_pct,         -nan
CORE_L1_PREF_USED_POS121_total_count,             0
CORE_L1_PREF_USED_POS121_total_pct,         -nan

CORE_L1_PREF_USED_POS122_count,             0
CORE_L1_PREF_USED_POS122_pct,         -nan
CORE_L1_PREF_USED_POS122_total_count,             0
CORE_L1_PREF_USED_POS122_total_pct,         -nan

CORE_L1_PREF_USED_POS123_count,             0
CORE_L1_PREF_USED_POS123_pct,         -nan
CORE_L1_PREF_USED_POS123_total_count,             0
CORE_L1_PREF_USED_POS123_total_pct,         -nan

CORE_L1_PREF_USED_POS124_count,             0
CORE_L1_PREF_USED_POS124_pct,         -nan
CORE_L1_PREF_USED_POS124_total_count,             0
CORE_L1_PREF_USED_POS124_total_pct,         -nan

CORE_L1_PREF_USED_POS125_count,             0
CORE_L1_PREF_USED_POS125_pct,         -nan
CORE_L1_PREF_USED_POS125_total_count,             0
CORE_L1_PREF_USED_POS125_total_pct,         -nan

CORE_L1_PREF_USED_POS126_count,             0
CORE_L1_PREF_USED_POS126_pct,         -nan
CORE_L1_PREF_USED_POS126_total_count,             0
CORE_L1_PREF_USED_POS126_total_pct,         -nan

CORE_L1_PREF_USED_POS127_count,             0
CORE_L1_PREF_USED_POS127_pct,         -nan
CORE_L1_PREF_USED_POS127_total_count,             0
CORE_L1_PREF_USED_POS127_total_pct,         -nan
CORE_L1_PREF_USED_POS127_sum_count,             0
CORE_L1_PREF_USED_POS127_sum_pct,         -nan
CORE_L1_PREF_USED_POS127_sum_total_count,             0
CORE_L1_PREF_USED_POS127_sum_total_pct,         -nan
CORE_L1_PREF_USED_POS127_mean,         -nan
CORE_L1_PREF_USED_POS127_stddev,         -nan
CORE_L1_PREF_USED_POS127_total_mean,         -nan
CORE_L1_PREF_USED_POS127_total_stddev,         -nan

CORE_TOTAL_SETS_ALL_INTERVALS_count,             0
CORE_TOTAL_SETS_ALL_INTERVALS_total_count,             0

CORE_L1_AVG_NUM_WAYS_count,             0
CORE_L1_AVG_NUM_WAYS_pct,         -nan
CORE_L1_AVG_NUM_WAYS_total_count,             0
CORE_L1_AVG_NUM_WAYS_total_pct,         -nan

L1_PARTITION_INTERVALS_count,             0
L1_PARTITION_INTERVALS_total_count,             0

NORESET_L1_PARTITION_count,             0
NORESET_L1_PARTITION_total_count,             0

L1_SHADOW_ACCESS_count,             0
L1_SHADOW_ACCESS_total_count,             0

L1_SHADOW_ACCESS_STALLING_count,             0
L1_SHADOW_ACCESS_STALLING_total_count,             0

L1_SHADOW_ACCESS_DEMAND_count,             0
L1_SHADOW_ACCESS_DEMAND_total_count,             0

L1_SHADOW_HIT_count,             0
L1_SHADOW_HIT_total_count,             0

L1_SHADOW_HIT_STALLING_count,             0
L1_SHADOW_HIT_STALLING_total_count,             0

L1_SHADOW_HIT_DEMAND_count,             0
L1_SHADOW_HIT_DEMAND_total_count,             0

L1_SHADOW_UNTIMELY_HIT_count,             0
L1_SHADOW_UNTIMELY_HIT_total_count,             0

L1_SHADOW_UNTIMELY_HIT_STALLING_count,             0
L1_SHADOW_UNTIMELY_HIT_STALLING_total_count,             0

L1_SHADOW_UNTIMELY_HIT_DEMAND_count,             0
L1_SHADOW_UNTIMELY_HIT_DEMAND_total_count,             0

L1_SHADOW_HIT_POS0_count,             0
L1_SHADOW_HIT_POS0_pct,         -nan
L1_SHADOW_HIT_POS0_total_count,             0
L1_SHADOW_HIT_POS0_total_pct,         -nan

L1_SHADOW_HIT_POS1_count,             0
L1_SHADOW_HIT_POS1_pct,         -nan
L1_SHADOW_HIT_POS1_total_count,             0
L1_SHADOW_HIT_POS1_total_pct,         -nan

L1_SHADOW_HIT_POS2_count,             0
L1_SHADOW_HIT_POS2_pct,         -nan
L1_SHADOW_HIT_POS2_total_count,             0
L1_SHADOW_HIT_POS2_total_pct,         -nan

L1_SHADOW_HIT_POS3_count,             0
L1_SHADOW_HIT_POS3_pct,         -nan
L1_SHADOW_HIT_POS3_total_count,             0
L1_SHADOW_HIT_POS3_total_pct,         -nan

L1_SHADOW_HIT_POS4_count,             0
L1_SHADOW_HIT_POS4_pct,         -nan
L1_SHADOW_HIT_POS4_total_count,             0
L1_SHADOW_HIT_POS4_total_pct,         -nan

L1_SHADOW_HIT_POS5_count,             0
L1_SHADOW_HIT_POS5_pct,         -nan
L1_SHADOW_HIT_POS5_total_count,             0
L1_SHADOW_HIT_POS5_total_pct,         -nan

L1_SHADOW_HIT_POS6_count,             0
L1_SHADOW_HIT_POS6_pct,         -nan
L1_SHADOW_HIT_POS6_total_count,             0
L1_SHADOW_HIT_POS6_total_pct,         -nan

L1_SHADOW_HIT_POS7_count,             0
L1_SHADOW_HIT_POS7_pct,         -nan
L1_SHADOW_HIT_POS7_total_count,             0
L1_SHADOW_HIT_POS7_total_pct,         -nan

L1_SHADOW_HIT_POS8_count,             0
L1_SHADOW_HIT_POS8_pct,         -nan
L1_SHADOW_HIT_POS8_total_count,             0
L1_SHADOW_HIT_POS8_total_pct,         -nan

L1_SHADOW_HIT_POS9_count,             0
L1_SHADOW_HIT_POS9_pct,         -nan
L1_SHADOW_HIT_POS9_total_count,             0
L1_SHADOW_HIT_POS9_total_pct,         -nan

L1_SHADOW_HIT_POS10_count,             0
L1_SHADOW_HIT_POS10_pct,         -nan
L1_SHADOW_HIT_POS10_total_count,             0
L1_SHADOW_HIT_POS10_total_pct,         -nan

L1_SHADOW_HIT_POS11_count,             0
L1_SHADOW_HIT_POS11_pct,         -nan
L1_SHADOW_HIT_POS11_total_count,             0
L1_SHADOW_HIT_POS11_total_pct,         -nan

L1_SHADOW_HIT_POS12_count,             0
L1_SHADOW_HIT_POS12_pct,         -nan
L1_SHADOW_HIT_POS12_total_count,             0
L1_SHADOW_HIT_POS12_total_pct,         -nan

L1_SHADOW_HIT_POS13_count,             0
L1_SHADOW_HIT_POS13_pct,         -nan
L1_SHADOW_HIT_POS13_total_count,             0
L1_SHADOW_HIT_POS13_total_pct,         -nan

L1_SHADOW_HIT_POS14_count,             0
L1_SHADOW_HIT_POS14_pct,         -nan
L1_SHADOW_HIT_POS14_total_count,             0
L1_SHADOW_HIT_POS14_total_pct,         -nan

L1_SHADOW_HIT_POS15_count,             0
L1_SHADOW_HIT_POS15_pct,         -nan
L1_SHADOW_HIT_POS15_total_count,             0
L1_SHADOW_HIT_POS15_total_pct,         -nan

L1_SHADOW_HIT_POS16_count,             0
L1_SHADOW_HIT_POS16_pct,         -nan
L1_SHADOW_HIT_POS16_total_count,             0
L1_SHADOW_HIT_POS16_total_pct,         -nan

L1_SHADOW_HIT_POS17_count,             0
L1_SHADOW_HIT_POS17_pct,         -nan
L1_SHADOW_HIT_POS17_total_count,             0
L1_SHADOW_HIT_POS17_total_pct,         -nan

L1_SHADOW_HIT_POS18_count,             0
L1_SHADOW_HIT_POS18_pct,         -nan
L1_SHADOW_HIT_POS18_total_count,             0
L1_SHADOW_HIT_POS18_total_pct,         -nan

L1_SHADOW_HIT_POS19_count,             0
L1_SHADOW_HIT_POS19_pct,         -nan
L1_SHADOW_HIT_POS19_total_count,             0
L1_SHADOW_HIT_POS19_total_pct,         -nan

L1_SHADOW_HIT_POS20_count,             0
L1_SHADOW_HIT_POS20_pct,         -nan
L1_SHADOW_HIT_POS20_total_count,             0
L1_SHADOW_HIT_POS20_total_pct,         -nan

L1_SHADOW_HIT_POS21_count,             0
L1_SHADOW_HIT_POS21_pct,         -nan
L1_SHADOW_HIT_POS21_total_count,             0
L1_SHADOW_HIT_POS21_total_pct,         -nan

L1_SHADOW_HIT_POS22_count,             0
L1_SHADOW_HIT_POS22_pct,         -nan
L1_SHADOW_HIT_POS22_total_count,             0
L1_SHADOW_HIT_POS22_total_pct,         -nan

L1_SHADOW_HIT_POS23_count,             0
L1_SHADOW_HIT_POS23_pct,         -nan
L1_SHADOW_HIT_POS23_total_count,             0
L1_SHADOW_HIT_POS23_total_pct,         -nan

L1_SHADOW_HIT_POS24_count,             0
L1_SHADOW_HIT_POS24_pct,         -nan
L1_SHADOW_HIT_POS24_total_count,             0
L1_SHADOW_HIT_POS24_total_pct,         -nan

L1_SHADOW_HIT_POS25_count,             0
L1_SHADOW_HIT_POS25_pct,         -nan
L1_SHADOW_HIT_POS25_total_count,             0
L1_SHADOW_HIT_POS25_total_pct,         -nan

L1_SHADOW_HIT_POS26_count,             0
L1_SHADOW_HIT_POS26_pct,         -nan
L1_SHADOW_HIT_POS26_total_count,             0
L1_SHADOW_HIT_POS26_total_pct,         -nan

L1_SHADOW_HIT_POS27_count,             0
L1_SHADOW_HIT_POS27_pct,         -nan
L1_SHADOW_HIT_POS27_total_count,             0
L1_SHADOW_HIT_POS27_total_pct,         -nan

L1_SHADOW_HIT_POS28_count,             0
L1_SHADOW_HIT_POS28_pct,         -nan
L1_SHADOW_HIT_POS28_total_count,             0
L1_SHADOW_HIT_POS28_total_pct,         -nan

L1_SHADOW_HIT_POS29_count,             0
L1_SHADOW_HIT_POS29_pct,         -nan
L1_SHADOW_HIT_POS29_total_count,             0
L1_SHADOW_HIT_POS29_total_pct,         -nan

L1_SHADOW_HIT_POS30_count,             0
L1_SHADOW_HIT_POS30_pct,         -nan
L1_SHADOW_HIT_POS30_total_count,             0
L1_SHADOW_HIT_POS30_total_pct,         -nan

L1_SHADOW_HIT_POS31_count,             0
L1_SHADOW_HIT_POS31_pct,         -nan
L1_SHADOW_HIT_POS31_total_count,             0
L1_SHADOW_HIT_POS31_total_pct,         -nan

L1_SHADOW_HIT_POS32_count,             0
L1_SHADOW_HIT_POS32_pct,         -nan
L1_SHADOW_HIT_POS32_total_count,             0
L1_SHADOW_HIT_POS32_total_pct,         -nan

L1_SHADOW_HIT_POS33_count,             0
L1_SHADOW_HIT_POS33_pct,         -nan
L1_SHADOW_HIT_POS33_total_count,             0
L1_SHADOW_HIT_POS33_total_pct,         -nan

L1_SHADOW_HIT_POS34_count,             0
L1_SHADOW_HIT_POS34_pct,         -nan
L1_SHADOW_HIT_POS34_total_count,             0
L1_SHADOW_HIT_POS34_total_pct,         -nan

L1_SHADOW_HIT_POS35_count,             0
L1_SHADOW_HIT_POS35_pct,         -nan
L1_SHADOW_HIT_POS35_total_count,             0
L1_SHADOW_HIT_POS35_total_pct,         -nan

L1_SHADOW_HIT_POS36_count,             0
L1_SHADOW_HIT_POS36_pct,         -nan
L1_SHADOW_HIT_POS36_total_count,             0
L1_SHADOW_HIT_POS36_total_pct,         -nan

L1_SHADOW_HIT_POS37_count,             0
L1_SHADOW_HIT_POS37_pct,         -nan
L1_SHADOW_HIT_POS37_total_count,             0
L1_SHADOW_HIT_POS37_total_pct,         -nan

L1_SHADOW_HIT_POS38_count,             0
L1_SHADOW_HIT_POS38_pct,         -nan
L1_SHADOW_HIT_POS38_total_count,             0
L1_SHADOW_HIT_POS38_total_pct,         -nan

L1_SHADOW_HIT_POS39_count,             0
L1_SHADOW_HIT_POS39_pct,         -nan
L1_SHADOW_HIT_POS39_total_count,             0
L1_SHADOW_HIT_POS39_total_pct,         -nan

L1_SHADOW_HIT_POS40_count,             0
L1_SHADOW_HIT_POS40_pct,         -nan
L1_SHADOW_HIT_POS40_total_count,             0
L1_SHADOW_HIT_POS40_total_pct,         -nan

L1_SHADOW_HIT_POS41_count,             0
L1_SHADOW_HIT_POS41_pct,         -nan
L1_SHADOW_HIT_POS41_total_count,             0
L1_SHADOW_HIT_POS41_total_pct,         -nan

L1_SHADOW_HIT_POS42_count,             0
L1_SHADOW_HIT_POS42_pct,         -nan
L1_SHADOW_HIT_POS42_total_count,             0
L1_SHADOW_HIT_POS42_total_pct,         -nan

L1_SHADOW_HIT_POS43_count,             0
L1_SHADOW_HIT_POS43_pct,         -nan
L1_SHADOW_HIT_POS43_total_count,             0
L1_SHADOW_HIT_POS43_total_pct,         -nan

L1_SHADOW_HIT_POS44_count,             0
L1_SHADOW_HIT_POS44_pct,         -nan
L1_SHADOW_HIT_POS44_total_count,             0
L1_SHADOW_HIT_POS44_total_pct,         -nan

L1_SHADOW_HIT_POS45_count,             0
L1_SHADOW_HIT_POS45_pct,         -nan
L1_SHADOW_HIT_POS45_total_count,             0
L1_SHADOW_HIT_POS45_total_pct,         -nan

L1_SHADOW_HIT_POS46_count,             0
L1_SHADOW_HIT_POS46_pct,         -nan
L1_SHADOW_HIT_POS46_total_count,             0
L1_SHADOW_HIT_POS46_total_pct,         -nan

L1_SHADOW_HIT_POS47_count,             0
L1_SHADOW_HIT_POS47_pct,         -nan
L1_SHADOW_HIT_POS47_total_count,             0
L1_SHADOW_HIT_POS47_total_pct,         -nan

L1_SHADOW_HIT_POS48_count,             0
L1_SHADOW_HIT_POS48_pct,         -nan
L1_SHADOW_HIT_POS48_total_count,             0
L1_SHADOW_HIT_POS48_total_pct,         -nan

L1_SHADOW_HIT_POS49_count,             0
L1_SHADOW_HIT_POS49_pct,         -nan
L1_SHADOW_HIT_POS49_total_count,             0
L1_SHADOW_HIT_POS49_total_pct,         -nan

L1_SHADOW_HIT_POS50_count,             0
L1_SHADOW_HIT_POS50_pct,         -nan
L1_SHADOW_HIT_POS50_total_count,             0
L1_SHADOW_HIT_POS50_total_pct,         -nan

L1_SHADOW_HIT_POS51_count,             0
L1_SHADOW_HIT_POS51_pct,         -nan
L1_SHADOW_HIT_POS51_total_count,             0
L1_SHADOW_HIT_POS51_total_pct,         -nan

L1_SHADOW_HIT_POS52_count,             0
L1_SHADOW_HIT_POS52_pct,         -nan
L1_SHADOW_HIT_POS52_total_count,             0
L1_SHADOW_HIT_POS52_total_pct,         -nan

L1_SHADOW_HIT_POS53_count,             0
L1_SHADOW_HIT_POS53_pct,         -nan
L1_SHADOW_HIT_POS53_total_count,             0
L1_SHADOW_HIT_POS53_total_pct,         -nan

L1_SHADOW_HIT_POS54_count,             0
L1_SHADOW_HIT_POS54_pct,         -nan
L1_SHADOW_HIT_POS54_total_count,             0
L1_SHADOW_HIT_POS54_total_pct,         -nan

L1_SHADOW_HIT_POS55_count,             0
L1_SHADOW_HIT_POS55_pct,         -nan
L1_SHADOW_HIT_POS55_total_count,             0
L1_SHADOW_HIT_POS55_total_pct,         -nan

L1_SHADOW_HIT_POS56_count,             0
L1_SHADOW_HIT_POS56_pct,         -nan
L1_SHADOW_HIT_POS56_total_count,             0
L1_SHADOW_HIT_POS56_total_pct,         -nan

L1_SHADOW_HIT_POS57_count,             0
L1_SHADOW_HIT_POS57_pct,         -nan
L1_SHADOW_HIT_POS57_total_count,             0
L1_SHADOW_HIT_POS57_total_pct,         -nan

L1_SHADOW_HIT_POS58_count,             0
L1_SHADOW_HIT_POS58_pct,         -nan
L1_SHADOW_HIT_POS58_total_count,             0
L1_SHADOW_HIT_POS58_total_pct,         -nan

L1_SHADOW_HIT_POS59_count,             0
L1_SHADOW_HIT_POS59_pct,         -nan
L1_SHADOW_HIT_POS59_total_count,             0
L1_SHADOW_HIT_POS59_total_pct,         -nan

L1_SHADOW_HIT_POS60_count,             0
L1_SHADOW_HIT_POS60_pct,         -nan
L1_SHADOW_HIT_POS60_total_count,             0
L1_SHADOW_HIT_POS60_total_pct,         -nan

L1_SHADOW_HIT_POS61_count,             0
L1_SHADOW_HIT_POS61_pct,         -nan
L1_SHADOW_HIT_POS61_total_count,             0
L1_SHADOW_HIT_POS61_total_pct,         -nan

L1_SHADOW_HIT_POS62_count,             0
L1_SHADOW_HIT_POS62_pct,         -nan
L1_SHADOW_HIT_POS62_total_count,             0
L1_SHADOW_HIT_POS62_total_pct,         -nan

L1_SHADOW_HIT_POS63_count,             0
L1_SHADOW_HIT_POS63_pct,         -nan
L1_SHADOW_HIT_POS63_total_count,             0
L1_SHADOW_HIT_POS63_total_pct,         -nan

L1_SHADOW_HIT_POS64_count,             0
L1_SHADOW_HIT_POS64_pct,         -nan
L1_SHADOW_HIT_POS64_total_count,             0
L1_SHADOW_HIT_POS64_total_pct,         -nan

L1_SHADOW_HIT_POS65_count,             0
L1_SHADOW_HIT_POS65_pct,         -nan
L1_SHADOW_HIT_POS65_total_count,             0
L1_SHADOW_HIT_POS65_total_pct,         -nan

L1_SHADOW_HIT_POS66_count,             0
L1_SHADOW_HIT_POS66_pct,         -nan
L1_SHADOW_HIT_POS66_total_count,             0
L1_SHADOW_HIT_POS66_total_pct,         -nan

L1_SHADOW_HIT_POS67_count,             0
L1_SHADOW_HIT_POS67_pct,         -nan
L1_SHADOW_HIT_POS67_total_count,             0
L1_SHADOW_HIT_POS67_total_pct,         -nan

L1_SHADOW_HIT_POS68_count,             0
L1_SHADOW_HIT_POS68_pct,         -nan
L1_SHADOW_HIT_POS68_total_count,             0
L1_SHADOW_HIT_POS68_total_pct,         -nan

L1_SHADOW_HIT_POS69_count,             0
L1_SHADOW_HIT_POS69_pct,         -nan
L1_SHADOW_HIT_POS69_total_count,             0
L1_SHADOW_HIT_POS69_total_pct,         -nan

L1_SHADOW_HIT_POS70_count,             0
L1_SHADOW_HIT_POS70_pct,         -nan
L1_SHADOW_HIT_POS70_total_count,             0
L1_SHADOW_HIT_POS70_total_pct,         -nan

L1_SHADOW_HIT_POS71_count,             0
L1_SHADOW_HIT_POS71_pct,         -nan
L1_SHADOW_HIT_POS71_total_count,             0
L1_SHADOW_HIT_POS71_total_pct,         -nan

L1_SHADOW_HIT_POS72_count,             0
L1_SHADOW_HIT_POS72_pct,         -nan
L1_SHADOW_HIT_POS72_total_count,             0
L1_SHADOW_HIT_POS72_total_pct,         -nan

L1_SHADOW_HIT_POS73_count,             0
L1_SHADOW_HIT_POS73_pct,         -nan
L1_SHADOW_HIT_POS73_total_count,             0
L1_SHADOW_HIT_POS73_total_pct,         -nan

L1_SHADOW_HIT_POS74_count,             0
L1_SHADOW_HIT_POS74_pct,         -nan
L1_SHADOW_HIT_POS74_total_count,             0
L1_SHADOW_HIT_POS74_total_pct,         -nan

L1_SHADOW_HIT_POS75_count,             0
L1_SHADOW_HIT_POS75_pct,         -nan
L1_SHADOW_HIT_POS75_total_count,             0
L1_SHADOW_HIT_POS75_total_pct,         -nan

L1_SHADOW_HIT_POS76_count,             0
L1_SHADOW_HIT_POS76_pct,         -nan
L1_SHADOW_HIT_POS76_total_count,             0
L1_SHADOW_HIT_POS76_total_pct,         -nan

L1_SHADOW_HIT_POS77_count,             0
L1_SHADOW_HIT_POS77_pct,         -nan
L1_SHADOW_HIT_POS77_total_count,             0
L1_SHADOW_HIT_POS77_total_pct,         -nan

L1_SHADOW_HIT_POS78_count,             0
L1_SHADOW_HIT_POS78_pct,         -nan
L1_SHADOW_HIT_POS78_total_count,             0
L1_SHADOW_HIT_POS78_total_pct,         -nan

L1_SHADOW_HIT_POS79_count,             0
L1_SHADOW_HIT_POS79_pct,         -nan
L1_SHADOW_HIT_POS79_total_count,             0
L1_SHADOW_HIT_POS79_total_pct,         -nan

L1_SHADOW_HIT_POS80_count,             0
L1_SHADOW_HIT_POS80_pct,         -nan
L1_SHADOW_HIT_POS80_total_count,             0
L1_SHADOW_HIT_POS80_total_pct,         -nan

L1_SHADOW_HIT_POS81_count,             0
L1_SHADOW_HIT_POS81_pct,         -nan
L1_SHADOW_HIT_POS81_total_count,             0
L1_SHADOW_HIT_POS81_total_pct,         -nan

L1_SHADOW_HIT_POS82_count,             0
L1_SHADOW_HIT_POS82_pct,         -nan
L1_SHADOW_HIT_POS82_total_count,             0
L1_SHADOW_HIT_POS82_total_pct,         -nan

L1_SHADOW_HIT_POS83_count,             0
L1_SHADOW_HIT_POS83_pct,         -nan
L1_SHADOW_HIT_POS83_total_count,             0
L1_SHADOW_HIT_POS83_total_pct,         -nan

L1_SHADOW_HIT_POS84_count,             0
L1_SHADOW_HIT_POS84_pct,         -nan
L1_SHADOW_HIT_POS84_total_count,             0
L1_SHADOW_HIT_POS84_total_pct,         -nan

L1_SHADOW_HIT_POS85_count,             0
L1_SHADOW_HIT_POS85_pct,         -nan
L1_SHADOW_HIT_POS85_total_count,             0
L1_SHADOW_HIT_POS85_total_pct,         -nan

L1_SHADOW_HIT_POS86_count,             0
L1_SHADOW_HIT_POS86_pct,         -nan
L1_SHADOW_HIT_POS86_total_count,             0
L1_SHADOW_HIT_POS86_total_pct,         -nan

L1_SHADOW_HIT_POS87_count,             0
L1_SHADOW_HIT_POS87_pct,         -nan
L1_SHADOW_HIT_POS87_total_count,             0
L1_SHADOW_HIT_POS87_total_pct,         -nan

L1_SHADOW_HIT_POS88_count,             0
L1_SHADOW_HIT_POS88_pct,         -nan
L1_SHADOW_HIT_POS88_total_count,             0
L1_SHADOW_HIT_POS88_total_pct,         -nan

L1_SHADOW_HIT_POS89_count,             0
L1_SHADOW_HIT_POS89_pct,         -nan
L1_SHADOW_HIT_POS89_total_count,             0
L1_SHADOW_HIT_POS89_total_pct,         -nan

L1_SHADOW_HIT_POS90_count,             0
L1_SHADOW_HIT_POS90_pct,         -nan
L1_SHADOW_HIT_POS90_total_count,             0
L1_SHADOW_HIT_POS90_total_pct,         -nan

L1_SHADOW_HIT_POS91_count,             0
L1_SHADOW_HIT_POS91_pct,         -nan
L1_SHADOW_HIT_POS91_total_count,             0
L1_SHADOW_HIT_POS91_total_pct,         -nan

L1_SHADOW_HIT_POS92_count,             0
L1_SHADOW_HIT_POS92_pct,         -nan
L1_SHADOW_HIT_POS92_total_count,             0
L1_SHADOW_HIT_POS92_total_pct,         -nan

L1_SHADOW_HIT_POS93_count,             0
L1_SHADOW_HIT_POS93_pct,         -nan
L1_SHADOW_HIT_POS93_total_count,             0
L1_SHADOW_HIT_POS93_total_pct,         -nan

L1_SHADOW_HIT_POS94_count,             0
L1_SHADOW_HIT_POS94_pct,         -nan
L1_SHADOW_HIT_POS94_total_count,             0
L1_SHADOW_HIT_POS94_total_pct,         -nan

L1_SHADOW_HIT_POS95_count,             0
L1_SHADOW_HIT_POS95_pct,         -nan
L1_SHADOW_HIT_POS95_total_count,             0
L1_SHADOW_HIT_POS95_total_pct,         -nan

L1_SHADOW_HIT_POS96_count,             0
L1_SHADOW_HIT_POS96_pct,         -nan
L1_SHADOW_HIT_POS96_total_count,             0
L1_SHADOW_HIT_POS96_total_pct,         -nan

L1_SHADOW_HIT_POS97_count,             0
L1_SHADOW_HIT_POS97_pct,         -nan
L1_SHADOW_HIT_POS97_total_count,             0
L1_SHADOW_HIT_POS97_total_pct,         -nan

L1_SHADOW_HIT_POS98_count,             0
L1_SHADOW_HIT_POS98_pct,         -nan
L1_SHADOW_HIT_POS98_total_count,             0
L1_SHADOW_HIT_POS98_total_pct,         -nan

L1_SHADOW_HIT_POS99_count,             0
L1_SHADOW_HIT_POS99_pct,         -nan
L1_SHADOW_HIT_POS99_total_count,             0
L1_SHADOW_HIT_POS99_total_pct,         -nan

L1_SHADOW_HIT_POS100_count,             0
L1_SHADOW_HIT_POS100_pct,         -nan
L1_SHADOW_HIT_POS100_total_count,             0
L1_SHADOW_HIT_POS100_total_pct,         -nan

L1_SHADOW_HIT_POS101_count,             0
L1_SHADOW_HIT_POS101_pct,         -nan
L1_SHADOW_HIT_POS101_total_count,             0
L1_SHADOW_HIT_POS101_total_pct,         -nan

L1_SHADOW_HIT_POS102_count,             0
L1_SHADOW_HIT_POS102_pct,         -nan
L1_SHADOW_HIT_POS102_total_count,             0
L1_SHADOW_HIT_POS102_total_pct,         -nan

L1_SHADOW_HIT_POS103_count,             0
L1_SHADOW_HIT_POS103_pct,         -nan
L1_SHADOW_HIT_POS103_total_count,             0
L1_SHADOW_HIT_POS103_total_pct,         -nan

L1_SHADOW_HIT_POS104_count,             0
L1_SHADOW_HIT_POS104_pct,         -nan
L1_SHADOW_HIT_POS104_total_count,             0
L1_SHADOW_HIT_POS104_total_pct,         -nan

L1_SHADOW_HIT_POS105_count,             0
L1_SHADOW_HIT_POS105_pct,         -nan
L1_SHADOW_HIT_POS105_total_count,             0
L1_SHADOW_HIT_POS105_total_pct,         -nan

L1_SHADOW_HIT_POS106_count,             0
L1_SHADOW_HIT_POS106_pct,         -nan
L1_SHADOW_HIT_POS106_total_count,             0
L1_SHADOW_HIT_POS106_total_pct,         -nan

L1_SHADOW_HIT_POS107_count,             0
L1_SHADOW_HIT_POS107_pct,         -nan
L1_SHADOW_HIT_POS107_total_count,             0
L1_SHADOW_HIT_POS107_total_pct,         -nan

L1_SHADOW_HIT_POS108_count,             0
L1_SHADOW_HIT_POS108_pct,         -nan
L1_SHADOW_HIT_POS108_total_count,             0
L1_SHADOW_HIT_POS108_total_pct,         -nan

L1_SHADOW_HIT_POS109_count,             0
L1_SHADOW_HIT_POS109_pct,         -nan
L1_SHADOW_HIT_POS109_total_count,             0
L1_SHADOW_HIT_POS109_total_pct,         -nan

L1_SHADOW_HIT_POS110_count,             0
L1_SHADOW_HIT_POS110_pct,         -nan
L1_SHADOW_HIT_POS110_total_count,             0
L1_SHADOW_HIT_POS110_total_pct,         -nan

L1_SHADOW_HIT_POS111_count,             0
L1_SHADOW_HIT_POS111_pct,         -nan
L1_SHADOW_HIT_POS111_total_count,             0
L1_SHADOW_HIT_POS111_total_pct,         -nan

L1_SHADOW_HIT_POS112_count,             0
L1_SHADOW_HIT_POS112_pct,         -nan
L1_SHADOW_HIT_POS112_total_count,             0
L1_SHADOW_HIT_POS112_total_pct,         -nan

L1_SHADOW_HIT_POS113_count,             0
L1_SHADOW_HIT_POS113_pct,         -nan
L1_SHADOW_HIT_POS113_total_count,             0
L1_SHADOW_HIT_POS113_total_pct,         -nan

L1_SHADOW_HIT_POS114_count,             0
L1_SHADOW_HIT_POS114_pct,         -nan
L1_SHADOW_HIT_POS114_total_count,             0
L1_SHADOW_HIT_POS114_total_pct,         -nan

L1_SHADOW_HIT_POS115_count,             0
L1_SHADOW_HIT_POS115_pct,         -nan
L1_SHADOW_HIT_POS115_total_count,             0
L1_SHADOW_HIT_POS115_total_pct,         -nan

L1_SHADOW_HIT_POS116_count,             0
L1_SHADOW_HIT_POS116_pct,         -nan
L1_SHADOW_HIT_POS116_total_count,             0
L1_SHADOW_HIT_POS116_total_pct,         -nan

L1_SHADOW_HIT_POS117_count,             0
L1_SHADOW_HIT_POS117_pct,         -nan
L1_SHADOW_HIT_POS117_total_count,             0
L1_SHADOW_HIT_POS117_total_pct,         -nan

L1_SHADOW_HIT_POS118_count,             0
L1_SHADOW_HIT_POS118_pct,         -nan
L1_SHADOW_HIT_POS118_total_count,             0
L1_SHADOW_HIT_POS118_total_pct,         -nan

L1_SHADOW_HIT_POS119_count,             0
L1_SHADOW_HIT_POS119_pct,         -nan
L1_SHADOW_HIT_POS119_total_count,             0
L1_SHADOW_HIT_POS119_total_pct,         -nan

L1_SHADOW_HIT_POS120_count,             0
L1_SHADOW_HIT_POS120_pct,         -nan
L1_SHADOW_HIT_POS120_total_count,             0
L1_SHADOW_HIT_POS120_total_pct,         -nan

L1_SHADOW_HIT_POS121_count,             0
L1_SHADOW_HIT_POS121_pct,         -nan
L1_SHADOW_HIT_POS121_total_count,             0
L1_SHADOW_HIT_POS121_total_pct,         -nan

L1_SHADOW_HIT_POS122_count,             0
L1_SHADOW_HIT_POS122_pct,         -nan
L1_SHADOW_HIT_POS122_total_count,             0
L1_SHADOW_HIT_POS122_total_pct,         -nan

L1_SHADOW_HIT_POS123_count,             0
L1_SHADOW_HIT_POS123_pct,         -nan
L1_SHADOW_HIT_POS123_total_count,             0
L1_SHADOW_HIT_POS123_total_pct,         -nan

L1_SHADOW_HIT_POS124_count,             0
L1_SHADOW_HIT_POS124_pct,         -nan
L1_SHADOW_HIT_POS124_total_count,             0
L1_SHADOW_HIT_POS124_total_pct,         -nan

L1_SHADOW_HIT_POS125_count,             0
L1_SHADOW_HIT_POS125_pct,         -nan
L1_SHADOW_HIT_POS125_total_count,             0
L1_SHADOW_HIT_POS125_total_pct,         -nan

L1_SHADOW_HIT_POS126_count,             0
L1_SHADOW_HIT_POS126_pct,         -nan
L1_SHADOW_HIT_POS126_total_count,             0
L1_SHADOW_HIT_POS126_total_pct,         -nan

L1_SHADOW_HIT_POS127_count,             0
L1_SHADOW_HIT_POS127_pct,         -nan
L1_SHADOW_HIT_POS127_total_count,             0
L1_SHADOW_HIT_POS127_total_pct,         -nan
L1_SHADOW_HIT_POS127_sum_count,             0
L1_SHADOW_HIT_POS127_sum_pct,         -nan
L1_SHADOW_HIT_POS127_sum_total_count,             0
L1_SHADOW_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_HIT_POS127_mean,         -nan
L1_SHADOW_HIT_POS127_stddev,         -nan
L1_SHADOW_HIT_POS127_total_mean,         -nan
L1_SHADOW_HIT_POS127_total_stddev,         -nan

L1_SHADOW_STALLING_HIT_POS0_count,             0
L1_SHADOW_STALLING_HIT_POS0_pct,         -nan
L1_SHADOW_STALLING_HIT_POS0_total_count,             0
L1_SHADOW_STALLING_HIT_POS0_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS1_count,             0
L1_SHADOW_STALLING_HIT_POS1_pct,         -nan
L1_SHADOW_STALLING_HIT_POS1_total_count,             0
L1_SHADOW_STALLING_HIT_POS1_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS2_count,             0
L1_SHADOW_STALLING_HIT_POS2_pct,         -nan
L1_SHADOW_STALLING_HIT_POS2_total_count,             0
L1_SHADOW_STALLING_HIT_POS2_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS3_count,             0
L1_SHADOW_STALLING_HIT_POS3_pct,         -nan
L1_SHADOW_STALLING_HIT_POS3_total_count,             0
L1_SHADOW_STALLING_HIT_POS3_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS4_count,             0
L1_SHADOW_STALLING_HIT_POS4_pct,         -nan
L1_SHADOW_STALLING_HIT_POS4_total_count,             0
L1_SHADOW_STALLING_HIT_POS4_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS5_count,             0
L1_SHADOW_STALLING_HIT_POS5_pct,         -nan
L1_SHADOW_STALLING_HIT_POS5_total_count,             0
L1_SHADOW_STALLING_HIT_POS5_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS6_count,             0
L1_SHADOW_STALLING_HIT_POS6_pct,         -nan
L1_SHADOW_STALLING_HIT_POS6_total_count,             0
L1_SHADOW_STALLING_HIT_POS6_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS7_count,             0
L1_SHADOW_STALLING_HIT_POS7_pct,         -nan
L1_SHADOW_STALLING_HIT_POS7_total_count,             0
L1_SHADOW_STALLING_HIT_POS7_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS8_count,             0
L1_SHADOW_STALLING_HIT_POS8_pct,         -nan
L1_SHADOW_STALLING_HIT_POS8_total_count,             0
L1_SHADOW_STALLING_HIT_POS8_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS9_count,             0
L1_SHADOW_STALLING_HIT_POS9_pct,         -nan
L1_SHADOW_STALLING_HIT_POS9_total_count,             0
L1_SHADOW_STALLING_HIT_POS9_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS10_count,             0
L1_SHADOW_STALLING_HIT_POS10_pct,         -nan
L1_SHADOW_STALLING_HIT_POS10_total_count,             0
L1_SHADOW_STALLING_HIT_POS10_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS11_count,             0
L1_SHADOW_STALLING_HIT_POS11_pct,         -nan
L1_SHADOW_STALLING_HIT_POS11_total_count,             0
L1_SHADOW_STALLING_HIT_POS11_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS12_count,             0
L1_SHADOW_STALLING_HIT_POS12_pct,         -nan
L1_SHADOW_STALLING_HIT_POS12_total_count,             0
L1_SHADOW_STALLING_HIT_POS12_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS13_count,             0
L1_SHADOW_STALLING_HIT_POS13_pct,         -nan
L1_SHADOW_STALLING_HIT_POS13_total_count,             0
L1_SHADOW_STALLING_HIT_POS13_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS14_count,             0
L1_SHADOW_STALLING_HIT_POS14_pct,         -nan
L1_SHADOW_STALLING_HIT_POS14_total_count,             0
L1_SHADOW_STALLING_HIT_POS14_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS15_count,             0
L1_SHADOW_STALLING_HIT_POS15_pct,         -nan
L1_SHADOW_STALLING_HIT_POS15_total_count,             0
L1_SHADOW_STALLING_HIT_POS15_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS16_count,             0
L1_SHADOW_STALLING_HIT_POS16_pct,         -nan
L1_SHADOW_STALLING_HIT_POS16_total_count,             0
L1_SHADOW_STALLING_HIT_POS16_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS17_count,             0
L1_SHADOW_STALLING_HIT_POS17_pct,         -nan
L1_SHADOW_STALLING_HIT_POS17_total_count,             0
L1_SHADOW_STALLING_HIT_POS17_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS18_count,             0
L1_SHADOW_STALLING_HIT_POS18_pct,         -nan
L1_SHADOW_STALLING_HIT_POS18_total_count,             0
L1_SHADOW_STALLING_HIT_POS18_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS19_count,             0
L1_SHADOW_STALLING_HIT_POS19_pct,         -nan
L1_SHADOW_STALLING_HIT_POS19_total_count,             0
L1_SHADOW_STALLING_HIT_POS19_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS20_count,             0
L1_SHADOW_STALLING_HIT_POS20_pct,         -nan
L1_SHADOW_STALLING_HIT_POS20_total_count,             0
L1_SHADOW_STALLING_HIT_POS20_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS21_count,             0
L1_SHADOW_STALLING_HIT_POS21_pct,         -nan
L1_SHADOW_STALLING_HIT_POS21_total_count,             0
L1_SHADOW_STALLING_HIT_POS21_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS22_count,             0
L1_SHADOW_STALLING_HIT_POS22_pct,         -nan
L1_SHADOW_STALLING_HIT_POS22_total_count,             0
L1_SHADOW_STALLING_HIT_POS22_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS23_count,             0
L1_SHADOW_STALLING_HIT_POS23_pct,         -nan
L1_SHADOW_STALLING_HIT_POS23_total_count,             0
L1_SHADOW_STALLING_HIT_POS23_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS24_count,             0
L1_SHADOW_STALLING_HIT_POS24_pct,         -nan
L1_SHADOW_STALLING_HIT_POS24_total_count,             0
L1_SHADOW_STALLING_HIT_POS24_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS25_count,             0
L1_SHADOW_STALLING_HIT_POS25_pct,         -nan
L1_SHADOW_STALLING_HIT_POS25_total_count,             0
L1_SHADOW_STALLING_HIT_POS25_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS26_count,             0
L1_SHADOW_STALLING_HIT_POS26_pct,         -nan
L1_SHADOW_STALLING_HIT_POS26_total_count,             0
L1_SHADOW_STALLING_HIT_POS26_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS27_count,             0
L1_SHADOW_STALLING_HIT_POS27_pct,         -nan
L1_SHADOW_STALLING_HIT_POS27_total_count,             0
L1_SHADOW_STALLING_HIT_POS27_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS28_count,             0
L1_SHADOW_STALLING_HIT_POS28_pct,         -nan
L1_SHADOW_STALLING_HIT_POS28_total_count,             0
L1_SHADOW_STALLING_HIT_POS28_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS29_count,             0
L1_SHADOW_STALLING_HIT_POS29_pct,         -nan
L1_SHADOW_STALLING_HIT_POS29_total_count,             0
L1_SHADOW_STALLING_HIT_POS29_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS30_count,             0
L1_SHADOW_STALLING_HIT_POS30_pct,         -nan
L1_SHADOW_STALLING_HIT_POS30_total_count,             0
L1_SHADOW_STALLING_HIT_POS30_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS31_count,             0
L1_SHADOW_STALLING_HIT_POS31_pct,         -nan
L1_SHADOW_STALLING_HIT_POS31_total_count,             0
L1_SHADOW_STALLING_HIT_POS31_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS32_count,             0
L1_SHADOW_STALLING_HIT_POS32_pct,         -nan
L1_SHADOW_STALLING_HIT_POS32_total_count,             0
L1_SHADOW_STALLING_HIT_POS32_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS33_count,             0
L1_SHADOW_STALLING_HIT_POS33_pct,         -nan
L1_SHADOW_STALLING_HIT_POS33_total_count,             0
L1_SHADOW_STALLING_HIT_POS33_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS34_count,             0
L1_SHADOW_STALLING_HIT_POS34_pct,         -nan
L1_SHADOW_STALLING_HIT_POS34_total_count,             0
L1_SHADOW_STALLING_HIT_POS34_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS35_count,             0
L1_SHADOW_STALLING_HIT_POS35_pct,         -nan
L1_SHADOW_STALLING_HIT_POS35_total_count,             0
L1_SHADOW_STALLING_HIT_POS35_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS36_count,             0
L1_SHADOW_STALLING_HIT_POS36_pct,         -nan
L1_SHADOW_STALLING_HIT_POS36_total_count,             0
L1_SHADOW_STALLING_HIT_POS36_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS37_count,             0
L1_SHADOW_STALLING_HIT_POS37_pct,         -nan
L1_SHADOW_STALLING_HIT_POS37_total_count,             0
L1_SHADOW_STALLING_HIT_POS37_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS38_count,             0
L1_SHADOW_STALLING_HIT_POS38_pct,         -nan
L1_SHADOW_STALLING_HIT_POS38_total_count,             0
L1_SHADOW_STALLING_HIT_POS38_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS39_count,             0
L1_SHADOW_STALLING_HIT_POS39_pct,         -nan
L1_SHADOW_STALLING_HIT_POS39_total_count,             0
L1_SHADOW_STALLING_HIT_POS39_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS40_count,             0
L1_SHADOW_STALLING_HIT_POS40_pct,         -nan
L1_SHADOW_STALLING_HIT_POS40_total_count,             0
L1_SHADOW_STALLING_HIT_POS40_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS41_count,             0
L1_SHADOW_STALLING_HIT_POS41_pct,         -nan
L1_SHADOW_STALLING_HIT_POS41_total_count,             0
L1_SHADOW_STALLING_HIT_POS41_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS42_count,             0
L1_SHADOW_STALLING_HIT_POS42_pct,         -nan
L1_SHADOW_STALLING_HIT_POS42_total_count,             0
L1_SHADOW_STALLING_HIT_POS42_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS43_count,             0
L1_SHADOW_STALLING_HIT_POS43_pct,         -nan
L1_SHADOW_STALLING_HIT_POS43_total_count,             0
L1_SHADOW_STALLING_HIT_POS43_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS44_count,             0
L1_SHADOW_STALLING_HIT_POS44_pct,         -nan
L1_SHADOW_STALLING_HIT_POS44_total_count,             0
L1_SHADOW_STALLING_HIT_POS44_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS45_count,             0
L1_SHADOW_STALLING_HIT_POS45_pct,         -nan
L1_SHADOW_STALLING_HIT_POS45_total_count,             0
L1_SHADOW_STALLING_HIT_POS45_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS46_count,             0
L1_SHADOW_STALLING_HIT_POS46_pct,         -nan
L1_SHADOW_STALLING_HIT_POS46_total_count,             0
L1_SHADOW_STALLING_HIT_POS46_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS47_count,             0
L1_SHADOW_STALLING_HIT_POS47_pct,         -nan
L1_SHADOW_STALLING_HIT_POS47_total_count,             0
L1_SHADOW_STALLING_HIT_POS47_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS48_count,             0
L1_SHADOW_STALLING_HIT_POS48_pct,         -nan
L1_SHADOW_STALLING_HIT_POS48_total_count,             0
L1_SHADOW_STALLING_HIT_POS48_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS49_count,             0
L1_SHADOW_STALLING_HIT_POS49_pct,         -nan
L1_SHADOW_STALLING_HIT_POS49_total_count,             0
L1_SHADOW_STALLING_HIT_POS49_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS50_count,             0
L1_SHADOW_STALLING_HIT_POS50_pct,         -nan
L1_SHADOW_STALLING_HIT_POS50_total_count,             0
L1_SHADOW_STALLING_HIT_POS50_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS51_count,             0
L1_SHADOW_STALLING_HIT_POS51_pct,         -nan
L1_SHADOW_STALLING_HIT_POS51_total_count,             0
L1_SHADOW_STALLING_HIT_POS51_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS52_count,             0
L1_SHADOW_STALLING_HIT_POS52_pct,         -nan
L1_SHADOW_STALLING_HIT_POS52_total_count,             0
L1_SHADOW_STALLING_HIT_POS52_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS53_count,             0
L1_SHADOW_STALLING_HIT_POS53_pct,         -nan
L1_SHADOW_STALLING_HIT_POS53_total_count,             0
L1_SHADOW_STALLING_HIT_POS53_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS54_count,             0
L1_SHADOW_STALLING_HIT_POS54_pct,         -nan
L1_SHADOW_STALLING_HIT_POS54_total_count,             0
L1_SHADOW_STALLING_HIT_POS54_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS55_count,             0
L1_SHADOW_STALLING_HIT_POS55_pct,         -nan
L1_SHADOW_STALLING_HIT_POS55_total_count,             0
L1_SHADOW_STALLING_HIT_POS55_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS56_count,             0
L1_SHADOW_STALLING_HIT_POS56_pct,         -nan
L1_SHADOW_STALLING_HIT_POS56_total_count,             0
L1_SHADOW_STALLING_HIT_POS56_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS57_count,             0
L1_SHADOW_STALLING_HIT_POS57_pct,         -nan
L1_SHADOW_STALLING_HIT_POS57_total_count,             0
L1_SHADOW_STALLING_HIT_POS57_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS58_count,             0
L1_SHADOW_STALLING_HIT_POS58_pct,         -nan
L1_SHADOW_STALLING_HIT_POS58_total_count,             0
L1_SHADOW_STALLING_HIT_POS58_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS59_count,             0
L1_SHADOW_STALLING_HIT_POS59_pct,         -nan
L1_SHADOW_STALLING_HIT_POS59_total_count,             0
L1_SHADOW_STALLING_HIT_POS59_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS60_count,             0
L1_SHADOW_STALLING_HIT_POS60_pct,         -nan
L1_SHADOW_STALLING_HIT_POS60_total_count,             0
L1_SHADOW_STALLING_HIT_POS60_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS61_count,             0
L1_SHADOW_STALLING_HIT_POS61_pct,         -nan
L1_SHADOW_STALLING_HIT_POS61_total_count,             0
L1_SHADOW_STALLING_HIT_POS61_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS62_count,             0
L1_SHADOW_STALLING_HIT_POS62_pct,         -nan
L1_SHADOW_STALLING_HIT_POS62_total_count,             0
L1_SHADOW_STALLING_HIT_POS62_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS63_count,             0
L1_SHADOW_STALLING_HIT_POS63_pct,         -nan
L1_SHADOW_STALLING_HIT_POS63_total_count,             0
L1_SHADOW_STALLING_HIT_POS63_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS64_count,             0
L1_SHADOW_STALLING_HIT_POS64_pct,         -nan
L1_SHADOW_STALLING_HIT_POS64_total_count,             0
L1_SHADOW_STALLING_HIT_POS64_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS65_count,             0
L1_SHADOW_STALLING_HIT_POS65_pct,         -nan
L1_SHADOW_STALLING_HIT_POS65_total_count,             0
L1_SHADOW_STALLING_HIT_POS65_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS66_count,             0
L1_SHADOW_STALLING_HIT_POS66_pct,         -nan
L1_SHADOW_STALLING_HIT_POS66_total_count,             0
L1_SHADOW_STALLING_HIT_POS66_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS67_count,             0
L1_SHADOW_STALLING_HIT_POS67_pct,         -nan
L1_SHADOW_STALLING_HIT_POS67_total_count,             0
L1_SHADOW_STALLING_HIT_POS67_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS68_count,             0
L1_SHADOW_STALLING_HIT_POS68_pct,         -nan
L1_SHADOW_STALLING_HIT_POS68_total_count,             0
L1_SHADOW_STALLING_HIT_POS68_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS69_count,             0
L1_SHADOW_STALLING_HIT_POS69_pct,         -nan
L1_SHADOW_STALLING_HIT_POS69_total_count,             0
L1_SHADOW_STALLING_HIT_POS69_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS70_count,             0
L1_SHADOW_STALLING_HIT_POS70_pct,         -nan
L1_SHADOW_STALLING_HIT_POS70_total_count,             0
L1_SHADOW_STALLING_HIT_POS70_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS71_count,             0
L1_SHADOW_STALLING_HIT_POS71_pct,         -nan
L1_SHADOW_STALLING_HIT_POS71_total_count,             0
L1_SHADOW_STALLING_HIT_POS71_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS72_count,             0
L1_SHADOW_STALLING_HIT_POS72_pct,         -nan
L1_SHADOW_STALLING_HIT_POS72_total_count,             0
L1_SHADOW_STALLING_HIT_POS72_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS73_count,             0
L1_SHADOW_STALLING_HIT_POS73_pct,         -nan
L1_SHADOW_STALLING_HIT_POS73_total_count,             0
L1_SHADOW_STALLING_HIT_POS73_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS74_count,             0
L1_SHADOW_STALLING_HIT_POS74_pct,         -nan
L1_SHADOW_STALLING_HIT_POS74_total_count,             0
L1_SHADOW_STALLING_HIT_POS74_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS75_count,             0
L1_SHADOW_STALLING_HIT_POS75_pct,         -nan
L1_SHADOW_STALLING_HIT_POS75_total_count,             0
L1_SHADOW_STALLING_HIT_POS75_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS76_count,             0
L1_SHADOW_STALLING_HIT_POS76_pct,         -nan
L1_SHADOW_STALLING_HIT_POS76_total_count,             0
L1_SHADOW_STALLING_HIT_POS76_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS77_count,             0
L1_SHADOW_STALLING_HIT_POS77_pct,         -nan
L1_SHADOW_STALLING_HIT_POS77_total_count,             0
L1_SHADOW_STALLING_HIT_POS77_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS78_count,             0
L1_SHADOW_STALLING_HIT_POS78_pct,         -nan
L1_SHADOW_STALLING_HIT_POS78_total_count,             0
L1_SHADOW_STALLING_HIT_POS78_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS79_count,             0
L1_SHADOW_STALLING_HIT_POS79_pct,         -nan
L1_SHADOW_STALLING_HIT_POS79_total_count,             0
L1_SHADOW_STALLING_HIT_POS79_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS80_count,             0
L1_SHADOW_STALLING_HIT_POS80_pct,         -nan
L1_SHADOW_STALLING_HIT_POS80_total_count,             0
L1_SHADOW_STALLING_HIT_POS80_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS81_count,             0
L1_SHADOW_STALLING_HIT_POS81_pct,         -nan
L1_SHADOW_STALLING_HIT_POS81_total_count,             0
L1_SHADOW_STALLING_HIT_POS81_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS82_count,             0
L1_SHADOW_STALLING_HIT_POS82_pct,         -nan
L1_SHADOW_STALLING_HIT_POS82_total_count,             0
L1_SHADOW_STALLING_HIT_POS82_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS83_count,             0
L1_SHADOW_STALLING_HIT_POS83_pct,         -nan
L1_SHADOW_STALLING_HIT_POS83_total_count,             0
L1_SHADOW_STALLING_HIT_POS83_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS84_count,             0
L1_SHADOW_STALLING_HIT_POS84_pct,         -nan
L1_SHADOW_STALLING_HIT_POS84_total_count,             0
L1_SHADOW_STALLING_HIT_POS84_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS85_count,             0
L1_SHADOW_STALLING_HIT_POS85_pct,         -nan
L1_SHADOW_STALLING_HIT_POS85_total_count,             0
L1_SHADOW_STALLING_HIT_POS85_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS86_count,             0
L1_SHADOW_STALLING_HIT_POS86_pct,         -nan
L1_SHADOW_STALLING_HIT_POS86_total_count,             0
L1_SHADOW_STALLING_HIT_POS86_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS87_count,             0
L1_SHADOW_STALLING_HIT_POS87_pct,         -nan
L1_SHADOW_STALLING_HIT_POS87_total_count,             0
L1_SHADOW_STALLING_HIT_POS87_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS88_count,             0
L1_SHADOW_STALLING_HIT_POS88_pct,         -nan
L1_SHADOW_STALLING_HIT_POS88_total_count,             0
L1_SHADOW_STALLING_HIT_POS88_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS89_count,             0
L1_SHADOW_STALLING_HIT_POS89_pct,         -nan
L1_SHADOW_STALLING_HIT_POS89_total_count,             0
L1_SHADOW_STALLING_HIT_POS89_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS90_count,             0
L1_SHADOW_STALLING_HIT_POS90_pct,         -nan
L1_SHADOW_STALLING_HIT_POS90_total_count,             0
L1_SHADOW_STALLING_HIT_POS90_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS91_count,             0
L1_SHADOW_STALLING_HIT_POS91_pct,         -nan
L1_SHADOW_STALLING_HIT_POS91_total_count,             0
L1_SHADOW_STALLING_HIT_POS91_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS92_count,             0
L1_SHADOW_STALLING_HIT_POS92_pct,         -nan
L1_SHADOW_STALLING_HIT_POS92_total_count,             0
L1_SHADOW_STALLING_HIT_POS92_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS93_count,             0
L1_SHADOW_STALLING_HIT_POS93_pct,         -nan
L1_SHADOW_STALLING_HIT_POS93_total_count,             0
L1_SHADOW_STALLING_HIT_POS93_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS94_count,             0
L1_SHADOW_STALLING_HIT_POS94_pct,         -nan
L1_SHADOW_STALLING_HIT_POS94_total_count,             0
L1_SHADOW_STALLING_HIT_POS94_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS95_count,             0
L1_SHADOW_STALLING_HIT_POS95_pct,         -nan
L1_SHADOW_STALLING_HIT_POS95_total_count,             0
L1_SHADOW_STALLING_HIT_POS95_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS96_count,             0
L1_SHADOW_STALLING_HIT_POS96_pct,         -nan
L1_SHADOW_STALLING_HIT_POS96_total_count,             0
L1_SHADOW_STALLING_HIT_POS96_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS97_count,             0
L1_SHADOW_STALLING_HIT_POS97_pct,         -nan
L1_SHADOW_STALLING_HIT_POS97_total_count,             0
L1_SHADOW_STALLING_HIT_POS97_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS98_count,             0
L1_SHADOW_STALLING_HIT_POS98_pct,         -nan
L1_SHADOW_STALLING_HIT_POS98_total_count,             0
L1_SHADOW_STALLING_HIT_POS98_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS99_count,             0
L1_SHADOW_STALLING_HIT_POS99_pct,         -nan
L1_SHADOW_STALLING_HIT_POS99_total_count,             0
L1_SHADOW_STALLING_HIT_POS99_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS100_count,             0
L1_SHADOW_STALLING_HIT_POS100_pct,         -nan
L1_SHADOW_STALLING_HIT_POS100_total_count,             0
L1_SHADOW_STALLING_HIT_POS100_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS101_count,             0
L1_SHADOW_STALLING_HIT_POS101_pct,         -nan
L1_SHADOW_STALLING_HIT_POS101_total_count,             0
L1_SHADOW_STALLING_HIT_POS101_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS102_count,             0
L1_SHADOW_STALLING_HIT_POS102_pct,         -nan
L1_SHADOW_STALLING_HIT_POS102_total_count,             0
L1_SHADOW_STALLING_HIT_POS102_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS103_count,             0
L1_SHADOW_STALLING_HIT_POS103_pct,         -nan
L1_SHADOW_STALLING_HIT_POS103_total_count,             0
L1_SHADOW_STALLING_HIT_POS103_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS104_count,             0
L1_SHADOW_STALLING_HIT_POS104_pct,         -nan
L1_SHADOW_STALLING_HIT_POS104_total_count,             0
L1_SHADOW_STALLING_HIT_POS104_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS105_count,             0
L1_SHADOW_STALLING_HIT_POS105_pct,         -nan
L1_SHADOW_STALLING_HIT_POS105_total_count,             0
L1_SHADOW_STALLING_HIT_POS105_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS106_count,             0
L1_SHADOW_STALLING_HIT_POS106_pct,         -nan
L1_SHADOW_STALLING_HIT_POS106_total_count,             0
L1_SHADOW_STALLING_HIT_POS106_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS107_count,             0
L1_SHADOW_STALLING_HIT_POS107_pct,         -nan
L1_SHADOW_STALLING_HIT_POS107_total_count,             0
L1_SHADOW_STALLING_HIT_POS107_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS108_count,             0
L1_SHADOW_STALLING_HIT_POS108_pct,         -nan
L1_SHADOW_STALLING_HIT_POS108_total_count,             0
L1_SHADOW_STALLING_HIT_POS108_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS109_count,             0
L1_SHADOW_STALLING_HIT_POS109_pct,         -nan
L1_SHADOW_STALLING_HIT_POS109_total_count,             0
L1_SHADOW_STALLING_HIT_POS109_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS110_count,             0
L1_SHADOW_STALLING_HIT_POS110_pct,         -nan
L1_SHADOW_STALLING_HIT_POS110_total_count,             0
L1_SHADOW_STALLING_HIT_POS110_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS111_count,             0
L1_SHADOW_STALLING_HIT_POS111_pct,         -nan
L1_SHADOW_STALLING_HIT_POS111_total_count,             0
L1_SHADOW_STALLING_HIT_POS111_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS112_count,             0
L1_SHADOW_STALLING_HIT_POS112_pct,         -nan
L1_SHADOW_STALLING_HIT_POS112_total_count,             0
L1_SHADOW_STALLING_HIT_POS112_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS113_count,             0
L1_SHADOW_STALLING_HIT_POS113_pct,         -nan
L1_SHADOW_STALLING_HIT_POS113_total_count,             0
L1_SHADOW_STALLING_HIT_POS113_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS114_count,             0
L1_SHADOW_STALLING_HIT_POS114_pct,         -nan
L1_SHADOW_STALLING_HIT_POS114_total_count,             0
L1_SHADOW_STALLING_HIT_POS114_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS115_count,             0
L1_SHADOW_STALLING_HIT_POS115_pct,         -nan
L1_SHADOW_STALLING_HIT_POS115_total_count,             0
L1_SHADOW_STALLING_HIT_POS115_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS116_count,             0
L1_SHADOW_STALLING_HIT_POS116_pct,         -nan
L1_SHADOW_STALLING_HIT_POS116_total_count,             0
L1_SHADOW_STALLING_HIT_POS116_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS117_count,             0
L1_SHADOW_STALLING_HIT_POS117_pct,         -nan
L1_SHADOW_STALLING_HIT_POS117_total_count,             0
L1_SHADOW_STALLING_HIT_POS117_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS118_count,             0
L1_SHADOW_STALLING_HIT_POS118_pct,         -nan
L1_SHADOW_STALLING_HIT_POS118_total_count,             0
L1_SHADOW_STALLING_HIT_POS118_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS119_count,             0
L1_SHADOW_STALLING_HIT_POS119_pct,         -nan
L1_SHADOW_STALLING_HIT_POS119_total_count,             0
L1_SHADOW_STALLING_HIT_POS119_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS120_count,             0
L1_SHADOW_STALLING_HIT_POS120_pct,         -nan
L1_SHADOW_STALLING_HIT_POS120_total_count,             0
L1_SHADOW_STALLING_HIT_POS120_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS121_count,             0
L1_SHADOW_STALLING_HIT_POS121_pct,         -nan
L1_SHADOW_STALLING_HIT_POS121_total_count,             0
L1_SHADOW_STALLING_HIT_POS121_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS122_count,             0
L1_SHADOW_STALLING_HIT_POS122_pct,         -nan
L1_SHADOW_STALLING_HIT_POS122_total_count,             0
L1_SHADOW_STALLING_HIT_POS122_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS123_count,             0
L1_SHADOW_STALLING_HIT_POS123_pct,         -nan
L1_SHADOW_STALLING_HIT_POS123_total_count,             0
L1_SHADOW_STALLING_HIT_POS123_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS124_count,             0
L1_SHADOW_STALLING_HIT_POS124_pct,         -nan
L1_SHADOW_STALLING_HIT_POS124_total_count,             0
L1_SHADOW_STALLING_HIT_POS124_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS125_count,             0
L1_SHADOW_STALLING_HIT_POS125_pct,         -nan
L1_SHADOW_STALLING_HIT_POS125_total_count,             0
L1_SHADOW_STALLING_HIT_POS125_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS126_count,             0
L1_SHADOW_STALLING_HIT_POS126_pct,         -nan
L1_SHADOW_STALLING_HIT_POS126_total_count,             0
L1_SHADOW_STALLING_HIT_POS126_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS127_count,             0
L1_SHADOW_STALLING_HIT_POS127_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_count,             0
L1_SHADOW_STALLING_HIT_POS127_total_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_sum_count,             0
L1_SHADOW_STALLING_HIT_POS127_sum_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_sum_total_count,             0
L1_SHADOW_STALLING_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_mean,         -nan
L1_SHADOW_STALLING_HIT_POS127_stddev,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_mean,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_stddev,         -nan

L1_SHADOW_DEMAND_HIT_POS0_count,             0
L1_SHADOW_DEMAND_HIT_POS0_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS0_total_count,             0
L1_SHADOW_DEMAND_HIT_POS0_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS1_count,             0
L1_SHADOW_DEMAND_HIT_POS1_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS1_total_count,             0
L1_SHADOW_DEMAND_HIT_POS1_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS2_count,             0
L1_SHADOW_DEMAND_HIT_POS2_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS2_total_count,             0
L1_SHADOW_DEMAND_HIT_POS2_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS3_count,             0
L1_SHADOW_DEMAND_HIT_POS3_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS3_total_count,             0
L1_SHADOW_DEMAND_HIT_POS3_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS4_count,             0
L1_SHADOW_DEMAND_HIT_POS4_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS4_total_count,             0
L1_SHADOW_DEMAND_HIT_POS4_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS5_count,             0
L1_SHADOW_DEMAND_HIT_POS5_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS5_total_count,             0
L1_SHADOW_DEMAND_HIT_POS5_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS6_count,             0
L1_SHADOW_DEMAND_HIT_POS6_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS6_total_count,             0
L1_SHADOW_DEMAND_HIT_POS6_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS7_count,             0
L1_SHADOW_DEMAND_HIT_POS7_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS7_total_count,             0
L1_SHADOW_DEMAND_HIT_POS7_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS8_count,             0
L1_SHADOW_DEMAND_HIT_POS8_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS8_total_count,             0
L1_SHADOW_DEMAND_HIT_POS8_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS9_count,             0
L1_SHADOW_DEMAND_HIT_POS9_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS9_total_count,             0
L1_SHADOW_DEMAND_HIT_POS9_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS10_count,             0
L1_SHADOW_DEMAND_HIT_POS10_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS10_total_count,             0
L1_SHADOW_DEMAND_HIT_POS10_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS11_count,             0
L1_SHADOW_DEMAND_HIT_POS11_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS11_total_count,             0
L1_SHADOW_DEMAND_HIT_POS11_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS12_count,             0
L1_SHADOW_DEMAND_HIT_POS12_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS12_total_count,             0
L1_SHADOW_DEMAND_HIT_POS12_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS13_count,             0
L1_SHADOW_DEMAND_HIT_POS13_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS13_total_count,             0
L1_SHADOW_DEMAND_HIT_POS13_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS14_count,             0
L1_SHADOW_DEMAND_HIT_POS14_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS14_total_count,             0
L1_SHADOW_DEMAND_HIT_POS14_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS15_count,             0
L1_SHADOW_DEMAND_HIT_POS15_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS15_total_count,             0
L1_SHADOW_DEMAND_HIT_POS15_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS16_count,             0
L1_SHADOW_DEMAND_HIT_POS16_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS16_total_count,             0
L1_SHADOW_DEMAND_HIT_POS16_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS17_count,             0
L1_SHADOW_DEMAND_HIT_POS17_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS17_total_count,             0
L1_SHADOW_DEMAND_HIT_POS17_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS18_count,             0
L1_SHADOW_DEMAND_HIT_POS18_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS18_total_count,             0
L1_SHADOW_DEMAND_HIT_POS18_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS19_count,             0
L1_SHADOW_DEMAND_HIT_POS19_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS19_total_count,             0
L1_SHADOW_DEMAND_HIT_POS19_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS20_count,             0
L1_SHADOW_DEMAND_HIT_POS20_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS20_total_count,             0
L1_SHADOW_DEMAND_HIT_POS20_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS21_count,             0
L1_SHADOW_DEMAND_HIT_POS21_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS21_total_count,             0
L1_SHADOW_DEMAND_HIT_POS21_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS22_count,             0
L1_SHADOW_DEMAND_HIT_POS22_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS22_total_count,             0
L1_SHADOW_DEMAND_HIT_POS22_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS23_count,             0
L1_SHADOW_DEMAND_HIT_POS23_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS23_total_count,             0
L1_SHADOW_DEMAND_HIT_POS23_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS24_count,             0
L1_SHADOW_DEMAND_HIT_POS24_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS24_total_count,             0
L1_SHADOW_DEMAND_HIT_POS24_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS25_count,             0
L1_SHADOW_DEMAND_HIT_POS25_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS25_total_count,             0
L1_SHADOW_DEMAND_HIT_POS25_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS26_count,             0
L1_SHADOW_DEMAND_HIT_POS26_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS26_total_count,             0
L1_SHADOW_DEMAND_HIT_POS26_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS27_count,             0
L1_SHADOW_DEMAND_HIT_POS27_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS27_total_count,             0
L1_SHADOW_DEMAND_HIT_POS27_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS28_count,             0
L1_SHADOW_DEMAND_HIT_POS28_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS28_total_count,             0
L1_SHADOW_DEMAND_HIT_POS28_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS29_count,             0
L1_SHADOW_DEMAND_HIT_POS29_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS29_total_count,             0
L1_SHADOW_DEMAND_HIT_POS29_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS30_count,             0
L1_SHADOW_DEMAND_HIT_POS30_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS30_total_count,             0
L1_SHADOW_DEMAND_HIT_POS30_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS31_count,             0
L1_SHADOW_DEMAND_HIT_POS31_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS31_total_count,             0
L1_SHADOW_DEMAND_HIT_POS31_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS32_count,             0
L1_SHADOW_DEMAND_HIT_POS32_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS32_total_count,             0
L1_SHADOW_DEMAND_HIT_POS32_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS33_count,             0
L1_SHADOW_DEMAND_HIT_POS33_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS33_total_count,             0
L1_SHADOW_DEMAND_HIT_POS33_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS34_count,             0
L1_SHADOW_DEMAND_HIT_POS34_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS34_total_count,             0
L1_SHADOW_DEMAND_HIT_POS34_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS35_count,             0
L1_SHADOW_DEMAND_HIT_POS35_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS35_total_count,             0
L1_SHADOW_DEMAND_HIT_POS35_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS36_count,             0
L1_SHADOW_DEMAND_HIT_POS36_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS36_total_count,             0
L1_SHADOW_DEMAND_HIT_POS36_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS37_count,             0
L1_SHADOW_DEMAND_HIT_POS37_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS37_total_count,             0
L1_SHADOW_DEMAND_HIT_POS37_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS38_count,             0
L1_SHADOW_DEMAND_HIT_POS38_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS38_total_count,             0
L1_SHADOW_DEMAND_HIT_POS38_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS39_count,             0
L1_SHADOW_DEMAND_HIT_POS39_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS39_total_count,             0
L1_SHADOW_DEMAND_HIT_POS39_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS40_count,             0
L1_SHADOW_DEMAND_HIT_POS40_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS40_total_count,             0
L1_SHADOW_DEMAND_HIT_POS40_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS41_count,             0
L1_SHADOW_DEMAND_HIT_POS41_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS41_total_count,             0
L1_SHADOW_DEMAND_HIT_POS41_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS42_count,             0
L1_SHADOW_DEMAND_HIT_POS42_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS42_total_count,             0
L1_SHADOW_DEMAND_HIT_POS42_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS43_count,             0
L1_SHADOW_DEMAND_HIT_POS43_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS43_total_count,             0
L1_SHADOW_DEMAND_HIT_POS43_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS44_count,             0
L1_SHADOW_DEMAND_HIT_POS44_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS44_total_count,             0
L1_SHADOW_DEMAND_HIT_POS44_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS45_count,             0
L1_SHADOW_DEMAND_HIT_POS45_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS45_total_count,             0
L1_SHADOW_DEMAND_HIT_POS45_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS46_count,             0
L1_SHADOW_DEMAND_HIT_POS46_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS46_total_count,             0
L1_SHADOW_DEMAND_HIT_POS46_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS47_count,             0
L1_SHADOW_DEMAND_HIT_POS47_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS47_total_count,             0
L1_SHADOW_DEMAND_HIT_POS47_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS48_count,             0
L1_SHADOW_DEMAND_HIT_POS48_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS48_total_count,             0
L1_SHADOW_DEMAND_HIT_POS48_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS49_count,             0
L1_SHADOW_DEMAND_HIT_POS49_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS49_total_count,             0
L1_SHADOW_DEMAND_HIT_POS49_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS50_count,             0
L1_SHADOW_DEMAND_HIT_POS50_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS50_total_count,             0
L1_SHADOW_DEMAND_HIT_POS50_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS51_count,             0
L1_SHADOW_DEMAND_HIT_POS51_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS51_total_count,             0
L1_SHADOW_DEMAND_HIT_POS51_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS52_count,             0
L1_SHADOW_DEMAND_HIT_POS52_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS52_total_count,             0
L1_SHADOW_DEMAND_HIT_POS52_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS53_count,             0
L1_SHADOW_DEMAND_HIT_POS53_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS53_total_count,             0
L1_SHADOW_DEMAND_HIT_POS53_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS54_count,             0
L1_SHADOW_DEMAND_HIT_POS54_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS54_total_count,             0
L1_SHADOW_DEMAND_HIT_POS54_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS55_count,             0
L1_SHADOW_DEMAND_HIT_POS55_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS55_total_count,             0
L1_SHADOW_DEMAND_HIT_POS55_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS56_count,             0
L1_SHADOW_DEMAND_HIT_POS56_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS56_total_count,             0
L1_SHADOW_DEMAND_HIT_POS56_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS57_count,             0
L1_SHADOW_DEMAND_HIT_POS57_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS57_total_count,             0
L1_SHADOW_DEMAND_HIT_POS57_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS58_count,             0
L1_SHADOW_DEMAND_HIT_POS58_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS58_total_count,             0
L1_SHADOW_DEMAND_HIT_POS58_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS59_count,             0
L1_SHADOW_DEMAND_HIT_POS59_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS59_total_count,             0
L1_SHADOW_DEMAND_HIT_POS59_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS60_count,             0
L1_SHADOW_DEMAND_HIT_POS60_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS60_total_count,             0
L1_SHADOW_DEMAND_HIT_POS60_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS61_count,             0
L1_SHADOW_DEMAND_HIT_POS61_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS61_total_count,             0
L1_SHADOW_DEMAND_HIT_POS61_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS62_count,             0
L1_SHADOW_DEMAND_HIT_POS62_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS62_total_count,             0
L1_SHADOW_DEMAND_HIT_POS62_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS63_count,             0
L1_SHADOW_DEMAND_HIT_POS63_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS63_total_count,             0
L1_SHADOW_DEMAND_HIT_POS63_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS64_count,             0
L1_SHADOW_DEMAND_HIT_POS64_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS64_total_count,             0
L1_SHADOW_DEMAND_HIT_POS64_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS65_count,             0
L1_SHADOW_DEMAND_HIT_POS65_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS65_total_count,             0
L1_SHADOW_DEMAND_HIT_POS65_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS66_count,             0
L1_SHADOW_DEMAND_HIT_POS66_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS66_total_count,             0
L1_SHADOW_DEMAND_HIT_POS66_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS67_count,             0
L1_SHADOW_DEMAND_HIT_POS67_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS67_total_count,             0
L1_SHADOW_DEMAND_HIT_POS67_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS68_count,             0
L1_SHADOW_DEMAND_HIT_POS68_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS68_total_count,             0
L1_SHADOW_DEMAND_HIT_POS68_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS69_count,             0
L1_SHADOW_DEMAND_HIT_POS69_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS69_total_count,             0
L1_SHADOW_DEMAND_HIT_POS69_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS70_count,             0
L1_SHADOW_DEMAND_HIT_POS70_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS70_total_count,             0
L1_SHADOW_DEMAND_HIT_POS70_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS71_count,             0
L1_SHADOW_DEMAND_HIT_POS71_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS71_total_count,             0
L1_SHADOW_DEMAND_HIT_POS71_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS72_count,             0
L1_SHADOW_DEMAND_HIT_POS72_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS72_total_count,             0
L1_SHADOW_DEMAND_HIT_POS72_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS73_count,             0
L1_SHADOW_DEMAND_HIT_POS73_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS73_total_count,             0
L1_SHADOW_DEMAND_HIT_POS73_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS74_count,             0
L1_SHADOW_DEMAND_HIT_POS74_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS74_total_count,             0
L1_SHADOW_DEMAND_HIT_POS74_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS75_count,             0
L1_SHADOW_DEMAND_HIT_POS75_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS75_total_count,             0
L1_SHADOW_DEMAND_HIT_POS75_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS76_count,             0
L1_SHADOW_DEMAND_HIT_POS76_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS76_total_count,             0
L1_SHADOW_DEMAND_HIT_POS76_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS77_count,             0
L1_SHADOW_DEMAND_HIT_POS77_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS77_total_count,             0
L1_SHADOW_DEMAND_HIT_POS77_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS78_count,             0
L1_SHADOW_DEMAND_HIT_POS78_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS78_total_count,             0
L1_SHADOW_DEMAND_HIT_POS78_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS79_count,             0
L1_SHADOW_DEMAND_HIT_POS79_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS79_total_count,             0
L1_SHADOW_DEMAND_HIT_POS79_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS80_count,             0
L1_SHADOW_DEMAND_HIT_POS80_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS80_total_count,             0
L1_SHADOW_DEMAND_HIT_POS80_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS81_count,             0
L1_SHADOW_DEMAND_HIT_POS81_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS81_total_count,             0
L1_SHADOW_DEMAND_HIT_POS81_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS82_count,             0
L1_SHADOW_DEMAND_HIT_POS82_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS82_total_count,             0
L1_SHADOW_DEMAND_HIT_POS82_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS83_count,             0
L1_SHADOW_DEMAND_HIT_POS83_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS83_total_count,             0
L1_SHADOW_DEMAND_HIT_POS83_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS84_count,             0
L1_SHADOW_DEMAND_HIT_POS84_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS84_total_count,             0
L1_SHADOW_DEMAND_HIT_POS84_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS85_count,             0
L1_SHADOW_DEMAND_HIT_POS85_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS85_total_count,             0
L1_SHADOW_DEMAND_HIT_POS85_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS86_count,             0
L1_SHADOW_DEMAND_HIT_POS86_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS86_total_count,             0
L1_SHADOW_DEMAND_HIT_POS86_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS87_count,             0
L1_SHADOW_DEMAND_HIT_POS87_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS87_total_count,             0
L1_SHADOW_DEMAND_HIT_POS87_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS88_count,             0
L1_SHADOW_DEMAND_HIT_POS88_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS88_total_count,             0
L1_SHADOW_DEMAND_HIT_POS88_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS89_count,             0
L1_SHADOW_DEMAND_HIT_POS89_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS89_total_count,             0
L1_SHADOW_DEMAND_HIT_POS89_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS90_count,             0
L1_SHADOW_DEMAND_HIT_POS90_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS90_total_count,             0
L1_SHADOW_DEMAND_HIT_POS90_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS91_count,             0
L1_SHADOW_DEMAND_HIT_POS91_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS91_total_count,             0
L1_SHADOW_DEMAND_HIT_POS91_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS92_count,             0
L1_SHADOW_DEMAND_HIT_POS92_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS92_total_count,             0
L1_SHADOW_DEMAND_HIT_POS92_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS93_count,             0
L1_SHADOW_DEMAND_HIT_POS93_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS93_total_count,             0
L1_SHADOW_DEMAND_HIT_POS93_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS94_count,             0
L1_SHADOW_DEMAND_HIT_POS94_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS94_total_count,             0
L1_SHADOW_DEMAND_HIT_POS94_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS95_count,             0
L1_SHADOW_DEMAND_HIT_POS95_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS95_total_count,             0
L1_SHADOW_DEMAND_HIT_POS95_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS96_count,             0
L1_SHADOW_DEMAND_HIT_POS96_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS96_total_count,             0
L1_SHADOW_DEMAND_HIT_POS96_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS97_count,             0
L1_SHADOW_DEMAND_HIT_POS97_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS97_total_count,             0
L1_SHADOW_DEMAND_HIT_POS97_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS98_count,             0
L1_SHADOW_DEMAND_HIT_POS98_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS98_total_count,             0
L1_SHADOW_DEMAND_HIT_POS98_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS99_count,             0
L1_SHADOW_DEMAND_HIT_POS99_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS99_total_count,             0
L1_SHADOW_DEMAND_HIT_POS99_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS100_count,             0
L1_SHADOW_DEMAND_HIT_POS100_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS100_total_count,             0
L1_SHADOW_DEMAND_HIT_POS100_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS101_count,             0
L1_SHADOW_DEMAND_HIT_POS101_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS101_total_count,             0
L1_SHADOW_DEMAND_HIT_POS101_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS102_count,             0
L1_SHADOW_DEMAND_HIT_POS102_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS102_total_count,             0
L1_SHADOW_DEMAND_HIT_POS102_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS103_count,             0
L1_SHADOW_DEMAND_HIT_POS103_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS103_total_count,             0
L1_SHADOW_DEMAND_HIT_POS103_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS104_count,             0
L1_SHADOW_DEMAND_HIT_POS104_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS104_total_count,             0
L1_SHADOW_DEMAND_HIT_POS104_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS105_count,             0
L1_SHADOW_DEMAND_HIT_POS105_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS105_total_count,             0
L1_SHADOW_DEMAND_HIT_POS105_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS106_count,             0
L1_SHADOW_DEMAND_HIT_POS106_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS106_total_count,             0
L1_SHADOW_DEMAND_HIT_POS106_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS107_count,             0
L1_SHADOW_DEMAND_HIT_POS107_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS107_total_count,             0
L1_SHADOW_DEMAND_HIT_POS107_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS108_count,             0
L1_SHADOW_DEMAND_HIT_POS108_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS108_total_count,             0
L1_SHADOW_DEMAND_HIT_POS108_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS109_count,             0
L1_SHADOW_DEMAND_HIT_POS109_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS109_total_count,             0
L1_SHADOW_DEMAND_HIT_POS109_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS110_count,             0
L1_SHADOW_DEMAND_HIT_POS110_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS110_total_count,             0
L1_SHADOW_DEMAND_HIT_POS110_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS111_count,             0
L1_SHADOW_DEMAND_HIT_POS111_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS111_total_count,             0
L1_SHADOW_DEMAND_HIT_POS111_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS112_count,             0
L1_SHADOW_DEMAND_HIT_POS112_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS112_total_count,             0
L1_SHADOW_DEMAND_HIT_POS112_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS113_count,             0
L1_SHADOW_DEMAND_HIT_POS113_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS113_total_count,             0
L1_SHADOW_DEMAND_HIT_POS113_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS114_count,             0
L1_SHADOW_DEMAND_HIT_POS114_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS114_total_count,             0
L1_SHADOW_DEMAND_HIT_POS114_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS115_count,             0
L1_SHADOW_DEMAND_HIT_POS115_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS115_total_count,             0
L1_SHADOW_DEMAND_HIT_POS115_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS116_count,             0
L1_SHADOW_DEMAND_HIT_POS116_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS116_total_count,             0
L1_SHADOW_DEMAND_HIT_POS116_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS117_count,             0
L1_SHADOW_DEMAND_HIT_POS117_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS117_total_count,             0
L1_SHADOW_DEMAND_HIT_POS117_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS118_count,             0
L1_SHADOW_DEMAND_HIT_POS118_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS118_total_count,             0
L1_SHADOW_DEMAND_HIT_POS118_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS119_count,             0
L1_SHADOW_DEMAND_HIT_POS119_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS119_total_count,             0
L1_SHADOW_DEMAND_HIT_POS119_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS120_count,             0
L1_SHADOW_DEMAND_HIT_POS120_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS120_total_count,             0
L1_SHADOW_DEMAND_HIT_POS120_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS121_count,             0
L1_SHADOW_DEMAND_HIT_POS121_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS121_total_count,             0
L1_SHADOW_DEMAND_HIT_POS121_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS122_count,             0
L1_SHADOW_DEMAND_HIT_POS122_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS122_total_count,             0
L1_SHADOW_DEMAND_HIT_POS122_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS123_count,             0
L1_SHADOW_DEMAND_HIT_POS123_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS123_total_count,             0
L1_SHADOW_DEMAND_HIT_POS123_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS124_count,             0
L1_SHADOW_DEMAND_HIT_POS124_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS124_total_count,             0
L1_SHADOW_DEMAND_HIT_POS124_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS125_count,             0
L1_SHADOW_DEMAND_HIT_POS125_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS125_total_count,             0
L1_SHADOW_DEMAND_HIT_POS125_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS126_count,             0
L1_SHADOW_DEMAND_HIT_POS126_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS126_total_count,             0
L1_SHADOW_DEMAND_HIT_POS126_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS127_count,             0
L1_SHADOW_DEMAND_HIT_POS127_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_count,             0
L1_SHADOW_DEMAND_HIT_POS127_total_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_sum_count,             0
L1_SHADOW_DEMAND_HIT_POS127_sum_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_sum_total_count,             0
L1_SHADOW_DEMAND_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_mean,         -nan
L1_SHADOW_DEMAND_HIT_POS127_stddev,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_mean,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_stddev,         -nan

CORE_PREF_MLC_SENT_count,             0
CORE_PREF_MLC_SENT_total_count,             0

CORE_PREF_MLC_USED_count,             0
CORE_PREF_MLC_USED_pct,         -nan
CORE_PREF_MLC_USED_total_count,           112
CORE_PREF_MLC_USED_total_pct,      100.000

CORE_PREF_MLC_PARTIAL_USED_count,             0
CORE_PREF_MLC_PARTIAL_USED_pct,         -nan
CORE_PREF_MLC_PARTIAL_USED_total_count,             0
CORE_PREF_MLC_PARTIAL_USED_total_pct,        0.000

CORE_PREF_MLC_NOT_USED_count,             0
CORE_PREF_MLC_NOT_USED_pct,         -nan
CORE_PREF_MLC_NOT_USED_total_count,             0
CORE_PREF_MLC_NOT_USED_total_pct,        0.000

CORE_PREF_MLC_DROPPED_count,             0
CORE_PREF_MLC_DROPPED_pct,         -nan
CORE_PREF_MLC_DROPPED_total_count,             0
CORE_PREF_MLC_DROPPED_total_pct,        0.000
CORE_PREF_MLC_DROPPED_sum_count,             0
CORE_PREF_MLC_DROPPED_sum_pct,         -nan
CORE_PREF_MLC_DROPPED_sum_total_count,           112
CORE_PREF_MLC_DROPPED_sum_total_pct,      100.000
CORE_PREF_MLC_DROPPED_mean,         -nan
CORE_PREF_MLC_DROPPED_stddev,         -nan
CORE_PREF_MLC_DROPPED_total_mean,         0.00
CORE_PREF_MLC_DROPPED_total_stddev,         0.00

CORE_PREF_L1_SENT_count,             0
CORE_PREF_L1_SENT_total_count,             0

CORE_PREF_L1_USED_count,             0
CORE_PREF_L1_USED_pct,         -nan
CORE_PREF_L1_USED_total_count,             0
CORE_PREF_L1_USED_total_pct,         -nan

CORE_PREF_L1_PARTIAL_USED_count,             0
CORE_PREF_L1_PARTIAL_USED_pct,         -nan
CORE_PREF_L1_PARTIAL_USED_total_count,             0
CORE_PREF_L1_PARTIAL_USED_total_pct,         -nan

CORE_PREF_L1_NOT_USED_count,             0
CORE_PREF_L1_NOT_USED_pct,         -nan
CORE_PREF_L1_NOT_USED_total_count,             0
CORE_PREF_L1_NOT_USED_total_pct,         -nan

CORE_PREF_L1_DROPPED_count,             0
CORE_PREF_L1_DROPPED_pct,         -nan
CORE_PREF_L1_DROPPED_total_count,             0
CORE_PREF_L1_DROPPED_total_pct,         -nan
CORE_PREF_L1_DROPPED_sum_count,             0
CORE_PREF_L1_DROPPED_sum_pct,         -nan
CORE_PREF_L1_DROPPED_sum_total_count,             0
CORE_PREF_L1_DROPPED_sum_total_pct,         -nan
CORE_PREF_L1_DROPPED_mean,         -nan
CORE_PREF_L1_DROPPED_stddev,         -nan
CORE_PREF_L1_DROPPED_total_mean,         -nan
CORE_PREF_L1_DROPPED_total_stddev,         -nan

TOTAL_MEM_LATENCY_count,      21627301
TOTAL_MEM_LATENCY_pct,      266.862
TOTAL_MEM_LATENCY_total_count,      45243283
TOTAL_MEM_LATENCY_total_pct,      272.407

TOTAL_MEM_LATENCY_DEMAND_count,      21627301
TOTAL_MEM_LATENCY_DEMAND_pct,      266.862
TOTAL_MEM_LATENCY_DEMAND_total_count,      45185905
TOTAL_MEM_LATENCY_DEMAND_total_pct,      272.062

TOTAL_MEM_LATENCY_PREF_count,             0
TOTAL_MEM_LATENCY_PREF_pct,         -nan
TOTAL_MEM_LATENCY_PREF_total_count,         57378
TOTAL_MEM_LATENCY_PREF_total_pct,          inf

CORE_MEM_LATENCY_count,      21627301
CORE_MEM_LATENCY_pct,      266.862
CORE_MEM_LATENCY_total_count,      45243283
CORE_MEM_LATENCY_total_pct,      272.407

CORE_MEM_LATENCY_DEMAND_count,      21627301
CORE_MEM_LATENCY_DEMAND_pct,      266.862
CORE_MEM_LATENCY_DEMAND_total_count,      45185905
CORE_MEM_LATENCY_DEMAND_total_pct,      272.062

CORE_MEM_LATENCY_PREF_count,             0
CORE_MEM_LATENCY_PREF_pct,         -nan
CORE_MEM_LATENCY_PREF_total_count,         57378
CORE_MEM_LATENCY_PREF_total_pct,          inf

CORE_MEM_LATENCY_IFETCH_count,             0
CORE_MEM_LATENCY_IFETCH_pct,        0.000
CORE_MEM_LATENCY_IFETCH_total_count,          2237
CORE_MEM_LATENCY_IFETCH_total_pct,        0.014

CORE_MEM_LATENCY_DFETCH_count,       7615004
CORE_MEM_LATENCY_DFETCH_pct,       99.879
CORE_MEM_LATENCY_DFETCH_total_count,      16227923
CORE_MEM_LATENCY_DFETCH_total_pct,       99.308

CORE_MEM_LATENCY_DSTORE_count,          9203
CORE_MEM_LATENCY_DSTORE_pct,        0.121
CORE_MEM_LATENCY_DSTORE_total_count,         53543
CORE_MEM_LATENCY_DSTORE_total_pct,        0.328

CORE_MEM_LATENCY_IPRF_count,             0
CORE_MEM_LATENCY_IPRF_pct,        0.000
CORE_MEM_LATENCY_IPRF_total_count,             0
CORE_MEM_LATENCY_IPRF_total_pct,        0.000

CORE_MEM_LATENCY_UOCPRF_count,             0
CORE_MEM_LATENCY_UOCPRF_pct,        0.000
CORE_MEM_LATENCY_UOCPRF_total_count,             0
CORE_MEM_LATENCY_UOCPRF_total_pct,        0.000

CORE_MEM_LATENCY_FDIPPRF_count,             0
CORE_MEM_LATENCY_FDIPPRF_pct,        0.000
CORE_MEM_LATENCY_FDIPPRF_total_count,           162
CORE_MEM_LATENCY_FDIPPRF_total_pct,        0.001

CORE_MEM_LATENCY_DPRF_count,             0
CORE_MEM_LATENCY_DPRF_pct,        0.000
CORE_MEM_LATENCY_DPRF_total_count,         57216
CORE_MEM_LATENCY_DPRF_total_pct,        0.350

CORE_MEM_LATENCY_WB_count,             0
CORE_MEM_LATENCY_WB_pct,        0.000
CORE_MEM_LATENCY_WB_total_count,             0
CORE_MEM_LATENCY_WB_total_pct,        0.000

CORE_MEM_LATENCY_WB_NODIRTY_count,             0
CORE_MEM_LATENCY_WB_NODIRTY_pct,        0.000
CORE_MEM_LATENCY_WB_NODIRTY_total_count,             0
CORE_MEM_LATENCY_WB_NODIRTY_total_pct,        0.000
CORE_MEM_LATENCY_WB_NODIRTY_sum_count,       7624207
CORE_MEM_LATENCY_WB_NODIRTY_sum_pct,      100.000
CORE_MEM_LATENCY_WB_NODIRTY_sum_total_count,      16341081
CORE_MEM_LATENCY_WB_NODIRTY_sum_total_pct,      100.000
CORE_MEM_LATENCY_WB_NODIRTY_mean,         1.00
CORE_MEM_LATENCY_WB_NODIRTY_stddev,         0.03
CORE_MEM_LATENCY_WB_NODIRTY_total_mean,         1.02
CORE_MEM_LATENCY_WB_NODIRTY_total_stddev,         0.30

CORE_MEM_STALLING_LATENCY_IFETCH_count,             0
CORE_MEM_STALLING_LATENCY_IFETCH_pct,         -nan
CORE_MEM_STALLING_LATENCY_IFETCH_total_count,             0
CORE_MEM_STALLING_LATENCY_IFETCH_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DFETCH_count,             0
CORE_MEM_STALLING_LATENCY_DFETCH_pct,         -nan
CORE_MEM_STALLING_LATENCY_DFETCH_total_count,             0
CORE_MEM_STALLING_LATENCY_DFETCH_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DSTORE_count,             0
CORE_MEM_STALLING_LATENCY_DSTORE_pct,         -nan
CORE_MEM_STALLING_LATENCY_DSTORE_total_count,             0
CORE_MEM_STALLING_LATENCY_DSTORE_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_IPRF_count,             0
CORE_MEM_STALLING_LATENCY_IPRF_pct,         -nan
CORE_MEM_STALLING_LATENCY_IPRF_total_count,             0
CORE_MEM_STALLING_LATENCY_IPRF_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DPRF_count,             0
CORE_MEM_STALLING_LATENCY_DPRF_pct,         -nan
CORE_MEM_STALLING_LATENCY_DPRF_total_count,             0
CORE_MEM_STALLING_LATENCY_DPRF_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_WB_count,             0
CORE_MEM_STALLING_LATENCY_WB_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_WB_NODIRTY_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_total_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_mean,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_stddev,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_mean,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_stddev,         -nan

TOTAL_L1_MISS_LATENCY_count,       7624207
TOTAL_L1_MISS_LATENCY_pct,       94.076
TOTAL_L1_MISS_LATENCY_total_count,      16341081
TOTAL_L1_MISS_LATENCY_total_pct,       98.389

TOTAL_L1_MISS_LATENCY_DEMAND_count,       7624207
TOTAL_L1_MISS_LATENCY_DEMAND_pct,       94.076
TOTAL_L1_MISS_LATENCY_DEMAND_total_count,      16341081
TOTAL_L1_MISS_LATENCY_DEMAND_total_pct,       98.389

TOTAL_L1_MISS_LATENCY_PREF_count,             0
TOTAL_L1_MISS_LATENCY_PREF_pct,         -nan
TOTAL_L1_MISS_LATENCY_PREF_total_count,             0
TOTAL_L1_MISS_LATENCY_PREF_total_pct,         -nan

CORE_L1_MISS_LATENCY_count,       7624207
CORE_L1_MISS_LATENCY_pct,       94.076
CORE_L1_MISS_LATENCY_total_count,      16341081
CORE_L1_MISS_LATENCY_total_pct,       98.389

CORE_L1_MISS_LATENCY_DEMAND_count,       7624207
CORE_L1_MISS_LATENCY_DEMAND_pct,       94.076
CORE_L1_MISS_LATENCY_DEMAND_total_count,      16341081
CORE_L1_MISS_LATENCY_DEMAND_total_pct,       98.389

CORE_L1_MISS_LATENCY_PREF_count,             0
CORE_L1_MISS_LATENCY_PREF_pct,         -nan
CORE_L1_MISS_LATENCY_PREF_total_count,             0
CORE_L1_MISS_LATENCY_PREF_total_pct,         -nan

CORE_EVICTED_L1_DEMAND_count,         81465
CORE_EVICTED_L1_DEMAND_pct,      100.000
CORE_EVICTED_L1_DEMAND_total_count,        134013
CORE_EVICTED_L1_DEMAND_total_pct,      100.000

CORE_EVICTED_L1_PREF_USED_count,             0
CORE_EVICTED_L1_PREF_USED_pct,        0.000
CORE_EVICTED_L1_PREF_USED_total_count,             0
CORE_EVICTED_L1_PREF_USED_total_pct,        0.000

CORE_EVICTED_L1_PREF_NOT_USED_count,             0
CORE_EVICTED_L1_PREF_NOT_USED_pct,        0.000
CORE_EVICTED_L1_PREF_NOT_USED_total_count,             0
CORE_EVICTED_L1_PREF_NOT_USED_total_pct,        0.000
CORE_EVICTED_L1_PREF_NOT_USED_sum_count,         81465
CORE_EVICTED_L1_PREF_NOT_USED_sum_pct,      100.000
CORE_EVICTED_L1_PREF_NOT_USED_sum_total_count,        134013
CORE_EVICTED_L1_PREF_NOT_USED_sum_total_pct,      100.000
CORE_EVICTED_L1_PREF_NOT_USED_mean,         0.00
CORE_EVICTED_L1_PREF_NOT_USED_stddev,         0.00
CORE_EVICTED_L1_PREF_NOT_USED_total_mean,         0.00
CORE_EVICTED_L1_PREF_NOT_USED_total_stddev,         0.00

CORE_EVICTED_MLC_DEMAND_count,        165512
CORE_EVICTED_MLC_DEMAND_pct,       99.999
CORE_EVICTED_MLC_DEMAND_total_count,        318403
CORE_EVICTED_MLC_DEMAND_total_pct,       99.948

CORE_EVICTED_MLC_PREF_USED_count,             1
CORE_EVICTED_MLC_PREF_USED_pct,        0.001
CORE_EVICTED_MLC_PREF_USED_total_count,           112
CORE_EVICTED_MLC_PREF_USED_total_pct,        0.035

CORE_EVICTED_MLC_PREF_NOT_USED_count,             0
CORE_EVICTED_MLC_PREF_NOT_USED_pct,        0.000
CORE_EVICTED_MLC_PREF_NOT_USED_total_count,            54
CORE_EVICTED_MLC_PREF_NOT_USED_total_pct,        0.017
CORE_EVICTED_MLC_PREF_NOT_USED_sum_count,        165513
CORE_EVICTED_MLC_PREF_NOT_USED_sum_pct,      100.000
CORE_EVICTED_MLC_PREF_NOT_USED_sum_total_count,        318569
CORE_EVICTED_MLC_PREF_NOT_USED_sum_total_pct,      100.000
CORE_EVICTED_MLC_PREF_NOT_USED_mean,         0.00
CORE_EVICTED_MLC_PREF_NOT_USED_stddev,         0.00
CORE_EVICTED_MLC_PREF_NOT_USED_total_mean,         0.00
CORE_EVICTED_MLC_PREF_NOT_USED_total_stddev,         0.03

CORE_MEM_LATENCY_AVE_DEMAND_count,      21694401
CORE_MEM_LATENCY_AVE_DEMAND_pct,      266.303
CORE_MEM_LATENCY_AVE_DEMAND_total_count,      41107817
CORE_MEM_LATENCY_AVE_DEMAND_total_pct,      306.745

CORE_MEM_LATENCY_AVE_PREF_USED_count,           372
CORE_MEM_LATENCY_AVE_PREF_USED_pct,          inf
CORE_MEM_LATENCY_AVE_PREF_USED_total_count,         34472
CORE_MEM_LATENCY_AVE_PREF_USED_total_pct,          inf

CORE_MEM_LATENCY_AVE_PREF_NOT_USED_count,             0
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_pct,         -nan
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_total_count,         29942
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_total_pct,          inf

DRAM_LATENCY_count,             0
DRAM_LATENCY_total_count,             0

TOTAL_DRAM_LATENCY_count,             0
TOTAL_DRAM_LATENCY_total_count,             0

DRAM_CLOSED_PAGE_POLICY_CMD_count,             0
DRAM_CLOSED_PAGE_POLICY_CMD_total_count,             0

DRAM_ACTIVATE_STALLING_count,             0
DRAM_ACTIVATE_STALLING_total_count,             0

DRAM_PRECHARGE_STALLING_count,             0
DRAM_PRECHARGE_STALLING_total_count,             0

DRAM_PRECHARGE_STALLING_WAIT_CYCLES_count,             0
DRAM_PRECHARGE_STALLING_WAIT_CYCLES_total_count,             0

L1_STAY_DEMAND_count,  473834088581
L1_STAY_DEMAND_pct,  5816413.043
L1_STAY_DEMAND_total_count,  759676228178
L1_STAY_DEMAND_total_pct,  5668675.637

L1_STAY_PREF_USED_count,             0
L1_STAY_PREF_USED_pct,         -nan
L1_STAY_PREF_USED_total_count,             0
L1_STAY_PREF_USED_total_pct,         -nan

L1_STAY_PREF_NOT_USED_count,             0
L1_STAY_PREF_NOT_USED_pct,         -nan
L1_STAY_PREF_NOT_USED_total_count,             0
L1_STAY_PREF_NOT_USED_total_pct,         -nan

TOTAL_DATA_MISS_LATENCY_count,      21244063
TOTAL_DATA_MISS_LATENCY_total_count,      44321715

TOTAL_DATA_MISS_COUNT_count,        236730
TOTAL_DATA_MISS_COUNT_total_count,        472007

CORE_PREF_L1_NOT_USED_LATENCY200_count,             0
CORE_PREF_L1_NOT_USED_LATENCY200_pct,         -nan
CORE_PREF_L1_NOT_USED_LATENCY200_total_count,             0
CORE_PREF_L1_NOT_USED_LATENCY200_total_pct,         -nan

CORE_PREF_L1_NOT_USED_LATENCY400_count,             0
CORE_PREF_L1_NOT_USED_LATENCY400_pct,         -nan
CORE_PREF_L1_NOT_USED_LATENCY400_total_count,             0
CORE_PREF_L1_NOT_USED_LATENCY400_total_pct,         -nan

CORE_PREF_L1_NOT_USED_LATENCY600_count,             0
CORE_PREF_L1_NOT_USED_LATENCY600_pct,         -nan
CORE_PREF_L1_NOT_USED_LATENCY600_total_count,             0
CORE_PREF_L1_NOT_USED_LATENCY600_total_pct,         -nan

CORE_PREF_L1_NOT_USED_LATENCY800_count,             0
CORE_PREF_L1_NOT_USED_LATENCY800_pct,         -nan
CORE_PREF_L1_NOT_USED_LATENCY800_total_count,             0
CORE_PREF_L1_NOT_USED_LATENCY800_total_pct,         -nan

CORE_PREF_L1_NOT_USED_LATENCY1000_count,             0
CORE_PREF_L1_NOT_USED_LATENCY1000_pct,         -nan
CORE_PREF_L1_NOT_USED_LATENCY1000_total_count,             0
CORE_PREF_L1_NOT_USED_LATENCY1000_total_pct,         -nan

CORE_PREF_L1_NOT_USED_LATENCY1200_count,             0
CORE_PREF_L1_NOT_USED_LATENCY1200_pct,         -nan
CORE_PREF_L1_NOT_USED_LATENCY1200_total_count,             0
CORE_PREF_L1_NOT_USED_LATENCY1200_total_pct,         -nan

CORE_PREF_L1_NOT_USED_LATENCY1400_count,             0
CORE_PREF_L1_NOT_USED_LATENCY1400_pct,         -nan
CORE_PREF_L1_NOT_USED_LATENCY1400_total_count,             0
CORE_PREF_L1_NOT_USED_LATENCY1400_total_pct,         -nan

CORE_PREF_L1_NOT_USED_LATENCY1600_count,             0
CORE_PREF_L1_NOT_USED_LATENCY1600_pct,         -nan
CORE_PREF_L1_NOT_USED_LATENCY1600_total_count,             0
CORE_PREF_L1_NOT_USED_LATENCY1600_total_pct,         -nan

CORE_PREF_L1_NOT_USED_LATENCY1600MORE_count,             0
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_pct,         -nan
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_count,             0
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_pct,         -nan
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_count,             0
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_pct,         -nan
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_total_count,             0
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_total_pct,         -nan
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_mean,         -nan
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_stddev,         -nan
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_mean,         -nan
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_stddev,         -nan

CORE_PREF_L1_NOT_USED_DISTANCE_1_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_1_pct,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_1_total_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_1_total_pct,         -nan

CORE_PREF_L1_NOT_USED_DISTANCE_2_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_2_pct,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_2_total_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_2_total_pct,         -nan

CORE_PREF_L1_NOT_USED_DISTANCE_4_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_4_pct,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_4_total_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_4_total_pct,         -nan

CORE_PREF_L1_NOT_USED_DISTANCE_8_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_8_pct,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_8_total_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_8_total_pct,         -nan

CORE_PREF_L1_NOT_USED_DISTANCE_16_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_16_pct,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_16_total_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_16_total_pct,         -nan

CORE_PREF_L1_NOT_USED_DISTANCE_32_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_32_pct,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_32_total_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_32_total_pct,         -nan

CORE_PREF_L1_NOT_USED_DISTANCE_MORE_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_pct,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_pct,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_pct,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_total_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_total_pct,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_mean,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_stddev,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_mean,         -nan
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_stddev,         -nan

CORE_PREF_L1_USED_LATENCY200_count,             0
CORE_PREF_L1_USED_LATENCY200_pct,         -nan
CORE_PREF_L1_USED_LATENCY200_total_count,             0
CORE_PREF_L1_USED_LATENCY200_total_pct,         -nan

CORE_PREF_L1_USED_LATENCY400_count,             0
CORE_PREF_L1_USED_LATENCY400_pct,         -nan
CORE_PREF_L1_USED_LATENCY400_total_count,             0
CORE_PREF_L1_USED_LATENCY400_total_pct,         -nan

CORE_PREF_L1_USED_LATENCY600_count,             0
CORE_PREF_L1_USED_LATENCY600_pct,         -nan
CORE_PREF_L1_USED_LATENCY600_total_count,             0
CORE_PREF_L1_USED_LATENCY600_total_pct,         -nan

CORE_PREF_L1_USED_LATENCY800_count,             0
CORE_PREF_L1_USED_LATENCY800_pct,         -nan
CORE_PREF_L1_USED_LATENCY800_total_count,             0
CORE_PREF_L1_USED_LATENCY800_total_pct,         -nan

CORE_PREF_L1_USED_LATENCY1000_count,             0
CORE_PREF_L1_USED_LATENCY1000_pct,         -nan
CORE_PREF_L1_USED_LATENCY1000_total_count,             0
CORE_PREF_L1_USED_LATENCY1000_total_pct,         -nan

CORE_PREF_L1_USED_LATENCY1200_count,             0
CORE_PREF_L1_USED_LATENCY1200_pct,         -nan
CORE_PREF_L1_USED_LATENCY1200_total_count,             0
CORE_PREF_L1_USED_LATENCY1200_total_pct,         -nan

CORE_PREF_L1_USED_LATENCY1400_count,             0
CORE_PREF_L1_USED_LATENCY1400_pct,         -nan
CORE_PREF_L1_USED_LATENCY1400_total_count,             0
CORE_PREF_L1_USED_LATENCY1400_total_pct,         -nan

CORE_PREF_L1_USED_LATENCY1600_count,             0
CORE_PREF_L1_USED_LATENCY1600_pct,         -nan
CORE_PREF_L1_USED_LATENCY1600_total_count,             0
CORE_PREF_L1_USED_LATENCY1600_total_pct,         -nan

CORE_PREF_L1_USED_LATENCY1600MORE_count,             0
CORE_PREF_L1_USED_LATENCY1600MORE_pct,         -nan
CORE_PREF_L1_USED_LATENCY1600MORE_total_count,             0
CORE_PREF_L1_USED_LATENCY1600MORE_total_pct,         -nan
CORE_PREF_L1_USED_LATENCY1600MORE_sum_count,             0
CORE_PREF_L1_USED_LATENCY1600MORE_sum_pct,         -nan
CORE_PREF_L1_USED_LATENCY1600MORE_sum_total_count,             0
CORE_PREF_L1_USED_LATENCY1600MORE_sum_total_pct,         -nan
CORE_PREF_L1_USED_LATENCY1600MORE_mean,         -nan
CORE_PREF_L1_USED_LATENCY1600MORE_stddev,         -nan
CORE_PREF_L1_USED_LATENCY1600MORE_total_mean,         -nan
CORE_PREF_L1_USED_LATENCY1600MORE_total_stddev,         -nan

CORE_PREF_L1_USED_DISTANCE_1_count,             0
CORE_PREF_L1_USED_DISTANCE_1_pct,         -nan
CORE_PREF_L1_USED_DISTANCE_1_total_count,             0
CORE_PREF_L1_USED_DISTANCE_1_total_pct,         -nan

CORE_PREF_L1_USED_DISTANCE_2_count,             0
CORE_PREF_L1_USED_DISTANCE_2_pct,         -nan
CORE_PREF_L1_USED_DISTANCE_2_total_count,             0
CORE_PREF_L1_USED_DISTANCE_2_total_pct,         -nan

CORE_PREF_L1_USED_DISTANCE_4_count,             0
CORE_PREF_L1_USED_DISTANCE_4_pct,         -nan
CORE_PREF_L1_USED_DISTANCE_4_total_count,             0
CORE_PREF_L1_USED_DISTANCE_4_total_pct,         -nan

CORE_PREF_L1_USED_DISTANCE_8_count,             0
CORE_PREF_L1_USED_DISTANCE_8_pct,         -nan
CORE_PREF_L1_USED_DISTANCE_8_total_count,             0
CORE_PREF_L1_USED_DISTANCE_8_total_pct,         -nan

CORE_PREF_L1_USED_DISTANCE_16_count,             0
CORE_PREF_L1_USED_DISTANCE_16_pct,         -nan
CORE_PREF_L1_USED_DISTANCE_16_total_count,             0
CORE_PREF_L1_USED_DISTANCE_16_total_pct,         -nan

CORE_PREF_L1_USED_DISTANCE_32_count,             0
CORE_PREF_L1_USED_DISTANCE_32_pct,         -nan
CORE_PREF_L1_USED_DISTANCE_32_total_count,             0
CORE_PREF_L1_USED_DISTANCE_32_total_pct,         -nan

CORE_PREF_L1_USED_DISTANCE_MORE_count,             0
CORE_PREF_L1_USED_DISTANCE_MORE_pct,         -nan
CORE_PREF_L1_USED_DISTANCE_MORE_total_count,             0
CORE_PREF_L1_USED_DISTANCE_MORE_total_pct,         -nan
CORE_PREF_L1_USED_DISTANCE_MORE_sum_count,             0
CORE_PREF_L1_USED_DISTANCE_MORE_sum_pct,         -nan
CORE_PREF_L1_USED_DISTANCE_MORE_sum_total_count,             0
CORE_PREF_L1_USED_DISTANCE_MORE_sum_total_pct,         -nan
CORE_PREF_L1_USED_DISTANCE_MORE_mean,         -nan
CORE_PREF_L1_USED_DISTANCE_MORE_stddev,         -nan
CORE_PREF_L1_USED_DISTANCE_MORE_total_mean,         -nan
CORE_PREF_L1_USED_DISTANCE_MORE_total_stddev,         -nan

CORE_PREF_L1_DEMAND_LATENCY300_count,         80545
CORE_PREF_L1_DEMAND_LATENCY300_pct,       98.871
CORE_PREF_L1_DEMAND_LATENCY300_total_count,        132401
CORE_PREF_L1_DEMAND_LATENCY300_total_pct,       98.797

CORE_PREF_L1_DEMAND_LATENCY400_count,            99
CORE_PREF_L1_DEMAND_LATENCY400_pct,        0.122
CORE_PREF_L1_DEMAND_LATENCY400_total_count,           218
CORE_PREF_L1_DEMAND_LATENCY400_total_pct,        0.163

CORE_PREF_L1_DEMAND_LATENCY500_count,           128
CORE_PREF_L1_DEMAND_LATENCY500_pct,        0.157
CORE_PREF_L1_DEMAND_LATENCY500_total_count,           186
CORE_PREF_L1_DEMAND_LATENCY500_total_pct,        0.139

CORE_PREF_L1_DEMAND_LATENCY600_count,            28
CORE_PREF_L1_DEMAND_LATENCY600_pct,        0.034
CORE_PREF_L1_DEMAND_LATENCY600_total_count,            57
CORE_PREF_L1_DEMAND_LATENCY600_total_pct,        0.043

CORE_PREF_L1_DEMAND_LATENCY700_count,             8
CORE_PREF_L1_DEMAND_LATENCY700_pct,        0.010
CORE_PREF_L1_DEMAND_LATENCY700_total_count,            17
CORE_PREF_L1_DEMAND_LATENCY700_total_pct,        0.013

CORE_PREF_L1_DEMAND_LATENCY800_count,             0
CORE_PREF_L1_DEMAND_LATENCY800_pct,        0.000
CORE_PREF_L1_DEMAND_LATENCY800_total_count,             5
CORE_PREF_L1_DEMAND_LATENCY800_total_pct,        0.004

CORE_PREF_L1_DEMAND_LATENCY900_count,             2
CORE_PREF_L1_DEMAND_LATENCY900_pct,        0.002
CORE_PREF_L1_DEMAND_LATENCY900_total_count,             3
CORE_PREF_L1_DEMAND_LATENCY900_total_pct,        0.002

CORE_PREF_L1_DEMAND_LATENCY1000_count,             1
CORE_PREF_L1_DEMAND_LATENCY1000_pct,        0.001
CORE_PREF_L1_DEMAND_LATENCY1000_total_count,             4
CORE_PREF_L1_DEMAND_LATENCY1000_total_pct,        0.003

CORE_PREF_L1_DEMAND_LATENCY1000MORE_count,           654
CORE_PREF_L1_DEMAND_LATENCY1000MORE_pct,        0.803
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_count,          1122
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_pct,        0.837
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_count,         81465
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_pct,      100.000
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_total_count,        134013
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_total_pct,      100.000
CORE_PREF_L1_DEMAND_LATENCY1000MORE_mean,         0.07
CORE_PREF_L1_DEMAND_LATENCY1000MORE_stddev,         0.72
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_mean,         0.07
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_stddev,         0.74

CORE_PREF_MLC_NOT_USED_LATENCY200_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY200_pct,         -nan
CORE_PREF_MLC_NOT_USED_LATENCY200_total_count,             5
CORE_PREF_MLC_NOT_USED_LATENCY200_total_pct,        9.259

CORE_PREF_MLC_NOT_USED_LATENCY400_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY400_pct,         -nan
CORE_PREF_MLC_NOT_USED_LATENCY400_total_count,            29
CORE_PREF_MLC_NOT_USED_LATENCY400_total_pct,       53.704

CORE_PREF_MLC_NOT_USED_LATENCY600_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY600_pct,         -nan
CORE_PREF_MLC_NOT_USED_LATENCY600_total_count,             8
CORE_PREF_MLC_NOT_USED_LATENCY600_total_pct,       14.815

CORE_PREF_MLC_NOT_USED_LATENCY800_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY800_pct,         -nan
CORE_PREF_MLC_NOT_USED_LATENCY800_total_count,             4
CORE_PREF_MLC_NOT_USED_LATENCY800_total_pct,        7.407

CORE_PREF_MLC_NOT_USED_LATENCY1000_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1000_pct,         -nan
CORE_PREF_MLC_NOT_USED_LATENCY1000_total_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1000_total_pct,        0.000

CORE_PREF_MLC_NOT_USED_LATENCY1200_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1200_pct,         -nan
CORE_PREF_MLC_NOT_USED_LATENCY1200_total_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1200_total_pct,        0.000

CORE_PREF_MLC_NOT_USED_LATENCY1400_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1400_pct,         -nan
CORE_PREF_MLC_NOT_USED_LATENCY1400_total_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1400_total_pct,        0.000

CORE_PREF_MLC_NOT_USED_LATENCY1600_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1600_pct,         -nan
CORE_PREF_MLC_NOT_USED_LATENCY1600_total_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1600_total_pct,        0.000

CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_pct,         -nan
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_count,             8
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_pct,       14.815
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_pct,         -nan
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_total_count,            54
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_mean,         -nan
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_stddev,         -nan
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_mean,         2.24
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_stddev,         2.58

CORE_PREF_MLC_USED_LATENCY200_count,             0
CORE_PREF_MLC_USED_LATENCY200_pct,        0.000
CORE_PREF_MLC_USED_LATENCY200_total_count,            23
CORE_PREF_MLC_USED_LATENCY200_total_pct,       20.536

CORE_PREF_MLC_USED_LATENCY400_count,             1
CORE_PREF_MLC_USED_LATENCY400_pct,      100.000
CORE_PREF_MLC_USED_LATENCY400_total_count,            75
CORE_PREF_MLC_USED_LATENCY400_total_pct,       66.964

CORE_PREF_MLC_USED_LATENCY600_count,             0
CORE_PREF_MLC_USED_LATENCY600_pct,        0.000
CORE_PREF_MLC_USED_LATENCY600_total_count,            10
CORE_PREF_MLC_USED_LATENCY600_total_pct,        8.929

CORE_PREF_MLC_USED_LATENCY800_count,             0
CORE_PREF_MLC_USED_LATENCY800_pct,        0.000
CORE_PREF_MLC_USED_LATENCY800_total_count,             2
CORE_PREF_MLC_USED_LATENCY800_total_pct,        1.786

CORE_PREF_MLC_USED_LATENCY1000_count,             0
CORE_PREF_MLC_USED_LATENCY1000_pct,        0.000
CORE_PREF_MLC_USED_LATENCY1000_total_count,             0
CORE_PREF_MLC_USED_LATENCY1000_total_pct,        0.000

CORE_PREF_MLC_USED_LATENCY1200_count,             0
CORE_PREF_MLC_USED_LATENCY1200_pct,        0.000
CORE_PREF_MLC_USED_LATENCY1200_total_count,             0
CORE_PREF_MLC_USED_LATENCY1200_total_pct,        0.000

CORE_PREF_MLC_USED_LATENCY1400_count,             0
CORE_PREF_MLC_USED_LATENCY1400_pct,        0.000
CORE_PREF_MLC_USED_LATENCY1400_total_count,             0
CORE_PREF_MLC_USED_LATENCY1400_total_pct,        0.000

CORE_PREF_MLC_USED_LATENCY1600_count,             0
CORE_PREF_MLC_USED_LATENCY1600_pct,        0.000
CORE_PREF_MLC_USED_LATENCY1600_total_count,             0
CORE_PREF_MLC_USED_LATENCY1600_total_pct,        0.000

CORE_PREF_MLC_USED_LATENCY1600MORE_count,             0
CORE_PREF_MLC_USED_LATENCY1600MORE_pct,        0.000
CORE_PREF_MLC_USED_LATENCY1600MORE_total_count,             2
CORE_PREF_MLC_USED_LATENCY1600MORE_total_pct,        1.786
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_count,             1
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_total_count,           112
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_MLC_USED_LATENCY1600MORE_mean,         1.00
CORE_PREF_MLC_USED_LATENCY1600MORE_stddev,         -nan
CORE_PREF_MLC_USED_LATENCY1600MORE_total_mean,         1.04
CORE_PREF_MLC_USED_LATENCY1600MORE_total_stddev,         1.02

CORE_PREF_MLC_DEMAND_LATENCY300_count,        164399
CORE_PREF_MLC_DEMAND_LATENCY300_pct,       99.328
CORE_PREF_MLC_DEMAND_LATENCY300_total_count,        315778
CORE_PREF_MLC_DEMAND_LATENCY300_total_pct,       99.176

CORE_PREF_MLC_DEMAND_LATENCY400_count,           299
CORE_PREF_MLC_DEMAND_LATENCY400_pct,        0.181
CORE_PREF_MLC_DEMAND_LATENCY400_total_count,           904
CORE_PREF_MLC_DEMAND_LATENCY400_total_pct,        0.284

CORE_PREF_MLC_DEMAND_LATENCY500_count,            86
CORE_PREF_MLC_DEMAND_LATENCY500_pct,        0.052
CORE_PREF_MLC_DEMAND_LATENCY500_total_count,           209
CORE_PREF_MLC_DEMAND_LATENCY500_total_pct,        0.066

CORE_PREF_MLC_DEMAND_LATENCY600_count,            79
CORE_PREF_MLC_DEMAND_LATENCY600_pct,        0.048
CORE_PREF_MLC_DEMAND_LATENCY600_total_count,           131
CORE_PREF_MLC_DEMAND_LATENCY600_total_pct,        0.041

CORE_PREF_MLC_DEMAND_LATENCY700_count,            17
CORE_PREF_MLC_DEMAND_LATENCY700_pct,        0.010
CORE_PREF_MLC_DEMAND_LATENCY700_total_count,            32
CORE_PREF_MLC_DEMAND_LATENCY700_total_pct,        0.010

CORE_PREF_MLC_DEMAND_LATENCY800_count,             2
CORE_PREF_MLC_DEMAND_LATENCY800_pct,        0.001
CORE_PREF_MLC_DEMAND_LATENCY800_total_count,             6
CORE_PREF_MLC_DEMAND_LATENCY800_total_pct,        0.002

CORE_PREF_MLC_DEMAND_LATENCY900_count,             0
CORE_PREF_MLC_DEMAND_LATENCY900_pct,        0.000
CORE_PREF_MLC_DEMAND_LATENCY900_total_count,             5
CORE_PREF_MLC_DEMAND_LATENCY900_total_pct,        0.002

CORE_PREF_MLC_DEMAND_LATENCY1000_count,             0
CORE_PREF_MLC_DEMAND_LATENCY1000_pct,        0.000
CORE_PREF_MLC_DEMAND_LATENCY1000_total_count,             5
CORE_PREF_MLC_DEMAND_LATENCY1000_total_pct,        0.002

CORE_PREF_MLC_DEMAND_LATENCY1000MORE_count,           630
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_pct,        0.381
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_count,          1333
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_pct,        0.419
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_count,        165512
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_pct,      100.000
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_total_count,        318403
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_total_pct,      100.000
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_mean,         0.04
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_stddev,         0.50
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_mean,         0.04
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_stddev,         0.53

TOTAL_BATCH_FORMED_count,             0
TOTAL_BATCH_FORMED_total_count,             0

TOTAL_BATCH_MEM_REQ_MARKED_count,             0
TOTAL_BATCH_MEM_REQ_MARKED_pct,         -nan
TOTAL_BATCH_MEM_REQ_MARKED_total_count,             0
TOTAL_BATCH_MEM_REQ_MARKED_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_count,             0
CORE_BATCH_MEM_REQ_MARKED_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_DEMAND_count,             0
CORE_BATCH_MEM_REQ_MARKED_DEMAND_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_DEMAND_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_DEMAND_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_PREF_count,             0
CORE_BATCH_MEM_REQ_MARKED_PREF_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_PREF_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_PREF_total_pct,         -nan

DRAM_ROW_BATCHES_count,             0
DRAM_ROW_BATCHES_total_count,             0

REJECTED_QUEUE_MLC_count,             0
REJECTED_QUEUE_MLC_total_count,             0

REJECTED_QUEUE_L1_count,             0
REJECTED_QUEUE_L1_total_count,             0

REJECTED_QUEUE_BUS_OUT_count,             0
REJECTED_QUEUE_BUS_OUT_total_count,             0

LEADING_LOAD_LATENCY_count,             0
LEADING_LOAD_LATENCY_pct,        0.000
LEADING_LOAD_LATENCY_total_count,             0
LEADING_LOAD_LATENCY_total_pct,        0.000

LEADING_LOADS_count,             0
LEADING_LOADS_pct,        0.000
LEADING_LOADS_total_count,             0
LEADING_LOADS_total_pct,        0.000

MEM_REQ_CRITICAL_PATH_LENGTH_count,             0
MEM_REQ_CRITICAL_PATH_LENGTH_pct,        0.000
MEM_REQ_CRITICAL_PATH_LENGTH_total_count,             0
MEM_REQ_CRITICAL_PATH_LENGTH_total_pct,        0.000

TOTAL_MEM_REQ_LATENCY_count,             0
TOTAL_MEM_REQ_LATENCY_total_count,             0

TOTAL_CRITICAL_MEM_REQ_LATENCY_count,             0
TOTAL_CRITICAL_MEM_REQ_LATENCY_pct,         -nan
TOTAL_CRITICAL_MEM_REQ_LATENCY_total_count,             0
TOTAL_CRITICAL_MEM_REQ_LATENCY_total_pct,         -nan

TOTAL_CRITICAL_BANK_LATENCY_count,             0
TOTAL_CRITICAL_BANK_LATENCY_pct,         -nan
TOTAL_CRITICAL_BANK_LATENCY_total_count,             0
TOTAL_CRITICAL_BANK_LATENCY_total_pct,         -nan

TOTAL_MEMORY_SLACK_count,             0
TOTAL_MEMORY_SLACK_pct,        0.000
TOTAL_MEMORY_SLACK_total_count,             0
TOTAL_MEMORY_SLACK_total_pct,        0.000

TOTAL_CHIP_UTILIZATION_count,             0
TOTAL_CHIP_UTILIZATION_pct,        0.000
TOTAL_CHIP_UTILIZATION_total_count,             0
TOTAL_CHIP_UTILIZATION_total_pct,        0.000

CHIP_BUSY_UNDER_CRITICAL_REQS_count,             0
CHIP_BUSY_UNDER_CRITICAL_REQS_pct,        0.000
CHIP_BUSY_UNDER_CRITICAL_REQS_total_count,             0
CHIP_BUSY_UNDER_CRITICAL_REQS_total_pct,        0.000

PERF_PRED_NUM_STAT_RESETS_count,             0
PERF_PRED_NUM_STAT_RESETS_total_count,             0

PERF_PRED_RESET_STATS_CYCLE_count,             0
PERF_PRED_RESET_STATS_CYCLE_total_count,             0

PERF_PRED_CYCLE_count,      32616874
PERF_PRED_CYCLE_total_count,      49060148

ESTIMATED_ALONE_CYCLES_count,             0
ESTIMATED_ALONE_CYCLES_pct,        0.000
ESTIMATED_ALONE_CYCLES_total_count,             0
ESTIMATED_ALONE_CYCLES_total_pct,        0.000

NUM_WINDOWS_WITH_DCACHE_MISS_count,         31657
NUM_WINDOWS_WITH_DCACHE_MISS_total_count,         63298

LONGEST_DCACHE_MISS_CHAIN_count,        344533
LONGEST_DCACHE_MISS_CHAIN_total_count,        689055

NUM_DCACHE_MISSES_IN_WINDOW_1_count,            40
NUM_DCACHE_MISSES_IN_WINDOW_1_pct,        0.126
NUM_DCACHE_MISSES_IN_WINDOW_1_total_count,            94
NUM_DCACHE_MISSES_IN_WINDOW_1_total_pct,        0.149

NUM_DCACHE_MISSES_IN_WINDOW_2_count,           127
NUM_DCACHE_MISSES_IN_WINDOW_2_pct,        0.401
NUM_DCACHE_MISSES_IN_WINDOW_2_total_count,           246
NUM_DCACHE_MISSES_IN_WINDOW_2_total_pct,        0.389

NUM_DCACHE_MISSES_IN_WINDOW_3_count,           213
NUM_DCACHE_MISSES_IN_WINDOW_3_pct,        0.673
NUM_DCACHE_MISSES_IN_WINDOW_3_total_count,           416
NUM_DCACHE_MISSES_IN_WINDOW_3_total_pct,        0.657

NUM_DCACHE_MISSES_IN_WINDOW_4_count,           312
NUM_DCACHE_MISSES_IN_WINDOW_4_pct,        0.986
NUM_DCACHE_MISSES_IN_WINDOW_4_total_count,           631
NUM_DCACHE_MISSES_IN_WINDOW_4_total_pct,        0.997

NUM_DCACHE_MISSES_IN_WINDOW_5_count,           431
NUM_DCACHE_MISSES_IN_WINDOW_5_pct,        1.361
NUM_DCACHE_MISSES_IN_WINDOW_5_total_count,           884
NUM_DCACHE_MISSES_IN_WINDOW_5_total_pct,        1.397

NUM_DCACHE_MISSES_IN_WINDOW_6_count,           582
NUM_DCACHE_MISSES_IN_WINDOW_6_pct,        1.838
NUM_DCACHE_MISSES_IN_WINDOW_6_total_count,          1147
NUM_DCACHE_MISSES_IN_WINDOW_6_total_pct,        1.812

NUM_DCACHE_MISSES_IN_WINDOW_7_count,           698
NUM_DCACHE_MISSES_IN_WINDOW_7_pct,        2.205
NUM_DCACHE_MISSES_IN_WINDOW_7_total_count,          1417
NUM_DCACHE_MISSES_IN_WINDOW_7_total_pct,        2.239

NUM_DCACHE_MISSES_IN_WINDOW_8_count,           793
NUM_DCACHE_MISSES_IN_WINDOW_8_pct,        2.505
NUM_DCACHE_MISSES_IN_WINDOW_8_total_count,          1533
NUM_DCACHE_MISSES_IN_WINDOW_8_total_pct,        2.422

NUM_DCACHE_MISSES_IN_WINDOW_9_count,           847
NUM_DCACHE_MISSES_IN_WINDOW_9_pct,        2.676
NUM_DCACHE_MISSES_IN_WINDOW_9_total_count,          1773
NUM_DCACHE_MISSES_IN_WINDOW_9_total_pct,        2.801

NUM_DCACHE_MISSES_IN_WINDOW_10_count,           932
NUM_DCACHE_MISSES_IN_WINDOW_10_pct,        2.944
NUM_DCACHE_MISSES_IN_WINDOW_10_total_count,          1867
NUM_DCACHE_MISSES_IN_WINDOW_10_total_pct,        2.950

NUM_DCACHE_MISSES_IN_WINDOW_11_count,          1017
NUM_DCACHE_MISSES_IN_WINDOW_11_pct,        3.213
NUM_DCACHE_MISSES_IN_WINDOW_11_total_count,          2005
NUM_DCACHE_MISSES_IN_WINDOW_11_total_pct,        3.168

NUM_DCACHE_MISSES_IN_WINDOW_12_count,          1118
NUM_DCACHE_MISSES_IN_WINDOW_12_pct,        3.532
NUM_DCACHE_MISSES_IN_WINDOW_12_total_count,          2242
NUM_DCACHE_MISSES_IN_WINDOW_12_total_pct,        3.542

NUM_DCACHE_MISSES_IN_WINDOW_13_count,          1295
NUM_DCACHE_MISSES_IN_WINDOW_13_pct,        4.091
NUM_DCACHE_MISSES_IN_WINDOW_13_total_count,          2611
NUM_DCACHE_MISSES_IN_WINDOW_13_total_pct,        4.125

NUM_DCACHE_MISSES_IN_WINDOW_14_count,          1643
NUM_DCACHE_MISSES_IN_WINDOW_14_pct,        5.190
NUM_DCACHE_MISSES_IN_WINDOW_14_total_count,          3317
NUM_DCACHE_MISSES_IN_WINDOW_14_total_pct,        5.240

NUM_DCACHE_MISSES_IN_WINDOW_15_count,          2085
NUM_DCACHE_MISSES_IN_WINDOW_15_pct,        6.586
NUM_DCACHE_MISSES_IN_WINDOW_15_total_count,          4255
NUM_DCACHE_MISSES_IN_WINDOW_15_total_pct,        6.722

NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_count,         19524
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_pct,       61.674
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_count,         38860
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_pct,       61.392
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_count,         31657
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_pct,      100.000
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_total_count,         63298
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_total_pct,      100.000
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_mean,        13.03
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_stddev,        10.75
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_mean,        13.02
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_stddev,        10.72

DCACHE_MLP_IN_WINDOW_1_0_count,          2114
DCACHE_MLP_IN_WINDOW_1_0_pct,        6.678
DCACHE_MLP_IN_WINDOW_1_0_total_count,          4247
DCACHE_MLP_IN_WINDOW_1_0_total_pct,        6.710

DCACHE_MLP_IN_WINDOW_1_5_count,         12946
DCACHE_MLP_IN_WINDOW_1_5_pct,       40.895
DCACHE_MLP_IN_WINDOW_1_5_total_count,         26146
DCACHE_MLP_IN_WINDOW_1_5_total_pct,       41.306

DCACHE_MLP_IN_WINDOW_2_0_count,          9647
DCACHE_MLP_IN_WINDOW_2_0_pct,       30.474
DCACHE_MLP_IN_WINDOW_2_0_total_count,         19330
DCACHE_MLP_IN_WINDOW_2_0_total_pct,       30.538

DCACHE_MLP_IN_WINDOW_2_5_count,          4465
DCACHE_MLP_IN_WINDOW_2_5_pct,       14.104
DCACHE_MLP_IN_WINDOW_2_5_total_count,          8745
DCACHE_MLP_IN_WINDOW_2_5_total_pct,       13.816

DCACHE_MLP_IN_WINDOW_3_0_count,          1639
DCACHE_MLP_IN_WINDOW_3_0_pct,        5.177
DCACHE_MLP_IN_WINDOW_3_0_total_count,          3175
DCACHE_MLP_IN_WINDOW_3_0_total_pct,        5.016

DCACHE_MLP_IN_WINDOW_3_5_count,           487
DCACHE_MLP_IN_WINDOW_3_5_pct,        1.538
DCACHE_MLP_IN_WINDOW_3_5_total_count,           931
DCACHE_MLP_IN_WINDOW_3_5_total_pct,        1.471

DCACHE_MLP_IN_WINDOW_4_0_count,           148
DCACHE_MLP_IN_WINDOW_4_0_pct,        0.468
DCACHE_MLP_IN_WINDOW_4_0_total_count,           304
DCACHE_MLP_IN_WINDOW_4_0_total_pct,        0.480

DCACHE_MLP_IN_WINDOW_4_5_count,            61
DCACHE_MLP_IN_WINDOW_4_5_pct,        0.193
DCACHE_MLP_IN_WINDOW_4_5_total_count,           129
DCACHE_MLP_IN_WINDOW_4_5_total_pct,        0.204

DCACHE_MLP_IN_WINDOW_5_0_count,            31
DCACHE_MLP_IN_WINDOW_5_0_pct,        0.098
DCACHE_MLP_IN_WINDOW_5_0_total_count,            65
DCACHE_MLP_IN_WINDOW_5_0_total_pct,        0.103

DCACHE_MLP_IN_WINDOW_5_5_count,            30
DCACHE_MLP_IN_WINDOW_5_5_pct,        0.095
DCACHE_MLP_IN_WINDOW_5_5_total_count,            53
DCACHE_MLP_IN_WINDOW_5_5_total_pct,        0.084

DCACHE_MLP_IN_WINDOW_6_0_count,            30
DCACHE_MLP_IN_WINDOW_6_0_pct,        0.095
DCACHE_MLP_IN_WINDOW_6_0_total_count,            66
DCACHE_MLP_IN_WINDOW_6_0_total_pct,        0.104

DCACHE_MLP_IN_WINDOW_6_5_count,            29
DCACHE_MLP_IN_WINDOW_6_5_pct,        0.092
DCACHE_MLP_IN_WINDOW_6_5_total_count,            48
DCACHE_MLP_IN_WINDOW_6_5_total_pct,        0.076

DCACHE_MLP_IN_WINDOW_7_0_count,            12
DCACHE_MLP_IN_WINDOW_7_0_pct,        0.038
DCACHE_MLP_IN_WINDOW_7_0_total_count,            24
DCACHE_MLP_IN_WINDOW_7_0_total_pct,        0.038

DCACHE_MLP_IN_WINDOW_7_5_count,             7
DCACHE_MLP_IN_WINDOW_7_5_pct,        0.022
DCACHE_MLP_IN_WINDOW_7_5_total_count,            17
DCACHE_MLP_IN_WINDOW_7_5_total_pct,        0.027

DCACHE_MLP_IN_WINDOW_8_0_count,             5
DCACHE_MLP_IN_WINDOW_8_0_pct,        0.016
DCACHE_MLP_IN_WINDOW_8_0_total_count,            10
DCACHE_MLP_IN_WINDOW_8_0_total_pct,        0.016

DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_count,             6
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_pct,        0.019
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_count,             8
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_pct,        0.013
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_count,         31657
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_pct,      100.000
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_total_count,         63298
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_total_pct,      100.000
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_mean,         1.82
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_stddev,         1.17
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_mean,         1.80
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_stddev,         1.16

PARAM_CHIP_CYCLE_TIME_count,             0
PARAM_CHIP_CYCLE_TIME_total_count,             0

PARAM_CORE_CYCLE_TIME_count,             0
PARAM_CORE_CYCLE_TIME_total_count,        312500

PARAM_L1_CYCLE_TIME_count,             0
PARAM_L1_CYCLE_TIME_total_count,        312500

PARAM_MEMORY_CYCLE_TIME_count,             0
PARAM_MEMORY_CYCLE_TIME_total_count,        833333

MEM_REQ_NON_SCHEDULED__0_count,             0
MEM_REQ_NON_SCHEDULED__0_pct,         -nan
MEM_REQ_NON_SCHEDULED__0_total_count,             0
MEM_REQ_NON_SCHEDULED__0_total_pct,         -nan

MEM_REQ_NON_SCHEDULED__4_count,             0
MEM_REQ_NON_SCHEDULED__4_pct,         -nan
MEM_REQ_NON_SCHEDULED__4_total_count,             0
MEM_REQ_NON_SCHEDULED__4_total_pct,         -nan

MEM_REQ_NON_SCHEDULED__8_count,             0
MEM_REQ_NON_SCHEDULED__8_pct,         -nan
MEM_REQ_NON_SCHEDULED__8_total_count,             0
MEM_REQ_NON_SCHEDULED__8_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_12_count,             0
MEM_REQ_NON_SCHEDULED_12_pct,         -nan
MEM_REQ_NON_SCHEDULED_12_total_count,             0
MEM_REQ_NON_SCHEDULED_12_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_16_count,             0
MEM_REQ_NON_SCHEDULED_16_pct,         -nan
MEM_REQ_NON_SCHEDULED_16_total_count,             0
MEM_REQ_NON_SCHEDULED_16_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_20_count,             0
MEM_REQ_NON_SCHEDULED_20_pct,         -nan
MEM_REQ_NON_SCHEDULED_20_total_count,             0
MEM_REQ_NON_SCHEDULED_20_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_24_count,             0
MEM_REQ_NON_SCHEDULED_24_pct,         -nan
MEM_REQ_NON_SCHEDULED_24_total_count,             0
MEM_REQ_NON_SCHEDULED_24_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_28_count,             0
MEM_REQ_NON_SCHEDULED_28_pct,         -nan
MEM_REQ_NON_SCHEDULED_28_total_count,             0
MEM_REQ_NON_SCHEDULED_28_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_32_count,             0
MEM_REQ_NON_SCHEDULED_32_pct,         -nan
MEM_REQ_NON_SCHEDULED_32_total_count,             0
MEM_REQ_NON_SCHEDULED_32_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_36_count,             0
MEM_REQ_NON_SCHEDULED_36_pct,         -nan
MEM_REQ_NON_SCHEDULED_36_total_count,             0
MEM_REQ_NON_SCHEDULED_36_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_40_count,             0
MEM_REQ_NON_SCHEDULED_40_pct,         -nan
MEM_REQ_NON_SCHEDULED_40_total_count,             0
MEM_REQ_NON_SCHEDULED_40_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_44_count,             0
MEM_REQ_NON_SCHEDULED_44_pct,         -nan
MEM_REQ_NON_SCHEDULED_44_total_count,             0
MEM_REQ_NON_SCHEDULED_44_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_48_count,             0
MEM_REQ_NON_SCHEDULED_48_pct,         -nan
MEM_REQ_NON_SCHEDULED_48_total_count,             0
MEM_REQ_NON_SCHEDULED_48_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_52_count,             0
MEM_REQ_NON_SCHEDULED_52_pct,         -nan
MEM_REQ_NON_SCHEDULED_52_total_count,             0
MEM_REQ_NON_SCHEDULED_52_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_56_count,             0
MEM_REQ_NON_SCHEDULED_56_pct,         -nan
MEM_REQ_NON_SCHEDULED_56_total_count,             0
MEM_REQ_NON_SCHEDULED_56_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_60_count,             0
MEM_REQ_NON_SCHEDULED_60_pct,         -nan
MEM_REQ_NON_SCHEDULED_60_total_count,             0
MEM_REQ_NON_SCHEDULED_60_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_64_count,             0
MEM_REQ_NON_SCHEDULED_64_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_total_count,             0
MEM_REQ_NON_SCHEDULED_64_total_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_sum_count,             0
MEM_REQ_NON_SCHEDULED_64_sum_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_sum_total_count,             0
MEM_REQ_NON_SCHEDULED_64_sum_total_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_mean,         -nan
MEM_REQ_NON_SCHEDULED_64_stddev,         -nan
MEM_REQ_NON_SCHEDULED_64_total_mean,         -nan
MEM_REQ_NON_SCHEDULED_64_total_stddev,         -nan

MEM_REQ_DEMANDS__0_count,      14365393
MEM_REQ_DEMANDS__0_pct,       88.820
MEM_REQ_DEMANDS__0_total_count,      28974808
MEM_REQ_DEMANDS__0_total_pct,       88.834

MEM_REQ_DEMANDS__4_count,       1523021
MEM_REQ_DEMANDS__4_pct,        9.417
MEM_REQ_DEMANDS__4_total_count,       3051417
MEM_REQ_DEMANDS__4_total_pct,        9.355

MEM_REQ_DEMANDS__8_count,        263588
MEM_REQ_DEMANDS__8_pct,        1.630
MEM_REQ_DEMANDS__8_total_count,        542857
MEM_REQ_DEMANDS__8_total_pct,        1.664

MEM_REQ_DEMANDS_12_count,         21140
MEM_REQ_DEMANDS_12_pct,        0.131
MEM_REQ_DEMANDS_12_total_count,         46450
MEM_REQ_DEMANDS_12_total_pct,        0.142

MEM_REQ_DEMANDS_16_count,           458
MEM_REQ_DEMANDS_16_pct,        0.003
MEM_REQ_DEMANDS_16_total_count,          1334
MEM_REQ_DEMANDS_16_total_pct,        0.004

MEM_REQ_DEMANDS_20_count,             0
MEM_REQ_DEMANDS_20_pct,        0.000
MEM_REQ_DEMANDS_20_total_count,             8
MEM_REQ_DEMANDS_20_total_pct,        0.000

MEM_REQ_DEMANDS_24_count,             0
MEM_REQ_DEMANDS_24_pct,        0.000
MEM_REQ_DEMANDS_24_total_count,             0
MEM_REQ_DEMANDS_24_total_pct,        0.000

MEM_REQ_DEMANDS_28_count,             0
MEM_REQ_DEMANDS_28_pct,        0.000
MEM_REQ_DEMANDS_28_total_count,             0
MEM_REQ_DEMANDS_28_total_pct,        0.000

MEM_REQ_DEMANDS_32_count,             0
MEM_REQ_DEMANDS_32_pct,        0.000
MEM_REQ_DEMANDS_32_total_count,             0
MEM_REQ_DEMANDS_32_total_pct,        0.000

MEM_REQ_DEMANDS_36_count,             0
MEM_REQ_DEMANDS_36_pct,        0.000
MEM_REQ_DEMANDS_36_total_count,             0
MEM_REQ_DEMANDS_36_total_pct,        0.000

MEM_REQ_DEMANDS_40_count,             0
MEM_REQ_DEMANDS_40_pct,        0.000
MEM_REQ_DEMANDS_40_total_count,             0
MEM_REQ_DEMANDS_40_total_pct,        0.000

MEM_REQ_DEMANDS_44_count,             0
MEM_REQ_DEMANDS_44_pct,        0.000
MEM_REQ_DEMANDS_44_total_count,             0
MEM_REQ_DEMANDS_44_total_pct,        0.000

MEM_REQ_DEMANDS_48_count,             0
MEM_REQ_DEMANDS_48_pct,        0.000
MEM_REQ_DEMANDS_48_total_count,             0
MEM_REQ_DEMANDS_48_total_pct,        0.000

MEM_REQ_DEMANDS_52_count,             0
MEM_REQ_DEMANDS_52_pct,        0.000
MEM_REQ_DEMANDS_52_total_count,             0
MEM_REQ_DEMANDS_52_total_pct,        0.000

MEM_REQ_DEMANDS_56_count,             0
MEM_REQ_DEMANDS_56_pct,        0.000
MEM_REQ_DEMANDS_56_total_count,             0
MEM_REQ_DEMANDS_56_total_pct,        0.000

MEM_REQ_DEMANDS_60_count,             0
MEM_REQ_DEMANDS_60_pct,        0.000
MEM_REQ_DEMANDS_60_total_count,             0
MEM_REQ_DEMANDS_60_total_pct,        0.000

MEM_REQ_DEMANDS_64_count,             0
MEM_REQ_DEMANDS_64_pct,        0.000
MEM_REQ_DEMANDS_64_total_count,             0
MEM_REQ_DEMANDS_64_total_pct,        0.000
MEM_REQ_DEMANDS_64_sum_count,      16173600
MEM_REQ_DEMANDS_64_sum_pct,      100.000
MEM_REQ_DEMANDS_64_sum_total_count,      32616874
MEM_REQ_DEMANDS_64_sum_total_pct,      100.000
MEM_REQ_DEMANDS_64_mean,         0.13
MEM_REQ_DEMANDS_64_stddev,         0.37
MEM_REQ_DEMANDS_64_total_mean,         0.13
MEM_REQ_DEMANDS_64_total_stddev,         0.38

MEM_REQ_PREFS__0_count,      16173600
MEM_REQ_PREFS__0_pct,      100.000
MEM_REQ_PREFS__0_total_count,      32612315
MEM_REQ_PREFS__0_total_pct,       99.986

MEM_REQ_PREFS__4_count,             0
MEM_REQ_PREFS__4_pct,        0.000
MEM_REQ_PREFS__4_total_count,           524
MEM_REQ_PREFS__4_total_pct,        0.002

MEM_REQ_PREFS__8_count,             0
MEM_REQ_PREFS__8_pct,        0.000
MEM_REQ_PREFS__8_total_count,          1991
MEM_REQ_PREFS__8_total_pct,        0.006

MEM_REQ_PREFS_12_count,             0
MEM_REQ_PREFS_12_pct,        0.000
MEM_REQ_PREFS_12_total_count,           368
MEM_REQ_PREFS_12_total_pct,        0.001

MEM_REQ_PREFS_16_count,             0
MEM_REQ_PREFS_16_pct,        0.000
MEM_REQ_PREFS_16_total_count,           426
MEM_REQ_PREFS_16_total_pct,        0.001

MEM_REQ_PREFS_20_count,             0
MEM_REQ_PREFS_20_pct,        0.000
MEM_REQ_PREFS_20_total_count,           350
MEM_REQ_PREFS_20_total_pct,        0.001

MEM_REQ_PREFS_24_count,             0
MEM_REQ_PREFS_24_pct,        0.000
MEM_REQ_PREFS_24_total_count,           868
MEM_REQ_PREFS_24_total_pct,        0.003

MEM_REQ_PREFS_28_count,             0
MEM_REQ_PREFS_28_pct,        0.000
MEM_REQ_PREFS_28_total_count,            32
MEM_REQ_PREFS_28_total_pct,        0.000

MEM_REQ_PREFS_32_count,             0
MEM_REQ_PREFS_32_pct,        0.000
MEM_REQ_PREFS_32_total_count,             0
MEM_REQ_PREFS_32_total_pct,        0.000

MEM_REQ_PREFS_36_count,             0
MEM_REQ_PREFS_36_pct,        0.000
MEM_REQ_PREFS_36_total_count,             0
MEM_REQ_PREFS_36_total_pct,        0.000

MEM_REQ_PREFS_40_count,             0
MEM_REQ_PREFS_40_pct,        0.000
MEM_REQ_PREFS_40_total_count,             0
MEM_REQ_PREFS_40_total_pct,        0.000

MEM_REQ_PREFS_44_count,             0
MEM_REQ_PREFS_44_pct,        0.000
MEM_REQ_PREFS_44_total_count,             0
MEM_REQ_PREFS_44_total_pct,        0.000

MEM_REQ_PREFS_48_count,             0
MEM_REQ_PREFS_48_pct,        0.000
MEM_REQ_PREFS_48_total_count,             0
MEM_REQ_PREFS_48_total_pct,        0.000

MEM_REQ_PREFS_52_count,             0
MEM_REQ_PREFS_52_pct,        0.000
MEM_REQ_PREFS_52_total_count,             0
MEM_REQ_PREFS_52_total_pct,        0.000

MEM_REQ_PREFS_56_count,             0
MEM_REQ_PREFS_56_pct,        0.000
MEM_REQ_PREFS_56_total_count,             0
MEM_REQ_PREFS_56_total_pct,        0.000

MEM_REQ_PREFS_60_count,             0
MEM_REQ_PREFS_60_pct,        0.000
MEM_REQ_PREFS_60_total_count,             0
MEM_REQ_PREFS_60_total_pct,        0.000

MEM_REQ_PREFS_64_count,             0
MEM_REQ_PREFS_64_pct,        0.000
MEM_REQ_PREFS_64_total_count,             0
MEM_REQ_PREFS_64_total_pct,        0.000
MEM_REQ_PREFS_64_sum_count,      16173600
MEM_REQ_PREFS_64_sum_pct,      100.000
MEM_REQ_PREFS_64_sum_total_count,      32616874
MEM_REQ_PREFS_64_sum_total_pct,      100.000
MEM_REQ_PREFS_64_mean,         0.00
MEM_REQ_PREFS_64_stddev,         0.00
MEM_REQ_PREFS_64_total_mean,         0.00
MEM_REQ_PREFS_64_total_stddev,         0.04

MEM_REQ_WRITEBACKS__0_count,      16163973
MEM_REQ_WRITEBACKS__0_pct,       99.940
MEM_REQ_WRITEBACKS__0_total_count,      32597458
MEM_REQ_WRITEBACKS__0_total_pct,       99.940

MEM_REQ_WRITEBACKS__4_count,          9606
MEM_REQ_WRITEBACKS__4_pct,        0.059
MEM_REQ_WRITEBACKS__4_total_count,         19389
MEM_REQ_WRITEBACKS__4_total_pct,        0.059

MEM_REQ_WRITEBACKS__8_count,            21
MEM_REQ_WRITEBACKS__8_pct,        0.000
MEM_REQ_WRITEBACKS__8_total_count,            27
MEM_REQ_WRITEBACKS__8_total_pct,        0.000

MEM_REQ_WRITEBACKS_12_count,             0
MEM_REQ_WRITEBACKS_12_pct,        0.000
MEM_REQ_WRITEBACKS_12_total_count,             0
MEM_REQ_WRITEBACKS_12_total_pct,        0.000

MEM_REQ_WRITEBACKS_16_count,             0
MEM_REQ_WRITEBACKS_16_pct,        0.000
MEM_REQ_WRITEBACKS_16_total_count,             0
MEM_REQ_WRITEBACKS_16_total_pct,        0.000

MEM_REQ_WRITEBACKS_20_count,             0
MEM_REQ_WRITEBACKS_20_pct,        0.000
MEM_REQ_WRITEBACKS_20_total_count,             0
MEM_REQ_WRITEBACKS_20_total_pct,        0.000

MEM_REQ_WRITEBACKS_24_count,             0
MEM_REQ_WRITEBACKS_24_pct,        0.000
MEM_REQ_WRITEBACKS_24_total_count,             0
MEM_REQ_WRITEBACKS_24_total_pct,        0.000

MEM_REQ_WRITEBACKS_28_count,             0
MEM_REQ_WRITEBACKS_28_pct,        0.000
MEM_REQ_WRITEBACKS_28_total_count,             0
MEM_REQ_WRITEBACKS_28_total_pct,        0.000

MEM_REQ_WRITEBACKS_32_count,             0
MEM_REQ_WRITEBACKS_32_pct,        0.000
MEM_REQ_WRITEBACKS_32_total_count,             0
MEM_REQ_WRITEBACKS_32_total_pct,        0.000

MEM_REQ_WRITEBACKS_36_count,             0
MEM_REQ_WRITEBACKS_36_pct,        0.000
MEM_REQ_WRITEBACKS_36_total_count,             0
MEM_REQ_WRITEBACKS_36_total_pct,        0.000

MEM_REQ_WRITEBACKS_40_count,             0
MEM_REQ_WRITEBACKS_40_pct,        0.000
MEM_REQ_WRITEBACKS_40_total_count,             0
MEM_REQ_WRITEBACKS_40_total_pct,        0.000

MEM_REQ_WRITEBACKS_44_count,             0
MEM_REQ_WRITEBACKS_44_pct,        0.000
MEM_REQ_WRITEBACKS_44_total_count,             0
MEM_REQ_WRITEBACKS_44_total_pct,        0.000

MEM_REQ_WRITEBACKS_48_count,             0
MEM_REQ_WRITEBACKS_48_pct,        0.000
MEM_REQ_WRITEBACKS_48_total_count,             0
MEM_REQ_WRITEBACKS_48_total_pct,        0.000

MEM_REQ_WRITEBACKS_52_count,             0
MEM_REQ_WRITEBACKS_52_pct,        0.000
MEM_REQ_WRITEBACKS_52_total_count,             0
MEM_REQ_WRITEBACKS_52_total_pct,        0.000

MEM_REQ_WRITEBACKS_56_count,             0
MEM_REQ_WRITEBACKS_56_pct,        0.000
MEM_REQ_WRITEBACKS_56_total_count,             0
MEM_REQ_WRITEBACKS_56_total_pct,        0.000

MEM_REQ_WRITEBACKS_60_count,             0
MEM_REQ_WRITEBACKS_60_pct,        0.000
MEM_REQ_WRITEBACKS_60_total_count,             0
MEM_REQ_WRITEBACKS_60_total_pct,        0.000

MEM_REQ_WRITEBACKS_64_count,             0
MEM_REQ_WRITEBACKS_64_pct,        0.000
MEM_REQ_WRITEBACKS_64_total_count,             0
MEM_REQ_WRITEBACKS_64_total_pct,        0.000
MEM_REQ_WRITEBACKS_64_sum_count,      16173600
MEM_REQ_WRITEBACKS_64_sum_pct,      100.000
MEM_REQ_WRITEBACKS_64_sum_total_count,      32616874
MEM_REQ_WRITEBACKS_64_sum_total_pct,      100.000
MEM_REQ_WRITEBACKS_64_mean,         0.00
MEM_REQ_WRITEBACKS_64_stddev,         0.02
MEM_REQ_WRITEBACKS_64_total_mean,         0.00
MEM_REQ_WRITEBACKS_64_total_stddev,         0.02

MEM_REQ_DEMAND_CYCLES_count,      26260277
MEM_REQ_DEMAND_CYCLES_total_count,      53227331

MEM_REQ_PREF_CYCLES_count,             0
MEM_REQ_PREF_CYCLES_total_count,         66905

MEM_REQ_WB_CYCLES_count,       2794973
MEM_REQ_WB_CYCLES_total_count,       5521893

DRAM_CHANNEL_REQS_count,             0
DRAM_CHANNEL_REQS_total_count,             0

DRAM_CHANNEL_CRIT_REQS_count,             0
DRAM_CHANNEL_CRIT_REQS_total_count,             0

DRAM_CHANNEL_CRIT_DIR_SWITCHES_count,             0
DRAM_CHANNEL_CRIT_DIR_SWITCHES_total_count,             0

DRAM_BANK_CRIT_REQS_count,             0
DRAM_BANK_CRIT_REQS_total_count,             0

DRAM_INSTA_MLP_SAMPLES_count,             0
DRAM_INSTA_MLP_SAMPLES_total_count,             0

DRAM_INSTA_MLP_UNIQUE_REQS_count,             0
DRAM_INSTA_MLP_UNIQUE_REQS_pct,         -nan
DRAM_INSTA_MLP_UNIQUE_REQS_total_count,             0
DRAM_INSTA_MLP_UNIQUE_REQS_total_pct,         -nan

DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000_count,             0
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000_pct,         -nan
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000_total_count,             0
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_1000_total_pct,         -nan

DRAM_GLOBAL_MLP_count,             0
DRAM_GLOBAL_MLP_pct,         -nan
DRAM_GLOBAL_MLP_total_count,             0
DRAM_GLOBAL_MLP_total_pct,         -nan

DRAM_GLOBAL_MLP_0_count,             0
DRAM_GLOBAL_MLP_0_pct,         -nan
DRAM_GLOBAL_MLP_0_total_count,             0
DRAM_GLOBAL_MLP_0_total_pct,         -nan

DRAM_GLOBAL_MLP_1_count,             0
DRAM_GLOBAL_MLP_1_pct,         -nan
DRAM_GLOBAL_MLP_1_total_count,             0
DRAM_GLOBAL_MLP_1_total_pct,         -nan

DRAM_GLOBAL_MLP_2_count,             0
DRAM_GLOBAL_MLP_2_pct,         -nan
DRAM_GLOBAL_MLP_2_total_count,             0
DRAM_GLOBAL_MLP_2_total_pct,         -nan

DRAM_GLOBAL_MLP_3_count,             0
DRAM_GLOBAL_MLP_3_pct,         -nan
DRAM_GLOBAL_MLP_3_total_count,             0
DRAM_GLOBAL_MLP_3_total_pct,         -nan

DRAM_GLOBAL_MLP_4_count,             0
DRAM_GLOBAL_MLP_4_pct,         -nan
DRAM_GLOBAL_MLP_4_total_count,             0
DRAM_GLOBAL_MLP_4_total_pct,         -nan

DRAM_GLOBAL_MLP_5_count,             0
DRAM_GLOBAL_MLP_5_pct,         -nan
DRAM_GLOBAL_MLP_5_total_count,             0
DRAM_GLOBAL_MLP_5_total_pct,         -nan

DRAM_GLOBAL_MLP_6_count,             0
DRAM_GLOBAL_MLP_6_pct,         -nan
DRAM_GLOBAL_MLP_6_total_count,             0
DRAM_GLOBAL_MLP_6_total_pct,         -nan

DRAM_GLOBAL_MLP_7_count,             0
DRAM_GLOBAL_MLP_7_pct,         -nan
DRAM_GLOBAL_MLP_7_total_count,             0
DRAM_GLOBAL_MLP_7_total_pct,         -nan

DRAM_GLOBAL_MLP_8_count,             0
DRAM_GLOBAL_MLP_8_pct,         -nan
DRAM_GLOBAL_MLP_8_total_count,             0
DRAM_GLOBAL_MLP_8_total_pct,         -nan

DRAM_GLOBAL_MLP_9_count,             0
DRAM_GLOBAL_MLP_9_pct,         -nan
DRAM_GLOBAL_MLP_9_total_count,             0
DRAM_GLOBAL_MLP_9_total_pct,         -nan

DRAM_GLOBAL_MLP_10_count,             0
DRAM_GLOBAL_MLP_10_pct,         -nan
DRAM_GLOBAL_MLP_10_total_count,             0
DRAM_GLOBAL_MLP_10_total_pct,         -nan

DRAM_GLOBAL_MLP_11_count,             0
DRAM_GLOBAL_MLP_11_pct,         -nan
DRAM_GLOBAL_MLP_11_total_count,             0
DRAM_GLOBAL_MLP_11_total_pct,         -nan

DRAM_GLOBAL_MLP_12_count,             0
DRAM_GLOBAL_MLP_12_pct,         -nan
DRAM_GLOBAL_MLP_12_total_count,             0
DRAM_GLOBAL_MLP_12_total_pct,         -nan

DRAM_GLOBAL_MLP_13_count,             0
DRAM_GLOBAL_MLP_13_pct,         -nan
DRAM_GLOBAL_MLP_13_total_count,             0
DRAM_GLOBAL_MLP_13_total_pct,         -nan

DRAM_GLOBAL_MLP_14_count,             0
DRAM_GLOBAL_MLP_14_pct,         -nan
DRAM_GLOBAL_MLP_14_total_count,             0
DRAM_GLOBAL_MLP_14_total_pct,         -nan

DRAM_GLOBAL_MLP_15_count,             0
DRAM_GLOBAL_MLP_15_pct,         -nan
DRAM_GLOBAL_MLP_15_total_count,             0
DRAM_GLOBAL_MLP_15_total_pct,         -nan

DRAM_GLOBAL_MLP_16_count,             0
DRAM_GLOBAL_MLP_16_pct,         -nan
DRAM_GLOBAL_MLP_16_total_count,             0
DRAM_GLOBAL_MLP_16_total_pct,         -nan
DRAM_GLOBAL_MLP_16_sum_count,             0
DRAM_GLOBAL_MLP_16_sum_pct,         -nan
DRAM_GLOBAL_MLP_16_sum_total_count,             0
DRAM_GLOBAL_MLP_16_sum_total_pct,         -nan
DRAM_GLOBAL_MLP_16_mean,         -nan
DRAM_GLOBAL_MLP_16_stddev,         -nan
DRAM_GLOBAL_MLP_16_total_mean,         -nan
DRAM_GLOBAL_MLP_16_total_stddev,         -nan

DRAM_TOTAL_GLOBAL_MLP_0_count,             0
DRAM_TOTAL_GLOBAL_MLP_0_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_0_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_0_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_1_count,             0
DRAM_TOTAL_GLOBAL_MLP_1_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_1_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_1_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_2_count,             0
DRAM_TOTAL_GLOBAL_MLP_2_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_2_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_2_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_3_count,             0
DRAM_TOTAL_GLOBAL_MLP_3_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_3_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_3_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_4_count,             0
DRAM_TOTAL_GLOBAL_MLP_4_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_4_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_4_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_5_count,             0
DRAM_TOTAL_GLOBAL_MLP_5_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_5_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_5_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_6_count,             0
DRAM_TOTAL_GLOBAL_MLP_6_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_6_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_6_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_7_count,             0
DRAM_TOTAL_GLOBAL_MLP_7_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_7_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_7_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_8_count,             0
DRAM_TOTAL_GLOBAL_MLP_8_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_8_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_8_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_9_count,             0
DRAM_TOTAL_GLOBAL_MLP_9_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_9_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_9_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_10_count,             0
DRAM_TOTAL_GLOBAL_MLP_10_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_10_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_10_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_11_count,             0
DRAM_TOTAL_GLOBAL_MLP_11_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_11_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_11_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_12_count,             0
DRAM_TOTAL_GLOBAL_MLP_12_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_12_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_12_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_13_count,             0
DRAM_TOTAL_GLOBAL_MLP_13_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_13_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_13_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_14_count,             0
DRAM_TOTAL_GLOBAL_MLP_14_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_14_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_14_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_15_count,             0
DRAM_TOTAL_GLOBAL_MLP_15_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_15_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_15_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_16_count,             0
DRAM_TOTAL_GLOBAL_MLP_16_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_16_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_16_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_17_count,             0
DRAM_TOTAL_GLOBAL_MLP_17_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_17_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_17_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_18_count,             0
DRAM_TOTAL_GLOBAL_MLP_18_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_18_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_18_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_19_count,             0
DRAM_TOTAL_GLOBAL_MLP_19_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_19_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_19_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_20_count,             0
DRAM_TOTAL_GLOBAL_MLP_20_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_20_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_20_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_21_count,             0
DRAM_TOTAL_GLOBAL_MLP_21_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_21_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_21_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_22_count,             0
DRAM_TOTAL_GLOBAL_MLP_22_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_22_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_22_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_23_count,             0
DRAM_TOTAL_GLOBAL_MLP_23_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_23_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_23_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_24_count,             0
DRAM_TOTAL_GLOBAL_MLP_24_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_24_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_24_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_25_count,             0
DRAM_TOTAL_GLOBAL_MLP_25_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_25_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_25_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_26_count,             0
DRAM_TOTAL_GLOBAL_MLP_26_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_26_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_26_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_27_count,             0
DRAM_TOTAL_GLOBAL_MLP_27_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_27_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_27_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_28_count,             0
DRAM_TOTAL_GLOBAL_MLP_28_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_28_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_28_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_29_count,             0
DRAM_TOTAL_GLOBAL_MLP_29_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_29_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_29_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_30_count,             0
DRAM_TOTAL_GLOBAL_MLP_30_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_30_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_30_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_31_count,             0
DRAM_TOTAL_GLOBAL_MLP_31_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_31_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_31_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_32_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_total_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_sum_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_sum_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_sum_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_sum_total_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_mean,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_stddev,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_mean,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_stddev,         -nan

UNIQUE_ROWS_PER_BANK_0_count,             0
UNIQUE_ROWS_PER_BANK_0_pct,         -nan
UNIQUE_ROWS_PER_BANK_0_total_count,             0
UNIQUE_ROWS_PER_BANK_0_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_1_count,             0
UNIQUE_ROWS_PER_BANK_1_pct,         -nan
UNIQUE_ROWS_PER_BANK_1_total_count,             0
UNIQUE_ROWS_PER_BANK_1_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_2_count,             0
UNIQUE_ROWS_PER_BANK_2_pct,         -nan
UNIQUE_ROWS_PER_BANK_2_total_count,             0
UNIQUE_ROWS_PER_BANK_2_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_3_count,             0
UNIQUE_ROWS_PER_BANK_3_pct,         -nan
UNIQUE_ROWS_PER_BANK_3_total_count,             0
UNIQUE_ROWS_PER_BANK_3_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_4_count,             0
UNIQUE_ROWS_PER_BANK_4_pct,         -nan
UNIQUE_ROWS_PER_BANK_4_total_count,             0
UNIQUE_ROWS_PER_BANK_4_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_5_count,             0
UNIQUE_ROWS_PER_BANK_5_pct,         -nan
UNIQUE_ROWS_PER_BANK_5_total_count,             0
UNIQUE_ROWS_PER_BANK_5_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_6_count,             0
UNIQUE_ROWS_PER_BANK_6_pct,         -nan
UNIQUE_ROWS_PER_BANK_6_total_count,             0
UNIQUE_ROWS_PER_BANK_6_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_7_count,             0
UNIQUE_ROWS_PER_BANK_7_pct,         -nan
UNIQUE_ROWS_PER_BANK_7_total_count,             0
UNIQUE_ROWS_PER_BANK_7_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_MORE_count,             0
UNIQUE_ROWS_PER_BANK_MORE_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_count,             0
UNIQUE_ROWS_PER_BANK_MORE_total_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_sum_count,             0
UNIQUE_ROWS_PER_BANK_MORE_sum_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_sum_total_count,             0
UNIQUE_ROWS_PER_BANK_MORE_sum_total_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_mean,         -nan
UNIQUE_ROWS_PER_BANK_MORE_stddev,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_mean,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_stddev,         -nan

CORE_UNIQUE_ROWS_PER_BANK_0_count,             0
CORE_UNIQUE_ROWS_PER_BANK_0_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_0_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_0_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_1_count,             0
CORE_UNIQUE_ROWS_PER_BANK_1_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_1_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_1_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_2_count,             0
CORE_UNIQUE_ROWS_PER_BANK_2_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_2_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_2_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_3_count,             0
CORE_UNIQUE_ROWS_PER_BANK_3_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_3_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_3_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_4_count,             0
CORE_UNIQUE_ROWS_PER_BANK_4_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_4_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_4_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_5_count,             0
CORE_UNIQUE_ROWS_PER_BANK_5_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_5_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_5_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_6_count,             0
CORE_UNIQUE_ROWS_PER_BANK_6_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_6_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_6_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_7_count,             0
CORE_UNIQUE_ROWS_PER_BANK_7_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_7_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_7_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_MORE_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_total_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_mean,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_stddev,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_mean,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_stddev,         -nan

CORES_PER_BANK_0_count,             0
CORES_PER_BANK_0_pct,         -nan
CORES_PER_BANK_0_total_count,             0
CORES_PER_BANK_0_total_pct,         -nan

CORES_PER_BANK_1_count,             0
CORES_PER_BANK_1_pct,         -nan
CORES_PER_BANK_1_total_count,             0
CORES_PER_BANK_1_total_pct,         -nan

CORES_PER_BANK_2_count,             0
CORES_PER_BANK_2_pct,         -nan
CORES_PER_BANK_2_total_count,             0
CORES_PER_BANK_2_total_pct,         -nan

CORES_PER_BANK_3_count,             0
CORES_PER_BANK_3_pct,         -nan
CORES_PER_BANK_3_total_count,             0
CORES_PER_BANK_3_total_pct,         -nan

CORES_PER_BANK_4_count,             0
CORES_PER_BANK_4_pct,         -nan
CORES_PER_BANK_4_total_count,             0
CORES_PER_BANK_4_total_pct,         -nan

CORES_PER_BANK_5_count,             0
CORES_PER_BANK_5_pct,         -nan
CORES_PER_BANK_5_total_count,             0
CORES_PER_BANK_5_total_pct,         -nan

CORES_PER_BANK_6_count,             0
CORES_PER_BANK_6_pct,         -nan
CORES_PER_BANK_6_total_count,             0
CORES_PER_BANK_6_total_pct,         -nan

CORES_PER_BANK_7_count,             0
CORES_PER_BANK_7_pct,         -nan
CORES_PER_BANK_7_total_count,             0
CORES_PER_BANK_7_total_pct,         -nan

CORES_PER_BANK_MORE_count,             0
CORES_PER_BANK_MORE_pct,         -nan
CORES_PER_BANK_MORE_total_count,             0
CORES_PER_BANK_MORE_total_pct,         -nan
CORES_PER_BANK_MORE_sum_count,             0
CORES_PER_BANK_MORE_sum_pct,         -nan
CORES_PER_BANK_MORE_sum_total_count,             0
CORES_PER_BANK_MORE_sum_total_pct,         -nan
CORES_PER_BANK_MORE_mean,         -nan
CORES_PER_BANK_MORE_stddev,         -nan
CORES_PER_BANK_MORE_total_mean,         -nan
CORES_PER_BANK_MORE_total_stddev,         -nan

MEM_BANKS_WITH_REQS_0_count,             0
MEM_BANKS_WITH_REQS_0_pct,         -nan
MEM_BANKS_WITH_REQS_0_total_count,             0
MEM_BANKS_WITH_REQS_0_total_pct,         -nan

MEM_BANKS_WITH_REQS_1_count,             0
MEM_BANKS_WITH_REQS_1_pct,         -nan
MEM_BANKS_WITH_REQS_1_total_count,             0
MEM_BANKS_WITH_REQS_1_total_pct,         -nan

MEM_BANKS_WITH_REQS_2_count,             0
MEM_BANKS_WITH_REQS_2_pct,         -nan
MEM_BANKS_WITH_REQS_2_total_count,             0
MEM_BANKS_WITH_REQS_2_total_pct,         -nan

MEM_BANKS_WITH_REQS_3_count,             0
MEM_BANKS_WITH_REQS_3_pct,         -nan
MEM_BANKS_WITH_REQS_3_total_count,             0
MEM_BANKS_WITH_REQS_3_total_pct,         -nan

MEM_BANKS_WITH_REQS_4_count,             0
MEM_BANKS_WITH_REQS_4_pct,         -nan
MEM_BANKS_WITH_REQS_4_total_count,             0
MEM_BANKS_WITH_REQS_4_total_pct,         -nan

MEM_BANKS_WITH_REQS_5_count,             0
MEM_BANKS_WITH_REQS_5_pct,         -nan
MEM_BANKS_WITH_REQS_5_total_count,             0
MEM_BANKS_WITH_REQS_5_total_pct,         -nan

MEM_BANKS_WITH_REQS_6_count,             0
MEM_BANKS_WITH_REQS_6_pct,         -nan
MEM_BANKS_WITH_REQS_6_total_count,             0
MEM_BANKS_WITH_REQS_6_total_pct,         -nan

MEM_BANKS_WITH_REQS_7_count,             0
MEM_BANKS_WITH_REQS_7_pct,         -nan
MEM_BANKS_WITH_REQS_7_total_count,             0
MEM_BANKS_WITH_REQS_7_total_pct,         -nan

MEM_BANKS_WITH_REQS_8_count,             0
MEM_BANKS_WITH_REQS_8_pct,         -nan
MEM_BANKS_WITH_REQS_8_total_count,             0
MEM_BANKS_WITH_REQS_8_total_pct,         -nan

MEM_BANKS_WITH_REQS_9_count,             0
MEM_BANKS_WITH_REQS_9_pct,         -nan
MEM_BANKS_WITH_REQS_9_total_count,             0
MEM_BANKS_WITH_REQS_9_total_pct,         -nan

MEM_BANKS_WITH_REQS_10_count,             0
MEM_BANKS_WITH_REQS_10_pct,         -nan
MEM_BANKS_WITH_REQS_10_total_count,             0
MEM_BANKS_WITH_REQS_10_total_pct,         -nan

MEM_BANKS_WITH_REQS_11_count,             0
MEM_BANKS_WITH_REQS_11_pct,         -nan
MEM_BANKS_WITH_REQS_11_total_count,             0
MEM_BANKS_WITH_REQS_11_total_pct,         -nan

MEM_BANKS_WITH_REQS_12_count,             0
MEM_BANKS_WITH_REQS_12_pct,         -nan
MEM_BANKS_WITH_REQS_12_total_count,             0
MEM_BANKS_WITH_REQS_12_total_pct,         -nan

MEM_BANKS_WITH_REQS_13_count,             0
MEM_BANKS_WITH_REQS_13_pct,         -nan
MEM_BANKS_WITH_REQS_13_total_count,             0
MEM_BANKS_WITH_REQS_13_total_pct,         -nan

MEM_BANKS_WITH_REQS_14_count,             0
MEM_BANKS_WITH_REQS_14_pct,         -nan
MEM_BANKS_WITH_REQS_14_total_count,             0
MEM_BANKS_WITH_REQS_14_total_pct,         -nan

MEM_BANKS_WITH_REQS_15_count,             0
MEM_BANKS_WITH_REQS_15_pct,         -nan
MEM_BANKS_WITH_REQS_15_total_count,             0
MEM_BANKS_WITH_REQS_15_total_pct,         -nan

MEM_BANKS_WITH_REQS_16_count,             0
MEM_BANKS_WITH_REQS_16_pct,         -nan
MEM_BANKS_WITH_REQS_16_total_count,             0
MEM_BANKS_WITH_REQS_16_total_pct,         -nan
MEM_BANKS_WITH_REQS_16_sum_count,             0
MEM_BANKS_WITH_REQS_16_sum_pct,         -nan
MEM_BANKS_WITH_REQS_16_sum_total_count,             0
MEM_BANKS_WITH_REQS_16_sum_total_pct,         -nan
MEM_BANKS_WITH_REQS_16_mean,         -nan
MEM_BANKS_WITH_REQS_16_stddev,         -nan
MEM_BANKS_WITH_REQS_16_total_mean,         -nan
MEM_BANKS_WITH_REQS_16_total_stddev,         -nan

MEM_BANKS_WITH_REQS_count,             0
MEM_BANKS_WITH_REQS_total_count,             0

DRAM_CHANNEL_IN_DEMAND_count,             0
DRAM_CHANNEL_IN_DEMAND_total_count,             0

DRAM_BUS_IN_DEMAND_count,             0
DRAM_BUS_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_count,             0
DRAM_BANK_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_STALLING_count,             0
DRAM_BANK_IN_DEMAND_STALLING_total_count,             0

DRAM_ANY_BANK_IN_DEMAND_count,             0
DRAM_ANY_BANK_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_BANK_0_count,             0
DRAM_BANK_IN_DEMAND_BANK_0_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_0_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_0_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_1_count,             0
DRAM_BANK_IN_DEMAND_BANK_1_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_1_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_1_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_2_count,             0
DRAM_BANK_IN_DEMAND_BANK_2_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_2_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_2_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_3_count,             0
DRAM_BANK_IN_DEMAND_BANK_3_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_3_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_3_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_4_count,             0
DRAM_BANK_IN_DEMAND_BANK_4_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_4_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_4_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_5_count,             0
DRAM_BANK_IN_DEMAND_BANK_5_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_5_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_5_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_6_count,             0
DRAM_BANK_IN_DEMAND_BANK_6_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_6_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_6_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_7_count,             0
DRAM_BANK_IN_DEMAND_BANK_7_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_7_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_7_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_8_count,             0
DRAM_BANK_IN_DEMAND_BANK_8_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_8_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_8_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_9_count,             0
DRAM_BANK_IN_DEMAND_BANK_9_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_9_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_9_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_10_count,             0
DRAM_BANK_IN_DEMAND_BANK_10_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_10_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_10_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_11_count,             0
DRAM_BANK_IN_DEMAND_BANK_11_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_11_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_11_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_12_count,             0
DRAM_BANK_IN_DEMAND_BANK_12_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_12_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_12_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_13_count,             0
DRAM_BANK_IN_DEMAND_BANK_13_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_13_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_13_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_14_count,             0
DRAM_BANK_IN_DEMAND_BANK_14_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_14_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_14_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_15_count,             0
DRAM_BANK_IN_DEMAND_BANK_15_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_15_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_15_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_16_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_total_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_sum_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_sum_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_sum_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_sum_total_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_mean,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_stddev,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_mean,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_stddev,         -nan

DRAM_CONTENTION_BUS_count,             0
DRAM_CONTENTION_BUS_pct,         -nan
DRAM_CONTENTION_BUS_total_count,             0
DRAM_CONTENTION_BUS_total_pct,         -nan

DRAM_CONTENTION_BANKS_count,             0
DRAM_CONTENTION_BANKS_pct,         -nan
DRAM_CONTENTION_BANKS_total_count,             0
DRAM_CONTENTION_BANKS_total_pct,         -nan

DRAM_CONTENTION_FAW_count,             0
DRAM_CONTENTION_FAW_pct,         -nan
DRAM_CONTENTION_FAW_total_count,             0
DRAM_CONTENTION_FAW_total_pct,         -nan

DRAM_CONTENTION_BANKS_TIMES_1000_count,             0
DRAM_CONTENTION_BANKS_TIMES_1000_pct,         -nan
DRAM_CONTENTION_BANKS_TIMES_1000_total_count,             0
DRAM_CONTENTION_BANKS_TIMES_1000_total_pct,         -nan

DRAM_STALL_OTHER_CORE_count,             0
DRAM_STALL_OTHER_CORE_total_count,             0

DRAM_STALLED_BY_OTHER_CORE_count,             0
DRAM_STALLED_BY_OTHER_CORE_total_count,             0

DRAM_MP_CRIT_PATH_count,             0
DRAM_MP_CRIT_PATH_total_count,             0

DRAM_MP_CRIT_PATH_BUS_count,             0
DRAM_MP_CRIT_PATH_BUS_pct,         -nan
DRAM_MP_CRIT_PATH_BUS_total_count,             0
DRAM_MP_CRIT_PATH_BUS_total_pct,         -nan

DRAM_MP_CRIT_PATH_BANK_count,             0
DRAM_MP_CRIT_PATH_BANK_pct,         -nan
DRAM_MP_CRIT_PATH_BANK_total_count,             0
DRAM_MP_CRIT_PATH_BANK_total_pct,         -nan

DRAM_MP_CRIT_PATH_BANK_TRAS_count,             0
DRAM_MP_CRIT_PATH_BANK_TRAS_pct,         -nan
DRAM_MP_CRIT_PATH_BANK_TRAS_total_count,             0
DRAM_MP_CRIT_PATH_BANK_TRAS_total_pct,         -nan

DRAM_MP_CRIT_PATH_FAW_count,             0
DRAM_MP_CRIT_PATH_FAW_pct,         -nan
DRAM_MP_CRIT_PATH_FAW_total_count,             0
DRAM_MP_CRIT_PATH_FAW_total_pct,         -nan

DRAM_BLACK_BOX_SERVICE_TIMES_1000_count,             0
DRAM_BLACK_BOX_SERVICE_TIMES_1000_total_count,             0

DRAM_BLACK_BOX_REQS_BUSY_0_count,             0
DRAM_BLACK_BOX_REQS_BUSY_0_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_0_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_0_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_1_count,             0
DRAM_BLACK_BOX_REQS_BUSY_1_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_1_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_1_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_2_count,             0
DRAM_BLACK_BOX_REQS_BUSY_2_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_2_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_2_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_3_count,             0
DRAM_BLACK_BOX_REQS_BUSY_3_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_3_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_3_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_4_count,             0
DRAM_BLACK_BOX_REQS_BUSY_4_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_4_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_4_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_5_count,             0
DRAM_BLACK_BOX_REQS_BUSY_5_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_5_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_5_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_6_count,             0
DRAM_BLACK_BOX_REQS_BUSY_6_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_6_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_6_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_7_count,             0
DRAM_BLACK_BOX_REQS_BUSY_7_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_7_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_7_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_8_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_total_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_sum_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_sum_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_sum_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_sum_total_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_mean,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_stddev,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_mean,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_stddev,         -nan

NUM_MEM_SCHED_DECISIONS_count,             0
NUM_MEM_SCHED_DECISIONS_total_count,             0

MEM_REQ_NON_SCHEDULED_CANDIDATES_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_pct,         -nan
MEM_REQ_NON_SCHEDULED_CANDIDATES_total_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_total_pct,         -nan

NUM_MEM_SCHED_DECISIONS_PER_BANK_count,             0
NUM_MEM_SCHED_DECISIONS_PER_BANK_total_count,             0

MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK_pct,         -nan
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK_total_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BANK_total_pct,         -nan

ROW_BUFFER_HITS_BANK_0_count,             0
ROW_BUFFER_HITS_BANK_0_pct,         -nan
ROW_BUFFER_HITS_BANK_0_total_count,             0
ROW_BUFFER_HITS_BANK_0_total_pct,         -nan

ROW_BUFFER_HITS_BANK_1_count,             0
ROW_BUFFER_HITS_BANK_1_pct,         -nan
ROW_BUFFER_HITS_BANK_1_total_count,             0
ROW_BUFFER_HITS_BANK_1_total_pct,         -nan

ROW_BUFFER_HITS_BANK_2_count,             0
ROW_BUFFER_HITS_BANK_2_pct,         -nan
ROW_BUFFER_HITS_BANK_2_total_count,             0
ROW_BUFFER_HITS_BANK_2_total_pct,         -nan

ROW_BUFFER_HITS_BANK_3_count,             0
ROW_BUFFER_HITS_BANK_3_pct,         -nan
ROW_BUFFER_HITS_BANK_3_total_count,             0
ROW_BUFFER_HITS_BANK_3_total_pct,         -nan

ROW_BUFFER_HITS_BANK_4_count,             0
ROW_BUFFER_HITS_BANK_4_pct,         -nan
ROW_BUFFER_HITS_BANK_4_total_count,             0
ROW_BUFFER_HITS_BANK_4_total_pct,         -nan

ROW_BUFFER_HITS_BANK_5_count,             0
ROW_BUFFER_HITS_BANK_5_pct,         -nan
ROW_BUFFER_HITS_BANK_5_total_count,             0
ROW_BUFFER_HITS_BANK_5_total_pct,         -nan

ROW_BUFFER_HITS_BANK_6_count,             0
ROW_BUFFER_HITS_BANK_6_pct,         -nan
ROW_BUFFER_HITS_BANK_6_total_count,             0
ROW_BUFFER_HITS_BANK_6_total_pct,         -nan

ROW_BUFFER_HITS_BANK_7_count,             0
ROW_BUFFER_HITS_BANK_7_pct,         -nan
ROW_BUFFER_HITS_BANK_7_total_count,             0
ROW_BUFFER_HITS_BANK_7_total_pct,         -nan
ROW_BUFFER_HITS_BANK_7_sum_count,             0
ROW_BUFFER_HITS_BANK_7_sum_pct,         -nan
ROW_BUFFER_HITS_BANK_7_sum_total_count,             0
ROW_BUFFER_HITS_BANK_7_sum_total_pct,         -nan
ROW_BUFFER_HITS_BANK_7_mean,         -nan
ROW_BUFFER_HITS_BANK_7_stddev,         -nan
ROW_BUFFER_HITS_BANK_7_total_mean,         -nan
ROW_BUFFER_HITS_BANK_7_total_stddev,         -nan

ROW_BUFFER_CONFLICTS_BANK_0_count,             0
ROW_BUFFER_CONFLICTS_BANK_0_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_0_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_0_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_1_count,             0
ROW_BUFFER_CONFLICTS_BANK_1_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_1_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_1_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_2_count,             0
ROW_BUFFER_CONFLICTS_BANK_2_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_2_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_2_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_3_count,             0
ROW_BUFFER_CONFLICTS_BANK_3_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_3_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_3_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_4_count,             0
ROW_BUFFER_CONFLICTS_BANK_4_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_4_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_4_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_5_count,             0
ROW_BUFFER_CONFLICTS_BANK_5_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_5_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_5_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_6_count,             0
ROW_BUFFER_CONFLICTS_BANK_6_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_6_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_6_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_7_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_total_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_sum_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_sum_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_sum_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_sum_total_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_mean,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_stddev,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_mean,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_stddev,         -nan

MEM_BANK_WAITING_CYCLES_count,             0
MEM_BANK_WAITING_CYCLES_total_count,             0

MEM_WAITING_CYCLES_TIMES_840_count,             0
MEM_WAITING_CYCLES_TIMES_840_total_count,             0

MEM_PROB_WAITING_CYCLES_count,             0
MEM_PROB_WAITING_CYCLES_total_count,             0

DRAM_SCHED_QUANTA_count,             0
DRAM_SCHED_QUANTA_total_count,             0

DRAM_SCHED_CORE_PRIORITY_0_count,             0
DRAM_SCHED_CORE_PRIORITY_0_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_0_total_count,             0
DRAM_SCHED_CORE_PRIORITY_0_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_1_count,             0
DRAM_SCHED_CORE_PRIORITY_1_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_1_total_count,             0
DRAM_SCHED_CORE_PRIORITY_1_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_2_count,             0
DRAM_SCHED_CORE_PRIORITY_2_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_2_total_count,             0
DRAM_SCHED_CORE_PRIORITY_2_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_3_count,             0
DRAM_SCHED_CORE_PRIORITY_3_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_3_total_count,             0
DRAM_SCHED_CORE_PRIORITY_3_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_4_count,             0
DRAM_SCHED_CORE_PRIORITY_4_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_4_total_count,             0
DRAM_SCHED_CORE_PRIORITY_4_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_5_count,             0
DRAM_SCHED_CORE_PRIORITY_5_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_5_total_count,             0
DRAM_SCHED_CORE_PRIORITY_5_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_6_count,             0
DRAM_SCHED_CORE_PRIORITY_6_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_6_total_count,             0
DRAM_SCHED_CORE_PRIORITY_6_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_7_count,             0
DRAM_SCHED_CORE_PRIORITY_7_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_count,             0
DRAM_SCHED_CORE_PRIORITY_7_total_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_sum_count,             0
DRAM_SCHED_CORE_PRIORITY_7_sum_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_sum_total_count,             0
DRAM_SCHED_CORE_PRIORITY_7_sum_total_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_mean,         -nan
DRAM_SCHED_CORE_PRIORITY_7_stddev,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_mean,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_stddev,         -nan

DRAM_SCHED_CMD_SCHEDULED_count,             0
DRAM_SCHED_CMD_SCHEDULED_pct,         -nan
DRAM_SCHED_CMD_SCHEDULED_total_count,             0
DRAM_SCHED_CMD_SCHEDULED_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_AVAILABLE_count,             0
DRAM_SCHED_DIFF_CORE_AVAILABLE_pct,         -nan
DRAM_SCHED_DIFF_CORE_AVAILABLE_total_count,             0
DRAM_SCHED_DIFF_CORE_AVAILABLE_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_total_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_mean,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_stddev,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_mean,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_stddev,         -nan

DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT_total_count,             0

DRAM_BANK_WAIT_CYCLES_ROW_MISS_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_MISS_total_count,             0

DRAM_BANK_WAIT_CYCLES_ROW_HIT_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_HIT_total_count,             0

DRAM_ROW_OPEN_WAIT_count,             0
DRAM_ROW_OPEN_WAIT_total_count,             0

MEM_QUEUE_ARRIVAL_DISTANCE_0_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_0_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_0_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_0_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_10_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_10_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_10_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_10_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_20_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_20_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_20_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_20_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_30_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_30_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_30_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_30_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_40_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_40_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_40_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_40_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_50_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_50_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_50_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_50_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_60_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_60_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_60_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_60_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_70_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_70_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_70_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_70_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_80_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_80_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_80_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_80_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_90_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_90_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_90_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_90_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_100_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_100_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_100_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_100_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_110_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_110_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_110_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_110_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_120_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_120_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_120_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_120_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_130_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_130_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_130_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_130_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_140_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_140_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_140_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_140_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_150_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_150_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_150_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_150_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_160_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_160_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_160_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_160_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_170_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_170_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_170_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_170_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_180_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_180_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_180_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_180_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_190_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_190_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_190_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_190_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_200_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_200_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_200_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_200_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_210_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_210_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_210_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_210_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_220_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_220_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_220_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_220_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_230_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_230_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_230_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_230_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_240_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_240_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_240_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_240_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_250_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_250_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_250_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_250_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_260_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_260_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_260_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_260_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_270_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_270_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_270_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_270_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_280_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_280_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_280_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_280_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_290_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_290_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_290_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_290_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_300_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_300_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_300_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_300_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_310_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_310_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_310_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_310_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_320_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_320_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_320_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_320_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_330_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_330_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_330_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_330_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_340_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_340_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_340_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_340_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_350_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_350_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_350_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_350_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_360_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_360_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_360_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_360_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_370_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_370_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_370_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_370_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_380_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_380_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_380_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_380_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_390_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_390_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_390_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_390_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_400_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_400_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_400_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_400_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_410_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_410_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_410_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_410_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_420_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_420_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_420_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_420_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_430_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_430_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_430_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_430_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_440_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_440_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_440_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_440_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_450_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_450_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_450_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_450_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_460_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_460_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_460_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_460_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_470_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_470_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_470_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_470_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_480_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_480_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_480_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_480_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_490_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_490_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_490_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_490_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_500_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_500_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_500_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_500_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_510_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_510_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_510_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_510_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_520_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_520_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_520_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_520_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_530_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_530_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_530_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_530_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_540_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_540_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_540_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_540_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_550_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_550_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_550_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_550_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_560_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_560_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_560_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_560_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_570_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_570_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_570_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_570_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_580_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_580_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_580_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_580_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_590_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_590_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_590_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_590_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_600_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_600_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_600_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_600_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_610_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_610_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_610_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_610_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_620_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_620_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_620_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_620_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_630_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_630_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_630_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_630_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_640_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_640_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_640_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_640_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_650_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_650_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_650_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_650_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_660_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_660_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_660_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_660_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_670_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_670_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_670_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_670_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_680_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_680_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_680_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_680_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_690_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_690_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_690_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_690_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_700_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_700_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_700_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_700_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_710_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_710_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_710_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_710_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_720_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_720_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_720_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_720_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_730_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_730_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_730_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_730_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_740_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_740_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_740_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_740_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_750_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_750_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_750_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_750_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_760_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_760_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_760_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_760_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_770_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_770_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_770_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_770_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_780_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_780_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_780_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_780_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_790_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_790_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_790_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_790_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_800_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_800_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_800_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_800_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_810_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_810_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_810_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_810_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_820_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_820_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_820_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_820_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_830_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_830_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_830_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_830_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_840_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_840_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_840_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_840_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_850_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_850_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_850_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_850_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_860_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_860_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_860_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_860_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_870_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_870_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_870_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_870_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_880_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_880_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_880_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_880_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_890_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_890_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_890_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_890_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_900_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_900_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_900_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_900_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_910_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_910_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_910_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_910_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_920_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_920_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_920_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_920_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_930_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_930_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_930_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_930_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_940_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_940_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_940_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_940_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_950_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_950_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_950_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_950_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_960_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_960_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_960_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_960_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_970_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_970_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_970_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_970_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_980_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_980_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_980_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_980_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_990_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_990_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_990_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_990_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_1000_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_total_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_mean,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_stddev,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_mean,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_stddev,         -nan

EQUAL_USE_QUANTUMS_count,             0
EQUAL_USE_QUANTUMS_total_count,             0

EQUAL_USE_BW_MEASURE_PERIODS_count,             0
EQUAL_USE_BW_MEASURE_PERIODS_total_count,             0

EQUAL_USE_BW_count,             0
EQUAL_USE_BW_total_count,             0

EQUAL_USE_BOTTLENECK_BUS_count,             0
EQUAL_USE_BOTTLENECK_BUS_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_total_pct,         -nan

EQUAL_USE_BOTTLENECK_BANK_count,             0
EQUAL_USE_BOTTLENECK_BANK_pct,         -nan
EQUAL_USE_BOTTLENECK_BANK_total_count,             0
EQUAL_USE_BOTTLENECK_BANK_total_pct,         -nan

EQUAL_USE_BOTTLENECK_FAW_count,             0
EQUAL_USE_BOTTLENECK_FAW_pct,         -nan
EQUAL_USE_BOTTLENECK_FAW_total_count,             0
EQUAL_USE_BOTTLENECK_FAW_total_pct,         -nan

EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_total_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_mean,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_stddev,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_mean,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_stddev,         -nan

EQUAL_USE_BW_BUS_count,             0
EQUAL_USE_BW_BUS_total_count,             0

EQUAL_USE_BW_BANK_count,             0
EQUAL_USE_BW_BANK_total_count,             0

EQUAL_USE_BW_FAW_count,             0
EQUAL_USE_BW_FAW_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW2_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW2_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW3_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW3_total_count,             0

EQUAL_USE_BW_CRIT_PATH_count,             0
EQUAL_USE_BW_CRIT_PATH_total_count,             0

EQUAL_USE_BW_BLACK_BOX_count,             0
EQUAL_USE_BW_BLACK_BOX_total_count,             0

DRAM_BANK_SERVICE_count,             0
DRAM_BANK_SERVICE_total_count,             0

DRAM_CONTENDED_BANK_SERVICE_count,             0
DRAM_CONTENDED_BANK_SERVICE_total_count,             0

DRAM_BUS_DIR_SWITCHES_count,             0
DRAM_BUS_DIR_SWITCHES_total_count,             0

DRAM_ACTIVATE_TO_COLUMN_LATENCY_count,             0
DRAM_ACTIVATE_TO_COLUMN_LATENCY_total_count,             0

DRAM_ACTIVATE_TO_READ_count,             0
DRAM_ACTIVATE_TO_READ_total_count,             0

DRAM_ACTIVATE_TO_READ_LATENCY_count,             0
DRAM_ACTIVATE_TO_READ_LATENCY_pct,         -nan
DRAM_ACTIVATE_TO_READ_LATENCY_total_count,             0
DRAM_ACTIVATE_TO_READ_LATENCY_total_pct,         -nan

DRAM_ACTIVATE_TO_WRITE_count,             0
DRAM_ACTIVATE_TO_WRITE_total_count,             0

DRAM_ACTIVATE_TO_WRITE_LATENCY_count,             0
DRAM_ACTIVATE_TO_WRITE_LATENCY_pct,         -nan
DRAM_ACTIVATE_TO_WRITE_LATENCY_total_count,             0
DRAM_ACTIVATE_TO_WRITE_LATENCY_total_pct,         -nan

EQUAL_USE_PRIORITY_0_count,             0
EQUAL_USE_PRIORITY_0_pct,         -nan
EQUAL_USE_PRIORITY_0_total_count,             0
EQUAL_USE_PRIORITY_0_total_pct,         -nan

EQUAL_USE_PRIORITY_1_count,             0
EQUAL_USE_PRIORITY_1_pct,         -nan
EQUAL_USE_PRIORITY_1_total_count,             0
EQUAL_USE_PRIORITY_1_total_pct,         -nan

EQUAL_USE_PRIORITY_2_count,             0
EQUAL_USE_PRIORITY_2_pct,         -nan
EQUAL_USE_PRIORITY_2_total_count,             0
EQUAL_USE_PRIORITY_2_total_pct,         -nan

EQUAL_USE_PRIORITY_3_count,             0
EQUAL_USE_PRIORITY_3_pct,         -nan
EQUAL_USE_PRIORITY_3_total_count,             0
EQUAL_USE_PRIORITY_3_total_pct,         -nan

EQUAL_USE_PRIORITY_4_count,             0
EQUAL_USE_PRIORITY_4_pct,         -nan
EQUAL_USE_PRIORITY_4_total_count,             0
EQUAL_USE_PRIORITY_4_total_pct,         -nan

EQUAL_USE_PRIORITY_5_count,             0
EQUAL_USE_PRIORITY_5_pct,         -nan
EQUAL_USE_PRIORITY_5_total_count,             0
EQUAL_USE_PRIORITY_5_total_pct,         -nan

EQUAL_USE_PRIORITY_6_count,             0
EQUAL_USE_PRIORITY_6_pct,         -nan
EQUAL_USE_PRIORITY_6_total_count,             0
EQUAL_USE_PRIORITY_6_total_pct,         -nan

EQUAL_USE_PRIORITY_7_count,             0
EQUAL_USE_PRIORITY_7_pct,         -nan
EQUAL_USE_PRIORITY_7_total_count,             0
EQUAL_USE_PRIORITY_7_total_pct,         -nan

EQUAL_USE_PRIORITY_8_count,             0
EQUAL_USE_PRIORITY_8_pct,         -nan
EQUAL_USE_PRIORITY_8_total_count,             0
EQUAL_USE_PRIORITY_8_total_pct,         -nan

EQUAL_USE_PRIORITY_9_count,             0
EQUAL_USE_PRIORITY_9_pct,         -nan
EQUAL_USE_PRIORITY_9_total_count,             0
EQUAL_USE_PRIORITY_9_total_pct,         -nan

EQUAL_USE_PRIORITY_10_count,             0
EQUAL_USE_PRIORITY_10_pct,         -nan
EQUAL_USE_PRIORITY_10_total_count,             0
EQUAL_USE_PRIORITY_10_total_pct,         -nan

EQUAL_USE_PRIORITY_11_count,             0
EQUAL_USE_PRIORITY_11_pct,         -nan
EQUAL_USE_PRIORITY_11_total_count,             0
EQUAL_USE_PRIORITY_11_total_pct,         -nan

EQUAL_USE_PRIORITY_12_count,             0
EQUAL_USE_PRIORITY_12_pct,         -nan
EQUAL_USE_PRIORITY_12_total_count,             0
EQUAL_USE_PRIORITY_12_total_pct,         -nan

EQUAL_USE_PRIORITY_13_count,             0
EQUAL_USE_PRIORITY_13_pct,         -nan
EQUAL_USE_PRIORITY_13_total_count,             0
EQUAL_USE_PRIORITY_13_total_pct,         -nan

EQUAL_USE_PRIORITY_14_count,             0
EQUAL_USE_PRIORITY_14_pct,         -nan
EQUAL_USE_PRIORITY_14_total_count,             0
EQUAL_USE_PRIORITY_14_total_pct,         -nan

EQUAL_USE_PRIORITY_15_count,             0
EQUAL_USE_PRIORITY_15_pct,         -nan
EQUAL_USE_PRIORITY_15_total_count,             0
EQUAL_USE_PRIORITY_15_total_pct,         -nan
EQUAL_USE_PRIORITY_15_sum_count,             0
EQUAL_USE_PRIORITY_15_sum_pct,         -nan
EQUAL_USE_PRIORITY_15_sum_total_count,             0
EQUAL_USE_PRIORITY_15_sum_total_pct,         -nan
EQUAL_USE_PRIORITY_15_mean,         -nan
EQUAL_USE_PRIORITY_15_stddev,         -nan
EQUAL_USE_PRIORITY_15_total_mean,         -nan
EQUAL_USE_PRIORITY_15_total_stddev,         -nan

DRAM_ROW_ACCESSES_0_count,             0
DRAM_ROW_ACCESSES_0_pct,         -nan
DRAM_ROW_ACCESSES_0_total_count,             0
DRAM_ROW_ACCESSES_0_total_pct,         -nan

DRAM_ROW_ACCESSES_1_count,             0
DRAM_ROW_ACCESSES_1_pct,         -nan
DRAM_ROW_ACCESSES_1_total_count,             0
DRAM_ROW_ACCESSES_1_total_pct,         -nan

DRAM_ROW_ACCESSES_2_count,             0
DRAM_ROW_ACCESSES_2_pct,         -nan
DRAM_ROW_ACCESSES_2_total_count,             0
DRAM_ROW_ACCESSES_2_total_pct,         -nan

DRAM_ROW_ACCESSES_3_count,             0
DRAM_ROW_ACCESSES_3_pct,         -nan
DRAM_ROW_ACCESSES_3_total_count,             0
DRAM_ROW_ACCESSES_3_total_pct,         -nan

DRAM_ROW_ACCESSES_4_count,             0
DRAM_ROW_ACCESSES_4_pct,         -nan
DRAM_ROW_ACCESSES_4_total_count,             0
DRAM_ROW_ACCESSES_4_total_pct,         -nan

DRAM_ROW_ACCESSES_5_count,             0
DRAM_ROW_ACCESSES_5_pct,         -nan
DRAM_ROW_ACCESSES_5_total_count,             0
DRAM_ROW_ACCESSES_5_total_pct,         -nan

DRAM_ROW_ACCESSES_6_count,             0
DRAM_ROW_ACCESSES_6_pct,         -nan
DRAM_ROW_ACCESSES_6_total_count,             0
DRAM_ROW_ACCESSES_6_total_pct,         -nan

DRAM_ROW_ACCESSES_7_count,             0
DRAM_ROW_ACCESSES_7_pct,         -nan
DRAM_ROW_ACCESSES_7_total_count,             0
DRAM_ROW_ACCESSES_7_total_pct,         -nan

DRAM_ROW_ACCESSES_8_count,             0
DRAM_ROW_ACCESSES_8_pct,         -nan
DRAM_ROW_ACCESSES_8_total_count,             0
DRAM_ROW_ACCESSES_8_total_pct,         -nan

DRAM_ROW_ACCESSES_9_count,             0
DRAM_ROW_ACCESSES_9_pct,         -nan
DRAM_ROW_ACCESSES_9_total_count,             0
DRAM_ROW_ACCESSES_9_total_pct,         -nan

DRAM_ROW_ACCESSES_10_count,             0
DRAM_ROW_ACCESSES_10_pct,         -nan
DRAM_ROW_ACCESSES_10_total_count,             0
DRAM_ROW_ACCESSES_10_total_pct,         -nan

DRAM_ROW_ACCESSES_11_count,             0
DRAM_ROW_ACCESSES_11_pct,         -nan
DRAM_ROW_ACCESSES_11_total_count,             0
DRAM_ROW_ACCESSES_11_total_pct,         -nan

DRAM_ROW_ACCESSES_12_count,             0
DRAM_ROW_ACCESSES_12_pct,         -nan
DRAM_ROW_ACCESSES_12_total_count,             0
DRAM_ROW_ACCESSES_12_total_pct,         -nan

DRAM_ROW_ACCESSES_13_count,             0
DRAM_ROW_ACCESSES_13_pct,         -nan
DRAM_ROW_ACCESSES_13_total_count,             0
DRAM_ROW_ACCESSES_13_total_pct,         -nan

DRAM_ROW_ACCESSES_14_count,             0
DRAM_ROW_ACCESSES_14_pct,         -nan
DRAM_ROW_ACCESSES_14_total_count,             0
DRAM_ROW_ACCESSES_14_total_pct,         -nan

DRAM_ROW_ACCESSES_15_count,             0
DRAM_ROW_ACCESSES_15_pct,         -nan
DRAM_ROW_ACCESSES_15_total_count,             0
DRAM_ROW_ACCESSES_15_total_pct,         -nan

DRAM_ROW_ACCESSES_16_count,             0
DRAM_ROW_ACCESSES_16_pct,         -nan
DRAM_ROW_ACCESSES_16_total_count,             0
DRAM_ROW_ACCESSES_16_total_pct,         -nan

DRAM_ROW_ACCESSES_17_count,             0
DRAM_ROW_ACCESSES_17_pct,         -nan
DRAM_ROW_ACCESSES_17_total_count,             0
DRAM_ROW_ACCESSES_17_total_pct,         -nan

DRAM_ROW_ACCESSES_18_count,             0
DRAM_ROW_ACCESSES_18_pct,         -nan
DRAM_ROW_ACCESSES_18_total_count,             0
DRAM_ROW_ACCESSES_18_total_pct,         -nan

DRAM_ROW_ACCESSES_19_count,             0
DRAM_ROW_ACCESSES_19_pct,         -nan
DRAM_ROW_ACCESSES_19_total_count,             0
DRAM_ROW_ACCESSES_19_total_pct,         -nan

DRAM_ROW_ACCESSES_20_count,             0
DRAM_ROW_ACCESSES_20_pct,         -nan
DRAM_ROW_ACCESSES_20_total_count,             0
DRAM_ROW_ACCESSES_20_total_pct,         -nan

DRAM_ROW_ACCESSES_21_count,             0
DRAM_ROW_ACCESSES_21_pct,         -nan
DRAM_ROW_ACCESSES_21_total_count,             0
DRAM_ROW_ACCESSES_21_total_pct,         -nan

DRAM_ROW_ACCESSES_22_count,             0
DRAM_ROW_ACCESSES_22_pct,         -nan
DRAM_ROW_ACCESSES_22_total_count,             0
DRAM_ROW_ACCESSES_22_total_pct,         -nan

DRAM_ROW_ACCESSES_23_count,             0
DRAM_ROW_ACCESSES_23_pct,         -nan
DRAM_ROW_ACCESSES_23_total_count,             0
DRAM_ROW_ACCESSES_23_total_pct,         -nan

DRAM_ROW_ACCESSES_24_count,             0
DRAM_ROW_ACCESSES_24_pct,         -nan
DRAM_ROW_ACCESSES_24_total_count,             0
DRAM_ROW_ACCESSES_24_total_pct,         -nan

DRAM_ROW_ACCESSES_25_count,             0
DRAM_ROW_ACCESSES_25_pct,         -nan
DRAM_ROW_ACCESSES_25_total_count,             0
DRAM_ROW_ACCESSES_25_total_pct,         -nan

DRAM_ROW_ACCESSES_26_count,             0
DRAM_ROW_ACCESSES_26_pct,         -nan
DRAM_ROW_ACCESSES_26_total_count,             0
DRAM_ROW_ACCESSES_26_total_pct,         -nan

DRAM_ROW_ACCESSES_27_count,             0
DRAM_ROW_ACCESSES_27_pct,         -nan
DRAM_ROW_ACCESSES_27_total_count,             0
DRAM_ROW_ACCESSES_27_total_pct,         -nan

DRAM_ROW_ACCESSES_28_count,             0
DRAM_ROW_ACCESSES_28_pct,         -nan
DRAM_ROW_ACCESSES_28_total_count,             0
DRAM_ROW_ACCESSES_28_total_pct,         -nan

DRAM_ROW_ACCESSES_29_count,             0
DRAM_ROW_ACCESSES_29_pct,         -nan
DRAM_ROW_ACCESSES_29_total_count,             0
DRAM_ROW_ACCESSES_29_total_pct,         -nan

DRAM_ROW_ACCESSES_30_count,             0
DRAM_ROW_ACCESSES_30_pct,         -nan
DRAM_ROW_ACCESSES_30_total_count,             0
DRAM_ROW_ACCESSES_30_total_pct,         -nan

DRAM_ROW_ACCESSES_31_count,             0
DRAM_ROW_ACCESSES_31_pct,         -nan
DRAM_ROW_ACCESSES_31_total_count,             0
DRAM_ROW_ACCESSES_31_total_pct,         -nan

DRAM_ROW_ACCESSES_32_count,             0
DRAM_ROW_ACCESSES_32_pct,         -nan
DRAM_ROW_ACCESSES_32_total_count,             0
DRAM_ROW_ACCESSES_32_total_pct,         -nan

DRAM_ROW_ACCESSES_33_count,             0
DRAM_ROW_ACCESSES_33_pct,         -nan
DRAM_ROW_ACCESSES_33_total_count,             0
DRAM_ROW_ACCESSES_33_total_pct,         -nan

DRAM_ROW_ACCESSES_34_count,             0
DRAM_ROW_ACCESSES_34_pct,         -nan
DRAM_ROW_ACCESSES_34_total_count,             0
DRAM_ROW_ACCESSES_34_total_pct,         -nan

DRAM_ROW_ACCESSES_35_count,             0
DRAM_ROW_ACCESSES_35_pct,         -nan
DRAM_ROW_ACCESSES_35_total_count,             0
DRAM_ROW_ACCESSES_35_total_pct,         -nan

DRAM_ROW_ACCESSES_36_count,             0
DRAM_ROW_ACCESSES_36_pct,         -nan
DRAM_ROW_ACCESSES_36_total_count,             0
DRAM_ROW_ACCESSES_36_total_pct,         -nan

DRAM_ROW_ACCESSES_37_count,             0
DRAM_ROW_ACCESSES_37_pct,         -nan
DRAM_ROW_ACCESSES_37_total_count,             0
DRAM_ROW_ACCESSES_37_total_pct,         -nan

DRAM_ROW_ACCESSES_38_count,             0
DRAM_ROW_ACCESSES_38_pct,         -nan
DRAM_ROW_ACCESSES_38_total_count,             0
DRAM_ROW_ACCESSES_38_total_pct,         -nan

DRAM_ROW_ACCESSES_39_count,             0
DRAM_ROW_ACCESSES_39_pct,         -nan
DRAM_ROW_ACCESSES_39_total_count,             0
DRAM_ROW_ACCESSES_39_total_pct,         -nan

DRAM_ROW_ACCESSES_40_count,             0
DRAM_ROW_ACCESSES_40_pct,         -nan
DRAM_ROW_ACCESSES_40_total_count,             0
DRAM_ROW_ACCESSES_40_total_pct,         -nan

DRAM_ROW_ACCESSES_41_count,             0
DRAM_ROW_ACCESSES_41_pct,         -nan
DRAM_ROW_ACCESSES_41_total_count,             0
DRAM_ROW_ACCESSES_41_total_pct,         -nan

DRAM_ROW_ACCESSES_42_count,             0
DRAM_ROW_ACCESSES_42_pct,         -nan
DRAM_ROW_ACCESSES_42_total_count,             0
DRAM_ROW_ACCESSES_42_total_pct,         -nan

DRAM_ROW_ACCESSES_43_count,             0
DRAM_ROW_ACCESSES_43_pct,         -nan
DRAM_ROW_ACCESSES_43_total_count,             0
DRAM_ROW_ACCESSES_43_total_pct,         -nan

DRAM_ROW_ACCESSES_44_count,             0
DRAM_ROW_ACCESSES_44_pct,         -nan
DRAM_ROW_ACCESSES_44_total_count,             0
DRAM_ROW_ACCESSES_44_total_pct,         -nan

DRAM_ROW_ACCESSES_45_count,             0
DRAM_ROW_ACCESSES_45_pct,         -nan
DRAM_ROW_ACCESSES_45_total_count,             0
DRAM_ROW_ACCESSES_45_total_pct,         -nan

DRAM_ROW_ACCESSES_46_count,             0
DRAM_ROW_ACCESSES_46_pct,         -nan
DRAM_ROW_ACCESSES_46_total_count,             0
DRAM_ROW_ACCESSES_46_total_pct,         -nan

DRAM_ROW_ACCESSES_47_count,             0
DRAM_ROW_ACCESSES_47_pct,         -nan
DRAM_ROW_ACCESSES_47_total_count,             0
DRAM_ROW_ACCESSES_47_total_pct,         -nan

DRAM_ROW_ACCESSES_48_count,             0
DRAM_ROW_ACCESSES_48_pct,         -nan
DRAM_ROW_ACCESSES_48_total_count,             0
DRAM_ROW_ACCESSES_48_total_pct,         -nan

DRAM_ROW_ACCESSES_49_count,             0
DRAM_ROW_ACCESSES_49_pct,         -nan
DRAM_ROW_ACCESSES_49_total_count,             0
DRAM_ROW_ACCESSES_49_total_pct,         -nan

DRAM_ROW_ACCESSES_50_count,             0
DRAM_ROW_ACCESSES_50_pct,         -nan
DRAM_ROW_ACCESSES_50_total_count,             0
DRAM_ROW_ACCESSES_50_total_pct,         -nan

DRAM_ROW_ACCESSES_51_count,             0
DRAM_ROW_ACCESSES_51_pct,         -nan
DRAM_ROW_ACCESSES_51_total_count,             0
DRAM_ROW_ACCESSES_51_total_pct,         -nan

DRAM_ROW_ACCESSES_52_count,             0
DRAM_ROW_ACCESSES_52_pct,         -nan
DRAM_ROW_ACCESSES_52_total_count,             0
DRAM_ROW_ACCESSES_52_total_pct,         -nan

DRAM_ROW_ACCESSES_53_count,             0
DRAM_ROW_ACCESSES_53_pct,         -nan
DRAM_ROW_ACCESSES_53_total_count,             0
DRAM_ROW_ACCESSES_53_total_pct,         -nan

DRAM_ROW_ACCESSES_54_count,             0
DRAM_ROW_ACCESSES_54_pct,         -nan
DRAM_ROW_ACCESSES_54_total_count,             0
DRAM_ROW_ACCESSES_54_total_pct,         -nan

DRAM_ROW_ACCESSES_55_count,             0
DRAM_ROW_ACCESSES_55_pct,         -nan
DRAM_ROW_ACCESSES_55_total_count,             0
DRAM_ROW_ACCESSES_55_total_pct,         -nan

DRAM_ROW_ACCESSES_56_count,             0
DRAM_ROW_ACCESSES_56_pct,         -nan
DRAM_ROW_ACCESSES_56_total_count,             0
DRAM_ROW_ACCESSES_56_total_pct,         -nan

DRAM_ROW_ACCESSES_57_count,             0
DRAM_ROW_ACCESSES_57_pct,         -nan
DRAM_ROW_ACCESSES_57_total_count,             0
DRAM_ROW_ACCESSES_57_total_pct,         -nan

DRAM_ROW_ACCESSES_58_count,             0
DRAM_ROW_ACCESSES_58_pct,         -nan
DRAM_ROW_ACCESSES_58_total_count,             0
DRAM_ROW_ACCESSES_58_total_pct,         -nan

DRAM_ROW_ACCESSES_59_count,             0
DRAM_ROW_ACCESSES_59_pct,         -nan
DRAM_ROW_ACCESSES_59_total_count,             0
DRAM_ROW_ACCESSES_59_total_pct,         -nan

DRAM_ROW_ACCESSES_60_count,             0
DRAM_ROW_ACCESSES_60_pct,         -nan
DRAM_ROW_ACCESSES_60_total_count,             0
DRAM_ROW_ACCESSES_60_total_pct,         -nan

DRAM_ROW_ACCESSES_61_count,             0
DRAM_ROW_ACCESSES_61_pct,         -nan
DRAM_ROW_ACCESSES_61_total_count,             0
DRAM_ROW_ACCESSES_61_total_pct,         -nan

DRAM_ROW_ACCESSES_62_count,             0
DRAM_ROW_ACCESSES_62_pct,         -nan
DRAM_ROW_ACCESSES_62_total_count,             0
DRAM_ROW_ACCESSES_62_total_pct,         -nan

DRAM_ROW_ACCESSES_63_count,             0
DRAM_ROW_ACCESSES_63_pct,         -nan
DRAM_ROW_ACCESSES_63_total_count,             0
DRAM_ROW_ACCESSES_63_total_pct,         -nan

DRAM_ROW_ACCESSES_64_count,             0
DRAM_ROW_ACCESSES_64_pct,         -nan
DRAM_ROW_ACCESSES_64_total_count,             0
DRAM_ROW_ACCESSES_64_total_pct,         -nan
DRAM_ROW_ACCESSES_64_sum_count,             0
DRAM_ROW_ACCESSES_64_sum_pct,         -nan
DRAM_ROW_ACCESSES_64_sum_total_count,             0
DRAM_ROW_ACCESSES_64_sum_total_pct,         -nan
DRAM_ROW_ACCESSES_64_mean,         -nan
DRAM_ROW_ACCESSES_64_stddev,         -nan
DRAM_ROW_ACCESSES_64_total_mean,         -nan
DRAM_ROW_ACCESSES_64_total_stddev,         -nan

DRAM_NUM_REQS_0_TOTAL_count,             0
DRAM_NUM_REQS_0_TOTAL_total_count,             0

DRAM_NUM_REQS_1_TOTAL_count,             0
DRAM_NUM_REQS_1_TOTAL_total_count,             0

DRAM_NUM_REQS_2_TOTAL_count,             0
DRAM_NUM_REQS_2_TOTAL_total_count,             0

DRAM_NUM_REQS_3_TOTAL_count,             0
DRAM_NUM_REQS_3_TOTAL_total_count,             0

DRAM_NUM_REQS_4_TOTAL_count,             0
DRAM_NUM_REQS_4_TOTAL_total_count,             0

DRAM_NUM_REQS_5_TOTAL_count,             0
DRAM_NUM_REQS_5_TOTAL_total_count,             0

DRAM_NUM_REQS_6_TOTAL_count,             0
DRAM_NUM_REQS_6_TOTAL_total_count,             0

DRAM_NUM_REQS_7_TOTAL_count,             0
DRAM_NUM_REQS_7_TOTAL_total_count,             0

DRAM_NUM_REQS_8_TOTAL_count,             0
DRAM_NUM_REQS_8_TOTAL_total_count,             0

DRAM_NUM_REQS_9_TOTAL_count,             0
DRAM_NUM_REQS_9_TOTAL_total_count,             0

DRAM_NUM_REQS_10_TOTAL_count,             0
DRAM_NUM_REQS_10_TOTAL_total_count,             0

DRAM_NUM_REQS_11_TOTAL_count,             0
DRAM_NUM_REQS_11_TOTAL_total_count,             0

DRAM_NUM_REQS_12_TOTAL_count,             0
DRAM_NUM_REQS_12_TOTAL_total_count,             0

DRAM_NUM_REQS_13_TOTAL_count,             0
DRAM_NUM_REQS_13_TOTAL_total_count,             0

DRAM_NUM_REQS_14_TOTAL_count,             0
DRAM_NUM_REQS_14_TOTAL_total_count,             0

DRAM_NUM_REQS_15_TOTAL_count,             0
DRAM_NUM_REQS_15_TOTAL_total_count,             0

DRAM_NUM_REQS_16_TOTAL_count,             0
DRAM_NUM_REQS_16_TOTAL_total_count,             0

DRAM_NUM_REQS_17_TOTAL_count,             0
DRAM_NUM_REQS_17_TOTAL_total_count,             0

DRAM_NUM_REQS_18_TOTAL_count,             0
DRAM_NUM_REQS_18_TOTAL_total_count,             0

DRAM_NUM_REQS_19_TOTAL_count,             0
DRAM_NUM_REQS_19_TOTAL_total_count,             0

DRAM_NUM_REQS_20_TOTAL_count,             0
DRAM_NUM_REQS_20_TOTAL_total_count,             0

DRAM_NUM_REQS_21_TOTAL_count,             0
DRAM_NUM_REQS_21_TOTAL_total_count,             0

DRAM_NUM_REQS_22_TOTAL_count,             0
DRAM_NUM_REQS_22_TOTAL_total_count,             0

DRAM_NUM_REQS_23_TOTAL_count,             0
DRAM_NUM_REQS_23_TOTAL_total_count,             0

DRAM_NUM_REQS_24_TOTAL_count,             0
DRAM_NUM_REQS_24_TOTAL_total_count,             0

DRAM_NUM_REQS_25_TOTAL_count,             0
DRAM_NUM_REQS_25_TOTAL_total_count,             0

DRAM_NUM_REQS_26_TOTAL_count,             0
DRAM_NUM_REQS_26_TOTAL_total_count,             0

DRAM_NUM_REQS_27_TOTAL_count,             0
DRAM_NUM_REQS_27_TOTAL_total_count,             0

DRAM_NUM_REQS_28_TOTAL_count,             0
DRAM_NUM_REQS_28_TOTAL_total_count,             0

DRAM_NUM_REQS_29_TOTAL_count,             0
DRAM_NUM_REQS_29_TOTAL_total_count,             0

DRAM_NUM_REQS_30_TOTAL_count,             0
DRAM_NUM_REQS_30_TOTAL_total_count,             0

DRAM_NUM_REQS_31_TOTAL_count,             0
DRAM_NUM_REQS_31_TOTAL_total_count,             0

DRAM_NUM_REQS_32_TOTAL_count,             0
DRAM_NUM_REQS_32_TOTAL_total_count,             0

DRAM_NUM_REQS_0_IFETCH_count,             0
DRAM_NUM_REQS_0_IFETCH_pct,         -nan
DRAM_NUM_REQS_0_IFETCH_total_count,             0
DRAM_NUM_REQS_0_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_0_DFETCH_count,             0
DRAM_NUM_REQS_0_DFETCH_pct,         -nan
DRAM_NUM_REQS_0_DFETCH_total_count,             0
DRAM_NUM_REQS_0_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_0_DSTORE_count,             0
DRAM_NUM_REQS_0_DSTORE_pct,         -nan
DRAM_NUM_REQS_0_DSTORE_total_count,             0
DRAM_NUM_REQS_0_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_0_IPRF_count,             0
DRAM_NUM_REQS_0_IPRF_pct,         -nan
DRAM_NUM_REQS_0_IPRF_total_count,             0
DRAM_NUM_REQS_0_IPRF_total_pct,         -nan

DRAM_NUM_REQS_0_DPRF_count,             0
DRAM_NUM_REQS_0_DPRF_pct,         -nan
DRAM_NUM_REQS_0_DPRF_total_count,             0
DRAM_NUM_REQS_0_DPRF_total_pct,         -nan

DRAM_NUM_REQS_0_WB_count,             0
DRAM_NUM_REQS_0_WB_pct,         -nan
DRAM_NUM_REQS_0_WB_total_count,             0
DRAM_NUM_REQS_0_WB_total_pct,         -nan

DRAM_NUM_REQS_0_WB_NODIRTY_count,             0
DRAM_NUM_REQS_0_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_0_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_0_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_1_IFETCH_count,             0
DRAM_NUM_REQS_1_IFETCH_pct,         -nan
DRAM_NUM_REQS_1_IFETCH_total_count,             0
DRAM_NUM_REQS_1_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_1_DFETCH_count,             0
DRAM_NUM_REQS_1_DFETCH_pct,         -nan
DRAM_NUM_REQS_1_DFETCH_total_count,             0
DRAM_NUM_REQS_1_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_1_DSTORE_count,             0
DRAM_NUM_REQS_1_DSTORE_pct,         -nan
DRAM_NUM_REQS_1_DSTORE_total_count,             0
DRAM_NUM_REQS_1_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_1_IPRF_count,             0
DRAM_NUM_REQS_1_IPRF_pct,         -nan
DRAM_NUM_REQS_1_IPRF_total_count,             0
DRAM_NUM_REQS_1_IPRF_total_pct,         -nan

DRAM_NUM_REQS_1_DPRF_count,             0
DRAM_NUM_REQS_1_DPRF_pct,         -nan
DRAM_NUM_REQS_1_DPRF_total_count,             0
DRAM_NUM_REQS_1_DPRF_total_pct,         -nan

DRAM_NUM_REQS_1_WB_count,             0
DRAM_NUM_REQS_1_WB_pct,         -nan
DRAM_NUM_REQS_1_WB_total_count,             0
DRAM_NUM_REQS_1_WB_total_pct,         -nan

DRAM_NUM_REQS_1_WB_NODIRTY_count,             0
DRAM_NUM_REQS_1_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_1_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_1_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_2_IFETCH_count,             0
DRAM_NUM_REQS_2_IFETCH_pct,         -nan
DRAM_NUM_REQS_2_IFETCH_total_count,             0
DRAM_NUM_REQS_2_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_2_DFETCH_count,             0
DRAM_NUM_REQS_2_DFETCH_pct,         -nan
DRAM_NUM_REQS_2_DFETCH_total_count,             0
DRAM_NUM_REQS_2_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_2_DSTORE_count,             0
DRAM_NUM_REQS_2_DSTORE_pct,         -nan
DRAM_NUM_REQS_2_DSTORE_total_count,             0
DRAM_NUM_REQS_2_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_2_IPRF_count,             0
DRAM_NUM_REQS_2_IPRF_pct,         -nan
DRAM_NUM_REQS_2_IPRF_total_count,             0
DRAM_NUM_REQS_2_IPRF_total_pct,         -nan

DRAM_NUM_REQS_2_DPRF_count,             0
DRAM_NUM_REQS_2_DPRF_pct,         -nan
DRAM_NUM_REQS_2_DPRF_total_count,             0
DRAM_NUM_REQS_2_DPRF_total_pct,         -nan

DRAM_NUM_REQS_2_WB_count,             0
DRAM_NUM_REQS_2_WB_pct,         -nan
DRAM_NUM_REQS_2_WB_total_count,             0
DRAM_NUM_REQS_2_WB_total_pct,         -nan

DRAM_NUM_REQS_2_WB_NODIRTY_count,             0
DRAM_NUM_REQS_2_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_2_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_2_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_3_IFETCH_count,             0
DRAM_NUM_REQS_3_IFETCH_pct,         -nan
DRAM_NUM_REQS_3_IFETCH_total_count,             0
DRAM_NUM_REQS_3_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_3_DFETCH_count,             0
DRAM_NUM_REQS_3_DFETCH_pct,         -nan
DRAM_NUM_REQS_3_DFETCH_total_count,             0
DRAM_NUM_REQS_3_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_3_DSTORE_count,             0
DRAM_NUM_REQS_3_DSTORE_pct,         -nan
DRAM_NUM_REQS_3_DSTORE_total_count,             0
DRAM_NUM_REQS_3_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_3_IPRF_count,             0
DRAM_NUM_REQS_3_IPRF_pct,         -nan
DRAM_NUM_REQS_3_IPRF_total_count,             0
DRAM_NUM_REQS_3_IPRF_total_pct,         -nan

DRAM_NUM_REQS_3_DPRF_count,             0
DRAM_NUM_REQS_3_DPRF_pct,         -nan
DRAM_NUM_REQS_3_DPRF_total_count,             0
DRAM_NUM_REQS_3_DPRF_total_pct,         -nan

DRAM_NUM_REQS_3_WB_count,             0
DRAM_NUM_REQS_3_WB_pct,         -nan
DRAM_NUM_REQS_3_WB_total_count,             0
DRAM_NUM_REQS_3_WB_total_pct,         -nan

DRAM_NUM_REQS_3_WB_NODIRTY_count,             0
DRAM_NUM_REQS_3_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_3_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_3_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_4_IFETCH_count,             0
DRAM_NUM_REQS_4_IFETCH_pct,         -nan
DRAM_NUM_REQS_4_IFETCH_total_count,             0
DRAM_NUM_REQS_4_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_4_DFETCH_count,             0
DRAM_NUM_REQS_4_DFETCH_pct,         -nan
DRAM_NUM_REQS_4_DFETCH_total_count,             0
DRAM_NUM_REQS_4_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_4_DSTORE_count,             0
DRAM_NUM_REQS_4_DSTORE_pct,         -nan
DRAM_NUM_REQS_4_DSTORE_total_count,             0
DRAM_NUM_REQS_4_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_4_IPRF_count,             0
DRAM_NUM_REQS_4_IPRF_pct,         -nan
DRAM_NUM_REQS_4_IPRF_total_count,             0
DRAM_NUM_REQS_4_IPRF_total_pct,         -nan

DRAM_NUM_REQS_4_DPRF_count,             0
DRAM_NUM_REQS_4_DPRF_pct,         -nan
DRAM_NUM_REQS_4_DPRF_total_count,             0
DRAM_NUM_REQS_4_DPRF_total_pct,         -nan

DRAM_NUM_REQS_4_WB_count,             0
DRAM_NUM_REQS_4_WB_pct,         -nan
DRAM_NUM_REQS_4_WB_total_count,             0
DRAM_NUM_REQS_4_WB_total_pct,         -nan

DRAM_NUM_REQS_4_WB_NODIRTY_count,             0
DRAM_NUM_REQS_4_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_4_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_4_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_5_IFETCH_count,             0
DRAM_NUM_REQS_5_IFETCH_pct,         -nan
DRAM_NUM_REQS_5_IFETCH_total_count,             0
DRAM_NUM_REQS_5_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_5_DFETCH_count,             0
DRAM_NUM_REQS_5_DFETCH_pct,         -nan
DRAM_NUM_REQS_5_DFETCH_total_count,             0
DRAM_NUM_REQS_5_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_5_DSTORE_count,             0
DRAM_NUM_REQS_5_DSTORE_pct,         -nan
DRAM_NUM_REQS_5_DSTORE_total_count,             0
DRAM_NUM_REQS_5_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_5_IPRF_count,             0
DRAM_NUM_REQS_5_IPRF_pct,         -nan
DRAM_NUM_REQS_5_IPRF_total_count,             0
DRAM_NUM_REQS_5_IPRF_total_pct,         -nan

DRAM_NUM_REQS_5_DPRF_count,             0
DRAM_NUM_REQS_5_DPRF_pct,         -nan
DRAM_NUM_REQS_5_DPRF_total_count,             0
DRAM_NUM_REQS_5_DPRF_total_pct,         -nan

DRAM_NUM_REQS_5_WB_count,             0
DRAM_NUM_REQS_5_WB_pct,         -nan
DRAM_NUM_REQS_5_WB_total_count,             0
DRAM_NUM_REQS_5_WB_total_pct,         -nan

DRAM_NUM_REQS_5_WB_NODIRTY_count,             0
DRAM_NUM_REQS_5_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_5_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_5_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_6_IFETCH_count,             0
DRAM_NUM_REQS_6_IFETCH_pct,         -nan
DRAM_NUM_REQS_6_IFETCH_total_count,             0
DRAM_NUM_REQS_6_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_6_DFETCH_count,             0
DRAM_NUM_REQS_6_DFETCH_pct,         -nan
DRAM_NUM_REQS_6_DFETCH_total_count,             0
DRAM_NUM_REQS_6_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_6_DSTORE_count,             0
DRAM_NUM_REQS_6_DSTORE_pct,         -nan
DRAM_NUM_REQS_6_DSTORE_total_count,             0
DRAM_NUM_REQS_6_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_6_IPRF_count,             0
DRAM_NUM_REQS_6_IPRF_pct,         -nan
DRAM_NUM_REQS_6_IPRF_total_count,             0
DRAM_NUM_REQS_6_IPRF_total_pct,         -nan

DRAM_NUM_REQS_6_DPRF_count,             0
DRAM_NUM_REQS_6_DPRF_pct,         -nan
DRAM_NUM_REQS_6_DPRF_total_count,             0
DRAM_NUM_REQS_6_DPRF_total_pct,         -nan

DRAM_NUM_REQS_6_WB_count,             0
DRAM_NUM_REQS_6_WB_pct,         -nan
DRAM_NUM_REQS_6_WB_total_count,             0
DRAM_NUM_REQS_6_WB_total_pct,         -nan

DRAM_NUM_REQS_6_WB_NODIRTY_count,             0
DRAM_NUM_REQS_6_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_6_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_6_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_7_IFETCH_count,             0
DRAM_NUM_REQS_7_IFETCH_pct,         -nan
DRAM_NUM_REQS_7_IFETCH_total_count,             0
DRAM_NUM_REQS_7_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_7_DFETCH_count,             0
DRAM_NUM_REQS_7_DFETCH_pct,         -nan
DRAM_NUM_REQS_7_DFETCH_total_count,             0
DRAM_NUM_REQS_7_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_7_DSTORE_count,             0
DRAM_NUM_REQS_7_DSTORE_pct,         -nan
DRAM_NUM_REQS_7_DSTORE_total_count,             0
DRAM_NUM_REQS_7_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_7_IPRF_count,             0
DRAM_NUM_REQS_7_IPRF_pct,         -nan
DRAM_NUM_REQS_7_IPRF_total_count,             0
DRAM_NUM_REQS_7_IPRF_total_pct,         -nan

DRAM_NUM_REQS_7_DPRF_count,             0
DRAM_NUM_REQS_7_DPRF_pct,         -nan
DRAM_NUM_REQS_7_DPRF_total_count,             0
DRAM_NUM_REQS_7_DPRF_total_pct,         -nan

DRAM_NUM_REQS_7_WB_count,             0
DRAM_NUM_REQS_7_WB_pct,         -nan
DRAM_NUM_REQS_7_WB_total_count,             0
DRAM_NUM_REQS_7_WB_total_pct,         -nan

DRAM_NUM_REQS_7_WB_NODIRTY_count,             0
DRAM_NUM_REQS_7_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_7_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_7_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_8_IFETCH_count,             0
DRAM_NUM_REQS_8_IFETCH_pct,         -nan
DRAM_NUM_REQS_8_IFETCH_total_count,             0
DRAM_NUM_REQS_8_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_8_DFETCH_count,             0
DRAM_NUM_REQS_8_DFETCH_pct,         -nan
DRAM_NUM_REQS_8_DFETCH_total_count,             0
DRAM_NUM_REQS_8_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_8_DSTORE_count,             0
DRAM_NUM_REQS_8_DSTORE_pct,         -nan
DRAM_NUM_REQS_8_DSTORE_total_count,             0
DRAM_NUM_REQS_8_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_8_IPRF_count,             0
DRAM_NUM_REQS_8_IPRF_pct,         -nan
DRAM_NUM_REQS_8_IPRF_total_count,             0
DRAM_NUM_REQS_8_IPRF_total_pct,         -nan

DRAM_NUM_REQS_8_DPRF_count,             0
DRAM_NUM_REQS_8_DPRF_pct,         -nan
DRAM_NUM_REQS_8_DPRF_total_count,             0
DRAM_NUM_REQS_8_DPRF_total_pct,         -nan

DRAM_NUM_REQS_8_WB_count,             0
DRAM_NUM_REQS_8_WB_pct,         -nan
DRAM_NUM_REQS_8_WB_total_count,             0
DRAM_NUM_REQS_8_WB_total_pct,         -nan

DRAM_NUM_REQS_8_WB_NODIRTY_count,             0
DRAM_NUM_REQS_8_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_8_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_8_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_9_IFETCH_count,             0
DRAM_NUM_REQS_9_IFETCH_pct,         -nan
DRAM_NUM_REQS_9_IFETCH_total_count,             0
DRAM_NUM_REQS_9_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_9_DFETCH_count,             0
DRAM_NUM_REQS_9_DFETCH_pct,         -nan
DRAM_NUM_REQS_9_DFETCH_total_count,             0
DRAM_NUM_REQS_9_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_9_DSTORE_count,             0
DRAM_NUM_REQS_9_DSTORE_pct,         -nan
DRAM_NUM_REQS_9_DSTORE_total_count,             0
DRAM_NUM_REQS_9_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_9_IPRF_count,             0
DRAM_NUM_REQS_9_IPRF_pct,         -nan
DRAM_NUM_REQS_9_IPRF_total_count,             0
DRAM_NUM_REQS_9_IPRF_total_pct,         -nan

DRAM_NUM_REQS_9_DPRF_count,             0
DRAM_NUM_REQS_9_DPRF_pct,         -nan
DRAM_NUM_REQS_9_DPRF_total_count,             0
DRAM_NUM_REQS_9_DPRF_total_pct,         -nan

DRAM_NUM_REQS_9_WB_count,             0
DRAM_NUM_REQS_9_WB_pct,         -nan
DRAM_NUM_REQS_9_WB_total_count,             0
DRAM_NUM_REQS_9_WB_total_pct,         -nan

DRAM_NUM_REQS_9_WB_NODIRTY_count,             0
DRAM_NUM_REQS_9_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_9_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_9_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_10_IFETCH_count,             0
DRAM_NUM_REQS_10_IFETCH_pct,         -nan
DRAM_NUM_REQS_10_IFETCH_total_count,             0
DRAM_NUM_REQS_10_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_10_DFETCH_count,             0
DRAM_NUM_REQS_10_DFETCH_pct,         -nan
DRAM_NUM_REQS_10_DFETCH_total_count,             0
DRAM_NUM_REQS_10_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_10_DSTORE_count,             0
DRAM_NUM_REQS_10_DSTORE_pct,         -nan
DRAM_NUM_REQS_10_DSTORE_total_count,             0
DRAM_NUM_REQS_10_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_10_IPRF_count,             0
DRAM_NUM_REQS_10_IPRF_pct,         -nan
DRAM_NUM_REQS_10_IPRF_total_count,             0
DRAM_NUM_REQS_10_IPRF_total_pct,         -nan

DRAM_NUM_REQS_10_DPRF_count,             0
DRAM_NUM_REQS_10_DPRF_pct,         -nan
DRAM_NUM_REQS_10_DPRF_total_count,             0
DRAM_NUM_REQS_10_DPRF_total_pct,         -nan

DRAM_NUM_REQS_10_WB_count,             0
DRAM_NUM_REQS_10_WB_pct,         -nan
DRAM_NUM_REQS_10_WB_total_count,             0
DRAM_NUM_REQS_10_WB_total_pct,         -nan

DRAM_NUM_REQS_10_WB_NODIRTY_count,             0
DRAM_NUM_REQS_10_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_10_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_10_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_11_IFETCH_count,             0
DRAM_NUM_REQS_11_IFETCH_pct,         -nan
DRAM_NUM_REQS_11_IFETCH_total_count,             0
DRAM_NUM_REQS_11_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_11_DFETCH_count,             0
DRAM_NUM_REQS_11_DFETCH_pct,         -nan
DRAM_NUM_REQS_11_DFETCH_total_count,             0
DRAM_NUM_REQS_11_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_11_DSTORE_count,             0
DRAM_NUM_REQS_11_DSTORE_pct,         -nan
DRAM_NUM_REQS_11_DSTORE_total_count,             0
DRAM_NUM_REQS_11_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_11_IPRF_count,             0
DRAM_NUM_REQS_11_IPRF_pct,         -nan
DRAM_NUM_REQS_11_IPRF_total_count,             0
DRAM_NUM_REQS_11_IPRF_total_pct,         -nan

DRAM_NUM_REQS_11_DPRF_count,             0
DRAM_NUM_REQS_11_DPRF_pct,         -nan
DRAM_NUM_REQS_11_DPRF_total_count,             0
DRAM_NUM_REQS_11_DPRF_total_pct,         -nan

DRAM_NUM_REQS_11_WB_count,             0
DRAM_NUM_REQS_11_WB_pct,         -nan
DRAM_NUM_REQS_11_WB_total_count,             0
DRAM_NUM_REQS_11_WB_total_pct,         -nan

DRAM_NUM_REQS_11_WB_NODIRTY_count,             0
DRAM_NUM_REQS_11_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_11_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_11_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_12_IFETCH_count,             0
DRAM_NUM_REQS_12_IFETCH_pct,         -nan
DRAM_NUM_REQS_12_IFETCH_total_count,             0
DRAM_NUM_REQS_12_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_12_DFETCH_count,             0
DRAM_NUM_REQS_12_DFETCH_pct,         -nan
DRAM_NUM_REQS_12_DFETCH_total_count,             0
DRAM_NUM_REQS_12_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_12_DSTORE_count,             0
DRAM_NUM_REQS_12_DSTORE_pct,         -nan
DRAM_NUM_REQS_12_DSTORE_total_count,             0
DRAM_NUM_REQS_12_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_12_IPRF_count,             0
DRAM_NUM_REQS_12_IPRF_pct,         -nan
DRAM_NUM_REQS_12_IPRF_total_count,             0
DRAM_NUM_REQS_12_IPRF_total_pct,         -nan

DRAM_NUM_REQS_12_DPRF_count,             0
DRAM_NUM_REQS_12_DPRF_pct,         -nan
DRAM_NUM_REQS_12_DPRF_total_count,             0
DRAM_NUM_REQS_12_DPRF_total_pct,         -nan

DRAM_NUM_REQS_12_WB_count,             0
DRAM_NUM_REQS_12_WB_pct,         -nan
DRAM_NUM_REQS_12_WB_total_count,             0
DRAM_NUM_REQS_12_WB_total_pct,         -nan

DRAM_NUM_REQS_12_WB_NODIRTY_count,             0
DRAM_NUM_REQS_12_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_12_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_12_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_13_IFETCH_count,             0
DRAM_NUM_REQS_13_IFETCH_pct,         -nan
DRAM_NUM_REQS_13_IFETCH_total_count,             0
DRAM_NUM_REQS_13_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_13_DFETCH_count,             0
DRAM_NUM_REQS_13_DFETCH_pct,         -nan
DRAM_NUM_REQS_13_DFETCH_total_count,             0
DRAM_NUM_REQS_13_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_13_DSTORE_count,             0
DRAM_NUM_REQS_13_DSTORE_pct,         -nan
DRAM_NUM_REQS_13_DSTORE_total_count,             0
DRAM_NUM_REQS_13_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_13_IPRF_count,             0
DRAM_NUM_REQS_13_IPRF_pct,         -nan
DRAM_NUM_REQS_13_IPRF_total_count,             0
DRAM_NUM_REQS_13_IPRF_total_pct,         -nan

DRAM_NUM_REQS_13_DPRF_count,             0
DRAM_NUM_REQS_13_DPRF_pct,         -nan
DRAM_NUM_REQS_13_DPRF_total_count,             0
DRAM_NUM_REQS_13_DPRF_total_pct,         -nan

DRAM_NUM_REQS_13_WB_count,             0
DRAM_NUM_REQS_13_WB_pct,         -nan
DRAM_NUM_REQS_13_WB_total_count,             0
DRAM_NUM_REQS_13_WB_total_pct,         -nan

DRAM_NUM_REQS_13_WB_NODIRTY_count,             0
DRAM_NUM_REQS_13_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_13_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_13_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_14_IFETCH_count,             0
DRAM_NUM_REQS_14_IFETCH_pct,         -nan
DRAM_NUM_REQS_14_IFETCH_total_count,             0
DRAM_NUM_REQS_14_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_14_DFETCH_count,             0
DRAM_NUM_REQS_14_DFETCH_pct,         -nan
DRAM_NUM_REQS_14_DFETCH_total_count,             0
DRAM_NUM_REQS_14_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_14_DSTORE_count,             0
DRAM_NUM_REQS_14_DSTORE_pct,         -nan
DRAM_NUM_REQS_14_DSTORE_total_count,             0
DRAM_NUM_REQS_14_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_14_IPRF_count,             0
DRAM_NUM_REQS_14_IPRF_pct,         -nan
DRAM_NUM_REQS_14_IPRF_total_count,             0
DRAM_NUM_REQS_14_IPRF_total_pct,         -nan

DRAM_NUM_REQS_14_DPRF_count,             0
DRAM_NUM_REQS_14_DPRF_pct,         -nan
DRAM_NUM_REQS_14_DPRF_total_count,             0
DRAM_NUM_REQS_14_DPRF_total_pct,         -nan

DRAM_NUM_REQS_14_WB_count,             0
DRAM_NUM_REQS_14_WB_pct,         -nan
DRAM_NUM_REQS_14_WB_total_count,             0
DRAM_NUM_REQS_14_WB_total_pct,         -nan

DRAM_NUM_REQS_14_WB_NODIRTY_count,             0
DRAM_NUM_REQS_14_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_14_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_14_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_15_IFETCH_count,             0
DRAM_NUM_REQS_15_IFETCH_pct,         -nan
DRAM_NUM_REQS_15_IFETCH_total_count,             0
DRAM_NUM_REQS_15_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_15_DFETCH_count,             0
DRAM_NUM_REQS_15_DFETCH_pct,         -nan
DRAM_NUM_REQS_15_DFETCH_total_count,             0
DRAM_NUM_REQS_15_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_15_DSTORE_count,             0
DRAM_NUM_REQS_15_DSTORE_pct,         -nan
DRAM_NUM_REQS_15_DSTORE_total_count,             0
DRAM_NUM_REQS_15_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_15_IPRF_count,             0
DRAM_NUM_REQS_15_IPRF_pct,         -nan
DRAM_NUM_REQS_15_IPRF_total_count,             0
DRAM_NUM_REQS_15_IPRF_total_pct,         -nan

DRAM_NUM_REQS_15_DPRF_count,             0
DRAM_NUM_REQS_15_DPRF_pct,         -nan
DRAM_NUM_REQS_15_DPRF_total_count,             0
DRAM_NUM_REQS_15_DPRF_total_pct,         -nan

DRAM_NUM_REQS_15_WB_count,             0
DRAM_NUM_REQS_15_WB_pct,         -nan
DRAM_NUM_REQS_15_WB_total_count,             0
DRAM_NUM_REQS_15_WB_total_pct,         -nan

DRAM_NUM_REQS_15_WB_NODIRTY_count,             0
DRAM_NUM_REQS_15_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_15_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_15_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_16_IFETCH_count,             0
DRAM_NUM_REQS_16_IFETCH_pct,         -nan
DRAM_NUM_REQS_16_IFETCH_total_count,             0
DRAM_NUM_REQS_16_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_16_DFETCH_count,             0
DRAM_NUM_REQS_16_DFETCH_pct,         -nan
DRAM_NUM_REQS_16_DFETCH_total_count,             0
DRAM_NUM_REQS_16_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_16_DSTORE_count,             0
DRAM_NUM_REQS_16_DSTORE_pct,         -nan
DRAM_NUM_REQS_16_DSTORE_total_count,             0
DRAM_NUM_REQS_16_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_16_IPRF_count,             0
DRAM_NUM_REQS_16_IPRF_pct,         -nan
DRAM_NUM_REQS_16_IPRF_total_count,             0
DRAM_NUM_REQS_16_IPRF_total_pct,         -nan

DRAM_NUM_REQS_16_DPRF_count,             0
DRAM_NUM_REQS_16_DPRF_pct,         -nan
DRAM_NUM_REQS_16_DPRF_total_count,             0
DRAM_NUM_REQS_16_DPRF_total_pct,         -nan

DRAM_NUM_REQS_16_WB_count,             0
DRAM_NUM_REQS_16_WB_pct,         -nan
DRAM_NUM_REQS_16_WB_total_count,             0
DRAM_NUM_REQS_16_WB_total_pct,         -nan

DRAM_NUM_REQS_16_WB_NODIRTY_count,             0
DRAM_NUM_REQS_16_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_16_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_16_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_17_IFETCH_count,             0
DRAM_NUM_REQS_17_IFETCH_pct,         -nan
DRAM_NUM_REQS_17_IFETCH_total_count,             0
DRAM_NUM_REQS_17_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_17_DFETCH_count,             0
DRAM_NUM_REQS_17_DFETCH_pct,         -nan
DRAM_NUM_REQS_17_DFETCH_total_count,             0
DRAM_NUM_REQS_17_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_17_DSTORE_count,             0
DRAM_NUM_REQS_17_DSTORE_pct,         -nan
DRAM_NUM_REQS_17_DSTORE_total_count,             0
DRAM_NUM_REQS_17_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_17_IPRF_count,             0
DRAM_NUM_REQS_17_IPRF_pct,         -nan
DRAM_NUM_REQS_17_IPRF_total_count,             0
DRAM_NUM_REQS_17_IPRF_total_pct,         -nan

DRAM_NUM_REQS_17_DPRF_count,             0
DRAM_NUM_REQS_17_DPRF_pct,         -nan
DRAM_NUM_REQS_17_DPRF_total_count,             0
DRAM_NUM_REQS_17_DPRF_total_pct,         -nan

DRAM_NUM_REQS_17_WB_count,             0
DRAM_NUM_REQS_17_WB_pct,         -nan
DRAM_NUM_REQS_17_WB_total_count,             0
DRAM_NUM_REQS_17_WB_total_pct,         -nan

DRAM_NUM_REQS_17_WB_NODIRTY_count,             0
DRAM_NUM_REQS_17_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_17_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_17_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_18_IFETCH_count,             0
DRAM_NUM_REQS_18_IFETCH_pct,         -nan
DRAM_NUM_REQS_18_IFETCH_total_count,             0
DRAM_NUM_REQS_18_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_18_DFETCH_count,             0
DRAM_NUM_REQS_18_DFETCH_pct,         -nan
DRAM_NUM_REQS_18_DFETCH_total_count,             0
DRAM_NUM_REQS_18_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_18_DSTORE_count,             0
DRAM_NUM_REQS_18_DSTORE_pct,         -nan
DRAM_NUM_REQS_18_DSTORE_total_count,             0
DRAM_NUM_REQS_18_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_18_IPRF_count,             0
DRAM_NUM_REQS_18_IPRF_pct,         -nan
DRAM_NUM_REQS_18_IPRF_total_count,             0
DRAM_NUM_REQS_18_IPRF_total_pct,         -nan

DRAM_NUM_REQS_18_DPRF_count,             0
DRAM_NUM_REQS_18_DPRF_pct,         -nan
DRAM_NUM_REQS_18_DPRF_total_count,             0
DRAM_NUM_REQS_18_DPRF_total_pct,         -nan

DRAM_NUM_REQS_18_WB_count,             0
DRAM_NUM_REQS_18_WB_pct,         -nan
DRAM_NUM_REQS_18_WB_total_count,             0
DRAM_NUM_REQS_18_WB_total_pct,         -nan

DRAM_NUM_REQS_18_WB_NODIRTY_count,             0
DRAM_NUM_REQS_18_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_18_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_18_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_19_IFETCH_count,             0
DRAM_NUM_REQS_19_IFETCH_pct,         -nan
DRAM_NUM_REQS_19_IFETCH_total_count,             0
DRAM_NUM_REQS_19_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_19_DFETCH_count,             0
DRAM_NUM_REQS_19_DFETCH_pct,         -nan
DRAM_NUM_REQS_19_DFETCH_total_count,             0
DRAM_NUM_REQS_19_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_19_DSTORE_count,             0
DRAM_NUM_REQS_19_DSTORE_pct,         -nan
DRAM_NUM_REQS_19_DSTORE_total_count,             0
DRAM_NUM_REQS_19_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_19_IPRF_count,             0
DRAM_NUM_REQS_19_IPRF_pct,         -nan
DRAM_NUM_REQS_19_IPRF_total_count,             0
DRAM_NUM_REQS_19_IPRF_total_pct,         -nan

DRAM_NUM_REQS_19_DPRF_count,             0
DRAM_NUM_REQS_19_DPRF_pct,         -nan
DRAM_NUM_REQS_19_DPRF_total_count,             0
DRAM_NUM_REQS_19_DPRF_total_pct,         -nan

DRAM_NUM_REQS_19_WB_count,             0
DRAM_NUM_REQS_19_WB_pct,         -nan
DRAM_NUM_REQS_19_WB_total_count,             0
DRAM_NUM_REQS_19_WB_total_pct,         -nan

DRAM_NUM_REQS_19_WB_NODIRTY_count,             0
DRAM_NUM_REQS_19_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_19_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_19_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_20_IFETCH_count,             0
DRAM_NUM_REQS_20_IFETCH_pct,         -nan
DRAM_NUM_REQS_20_IFETCH_total_count,             0
DRAM_NUM_REQS_20_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_20_DFETCH_count,             0
DRAM_NUM_REQS_20_DFETCH_pct,         -nan
DRAM_NUM_REQS_20_DFETCH_total_count,             0
DRAM_NUM_REQS_20_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_20_DSTORE_count,             0
DRAM_NUM_REQS_20_DSTORE_pct,         -nan
DRAM_NUM_REQS_20_DSTORE_total_count,             0
DRAM_NUM_REQS_20_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_20_IPRF_count,             0
DRAM_NUM_REQS_20_IPRF_pct,         -nan
DRAM_NUM_REQS_20_IPRF_total_count,             0
DRAM_NUM_REQS_20_IPRF_total_pct,         -nan

DRAM_NUM_REQS_20_DPRF_count,             0
DRAM_NUM_REQS_20_DPRF_pct,         -nan
DRAM_NUM_REQS_20_DPRF_total_count,             0
DRAM_NUM_REQS_20_DPRF_total_pct,         -nan

DRAM_NUM_REQS_20_WB_count,             0
DRAM_NUM_REQS_20_WB_pct,         -nan
DRAM_NUM_REQS_20_WB_total_count,             0
DRAM_NUM_REQS_20_WB_total_pct,         -nan

DRAM_NUM_REQS_20_WB_NODIRTY_count,             0
DRAM_NUM_REQS_20_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_20_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_20_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_21_IFETCH_count,             0
DRAM_NUM_REQS_21_IFETCH_pct,         -nan
DRAM_NUM_REQS_21_IFETCH_total_count,             0
DRAM_NUM_REQS_21_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_21_DFETCH_count,             0
DRAM_NUM_REQS_21_DFETCH_pct,         -nan
DRAM_NUM_REQS_21_DFETCH_total_count,             0
DRAM_NUM_REQS_21_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_21_DSTORE_count,             0
DRAM_NUM_REQS_21_DSTORE_pct,         -nan
DRAM_NUM_REQS_21_DSTORE_total_count,             0
DRAM_NUM_REQS_21_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_21_IPRF_count,             0
DRAM_NUM_REQS_21_IPRF_pct,         -nan
DRAM_NUM_REQS_21_IPRF_total_count,             0
DRAM_NUM_REQS_21_IPRF_total_pct,         -nan

DRAM_NUM_REQS_21_DPRF_count,             0
DRAM_NUM_REQS_21_DPRF_pct,         -nan
DRAM_NUM_REQS_21_DPRF_total_count,             0
DRAM_NUM_REQS_21_DPRF_total_pct,         -nan

DRAM_NUM_REQS_21_WB_count,             0
DRAM_NUM_REQS_21_WB_pct,         -nan
DRAM_NUM_REQS_21_WB_total_count,             0
DRAM_NUM_REQS_21_WB_total_pct,         -nan

DRAM_NUM_REQS_21_WB_NODIRTY_count,             0
DRAM_NUM_REQS_21_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_21_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_21_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_22_IFETCH_count,             0
DRAM_NUM_REQS_22_IFETCH_pct,         -nan
DRAM_NUM_REQS_22_IFETCH_total_count,             0
DRAM_NUM_REQS_22_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_22_DFETCH_count,             0
DRAM_NUM_REQS_22_DFETCH_pct,         -nan
DRAM_NUM_REQS_22_DFETCH_total_count,             0
DRAM_NUM_REQS_22_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_22_DSTORE_count,             0
DRAM_NUM_REQS_22_DSTORE_pct,         -nan
DRAM_NUM_REQS_22_DSTORE_total_count,             0
DRAM_NUM_REQS_22_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_22_IPRF_count,             0
DRAM_NUM_REQS_22_IPRF_pct,         -nan
DRAM_NUM_REQS_22_IPRF_total_count,             0
DRAM_NUM_REQS_22_IPRF_total_pct,         -nan

DRAM_NUM_REQS_22_DPRF_count,             0
DRAM_NUM_REQS_22_DPRF_pct,         -nan
DRAM_NUM_REQS_22_DPRF_total_count,             0
DRAM_NUM_REQS_22_DPRF_total_pct,         -nan

DRAM_NUM_REQS_22_WB_count,             0
DRAM_NUM_REQS_22_WB_pct,         -nan
DRAM_NUM_REQS_22_WB_total_count,             0
DRAM_NUM_REQS_22_WB_total_pct,         -nan

DRAM_NUM_REQS_22_WB_NODIRTY_count,             0
DRAM_NUM_REQS_22_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_22_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_22_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_23_IFETCH_count,             0
DRAM_NUM_REQS_23_IFETCH_pct,         -nan
DRAM_NUM_REQS_23_IFETCH_total_count,             0
DRAM_NUM_REQS_23_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_23_DFETCH_count,             0
DRAM_NUM_REQS_23_DFETCH_pct,         -nan
DRAM_NUM_REQS_23_DFETCH_total_count,             0
DRAM_NUM_REQS_23_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_23_DSTORE_count,             0
DRAM_NUM_REQS_23_DSTORE_pct,         -nan
DRAM_NUM_REQS_23_DSTORE_total_count,             0
DRAM_NUM_REQS_23_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_23_IPRF_count,             0
DRAM_NUM_REQS_23_IPRF_pct,         -nan
DRAM_NUM_REQS_23_IPRF_total_count,             0
DRAM_NUM_REQS_23_IPRF_total_pct,         -nan

DRAM_NUM_REQS_23_DPRF_count,             0
DRAM_NUM_REQS_23_DPRF_pct,         -nan
DRAM_NUM_REQS_23_DPRF_total_count,             0
DRAM_NUM_REQS_23_DPRF_total_pct,         -nan

DRAM_NUM_REQS_23_WB_count,             0
DRAM_NUM_REQS_23_WB_pct,         -nan
DRAM_NUM_REQS_23_WB_total_count,             0
DRAM_NUM_REQS_23_WB_total_pct,         -nan

DRAM_NUM_REQS_23_WB_NODIRTY_count,             0
DRAM_NUM_REQS_23_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_23_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_23_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_24_IFETCH_count,             0
DRAM_NUM_REQS_24_IFETCH_pct,         -nan
DRAM_NUM_REQS_24_IFETCH_total_count,             0
DRAM_NUM_REQS_24_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_24_DFETCH_count,             0
DRAM_NUM_REQS_24_DFETCH_pct,         -nan
DRAM_NUM_REQS_24_DFETCH_total_count,             0
DRAM_NUM_REQS_24_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_24_DSTORE_count,             0
DRAM_NUM_REQS_24_DSTORE_pct,         -nan
DRAM_NUM_REQS_24_DSTORE_total_count,             0
DRAM_NUM_REQS_24_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_24_IPRF_count,             0
DRAM_NUM_REQS_24_IPRF_pct,         -nan
DRAM_NUM_REQS_24_IPRF_total_count,             0
DRAM_NUM_REQS_24_IPRF_total_pct,         -nan

DRAM_NUM_REQS_24_DPRF_count,             0
DRAM_NUM_REQS_24_DPRF_pct,         -nan
DRAM_NUM_REQS_24_DPRF_total_count,             0
DRAM_NUM_REQS_24_DPRF_total_pct,         -nan

DRAM_NUM_REQS_24_WB_count,             0
DRAM_NUM_REQS_24_WB_pct,         -nan
DRAM_NUM_REQS_24_WB_total_count,             0
DRAM_NUM_REQS_24_WB_total_pct,         -nan

DRAM_NUM_REQS_24_WB_NODIRTY_count,             0
DRAM_NUM_REQS_24_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_24_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_24_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_25_IFETCH_count,             0
DRAM_NUM_REQS_25_IFETCH_pct,         -nan
DRAM_NUM_REQS_25_IFETCH_total_count,             0
DRAM_NUM_REQS_25_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_25_DFETCH_count,             0
DRAM_NUM_REQS_25_DFETCH_pct,         -nan
DRAM_NUM_REQS_25_DFETCH_total_count,             0
DRAM_NUM_REQS_25_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_25_DSTORE_count,             0
DRAM_NUM_REQS_25_DSTORE_pct,         -nan
DRAM_NUM_REQS_25_DSTORE_total_count,             0
DRAM_NUM_REQS_25_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_25_IPRF_count,             0
DRAM_NUM_REQS_25_IPRF_pct,         -nan
DRAM_NUM_REQS_25_IPRF_total_count,             0
DRAM_NUM_REQS_25_IPRF_total_pct,         -nan

DRAM_NUM_REQS_25_DPRF_count,             0
DRAM_NUM_REQS_25_DPRF_pct,         -nan
DRAM_NUM_REQS_25_DPRF_total_count,             0
DRAM_NUM_REQS_25_DPRF_total_pct,         -nan

DRAM_NUM_REQS_25_WB_count,             0
DRAM_NUM_REQS_25_WB_pct,         -nan
DRAM_NUM_REQS_25_WB_total_count,             0
DRAM_NUM_REQS_25_WB_total_pct,         -nan

DRAM_NUM_REQS_25_WB_NODIRTY_count,             0
DRAM_NUM_REQS_25_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_25_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_25_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_26_IFETCH_count,             0
DRAM_NUM_REQS_26_IFETCH_pct,         -nan
DRAM_NUM_REQS_26_IFETCH_total_count,             0
DRAM_NUM_REQS_26_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_26_DFETCH_count,             0
DRAM_NUM_REQS_26_DFETCH_pct,         -nan
DRAM_NUM_REQS_26_DFETCH_total_count,             0
DRAM_NUM_REQS_26_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_26_DSTORE_count,             0
DRAM_NUM_REQS_26_DSTORE_pct,         -nan
DRAM_NUM_REQS_26_DSTORE_total_count,             0
DRAM_NUM_REQS_26_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_26_IPRF_count,             0
DRAM_NUM_REQS_26_IPRF_pct,         -nan
DRAM_NUM_REQS_26_IPRF_total_count,             0
DRAM_NUM_REQS_26_IPRF_total_pct,         -nan

DRAM_NUM_REQS_26_DPRF_count,             0
DRAM_NUM_REQS_26_DPRF_pct,         -nan
DRAM_NUM_REQS_26_DPRF_total_count,             0
DRAM_NUM_REQS_26_DPRF_total_pct,         -nan

DRAM_NUM_REQS_26_WB_count,             0
DRAM_NUM_REQS_26_WB_pct,         -nan
DRAM_NUM_REQS_26_WB_total_count,             0
DRAM_NUM_REQS_26_WB_total_pct,         -nan

DRAM_NUM_REQS_26_WB_NODIRTY_count,             0
DRAM_NUM_REQS_26_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_26_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_26_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_27_IFETCH_count,             0
DRAM_NUM_REQS_27_IFETCH_pct,         -nan
DRAM_NUM_REQS_27_IFETCH_total_count,             0
DRAM_NUM_REQS_27_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_27_DFETCH_count,             0
DRAM_NUM_REQS_27_DFETCH_pct,         -nan
DRAM_NUM_REQS_27_DFETCH_total_count,             0
DRAM_NUM_REQS_27_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_27_DSTORE_count,             0
DRAM_NUM_REQS_27_DSTORE_pct,         -nan
DRAM_NUM_REQS_27_DSTORE_total_count,             0
DRAM_NUM_REQS_27_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_27_IPRF_count,             0
DRAM_NUM_REQS_27_IPRF_pct,         -nan
DRAM_NUM_REQS_27_IPRF_total_count,             0
DRAM_NUM_REQS_27_IPRF_total_pct,         -nan

DRAM_NUM_REQS_27_DPRF_count,             0
DRAM_NUM_REQS_27_DPRF_pct,         -nan
DRAM_NUM_REQS_27_DPRF_total_count,             0
DRAM_NUM_REQS_27_DPRF_total_pct,         -nan

DRAM_NUM_REQS_27_WB_count,             0
DRAM_NUM_REQS_27_WB_pct,         -nan
DRAM_NUM_REQS_27_WB_total_count,             0
DRAM_NUM_REQS_27_WB_total_pct,         -nan

DRAM_NUM_REQS_27_WB_NODIRTY_count,             0
DRAM_NUM_REQS_27_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_27_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_27_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_28_IFETCH_count,             0
DRAM_NUM_REQS_28_IFETCH_pct,         -nan
DRAM_NUM_REQS_28_IFETCH_total_count,             0
DRAM_NUM_REQS_28_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_28_DFETCH_count,             0
DRAM_NUM_REQS_28_DFETCH_pct,         -nan
DRAM_NUM_REQS_28_DFETCH_total_count,             0
DRAM_NUM_REQS_28_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_28_DSTORE_count,             0
DRAM_NUM_REQS_28_DSTORE_pct,         -nan
DRAM_NUM_REQS_28_DSTORE_total_count,             0
DRAM_NUM_REQS_28_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_28_IPRF_count,             0
DRAM_NUM_REQS_28_IPRF_pct,         -nan
DRAM_NUM_REQS_28_IPRF_total_count,             0
DRAM_NUM_REQS_28_IPRF_total_pct,         -nan

DRAM_NUM_REQS_28_DPRF_count,             0
DRAM_NUM_REQS_28_DPRF_pct,         -nan
DRAM_NUM_REQS_28_DPRF_total_count,             0
DRAM_NUM_REQS_28_DPRF_total_pct,         -nan

DRAM_NUM_REQS_28_WB_count,             0
DRAM_NUM_REQS_28_WB_pct,         -nan
DRAM_NUM_REQS_28_WB_total_count,             0
DRAM_NUM_REQS_28_WB_total_pct,         -nan

DRAM_NUM_REQS_28_WB_NODIRTY_count,             0
DRAM_NUM_REQS_28_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_28_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_28_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_29_IFETCH_count,             0
DRAM_NUM_REQS_29_IFETCH_pct,         -nan
DRAM_NUM_REQS_29_IFETCH_total_count,             0
DRAM_NUM_REQS_29_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_29_DFETCH_count,             0
DRAM_NUM_REQS_29_DFETCH_pct,         -nan
DRAM_NUM_REQS_29_DFETCH_total_count,             0
DRAM_NUM_REQS_29_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_29_DSTORE_count,             0
DRAM_NUM_REQS_29_DSTORE_pct,         -nan
DRAM_NUM_REQS_29_DSTORE_total_count,             0
DRAM_NUM_REQS_29_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_29_IPRF_count,             0
DRAM_NUM_REQS_29_IPRF_pct,         -nan
DRAM_NUM_REQS_29_IPRF_total_count,             0
DRAM_NUM_REQS_29_IPRF_total_pct,         -nan

DRAM_NUM_REQS_29_DPRF_count,             0
DRAM_NUM_REQS_29_DPRF_pct,         -nan
DRAM_NUM_REQS_29_DPRF_total_count,             0
DRAM_NUM_REQS_29_DPRF_total_pct,         -nan

DRAM_NUM_REQS_29_WB_count,             0
DRAM_NUM_REQS_29_WB_pct,         -nan
DRAM_NUM_REQS_29_WB_total_count,             0
DRAM_NUM_REQS_29_WB_total_pct,         -nan

DRAM_NUM_REQS_29_WB_NODIRTY_count,             0
DRAM_NUM_REQS_29_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_29_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_29_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_30_IFETCH_count,             0
DRAM_NUM_REQS_30_IFETCH_pct,         -nan
DRAM_NUM_REQS_30_IFETCH_total_count,             0
DRAM_NUM_REQS_30_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_30_DFETCH_count,             0
DRAM_NUM_REQS_30_DFETCH_pct,         -nan
DRAM_NUM_REQS_30_DFETCH_total_count,             0
DRAM_NUM_REQS_30_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_30_DSTORE_count,             0
DRAM_NUM_REQS_30_DSTORE_pct,         -nan
DRAM_NUM_REQS_30_DSTORE_total_count,             0
DRAM_NUM_REQS_30_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_30_IPRF_count,             0
DRAM_NUM_REQS_30_IPRF_pct,         -nan
DRAM_NUM_REQS_30_IPRF_total_count,             0
DRAM_NUM_REQS_30_IPRF_total_pct,         -nan

DRAM_NUM_REQS_30_DPRF_count,             0
DRAM_NUM_REQS_30_DPRF_pct,         -nan
DRAM_NUM_REQS_30_DPRF_total_count,             0
DRAM_NUM_REQS_30_DPRF_total_pct,         -nan

DRAM_NUM_REQS_30_WB_count,             0
DRAM_NUM_REQS_30_WB_pct,         -nan
DRAM_NUM_REQS_30_WB_total_count,             0
DRAM_NUM_REQS_30_WB_total_pct,         -nan

DRAM_NUM_REQS_30_WB_NODIRTY_count,             0
DRAM_NUM_REQS_30_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_30_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_30_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_31_IFETCH_count,             0
DRAM_NUM_REQS_31_IFETCH_pct,         -nan
DRAM_NUM_REQS_31_IFETCH_total_count,             0
DRAM_NUM_REQS_31_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_31_DFETCH_count,             0
DRAM_NUM_REQS_31_DFETCH_pct,         -nan
DRAM_NUM_REQS_31_DFETCH_total_count,             0
DRAM_NUM_REQS_31_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_31_DSTORE_count,             0
DRAM_NUM_REQS_31_DSTORE_pct,         -nan
DRAM_NUM_REQS_31_DSTORE_total_count,             0
DRAM_NUM_REQS_31_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_31_IPRF_count,             0
DRAM_NUM_REQS_31_IPRF_pct,         -nan
DRAM_NUM_REQS_31_IPRF_total_count,             0
DRAM_NUM_REQS_31_IPRF_total_pct,         -nan

DRAM_NUM_REQS_31_DPRF_count,             0
DRAM_NUM_REQS_31_DPRF_pct,         -nan
DRAM_NUM_REQS_31_DPRF_total_count,             0
DRAM_NUM_REQS_31_DPRF_total_pct,         -nan

DRAM_NUM_REQS_31_WB_count,             0
DRAM_NUM_REQS_31_WB_pct,         -nan
DRAM_NUM_REQS_31_WB_total_count,             0
DRAM_NUM_REQS_31_WB_total_pct,         -nan

DRAM_NUM_REQS_31_WB_NODIRTY_count,             0
DRAM_NUM_REQS_31_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_31_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_31_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_32_IFETCH_count,             0
DRAM_NUM_REQS_32_IFETCH_pct,         -nan
DRAM_NUM_REQS_32_IFETCH_total_count,             0
DRAM_NUM_REQS_32_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_32_DFETCH_count,             0
DRAM_NUM_REQS_32_DFETCH_pct,         -nan
DRAM_NUM_REQS_32_DFETCH_total_count,             0
DRAM_NUM_REQS_32_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_32_DSTORE_count,             0
DRAM_NUM_REQS_32_DSTORE_pct,         -nan
DRAM_NUM_REQS_32_DSTORE_total_count,             0
DRAM_NUM_REQS_32_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_32_IPRF_count,             0
DRAM_NUM_REQS_32_IPRF_pct,         -nan
DRAM_NUM_REQS_32_IPRF_total_count,             0
DRAM_NUM_REQS_32_IPRF_total_pct,         -nan

DRAM_NUM_REQS_32_DPRF_count,             0
DRAM_NUM_REQS_32_DPRF_pct,         -nan
DRAM_NUM_REQS_32_DPRF_total_count,             0
DRAM_NUM_REQS_32_DPRF_total_pct,         -nan

DRAM_NUM_REQS_32_WB_count,             0
DRAM_NUM_REQS_32_WB_pct,         -nan
DRAM_NUM_REQS_32_WB_total_count,             0
DRAM_NUM_REQS_32_WB_total_pct,         -nan

DRAM_NUM_REQS_32_WB_NODIRTY_count,             0
DRAM_NUM_REQS_32_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_32_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_32_WB_NODIRTY_total_pct,         -nan

DRAM_BOTTLENECK_BUS_0_count,             0
DRAM_BOTTLENECK_BUS_0_pct,         -nan
DRAM_BOTTLENECK_BUS_0_total_count,             0
DRAM_BOTTLENECK_BUS_0_total_pct,         -nan

DRAM_BOTTLENECK_BUS_10_count,             0
DRAM_BOTTLENECK_BUS_10_pct,         -nan
DRAM_BOTTLENECK_BUS_10_total_count,             0
DRAM_BOTTLENECK_BUS_10_total_pct,         -nan

DRAM_BOTTLENECK_BUS_20_count,             0
DRAM_BOTTLENECK_BUS_20_pct,         -nan
DRAM_BOTTLENECK_BUS_20_total_count,             0
DRAM_BOTTLENECK_BUS_20_total_pct,         -nan

DRAM_BOTTLENECK_BUS_30_count,             0
DRAM_BOTTLENECK_BUS_30_pct,         -nan
DRAM_BOTTLENECK_BUS_30_total_count,             0
DRAM_BOTTLENECK_BUS_30_total_pct,         -nan

DRAM_BOTTLENECK_BUS_40_count,             0
DRAM_BOTTLENECK_BUS_40_pct,         -nan
DRAM_BOTTLENECK_BUS_40_total_count,             0
DRAM_BOTTLENECK_BUS_40_total_pct,         -nan

DRAM_BOTTLENECK_BUS_50_count,             0
DRAM_BOTTLENECK_BUS_50_pct,         -nan
DRAM_BOTTLENECK_BUS_50_total_count,             0
DRAM_BOTTLENECK_BUS_50_total_pct,         -nan

DRAM_BOTTLENECK_BUS_60_count,             0
DRAM_BOTTLENECK_BUS_60_pct,         -nan
DRAM_BOTTLENECK_BUS_60_total_count,             0
DRAM_BOTTLENECK_BUS_60_total_pct,         -nan

DRAM_BOTTLENECK_BUS_70_count,             0
DRAM_BOTTLENECK_BUS_70_pct,         -nan
DRAM_BOTTLENECK_BUS_70_total_count,             0
DRAM_BOTTLENECK_BUS_70_total_pct,         -nan

DRAM_BOTTLENECK_BUS_80_count,             0
DRAM_BOTTLENECK_BUS_80_pct,         -nan
DRAM_BOTTLENECK_BUS_80_total_count,             0
DRAM_BOTTLENECK_BUS_80_total_pct,         -nan

DRAM_BOTTLENECK_BUS_90_count,             0
DRAM_BOTTLENECK_BUS_90_pct,         -nan
DRAM_BOTTLENECK_BUS_90_total_count,             0
DRAM_BOTTLENECK_BUS_90_total_pct,         -nan

DRAM_BOTTLENECK_BUS_100_count,             0
DRAM_BOTTLENECK_BUS_100_pct,         -nan
DRAM_BOTTLENECK_BUS_100_total_count,             0
DRAM_BOTTLENECK_BUS_100_total_pct,         -nan
DRAM_BOTTLENECK_BUS_100_sum_count,             0
DRAM_BOTTLENECK_BUS_100_sum_pct,         -nan
DRAM_BOTTLENECK_BUS_100_sum_total_count,             0
DRAM_BOTTLENECK_BUS_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_BUS_100_mean,         -nan
DRAM_BOTTLENECK_BUS_100_stddev,         -nan
DRAM_BOTTLENECK_BUS_100_total_mean,         -nan
DRAM_BOTTLENECK_BUS_100_total_stddev,         -nan

DRAM_BOTTLENECK_BANKS_0_count,             0
DRAM_BOTTLENECK_BANKS_0_pct,         -nan
DRAM_BOTTLENECK_BANKS_0_total_count,             0
DRAM_BOTTLENECK_BANKS_0_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_10_count,             0
DRAM_BOTTLENECK_BANKS_10_pct,         -nan
DRAM_BOTTLENECK_BANKS_10_total_count,             0
DRAM_BOTTLENECK_BANKS_10_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_20_count,             0
DRAM_BOTTLENECK_BANKS_20_pct,         -nan
DRAM_BOTTLENECK_BANKS_20_total_count,             0
DRAM_BOTTLENECK_BANKS_20_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_30_count,             0
DRAM_BOTTLENECK_BANKS_30_pct,         -nan
DRAM_BOTTLENECK_BANKS_30_total_count,             0
DRAM_BOTTLENECK_BANKS_30_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_40_count,             0
DRAM_BOTTLENECK_BANKS_40_pct,         -nan
DRAM_BOTTLENECK_BANKS_40_total_count,             0
DRAM_BOTTLENECK_BANKS_40_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_50_count,             0
DRAM_BOTTLENECK_BANKS_50_pct,         -nan
DRAM_BOTTLENECK_BANKS_50_total_count,             0
DRAM_BOTTLENECK_BANKS_50_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_60_count,             0
DRAM_BOTTLENECK_BANKS_60_pct,         -nan
DRAM_BOTTLENECK_BANKS_60_total_count,             0
DRAM_BOTTLENECK_BANKS_60_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_70_count,             0
DRAM_BOTTLENECK_BANKS_70_pct,         -nan
DRAM_BOTTLENECK_BANKS_70_total_count,             0
DRAM_BOTTLENECK_BANKS_70_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_80_count,             0
DRAM_BOTTLENECK_BANKS_80_pct,         -nan
DRAM_BOTTLENECK_BANKS_80_total_count,             0
DRAM_BOTTLENECK_BANKS_80_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_90_count,             0
DRAM_BOTTLENECK_BANKS_90_pct,         -nan
DRAM_BOTTLENECK_BANKS_90_total_count,             0
DRAM_BOTTLENECK_BANKS_90_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_100_count,             0
DRAM_BOTTLENECK_BANKS_100_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_total_count,             0
DRAM_BOTTLENECK_BANKS_100_total_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_sum_count,             0
DRAM_BOTTLENECK_BANKS_100_sum_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_sum_total_count,             0
DRAM_BOTTLENECK_BANKS_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_mean,         -nan
DRAM_BOTTLENECK_BANKS_100_stddev,         -nan
DRAM_BOTTLENECK_BANKS_100_total_mean,         -nan
DRAM_BOTTLENECK_BANKS_100_total_stddev,         -nan

DRAM_BOTTLENECK_FAW_0_count,             0
DRAM_BOTTLENECK_FAW_0_pct,         -nan
DRAM_BOTTLENECK_FAW_0_total_count,             0
DRAM_BOTTLENECK_FAW_0_total_pct,         -nan

DRAM_BOTTLENECK_FAW_10_count,             0
DRAM_BOTTLENECK_FAW_10_pct,         -nan
DRAM_BOTTLENECK_FAW_10_total_count,             0
DRAM_BOTTLENECK_FAW_10_total_pct,         -nan

DRAM_BOTTLENECK_FAW_20_count,             0
DRAM_BOTTLENECK_FAW_20_pct,         -nan
DRAM_BOTTLENECK_FAW_20_total_count,             0
DRAM_BOTTLENECK_FAW_20_total_pct,         -nan

DRAM_BOTTLENECK_FAW_30_count,             0
DRAM_BOTTLENECK_FAW_30_pct,         -nan
DRAM_BOTTLENECK_FAW_30_total_count,             0
DRAM_BOTTLENECK_FAW_30_total_pct,         -nan

DRAM_BOTTLENECK_FAW_40_count,             0
DRAM_BOTTLENECK_FAW_40_pct,         -nan
DRAM_BOTTLENECK_FAW_40_total_count,             0
DRAM_BOTTLENECK_FAW_40_total_pct,         -nan

DRAM_BOTTLENECK_FAW_50_count,             0
DRAM_BOTTLENECK_FAW_50_pct,         -nan
DRAM_BOTTLENECK_FAW_50_total_count,             0
DRAM_BOTTLENECK_FAW_50_total_pct,         -nan

DRAM_BOTTLENECK_FAW_60_count,             0
DRAM_BOTTLENECK_FAW_60_pct,         -nan
DRAM_BOTTLENECK_FAW_60_total_count,             0
DRAM_BOTTLENECK_FAW_60_total_pct,         -nan

DRAM_BOTTLENECK_FAW_70_count,             0
DRAM_BOTTLENECK_FAW_70_pct,         -nan
DRAM_BOTTLENECK_FAW_70_total_count,             0
DRAM_BOTTLENECK_FAW_70_total_pct,         -nan

DRAM_BOTTLENECK_FAW_80_count,             0
DRAM_BOTTLENECK_FAW_80_pct,         -nan
DRAM_BOTTLENECK_FAW_80_total_count,             0
DRAM_BOTTLENECK_FAW_80_total_pct,         -nan

DRAM_BOTTLENECK_FAW_90_count,             0
DRAM_BOTTLENECK_FAW_90_pct,         -nan
DRAM_BOTTLENECK_FAW_90_total_count,             0
DRAM_BOTTLENECK_FAW_90_total_pct,         -nan

DRAM_BOTTLENECK_FAW_100_count,             0
DRAM_BOTTLENECK_FAW_100_pct,         -nan
DRAM_BOTTLENECK_FAW_100_total_count,             0
DRAM_BOTTLENECK_FAW_100_total_pct,         -nan
DRAM_BOTTLENECK_FAW_100_sum_count,             0
DRAM_BOTTLENECK_FAW_100_sum_pct,         -nan
DRAM_BOTTLENECK_FAW_100_sum_total_count,             0
DRAM_BOTTLENECK_FAW_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_FAW_100_mean,         -nan
DRAM_BOTTLENECK_FAW_100_stddev,         -nan
DRAM_BOTTLENECK_FAW_100_total_mean,         -nan
DRAM_BOTTLENECK_FAW_100_total_stddev,         -nan

DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING_count,             0
DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING_total_count,             0

KNOWN_BAD_ADDRESS_count,             0
KNOWN_BAD_ADDRESS_pct,        0.000
KNOWN_BAD_ADDRESS_total_count,             0
KNOWN_BAD_ADDRESS_total_pct,        0.000

GOOD_ADDRESS_count,      25866353
GOOD_ADDRESS_pct,      100.000
GOOD_ADDRESS_total_count,      51793705
GOOD_ADDRESS_total_pct,      100.000
GOOD_ADDRESS_sum_count,      25866353
GOOD_ADDRESS_sum_pct,      100.000
GOOD_ADDRESS_sum_total_count,      51793705
GOOD_ADDRESS_sum_total_pct,      100.000
GOOD_ADDRESS_mean,         1.00
GOOD_ADDRESS_stddev,         1.00
GOOD_ADDRESS_total_mean,         1.00
GOOD_ADDRESS_total_stddev,         1.00

BBL_LENGTH_1_count,             0
BBL_LENGTH_1_pct,         -nan
BBL_LENGTH_1_total_count,             0
BBL_LENGTH_1_total_pct,         -nan

BBL_LENGTH_2_count,             0
BBL_LENGTH_2_pct,         -nan
BBL_LENGTH_2_total_count,             0
BBL_LENGTH_2_total_pct,         -nan

BBL_LENGTH_3_count,             0
BBL_LENGTH_3_pct,         -nan
BBL_LENGTH_3_total_count,             0
BBL_LENGTH_3_total_pct,         -nan

BBL_LENGTH_4_count,             0
BBL_LENGTH_4_pct,         -nan
BBL_LENGTH_4_total_count,             0
BBL_LENGTH_4_total_pct,         -nan

BBL_LENGTH_5_count,             0
BBL_LENGTH_5_pct,         -nan
BBL_LENGTH_5_total_count,             0
BBL_LENGTH_5_total_pct,         -nan

BBL_LENGTH_6_count,             0
BBL_LENGTH_6_pct,         -nan
BBL_LENGTH_6_total_count,             0
BBL_LENGTH_6_total_pct,         -nan

BBL_LENGTH_7_count,             0
BBL_LENGTH_7_pct,         -nan
BBL_LENGTH_7_total_count,             0
BBL_LENGTH_7_total_pct,         -nan

BBL_LENGTH_8_count,             0
BBL_LENGTH_8_pct,         -nan
BBL_LENGTH_8_total_count,             0
BBL_LENGTH_8_total_pct,         -nan

BBL_LENGTH_9_count,             0
BBL_LENGTH_9_pct,         -nan
BBL_LENGTH_9_total_count,             0
BBL_LENGTH_9_total_pct,         -nan

BBL_LENGTH_10_count,             0
BBL_LENGTH_10_pct,         -nan
BBL_LENGTH_10_total_count,             0
BBL_LENGTH_10_total_pct,         -nan

BBL_LENGTH_11_count,             0
BBL_LENGTH_11_pct,         -nan
BBL_LENGTH_11_total_count,             0
BBL_LENGTH_11_total_pct,         -nan

BBL_LENGTH_12_count,             0
BBL_LENGTH_12_pct,         -nan
BBL_LENGTH_12_total_count,             0
BBL_LENGTH_12_total_pct,         -nan

BBL_LENGTH_13_count,             0
BBL_LENGTH_13_pct,         -nan
BBL_LENGTH_13_total_count,             0
BBL_LENGTH_13_total_pct,         -nan

BBL_LENGTH_14_count,             0
BBL_LENGTH_14_pct,         -nan
BBL_LENGTH_14_total_count,             0
BBL_LENGTH_14_total_pct,         -nan

BBL_LENGTH_15_count,             0
BBL_LENGTH_15_pct,         -nan
BBL_LENGTH_15_total_count,             0
BBL_LENGTH_15_total_pct,         -nan

BBL_LENGTH_16_count,             0
BBL_LENGTH_16_pct,         -nan
BBL_LENGTH_16_total_count,             0
BBL_LENGTH_16_total_pct,         -nan

BBL_LENGTH_17_count,             0
BBL_LENGTH_17_pct,         -nan
BBL_LENGTH_17_total_count,             0
BBL_LENGTH_17_total_pct,         -nan

BBL_LENGTH_18_count,             0
BBL_LENGTH_18_pct,         -nan
BBL_LENGTH_18_total_count,             0
BBL_LENGTH_18_total_pct,         -nan

BBL_LENGTH_19_count,             0
BBL_LENGTH_19_pct,         -nan
BBL_LENGTH_19_total_count,             0
BBL_LENGTH_19_total_pct,         -nan

BBL_LENGTH_20_count,             0
BBL_LENGTH_20_pct,         -nan
BBL_LENGTH_20_total_count,             0
BBL_LENGTH_20_total_pct,         -nan

BBL_LENGTH_21_count,             0
BBL_LENGTH_21_pct,         -nan
BBL_LENGTH_21_total_count,             0
BBL_LENGTH_21_total_pct,         -nan

BBL_LENGTH_22_count,             0
BBL_LENGTH_22_pct,         -nan
BBL_LENGTH_22_total_count,             0
BBL_LENGTH_22_total_pct,         -nan

BBL_LENGTH_23_count,             0
BBL_LENGTH_23_pct,         -nan
BBL_LENGTH_23_total_count,             0
BBL_LENGTH_23_total_pct,         -nan

BBL_LENGTH_24_count,             0
BBL_LENGTH_24_pct,         -nan
BBL_LENGTH_24_total_count,             0
BBL_LENGTH_24_total_pct,         -nan
BBL_LENGTH_24_sum_count,             0
BBL_LENGTH_24_sum_pct,         -nan
BBL_LENGTH_24_sum_total_count,             0
BBL_LENGTH_24_sum_total_pct,         -nan
BBL_LENGTH_24_mean,         -nan
BBL_LENGTH_24_stddev,         -nan
BBL_LENGTH_24_total_mean,         -nan
BBL_LENGTH_24_total_stddev,         -nan

BBL_DONT_END_PRED_NT_LENGTH_1_count,             0
BBL_DONT_END_PRED_NT_LENGTH_1_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_1_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_1_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_2_count,             0
BBL_DONT_END_PRED_NT_LENGTH_2_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_2_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_2_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_3_count,             0
BBL_DONT_END_PRED_NT_LENGTH_3_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_3_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_3_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_4_count,             0
BBL_DONT_END_PRED_NT_LENGTH_4_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_4_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_4_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_5_count,             0
BBL_DONT_END_PRED_NT_LENGTH_5_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_5_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_5_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_6_count,             0
BBL_DONT_END_PRED_NT_LENGTH_6_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_6_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_6_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_7_count,             0
BBL_DONT_END_PRED_NT_LENGTH_7_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_7_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_7_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_8_count,             0
BBL_DONT_END_PRED_NT_LENGTH_8_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_8_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_8_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_9_count,             0
BBL_DONT_END_PRED_NT_LENGTH_9_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_9_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_9_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_10_count,             0
BBL_DONT_END_PRED_NT_LENGTH_10_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_10_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_10_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_11_count,             0
BBL_DONT_END_PRED_NT_LENGTH_11_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_11_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_11_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_12_count,             0
BBL_DONT_END_PRED_NT_LENGTH_12_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_12_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_12_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_13_count,             0
BBL_DONT_END_PRED_NT_LENGTH_13_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_13_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_13_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_14_count,             0
BBL_DONT_END_PRED_NT_LENGTH_14_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_14_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_14_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_15_count,             0
BBL_DONT_END_PRED_NT_LENGTH_15_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_15_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_15_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_16_count,             0
BBL_DONT_END_PRED_NT_LENGTH_16_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_16_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_16_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_17_count,             0
BBL_DONT_END_PRED_NT_LENGTH_17_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_17_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_17_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_18_count,             0
BBL_DONT_END_PRED_NT_LENGTH_18_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_18_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_18_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_19_count,             0
BBL_DONT_END_PRED_NT_LENGTH_19_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_19_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_19_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_20_count,             0
BBL_DONT_END_PRED_NT_LENGTH_20_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_20_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_20_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_21_count,             0
BBL_DONT_END_PRED_NT_LENGTH_21_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_21_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_21_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_22_count,             0
BBL_DONT_END_PRED_NT_LENGTH_22_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_22_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_22_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_23_count,             0
BBL_DONT_END_PRED_NT_LENGTH_23_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_23_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_23_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_24_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_total_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_sum_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_sum_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_sum_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_sum_total_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_mean,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_stddev,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_mean,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_stddev,         -nan

DATA_LD_CYCLES_ONPATH_count,      24759262
DATA_LD_CYCLES_ONPATH_total_count,      50179803

DATA_LD_CYCLES_OFFPATH_count,       1501023
DATA_LD_CYCLES_OFFPATH_total_count,       3045021

DATA_LD_MLC_CYCLES_ONPATH_count,       7968457
DATA_LD_MLC_CYCLES_ONPATH_total_count,      15863982

DATA_LD_MLC_CYCLES_OFFPATH_count,       1474201
DATA_LD_MLC_CYCLES_OFFPATH_total_count,       2989305

DATA_LD_MLC_ACCESSES_ONPATH_count,        496143
DATA_LD_MLC_ACCESSES_ONPATH_total_count,        987772

DATA_LD_MLC_ACCESSES_OFFPATH_count,         91841
DATA_LD_MLC_ACCESSES_OFFPATH_total_count,        186236

DATA_LD_L1_CYCLES_ONPATH_count,       4626811
DATA_LD_L1_CYCLES_ONPATH_total_count,       8746616

DATA_LD_L1_CYCLES_OFFPATH_count,         23076
DATA_LD_L1_CYCLES_OFFPATH_total_count,         41834

DATA_LD_L1_ACCESSES_ONPATH_count,         84052
DATA_LD_L1_ACCESSES_ONPATH_total_count,        158892

DATA_LD_L1_ACCESSES_OFFPATH_count,           418
DATA_LD_L1_ACCESSES_OFFPATH_total_count,           758

DATA_LD_MEM_CYCLES_ONPATH_count,      12163994
DATA_LD_MEM_CYCLES_ONPATH_total_count,      25569205

DATA_LD_MEM_CYCLES_OFFPATH_count,          3746
DATA_LD_MEM_CYCLES_OFFPATH_total_count,         13882

DATA_LD_MEM_ACCESSES_ONPATH_count,         81020
DATA_LD_MEM_ACCESSES_ONPATH_total_count,        165845

DATA_LD_MEM_ACCESSES_OFFPATH_count,            23
DATA_LD_MEM_ACCESSES_OFFPATH_total_count,            71

DATA_LD_PREF_CYCLES_ONPATH_count,             0
DATA_LD_PREF_CYCLES_ONPATH_total_count,             0

DATA_LD_PREF_CYCLES_OFFPATH_count,             0
DATA_LD_PREF_CYCLES_OFFPATH_total_count,             0

DATA_LD_PREF_MLC_CYCLES_ONPATH_count,             0
DATA_LD_PREF_MLC_CYCLES_ONPATH_total_count,             0

DATA_LD_PREF_MLC_CYCLES_OFFPATH_count,             0
DATA_LD_PREF_MLC_CYCLES_OFFPATH_total_count,             0

DATA_LD_PREF_L1_CYCLES_ONPATH_count,             0
DATA_LD_PREF_L1_CYCLES_ONPATH_total_count,             0

DATA_LD_PREF_L1_CYCLES_OFFPATH_count,             0
DATA_LD_PREF_L1_CYCLES_OFFPATH_total_count,             0

DATA_LD_PREF_MEM_CYCLES_ONPATH_count,             0
DATA_LD_PREF_MEM_CYCLES_ONPATH_total_count,             0

DATA_LD_PREF_MEM_CYCLES_OFFPATH_count,             0
DATA_LD_PREF_MEM_CYCLES_OFFPATH_total_count,             0



