Reading timing models for corner nom_ss_125C_4v50…
Reading cell library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/06-yosys-synthesis/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.008990    0.266150    1.333224    1.333224 v _227_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.266150    0.000000    1.333224 v _171_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004329    0.422982    0.353517    1.686741 ^ _171_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _083_ (net)
                      0.422982    0.000000    1.686741 ^ _172_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.255751    0.230821    1.917562 v _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.255751    0.000000    1.917562 v _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.917562   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.200302    0.450302   library hold time
                                              0.450302   data required time
---------------------------------------------------------------------------------------------
                                              0.450302   data required time
                                             -1.917562   data arrival time
---------------------------------------------------------------------------------------------
                                              1.467260   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011425    0.301808    1.360999    1.360999 v _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.301808    0.000000    1.360999 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004177    0.448273    0.331310    1.692309 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _081_ (net)
                      0.448273    0.000000    1.692309 ^ _168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.337976    0.305764    1.998073 v _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.337976    0.000000    1.998073 v _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.998073   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.181819    0.431819   library hold time
                                              0.431819   data required time
---------------------------------------------------------------------------------------------
                                              0.431819   data required time
                                             -1.998073   data arrival time
---------------------------------------------------------------------------------------------
                                              1.566254   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011051    0.296331    1.356733    1.356733 v _224_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.296331    0.000000    1.356733 v _164_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004177    0.420626    0.356170    1.712903 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _079_ (net)
                      0.420626    0.000000    1.712903 ^ _165_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.316744    0.299789    2.012692 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.316744    0.000000    2.012692 v _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.012692   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.186592    0.436592   library hold time
                                              0.436592   data required time
---------------------------------------------------------------------------------------------
                                              0.436592   data required time
                                             -2.012692   data arrival time
---------------------------------------------------------------------------------------------
                                              1.576100   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016821    0.380825    1.422551    1.422551 v _226_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.380825    0.000000    1.422551 v _169_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.479052    0.455816    1.878366 ^ _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.479052    0.000000    1.878366 ^ _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.269756    0.239642    2.118009 v _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.269756    0.000000    2.118009 v _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.118009   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.197154    0.447154   library hold time
                                              0.447154   data required time
---------------------------------------------------------------------------------------------
                                              0.447154   data required time
                                             -2.118009   data arrival time
---------------------------------------------------------------------------------------------
                                              1.670855   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019957    0.715575    1.942491    1.942491 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.715575    0.000000    1.942491 ^ _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.274473    0.206276    2.148767 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.274473    0.000000    2.148767 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.148767   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.196094    0.446093   library hold time
                                              0.446093   data required time
---------------------------------------------------------------------------------------------
                                              0.446093   data required time
                                             -2.148767   data arrival time
---------------------------------------------------------------------------------------------
                                              1.702674   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019339    0.417698    1.451273    1.451273 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.417698    0.000000    1.451273 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.478283    0.466809    1.918082 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.478283    0.000000    1.918082 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.269563    0.239521    2.157603 v _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.269563    0.000000    2.157603 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.157603   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.197197    0.447197   library hold time
                                              0.447197   data required time
---------------------------------------------------------------------------------------------
                                              0.447197   data required time
                                             -2.157603   data arrival time
---------------------------------------------------------------------------------------------
                                              1.710406   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004591    0.311105    1.666842    1.666842 ^ _229_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.311105    0.000000    1.666842 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004657    0.218550    0.203318    1.870159 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _072_ (net)
                      0.218550    0.000000    1.870159 v _157_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014163    0.898334    0.603973    2.474133 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _074_ (net)
                      0.898334    0.000000    2.474133 ^ _209_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003014    0.298256    0.196619    2.670752 v _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.298256    0.000000    2.670752 v _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.670752   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.190748    0.440748   library hold time
                                              0.440748   data required time
---------------------------------------------------------------------------------------------
                                              0.440748   data required time
                                             -2.670752   data arrival time
---------------------------------------------------------------------------------------------
                                              2.230004   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.008454    1.258454   library removal time
                                              1.258454   data required time
---------------------------------------------------------------------------------------------
                                              1.258454   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753644   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.674260    0.551220    5.271304 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.674260    0.000000    5.271304 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.271304   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.694201   19.055801   library setup time
                                             19.055801   data required time
---------------------------------------------------------------------------------------------
                                             19.055801   data required time
                                             -5.271304   data arrival time
---------------------------------------------------------------------------------------------
                                             13.784497   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.674260    0.551220    5.271304 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.674260    0.000000    5.271304 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.271304   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.694201   19.055801   library setup time
                                             19.055801   data required time
---------------------------------------------------------------------------------------------
                                             19.055801   data required time
                                             -5.271304   data arrival time
---------------------------------------------------------------------------------------------
                                             13.784497   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.456881    0.437827    5.157911 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.456881    0.000000    5.157911 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.157911   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.656748   19.093254   library setup time
                                             19.093254   data required time
---------------------------------------------------------------------------------------------
                                             19.093254   data required time
                                             -5.157911   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935343   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.456881    0.437827    5.157911 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.456881    0.000000    5.157911 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.157911   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.656748   19.093254   library setup time
                                             19.093254   data required time
---------------------------------------------------------------------------------------------
                                             19.093254   data required time
                                             -5.157911   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935343   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.456881    0.437827    5.157911 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.456881    0.000000    5.157911 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.157911   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.656748   19.093254   library setup time
                                             19.093254   data required time
---------------------------------------------------------------------------------------------
                                             19.093254   data required time
                                             -5.157911   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935343   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.464293    0.409956    5.130040 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.464293    0.000000    5.130040 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.130040   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.658287   19.091713   library setup time
                                             19.091713   data required time
---------------------------------------------------------------------------------------------
                                             19.091713   data required time
                                             -5.130040   data arrival time
---------------------------------------------------------------------------------------------
                                             13.961674   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    0.609125    0.307248    4.463444 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.609125    0.000000    4.463444 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003014    0.576361    0.504969    4.968412 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.576361    0.000000    4.968412 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.968412   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.680464   19.069538   library setup time
                                             19.069538   data required time
---------------------------------------------------------------------------------------------
                                             19.069538   data required time
                                             -4.968412   data arrival time
---------------------------------------------------------------------------------------------
                                             14.101125   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.193047    5.495900    3.012099    7.012099 ^ rst_n (in)
                                                         rst_n (net)
                      5.495900    0.000000    7.012099 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.012099   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.331222   18.418779   library recovery time
                                             18.418779   data required time
---------------------------------------------------------------------------------------------
                                             18.418779   data required time
                                             -7.012099   data arrival time
---------------------------------------------------------------------------------------------
                                             11.406681   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009823    0.364166    0.156196    4.156196 ^ ena (in)
                                                         ena (net)
                      0.364166    0.000000    4.156196 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026698    0.812809    0.563888    4.720084 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.812809    0.000000    4.720084 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.674260    0.551220    5.271304 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.674260    0.000000    5.271304 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.271304   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.694201   19.055801   library setup time
                                             19.055801   data required time
---------------------------------------------------------------------------------------------
                                             19.055801   data required time
                                             -5.271304   data arrival time
---------------------------------------------------------------------------------------------
                                             13.784497   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_197_/ZN                                3.000000    5.720446   -2.720446 (VIOLATED)
_198_/A2                                3.000000    5.720446   -2.720446 (VIOLATED)
_199_/A2                                3.000000    5.720446   -2.720446 (VIOLATED)
_200_/A2                                3.000000    5.720446   -2.720446 (VIOLATED)
_201_/A2                                3.000000    5.720446   -2.720446 (VIOLATED)
_202_/A2                                3.000000    5.720446   -2.720446 (VIOLATED)
_203_/A2                                3.000000    5.720446   -2.720446 (VIOLATED)
_204_/A2                                3.000000    5.720446   -2.720446 (VIOLATED)
_205_/A2                                3.000000    5.720446   -2.720446 (VIOLATED)
_206_/A2                                3.000000    5.720446   -2.720446 (VIOLATED)
_207_/A2                                3.000000    5.720446   -2.720446 (VIOLATED)
rst_n                                   3.000000    5.495900   -2.495900 (VIOLATED)
_127_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_194_/A1                                3.000000    5.495900   -2.495900 (VIOLATED)
_210_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_211_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_212_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_213_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_214_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_215_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_216_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_217_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_218_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_219_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_220_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_221_/I                                 3.000000    5.495900   -2.495900 (VIOLATED)
_222_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_223_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_224_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_225_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_226_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_227_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_228_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_229_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_230_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_231_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_232_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_233_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_248_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_249_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_250_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_251_/SETN                              3.000000    5.495900   -2.495900 (VIOLATED)
_252_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)
_253_/RN                                3.000000    5.495900   -2.495900 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
rst_n                                    10     32    -22 (VIOLATED)
_253_/Q                                  10     21    -11 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 160 unannotated drivers.
 address_in[0]
 address_in[1]
 address_in[2]
 clk
 data_in[0]
 data_in[1]
 data_in[2]
 data_in[3]
 data_in[4]
 ena
 rst_n
 write_strobe_in
 _116_/ZN
 _117_/ZN
 _118_/ZN
 _119_/ZN
 _120_/ZN
 _121_/ZN
 _122_/ZN
 _123_/ZN
 _124_/ZN
 _125_/ZN
 _126_/ZN
 _127_/ZN
 _128_/ZN
 _129_/ZN
 _130_/ZN
 _131_/ZN
 _132_/ZN
 _133_/ZN
 _134_/ZN
 _135_/ZN
 _136_/ZN
 _137_/ZN
 _138_/ZN
 _139_/ZN
 _140_/ZN
 _141_/ZN
 _142_/ZN
 _143_/ZN
 _144_/ZN
 _145_/ZN
 _146_/Z
 _147_/ZN
 _148_/Z
 _149_/ZN
 _150_/ZN
 _151_/ZN
 _152_/ZN
 _153_/ZN
 _154_/ZN
 _155_/ZN
 _156_/ZN
 _157_/ZN
 _158_/ZN
 _159_/ZN
 _160_/ZN
 _161_/ZN
 _162_/ZN
 _163_/Z
 _164_/ZN
 _165_/ZN
 _166_/Z
 _167_/ZN
 _168_/ZN
 _169_/ZN
 _170_/ZN
 _171_/ZN
 _172_/ZN
 _173_/ZN
 _174_/ZN
 _175_/Z
 _176_/ZN
 _177_/ZN
 _178_/ZN
 _179_/ZN
 _180_/Z
 _181_/ZN
 _182_/ZN
 _183_/Z
 _184_/ZN
 _185_/ZN
 _186_/Z
 _187_/ZN
 _188_/ZN
 _189_/ZN
 _190_/ZN
 _191_/ZN
 _192_/Z
 _193_/ZN
 _194_/ZN
 _195_/ZN
 _196_/Z
 _197_/ZN
 _198_/ZN
 _199_/ZN
 _200_/ZN
 _201_/ZN
 _202_/ZN
 _203_/ZN
 _204_/ZN
 _205_/ZN
 _206_/ZN
 _207_/ZN
 _208_/ZN
 _209_/ZN
 _210_/ZN
 _211_/ZN
 _212_/ZN
 _213_/ZN
 _214_/ZN
 _215_/ZN
 _216_/ZN
 _217_/ZN
 _218_/ZN
 _219_/ZN
 _220_/ZN
 _221_/ZN
 _222_/Q
 _223_/Q
 _224_/Q
 _225_/Q
 _226_/Q
 _227_/Q
 _228_/Q
 _229_/Q
 _230_/Q
 _231_/Q
 _232_/Q
 _233_/Q
 _234_/Q
 _235_/Q
 _236_/Q
 _237_/Q
 _238_/Q
 _239_/Q
 _240_/Q
 _241_/Q
 _242_/Q
 _243_/Q
 _244_/Q
 _245_/Q
 _246_/Q
 _247_/Q
 _248_/Q
 _249_/Q
 _250_/Q
 _251_/Q
 _252_/Q
 _253_/Q
 _254_/ZN
 _255_/ZN
 _256_/ZN
 _257_/ZN
 _258_/ZN
 _259_/ZN
 _260_/ZN
 _261_/ZN
 _262_/ZN
 _263_/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 44
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ss_125C_4v50 44
max fanout violation count 2
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ss_125C_4v50 2
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ss_125C_4v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
Warning: There are 26 unconstrained endpoints.
  signal_bit_out
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.281387e-04 4.968077e-05 3.881247e-08 4.778582e-04  89.4%
Combinational        4.150793e-05 1.509617e-05 6.766201e-08 5.667176e-05  10.6%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                4.696466e-04 6.477694e-05 1.064745e-07 5.345300e-04 100.0%
                            87.9%        12.1%         0.0%
%OL_METRIC_F power__internal__total 0.0004696465621236712
%OL_METRIC_F power__switching__total 6.477694114437327e-5
%OL_METRIC_F power__leakage__total 1.0647445947142842e-7
%OL_METRIC_F power__total 0.0005345299723558128

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ss_125C_4v50 -0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.179877 source latency _222_/CLK ^
-0.179877 target latency _222_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ss_125C_4v50 0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.179877 source latency _222_/CLK ^
-0.179877 target latency _222_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ss_125C_4v50 1.4672596886112985
nom_ss_125C_4v50: 1.4672596886112985
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ss_125C_4v50 11.406681255737771
nom_ss_125C_4v50: 11.406681255737771
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ss_125C_4v50 0
nom_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ss_125C_4v50 1.467260
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ss_125C_4v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.179877         network latency _222_/CLK
        2.813464 network latency _234_/CLK
---------------
0.179877 2.813464 latency
        2.633587 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.006078         network latency _234_/CLK
        2.006078 network latency _234_/CLK
---------------
2.006078 2.006078 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.110600         network latency _222_/CLK
        0.110600 network latency _222_/CLK
---------------
0.110600 0.110600 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 5.21 fmax = 191.80
%OL_END_REPORT
Writing SDF files for all corners…
