Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot add_gen_v0_test_v1_behav xil_defaultlib.add_gen_v0_test_v1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.expo_alu_gen_v0
Compiling module xil_defaultlib.barrel_shifter_gen_v0_default
Compiling module xil_defaultlib.mantissa_alu_gen_vo
Compiling module xil_defaultlib.leading_zero_detector_gen_v0
Compiling module xil_defaultlib.barrel_shifter_gen_v0(n=52,shift...
Compiling module xil_defaultlib.exception_handle
Compiling module xil_defaultlib.double_precision_floating_adder_...
Compiling module xil_defaultlib.add_gen_v0_test_v1
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_gen_v0_test_v1_behav
