#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 23 13:07:03 2022
# Process ID: 7180
# Current directory: D:/FPGA/LEADx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5336 D:\FPGA\LEADx\LEADx.xpr
# Log file: D:/FPGA/LEADx/vivado.log
# Journal file: D:/FPGA/LEADx\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/LEADx/LEADx.xpr
update_compile_order -fileset sources_1
launch_simulation
source Leadx.tcl
add_force {/Leadx/A} -radix bin {0111010011110110 0ns}
add_force {/Leadx/B} -radix bin {0011000110100001 0ns}
add_force {/Leadx/Cin} -radix bin {0 0ns}
run all
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_sim
close_project
create_project Test D:/FPGA/Test -part xc7a200tfbg676-2
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
file mkdir D:/FPGA/Test/Test.srcs/sources_1/new
close [ open D:/FPGA/Test/Test.srcs/sources_1/new/test.v w ]
add_files D:/FPGA/Test/Test.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
