<profile>

<section name = "Vivado HLS Report for 'vip_maskMerge'" level="0">
<item name = "Date">Sat Nov  6 09:15:23 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">VIP</item>
<item name = "Solution">VIP</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k325t-ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 4.936, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2080081, 2777761, 2080082, 2777762, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Loop_loop_height_pro_U0">Loop_loop_height_pro, 2080081, 2777761, 2080081, 2777761, none</column>
<column name="AXIvideo2Mat_U0">AXIvideo2Mat, 2079003, 2079003, 2079003, 2079003, none</column>
<column name="Mat2AXIvideo_U0">Mat2AXIvideo, 2077921, 2077921, 2077921, 2077921, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">0, -, 30, 120, -</column>
<column name="Instance">3, -, 988, 2490, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">890, 840, 407600, 203800, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="AXIvideo2Mat_U0">AXIvideo2Mat, 0, 0, 263, 450, 0</column>
<column name="Loop_loop_height_pro_U0">Loop_loop_height_pro, 3, 0, 568, 1651, 0</column>
<column name="Mat2AXIvideo_U0">Mat2AXIvideo, 0, 0, 121, 349, 0</column>
<column name="vip_maskMerge_AXILiteS_s_axi_U">vip_maskMerge_AXILiteS_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="imagSrc_data_stream_1_U">0, 5, 0, -, 2, 8, 16</column>
<column name="imagSrc_data_stream_2_U">0, 5, 0, -, 2, 8, 16</column>
<column name="imagSrc_data_stream_s_U">0, 5, 0, -, 2, 8, 16</column>
<column name="imag_1_data_stream_0_U">0, 5, 0, -, 2, 8, 16</column>
<column name="imag_1_data_stream_1_U">0, 5, 0, -, 2, 8, 16</column>
<column name="imag_1_data_stream_2_U">0, 5, 0, -, 2, 8, 16</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="AXIvideo2Mat_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Loop_loop_height_pro_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="AXIvideo2Mat_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_loop_height_pro_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_AXIvideo2Mat_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_loop_height_pro_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AXIvideo2Mat_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Loop_loop_height_pro_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_AXIvideo2Mat_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_loop_height_pro_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="AXIvideo2Mat_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Loop_loop_height_pro_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_AXIvideo2Mat_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_loop_height_pro_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_AWADDR">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_ARADDR">in, 4, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, return void</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, vip_maskMerge, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, vip_maskMerge, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, vip_maskMerge, return value</column>
<column name="src_axi0_TDATA">in, 24, axis, src_axi0_V_data_V, pointer</column>
<column name="src_axi0_TKEEP">in, 3, axis, src_axi0_V_keep_V, pointer</column>
<column name="src_axi0_TSTRB">in, 3, axis, src_axi0_V_strb_V, pointer</column>
<column name="src_axi0_TUSER">in, 1, axis, src_axi0_V_user_V, pointer</column>
<column name="src_axi0_TLAST">in, 1, axis, src_axi0_V_last_V, pointer</column>
<column name="src_axi0_TID">in, 1, axis, src_axi0_V_id_V, pointer</column>
<column name="src_axi0_TDEST">in, 1, axis, src_axi0_V_dest_V, pointer</column>
<column name="src_axi0_TVALID">in, 1, axis, src_axi0_V_dest_V, pointer</column>
<column name="src_axi0_TREADY">out, 1, axis, src_axi0_V_dest_V, pointer</column>
<column name="src_axi1_TDATA">in, 24, axis, src_axi1_V_data_V, pointer</column>
<column name="src_axi1_TKEEP">in, 3, axis, src_axi1_V_keep_V, pointer</column>
<column name="src_axi1_TSTRB">in, 3, axis, src_axi1_V_strb_V, pointer</column>
<column name="src_axi1_TUSER">in, 1, axis, src_axi1_V_user_V, pointer</column>
<column name="src_axi1_TLAST">in, 1, axis, src_axi1_V_last_V, pointer</column>
<column name="src_axi1_TID">in, 1, axis, src_axi1_V_id_V, pointer</column>
<column name="src_axi1_TDEST">in, 1, axis, src_axi1_V_dest_V, pointer</column>
<column name="src_axi1_TVALID">in, 1, axis, src_axi1_V_dest_V, pointer</column>
<column name="src_axi1_TREADY">out, 1, axis, src_axi1_V_dest_V, pointer</column>
<column name="mask2_Addr_A">out, 32, bram, mask2, array</column>
<column name="mask2_EN_A">out, 1, bram, mask2, array</column>
<column name="mask2_Din_A">out, 32, bram, mask2, array</column>
<column name="mask2_Dout_A">in, 32, bram, mask2, array</column>
<column name="mask2_WEN_A">out, 4, bram, mask2, array</column>
<column name="mask2_Clk_A">out, 1, bram, mask2, array</column>
<column name="mask2_Rst_A">out, 1, bram, mask2, array</column>
<column name="dst_axi_TDATA">out, 24, axis, dst_axi_V_data_V, pointer</column>
<column name="dst_axi_TKEEP">out, 3, axis, dst_axi_V_keep_V, pointer</column>
<column name="dst_axi_TSTRB">out, 3, axis, dst_axi_V_strb_V, pointer</column>
<column name="dst_axi_TUSER">out, 1, axis, dst_axi_V_user_V, pointer</column>
<column name="dst_axi_TLAST">out, 1, axis, dst_axi_V_last_V, pointer</column>
<column name="dst_axi_TID">out, 1, axis, dst_axi_V_id_V, pointer</column>
<column name="dst_axi_TDEST">out, 1, axis, dst_axi_V_dest_V, pointer</column>
<column name="dst_axi_TVALID">out, 1, axis, dst_axi_V_dest_V, pointer</column>
<column name="dst_axi_TREADY">in, 1, axis, dst_axi_V_dest_V, pointer</column>
</table>
</item>
</section>
</profile>
