Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 00:24:35 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : mkDelayWorker32B
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 1.564ns (78.261%)  route 0.434ns (21.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.434     1.461    dpram2/wciS0_Clk_IBUF_BUFG
                                                                      r  dpram2/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.564     3.025 r  dpram2/mem_reg_0/DOBDO[0]
                         net (fo=2, unplaced)         0.434     3.460    ars3/fifo_1/ram1/I2[0]
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.413     3.296    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[0])
                                                     -0.168     3.236    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 1.564ns (78.261%)  route 0.434ns (21.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.434     1.461    dpram2/wciS0_Clk_IBUF_BUFG
                                                                      r  dpram2/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      1.564     3.025 r  dpram2/mem_reg_0/DOBDO[10]
                         net (fo=2, unplaced)         0.434     3.460    ars3/fifo_1/ram1/I2[10]
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.413     3.296    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[10])
                                                     -0.168     3.236    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 1.564ns (78.261%)  route 0.434ns (21.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.434     1.461    dpram2/wciS0_Clk_IBUF_BUFG
                                                                      r  dpram2/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.564     3.025 r  dpram2/mem_reg_0/DOBDO[11]
                         net (fo=2, unplaced)         0.434     3.460    ars3/fifo_1/ram1/I2[11]
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.413     3.296    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[11])
                                                     -0.168     3.236    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 1.564ns (78.261%)  route 0.434ns (21.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.434     1.461    dpram2/wciS0_Clk_IBUF_BUFG
                                                                      r  dpram2/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      1.564     3.025 r  dpram2/mem_reg_0/DOBDO[12]
                         net (fo=2, unplaced)         0.434     3.460    ars3/fifo_1/ram1/I2[12]
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.413     3.296    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[12])
                                                     -0.168     3.236    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 1.564ns (78.261%)  route 0.434ns (21.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.434     1.461    dpram2/wciS0_Clk_IBUF_BUFG
                                                                      r  dpram2/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      1.564     3.025 r  dpram2/mem_reg_0/DOBDO[13]
                         net (fo=2, unplaced)         0.434     3.460    ars3/fifo_1/ram1/I2[13]
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.413     3.296    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[13])
                                                     -0.168     3.236    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 1.564ns (78.261%)  route 0.434ns (21.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.434     1.461    dpram2/wciS0_Clk_IBUF_BUFG
                                                                      r  dpram2/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      1.564     3.025 r  dpram2/mem_reg_0/DOBDO[14]
                         net (fo=2, unplaced)         0.434     3.460    ars3/fifo_1/ram1/I2[14]
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.413     3.296    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[14])
                                                     -0.168     3.236    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 1.564ns (78.261%)  route 0.434ns (21.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.434     1.461    dpram2/wciS0_Clk_IBUF_BUFG
                                                                      r  dpram2/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      1.564     3.025 r  dpram2/mem_reg_0/DOBDO[15]
                         net (fo=2, unplaced)         0.434     3.460    ars3/fifo_1/ram1/I2[15]
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.413     3.296    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[15])
                                                     -0.168     3.236    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 1.564ns (78.261%)  route 0.434ns (21.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.434     1.461    dpram2/wciS0_Clk_IBUF_BUFG
                                                                      r  dpram2/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      1.564     3.025 r  dpram2/mem_reg_0/DOBDO[16]
                         net (fo=2, unplaced)         0.434     3.460    ars3/fifo_1/ram1/I2[16]
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.413     3.296    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[16])
                                                     -0.168     3.236    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 1.564ns (78.261%)  route 0.434ns (21.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.434     1.461    dpram2/wciS0_Clk_IBUF_BUFG
                                                                      r  dpram2/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      1.564     3.025 r  dpram2/mem_reg_0/DOBDO[17]
                         net (fo=2, unplaced)         0.434     3.460    ars3/fifo_1/ram1/I2[17]
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.413     3.296    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[17])
                                                     -0.168     3.236    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.224    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 dpram2/mem_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            ars3/fifo_1/ram1/mem_reg_0/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (wciS0_Clk rise@2.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 1.564ns (78.261%)  route 0.434ns (21.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.296 - 2.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.434     1.461    dpram2/wciS0_Clk_IBUF_BUFG
                                                                      r  dpram2/mem_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.564     3.025 r  dpram2/mem_reg_0/DOBDO[18]
                         net (fo=2, unplaced)         0.434     3.460    ars3/fifo_1/ram1/I2[18]
                         RAMB36E1                                     r  ars3/fifo_1/ram1/mem_reg_0/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  wciS0_Clk
                         net (fo=0)                   0.000     2.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     2.399 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     2.812    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     2.884 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=1324, unplaced)      0.413     3.296    ars3/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
                                                                      r  ars3/fifo_1/ram1/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.143     3.439    
                         clock uncertainty           -0.035     3.404    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[18])
                                                     -0.168     3.236    ars3/fifo_1/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.224    




