\hypertarget{_profile_8h}{}\doxysection{inc/\+Profile.h File Reference}
\label{_profile_8h}\index{inc/Profile.h@{inc/Profile.h}}


Profiling.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries PROFILE0}~($\ast$((volatile uint8\+\_\+t $\ast$)(0x42000000+32$\ast$0x4\+C23+4$\ast$5)))  /$\ast$ Port 4.\+5 Output $\ast$/
\item 
\#define {\bfseries PROFILE0\+\_\+\+BIT}~0x01
\item 
\#define {\bfseries PROFILE1}~($\ast$((volatile uint8\+\_\+t $\ast$)(0x42000000+32$\ast$0x4\+C23+4$\ast$7)))  /$\ast$ Port 4.\+7 Output $\ast$/
\item 
\#define {\bfseries PROFILE1\+\_\+\+BIT}~0x01
\item 
\#define {\bfseries PROFILE2}~($\ast$((volatile uint8\+\_\+t $\ast$)(0x42000000+32$\ast$0x4\+C42+4$\ast$4)))  /$\ast$ Port 5.\+4 Output $\ast$/
\item 
\#define {\bfseries PROFILE2\+\_\+\+BIT}~0x01
\item 
\#define {\bfseries PROFILE3}~($\ast$((volatile uint8\+\_\+t $\ast$)(0x42000000+32$\ast$0x4\+C42+4$\ast$5)))  /$\ast$ Port 5.\+5 Output $\ast$/
\item 
\#define {\bfseries PROFILE3\+\_\+\+BIT}~0x01
\item 
\#define {\bfseries PROFILE4}~($\ast$((volatile uint8\+\_\+t $\ast$)(0x42000000+32$\ast$0x4\+C22+4$\ast$0)))  /$\ast$ Port 3.\+0 Output $\ast$/
\item 
\#define {\bfseries PROFILE4\+\_\+\+BIT}~0x01
\item 
\#define {\bfseries PROFILE5}~($\ast$((volatile uint8\+\_\+t $\ast$)(0x42000000+32$\ast$0x4\+C43+4$\ast$6)))  /$\ast$ Port 6.\+6 Output $\ast$/
\item 
\#define {\bfseries PROFILE5\+\_\+\+BIT}~0x01
\item 
\#define {\bfseries PROFILE6}~($\ast$((volatile uint8\+\_\+t $\ast$)(0x42000000+32$\ast$0x4\+C03+4$\ast$3)))  /$\ast$ Port 2.\+3 Output $\ast$/
\item 
\#define {\bfseries PROFILE6\+\_\+\+BIT}~0x01
\item 
\#define {\bfseries Profile\+\_\+\+Set0}()~(PROFILE0 = PROFILE0\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Clear0}()~(PROFILE0 = 0x00)
\item 
\#define {\bfseries Profile\+\_\+\+Toggle0}()~(PROFILE0 $^\wedge$= PROFILE0\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Set1}()~(PROFILE1 = PROFILE1\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Clear1}()~(PROFILE1 = 0x00)
\item 
\#define {\bfseries Profile\+\_\+\+Toggle1}()~(PROFILE1 $^\wedge$= PROFILE1\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Set2}()~(PROFILE2 = PROFILE2\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Clear2}()~(PROFILE2 = 0x00)
\item 
\#define {\bfseries Profile\+\_\+\+Toggle2}()~(PROFILE2 $^\wedge$= PROFILE2\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Set3}()~(PROFILE3 = PROFILE3\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Clear3}()~(PROFILE3 = 0x00)
\item 
\#define {\bfseries Profile\+\_\+\+Toggle3}()~(PROFILE3 $^\wedge$= PROFILE3\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Set4}()~(PROFILE4 = PROFILE4\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Clear4}()~(PROFILE4 = 0x00)
\item 
\#define {\bfseries Profile\+\_\+\+Toggle4}()~(PROFILE4 $^\wedge$= PROFILE4\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Set5}()~(PROFILE5 = PROFILE5\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Clear5}()~(PROFILE5 = 0x00)
\item 
\#define {\bfseries Profile\+\_\+\+Toggle5}()~(PROFILE5 $^\wedge$= PROFILE5\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Set6}()~(PROFILE6 = PROFILE6\+\_\+\+BIT)
\item 
\#define {\bfseries Profile\+\_\+\+Clear6}()~(PROFILE6 = 0x00)
\item 
\#define {\bfseries Profile\+\_\+\+Toggle6}()~(PROFILE6 $^\wedge$= PROFILE6\+\_\+\+BIT)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___math_ga488202ff7b48ae2cef60717e78540d22}{Profile\+\_\+\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Stop the logic analyzer or scope. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___math_ga29c955d6df8bff9bdea2ea6be449213a}{Profile\+\_\+\+Get}} (void)
\begin{DoxyCompactList}\small\item\em status of all Profile pins \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Profiling. 

Implement the profiling interface on the MSP432. This header file is very hardware-\/specific because it defines the Profile pin set, clear, and toggle functions as macros. Macros have the advantage of potentially being faster. \begin{DoxyVersion}{Version}
any 
\end{DoxyVersion}
\begin{DoxyAuthor}{Author}
Daniel Valvano and Jonathan Valvano 
\end{DoxyAuthor}
\begin{DoxyCopyright}{Copyright}
Copyright 2020 by Jonathan W. Valvano, \href{mailto:valvano@mail.utexas.edu}{\texttt{ valvano@mail.\+utexas.\+edu}}, 
\end{DoxyCopyright}
\begin{DoxyWarning}{Warning}
AS-\/\+IS 
\end{DoxyWarning}
\begin{DoxyNote}{Note}
For more information see \href{http://users.ece.utexas.edu/~valvano/}{\texttt{ http\+://users.\+ece.\+utexas.\+edu/$\sim$valvano/}} 
\end{DoxyNote}
\begin{DoxyDate}{Date}
June 12, 2016 
\end{DoxyDate}
