# Generated by Yosys 0.32+51 (git sha1 6405bbab1, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model top
.inputs CLK PIN_24
.outputs PIN_6 PIN_7 PIN_8 PIN_9 PIN_10 PIN_11 PIN_12 PIN_13
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=cpu0.clk D=cpu0.out[4] Q=PIN_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:25.1-27.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=cpu0.clk D=cpu0.out[5] Q=PIN_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:25.1-27.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=cpu0.clk D=cpu0.out[6] Q=PIN_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:25.1-27.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=cpu0.clk D=cpu0.out[7] Q=PIN_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:25.1-27.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=cpu0.clk D=cpu0.out[0] Q=PIN_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:25.1-27.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=cpu0.clk D=cpu0.out[1] Q=PIN_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:25.1-27.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=cpu0.clk D=cpu0.out[2] Q=PIN_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:25.1-27.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=cpu0.clk D=cpu0.out[3] Q=PIN_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:25.1-27.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_CARRY CI=clk[0] CO=clk_SB_CARRY_CI_CO[2] I0=$false I1=clk[1]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[9] CO=clk_SB_CARRY_CI_CO[10] I0=$false I1=clk[9]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[8] CO=clk_SB_CARRY_CI_CO[9] I0=$false I1=clk[8]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[12] CO=clk_SB_CARRY_CI_CO[13] I0=$false I1=clk[12]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[11] CO=clk_SB_CARRY_CI_CO[12] I0=$false I1=clk[11]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[10] CO=clk_SB_CARRY_CI_CO[11] I0=$false I1=clk[10]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[7] CO=clk_SB_CARRY_CI_CO[8] I0=$false I1=clk[7]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[6] CO=clk_SB_CARRY_CI_CO[7] I0=$false I1=clk[6]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[5] CO=clk_SB_CARRY_CI_CO[6] I0=$false I1=clk[5]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[4] CO=clk_SB_CARRY_CI_CO[5] I0=$false I1=clk[4]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[3] CO=clk_SB_CARRY_CI_CO[4] I0=$false I1=clk[3]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[2] CO=clk_SB_CARRY_CI_CO[3] I0=$false I1=clk[2]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[14] CO=clk_SB_CARRY_CI_CO[15] I0=$false I1=clk[14]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=clk_SB_CARRY_CI_CO[13] CO=clk_SB_CARRY_CI_CO[14] I0=$false I1=clk[13]
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[14] Q=clk[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[13] Q=clk[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[4] Q=clk[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[3] Q=clk[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[2] Q=clk[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[1] Q=clk[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[0] Q=clk[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[12] Q=clk[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[11] Q=clk[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[10] Q=clk[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[9] Q=clk[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[8] Q=clk[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[7] Q=clk[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[6] Q=clk[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[5] Q=clk[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.clk I3=clk_SB_CARRY_CI_CO[15] O=clk_SB_DFF_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[9] I3=clk_SB_CARRY_CI_CO[9] O=clk_SB_DFF_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[8] I3=clk_SB_CARRY_CI_CO[8] O=clk_SB_DFF_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[13] I3=clk_SB_CARRY_CI_CO[13] O=clk_SB_DFF_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[12] I3=clk_SB_CARRY_CI_CO[12] O=clk_SB_DFF_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[11] I3=clk_SB_CARRY_CI_CO[11] O=clk_SB_DFF_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[10] I3=clk_SB_CARRY_CI_CO[10] O=clk_SB_DFF_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[7] I3=clk_SB_CARRY_CI_CO[7] O=clk_SB_DFF_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[6] I3=clk_SB_CARRY_CI_CO[6] O=clk_SB_DFF_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[5] I3=clk_SB_CARRY_CI_CO[5] O=clk_SB_DFF_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[4] I3=clk_SB_CARRY_CI_CO[4] O=clk_SB_DFF_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[3] I3=clk_SB_CARRY_CI_CO[3] O=clk_SB_DFF_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[2] I3=clk_SB_CARRY_CI_CO[2] O=clk_SB_DFF_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[1] I3=clk[0] O=clk_SB_DFF_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=clk[14] I3=clk_SB_CARRY_CI_CO[14] O=clk_SB_DFF_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:18.9-18.16|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=clk[0] O=clk_SB_DFF_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[7] E=cpu0.ctrl_ai Q=cpu0.a_reg[7] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:314.1-319.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[6] E=cpu0.ctrl_ai Q=cpu0.a_reg[6] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:314.1-319.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[5] E=cpu0.ctrl_ai Q=cpu0.a_reg[5] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:314.1-319.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[4] E=cpu0.ctrl_ai Q=cpu0.a_reg[4] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:314.1-319.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[3] E=cpu0.ctrl_ai Q=cpu0.a_reg[3] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:314.1-319.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[2] E=cpu0.ctrl_ai Q=cpu0.a_reg[2] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:314.1-319.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[1] E=cpu0.ctrl_ai Q=cpu0.a_reg[1] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:314.1-319.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[0] E=cpu0.ctrl_ai Q=cpu0.a_reg[0] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:314.1-319.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=cpu0.b_reg_out[7] I2=cpu0.a_reg[7] I3=cpu0.alu_SB_LUT4_O_I3[7] O=cpu0.alu[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu0.b_reg_out[6] I2=cpu0.a_reg[6] I3=cpu0.alu_SB_LUT4_O_I3[6] O=cpu0.alu[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu0.b_reg_out[5] I2=cpu0.a_reg[5] I3=cpu0.alu_SB_LUT4_O_I3[5] O=cpu0.alu[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu0.b_reg_out[4] I2=cpu0.a_reg[4] I3=cpu0.alu_SB_LUT4_O_I3[4] O=cpu0.alu[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu0.b_reg_out[3] I2=cpu0.a_reg[3] I3=cpu0.alu_SB_LUT4_O_I3[3] O=cpu0.alu[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu0.b_reg_out[2] I2=cpu0.a_reg[2] I3=cpu0.alu_SB_LUT4_O_I3[2] O=cpu0.alu[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu0.b_reg_out[1] I2=cpu0.a_reg[1] I3=cpu0.alu_SB_LUT4_O_I3[1] O=cpu0.alu[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cpu0.b_reg[0] I2=cpu0.a_reg[0] I3=$false O=cpu0.alu[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=cpu0.alu_SB_LUT4_O_I3[1] I0=cpu0.b_reg[0] I1=cpu0.a_reg[0]
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[7] E=cpu0.ctrl_bi Q=cpu0.b_reg[7] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:321.1-326.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[6] E=cpu0.ctrl_bi Q=cpu0.b_reg[6] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:321.1-326.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[5] E=cpu0.ctrl_bi Q=cpu0.b_reg[5] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:321.1-326.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[4] E=cpu0.ctrl_bi Q=cpu0.b_reg[4] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:321.1-326.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[3] E=cpu0.ctrl_bi Q=cpu0.b_reg[3] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:321.1-326.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[2] E=cpu0.ctrl_bi Q=cpu0.b_reg[2] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:321.1-326.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[1] E=cpu0.ctrl_bi Q=cpu0.b_reg[1] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:321.1-326.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[0] E=cpu0.ctrl_bi Q=cpu0.b_reg[0] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:321.1-326.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cpu0.b_reg[6] O=cpu0.b_reg_SB_LUT4_I3_O[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cpu0.b_reg[5] O=cpu0.b_reg_SB_LUT4_I3_O[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cpu0.b_reg[4] O=cpu0.b_reg_SB_LUT4_I3_O[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cpu0.b_reg[3] O=cpu0.b_reg_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cpu0.b_reg[2] O=cpu0.b_reg_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cpu0.b_reg[1] O=cpu0.b_reg_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cpu0.b_reg[0] O=cpu0.b_reg_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_CARRY CI=cpu0.alu_SB_LUT4_O_I3[6] CO=cpu0.alu_SB_LUT4_O_I3[7] I0=cpu0.b_reg_out[6] I1=cpu0.a_reg[6]
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cpu0.alu_SB_LUT4_O_I3[5] CO=cpu0.alu_SB_LUT4_O_I3[6] I0=cpu0.b_reg_out[5] I1=cpu0.a_reg[5]
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cpu0.alu_SB_LUT4_O_I3[4] CO=cpu0.alu_SB_LUT4_O_I3[5] I0=cpu0.b_reg_out[4] I1=cpu0.a_reg[4]
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cpu0.alu_SB_LUT4_O_I3[3] CO=cpu0.alu_SB_LUT4_O_I3[4] I0=cpu0.b_reg_out[3] I1=cpu0.a_reg[3]
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cpu0.alu_SB_LUT4_O_I3[2] CO=cpu0.alu_SB_LUT4_O_I3[3] I0=cpu0.b_reg_out[2] I1=cpu0.a_reg[2]
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cpu0.alu_SB_LUT4_O_I3[1] CO=cpu0.alu_SB_LUT4_O_I3[2] I0=cpu0.b_reg_out[1] I1=cpu0.a_reg[1]
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=cpu0.b_reg[7] I1=cpu0.ctrl_su I2=$false I3=cpu0.b_reg_out_SB_LUT4_O_I3[7] O=cpu0.b_reg_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101001100110
.gate SB_LUT4 I0=$false I1=cpu0.b_reg[6] I2=cpu0.b_reg_out_SB_LUT4_O_6_I1[6] I3=cpu0.ctrl_su O=cpu0.b_reg_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=cpu0.b_reg[5] I2=cpu0.b_reg_out_SB_LUT4_O_6_I1[5] I3=cpu0.ctrl_su O=cpu0.b_reg_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=cpu0.b_reg[4] I2=cpu0.b_reg_out_SB_LUT4_O_6_I1[4] I3=cpu0.ctrl_su O=cpu0.b_reg_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=cpu0.b_reg[3] I2=cpu0.b_reg_out_SB_LUT4_O_6_I1[3] I3=cpu0.ctrl_su O=cpu0.b_reg_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=cpu0.b_reg[2] I2=cpu0.b_reg_out_SB_LUT4_O_6_I1[2] I3=cpu0.ctrl_su O=cpu0.b_reg_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=cpu0.b_reg_out_SB_LUT4_O_6_I1[1] I2=cpu0.b_reg[1] I3=cpu0.ctrl_su O=cpu0.b_reg_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.b_reg_SB_LUT4_I3_O[6] I3=cpu0.b_reg_out_SB_LUT4_O_I3[6] O=cpu0.b_reg_out_SB_LUT4_O_6_I1[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.b_reg_SB_LUT4_I3_O[5] I3=cpu0.b_reg_out_SB_LUT4_O_I3[5] O=cpu0.b_reg_out_SB_LUT4_O_6_I1[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.b_reg_SB_LUT4_I3_O[4] I3=cpu0.b_reg_out_SB_LUT4_O_I3[4] O=cpu0.b_reg_out_SB_LUT4_O_6_I1[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.b_reg_SB_LUT4_I3_O[3] I3=cpu0.b_reg_out_SB_LUT4_O_I3[3] O=cpu0.b_reg_out_SB_LUT4_O_6_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.b_reg_SB_LUT4_I3_O[2] I3=cpu0.b_reg_out_SB_LUT4_O_I3[2] O=cpu0.b_reg_out_SB_LUT4_O_6_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.b_reg_SB_LUT4_I3_O[1] I3=cpu0.b_reg_SB_LUT4_I3_O[0] O=cpu0.b_reg_out_SB_LUT4_O_6_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu0.b_reg_out_SB_LUT4_O_I3[6] CO=cpu0.b_reg_out_SB_LUT4_O_I3[7] I0=$false I1=cpu0.b_reg_SB_LUT4_I3_O[6]
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cpu0.b_reg_out_SB_LUT4_O_I3[5] CO=cpu0.b_reg_out_SB_LUT4_O_I3[6] I0=$false I1=cpu0.b_reg_SB_LUT4_I3_O[5]
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cpu0.b_reg_out_SB_LUT4_O_I3[4] CO=cpu0.b_reg_out_SB_LUT4_O_I3[5] I0=$false I1=cpu0.b_reg_SB_LUT4_I3_O[4]
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cpu0.b_reg_out_SB_LUT4_O_I3[3] CO=cpu0.b_reg_out_SB_LUT4_O_I3[4] I0=$false I1=cpu0.b_reg_SB_LUT4_I3_O[3]
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cpu0.b_reg_out_SB_LUT4_O_I3[2] CO=cpu0.b_reg_out_SB_LUT4_O_I3[3] I0=$false I1=cpu0.b_reg_SB_LUT4_I3_O[2]
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cpu0.b_reg_SB_LUT4_I3_O[0] CO=cpu0.b_reg_out_SB_LUT4_O_I3[2] I0=$false I1=cpu0.b_reg_SB_LUT4_I3_O[1]
.attr src "top.v:20.5-23.12|cpu.v:332.30-332.40|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.bus_SB_LUT4_O_I2[0] I3=cpu0.bus_SB_LUT4_O_I2[1] O=cpu0.bus[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.bus_SB_LUT4_O_1_I2[1] I3=cpu0.bus_SB_LUT4_O_1_I2[0] O=cpu0.bus[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.bus_SB_LUT4_O_1_I2[1] I3=cpu0.bus_SB_LUT4_O_1_I2[0] O=cpu0.bus_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ctrl_co I3=cpu0.pc[2] O=cpu0.bus_SB_LUT4_O_1_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=cpu0.ctrl_io_SB_LUT4_I3_1_O[0] I1=cpu0.ctrl_io_SB_LUT4_I3_1_O[1] I2=cpu0.ctrl_co I3=cpu0.ctrl_ro O=cpu0.bus_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.bus_SB_LUT4_O_2_I2[0] I3=cpu0.bus_SB_LUT4_O_2_I2[1] O=cpu0.bus[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ctrl_co I3=cpu0.pc[1] O=cpu0.bus_SB_LUT4_O_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=cpu0.ctrl_io_SB_LUT4_I3_2_O[0] I1=cpu0.ctrl_io_SB_LUT4_I3_2_O[1] I2=cpu0.ctrl_co I3=cpu0.ctrl_ro O=cpu0.bus_SB_LUT4_O_2_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=cpu0.pc[0] I2=cpu0.bus_SB_LUT4_O_3_I2[1] I3=cpu0.ctrl_co O=cpu0.bus[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=$false I1=cpu0.pc[0] I2=cpu0.bus_SB_LUT4_O_3_I2[1] I3=cpu0.ctrl_co O=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O E=cpu0.mem[4]_SB_DFFE_Q_E Q=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O E=cpu0.mem[15]_SB_DFFE_Q_E Q=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_1_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mem[12][0] I1=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_1_Q[1] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111111110101
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O E=cpu0.mem[1]_SB_DFFE_Q_E Q=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_2_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mem[6][0] I1=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_Q[1] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_Q_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=cpu0.mem[5][0] I1=cpu0.mem[7][0] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_Q_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=cpu0.mem[0][0] I1=cpu0.mem[3][0] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_Q_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0] I1=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1] I2=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2] I3=cpu0.ctrl_ro O=cpu0.bus_SB_LUT4_O_3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=cpu0.mem[2]_SB_LUT4_I0_3_O[0] I1=cpu0.mar[3] I2=cpu0.mem[2]_SB_LUT4_I0_3_O[2] I3=cpu0.mem[2]_SB_LUT4_I0_3_O[3] O=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111100100000
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=cpu0.mem[13][0] I1=cpu0.mem[14][0] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_4_I0[0] I1=cpu0.ctrl_io_SB_LUT4_I3_4_O[1] I2=cpu0.bus_SB_LUT4_O_4_I0[2] I3=cpu0.ctrl_co O=cpu0.bus[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O[0] I1=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O[1] I2=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O[2] I3=cpu0.ctrl_ro O=cpu0.bus_SB_LUT4_O_4_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=cpu0.alu[4] I1=cpu0.ctrl_fi I2=cpu0.a_reg[4] I3=cpu0.ctrl_ao O=cpu0.bus_SB_LUT4_O_4_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=cpu0.ctrl_io_SB_LUT4_I3_4_O[0] I1=cpu0.ctrl_io_SB_LUT4_I3_4_O[1] I2=cpu0.ctrl_io_SB_LUT4_I3_4_O[2] I3=cpu0.ctrl_co O=cpu0.bus[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_6_I0[0] I1=cpu0.ctrl_io_SB_LUT4_I3_4_O[1] I2=cpu0.bus_SB_LUT4_O_6_I0[2] I3=cpu0.ctrl_co O=cpu0.bus[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=cpu0.alu[6] I1=cpu0.ctrl_fi I2=cpu0.a_reg[6] I3=cpu0.ctrl_ao O=cpu0.bus_SB_LUT4_O_6_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_7_I0[0] I1=cpu0.ctrl_io_SB_LUT4_I3_4_O[1] I2=cpu0.bus_SB_LUT4_O_7_I0[2] I3=cpu0.ctrl_co O=cpu0.bus[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_7_I0[0] I1=cpu0.ctrl_io_SB_LUT4_I3_4_O[1] I2=cpu0.bus_SB_LUT4_O_7_I0[2] I3=cpu0.ctrl_co O=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100001011
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_I0_O E=cpu0.mem[2]_SB_DFFE_Q_E Q=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_I0_O E=cpu0.mem[0]_SB_DFFE_Q_E Q=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0] I1=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1] I2=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2] I3=cpu0.ctrl_ro O=cpu0.bus_SB_LUT4_O_7_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=cpu0.alu[5] I1=cpu0.ctrl_fi I2=cpu0.a_reg[5] I3=cpu0.ctrl_ao O=cpu0.bus_SB_LUT4_O_7_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[0] O=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110011110101
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=cpu0.mar[3] I3=cpu0.mar[2] O=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=cpu0.mem[6][5] I1=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010111111100
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_I0_O E=cpu0.mem[4]_SB_DFFE_Q_E Q=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_I0_O E=cpu0.mem[5]_SB_DFFE_Q_E Q=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_I0_O E=cpu0.mem[7]_SB_DFFE_Q_E Q=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=cpu0.mem[13][5] I1=cpu0.mem[15][5] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=cpu0.mem[12][5] I1=cpu0.mem[14][5] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=cpu0.mem[9][5] I1=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I2=cpu0.mar[1] I3=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3] O=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010111111100
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=cpu0.mar[3] I3=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] O=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=cpu0.mem[8][5] I1=cpu0.mem[10][5] I2=cpu0.mar[3] I3=cpu0.mar[1] O=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_I0_O E=cpu0.mem[1]_SB_DFFE_Q_E Q=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I1=cpu0.mem[11][5] I2=cpu0.mar[1] I3=cpu0.mar[3] O=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111101010000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_I0_O E=cpu0.mem[3]_SB_DFFE_Q_E Q=cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ctrl_co I3=cpu0.pc[3] O=cpu0.bus_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=cpu0.ctrl_io_SB_LUT4_I3_O[0] I1=cpu0.ctrl_io_SB_LUT4_I3_O[1] I2=cpu0.ctrl_co I3=cpu0.ctrl_ro O=cpu0.bus_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000101
.gate SB_DFF C=CLK D=clk_SB_DFF_Q_D[15] Q=cpu0.clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:17.1-18.17|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFNSS C=cpu0.clk D=cpu0.ctrl_fi_SB_DFFN_Q_D[0] Q=cpu0.ctrl_ai S=cpu0.ctrl_ai_SB_DFFNSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:113.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:18.59-18.105"
.gate SB_LUT4 I0=cpu0.ir[5] I1=cpu0.ir[4] I2=cpu0.flags_SB_LUT4_I0_I3[3] I3=cpu0.ctrl_ce_SB_DFFN_Q_D[0] O=cpu0.ctrl_ai_SB_DFFNSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101000000
.gate SB_DFFNSS C=cpu0.clk D=cpu0.ctrl_oi_SB_DFFN_Q_D Q=cpu0.ctrl_ao S=cpu0.ctrl_ri_SB_DFFN_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:128.1-135.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:18.59-18.105"
.gate SB_DFFN C=cpu0.clk D=cpu0.ctrl_bi_SB_DFFN_Q_D Q=cpu0.ctrl_bi
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:159.1-166.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ctrl_ri_SB_DFFN_Q_D_SB_LUT4_O_I3[0] I3=cpu0.ctrl_fi_SB_DFFN_Q_D_SB_LUT4_O_I3[3] O=cpu0.ctrl_bi_SB_DFFN_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFN C=cpu0.clk D=cpu0.ctrl_ce_SB_DFFN_Q_D[1] Q=cpu0.ctrl_ce
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:179.1-184.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
.gate SB_LUT4 I0=$false I1=cpu0.stage[1] I2=cpu0.stage[2] I3=cpu0.stage[0] O=cpu0.ctrl_ce_SB_DFFN_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ctrl_ri_SB_DFFN_Q_D_SB_LUT4_O_I3[0] I3=cpu0.ctrl_ri_SB_DFFN_Q_D_SB_LUT4_O_I3[1] O=cpu0.ctrl_ce_SB_DFFN_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFN C=cpu0.clk D=cpu0.ctrl_co_SB_DFFN_Q_D[2] Q=cpu0.ctrl_co
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:188.1-194.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
.gate SB_LUT4 I0=$false I1=cpu0.stage[1] I2=cpu0.stage[2] I3=cpu0.stage[0] O=cpu0.ctrl_co_SB_DFFN_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[1] I2=cpu0.ir[6] I3=cpu0.ir[7] O=cpu0.ctrl_co_SB_DFFN_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFN C=cpu0.clk D=cpu0.ctrl_fi_SB_DFFN_Q_D[0] Q=cpu0.ctrl_fi
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:211.1-218.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
.gate SB_LUT4 I0=cpu0.stage[1] I1=cpu0.stage[0] I2=cpu0.stage[2] I3=cpu0.ctrl_fi_SB_DFFN_Q_D_SB_LUT4_O_I3[3] O=cpu0.ctrl_fi_SB_DFFN_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=cpu0.ir[6] I2=cpu0.ir[7] I3=cpu0.ir[5] O=cpu0.ctrl_fi_SB_DFFN_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_DFFN C=cpu0.clk D=cpu0.ctrl_ht_SB_DFFN_Q_D Q=cpu0.ctrl_ht
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:31.1-36.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[2] I3=cpu0.ctrl_ht_SB_DFFN_Q_D_SB_LUT4_O_I3[1] O=cpu0.ctrl_ht_SB_DFFN_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=cpu0.ir[6] I1=cpu0.ir[4] I2=cpu0.ir[5] I3=cpu0.ir[7] O=cpu0.ctrl_ht_SB_DFFN_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cpu0.stage[0] I1=cpu0.stage[2] I2=cpu0.stage[1] I3=cpu0.ctrl_ht O=cpu0.ctrl_ht_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_DFFNSS C=cpu0.clk D=cpu0.ctrl_io_SB_DFFNSS_Q_D[0] Q=cpu0.ctrl_io S=cpu0.ctrl_io_SB_DFFNSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:81.1-100.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:18.59-18.105"
.gate SB_LUT4 I0=cpu0.ir[6] I1=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[1] I2=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[2] I3=cpu0.ir[7] O=cpu0.ctrl_io_SB_DFFNSS_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=cpu0.ctrl_co_SB_DFFN_Q_D[1] I2=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[2] I3=cpu0.flags_SB_LUT4_I0_I3[3] O=cpu0.ctrl_io_SB_DFFNSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=$false I1=cpu0.ir[3] I2=cpu0.ctrl_io_SB_LUT4_I3_I2[1] I3=cpu0.ctrl_io O=cpu0.ctrl_io_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=cpu0.ir[2] I2=cpu0.ctrl_io_SB_LUT4_I3_1_I2[1] I3=cpu0.ctrl_io O=cpu0.ctrl_io_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=cpu0.alu[2] I1=cpu0.ctrl_fi I2=cpu0.a_reg[2] I3=cpu0.ctrl_ao O=cpu0.ctrl_io_SB_LUT4_I3_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0] I1=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1] I2=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2] I3=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3] O=cpu0.ctrl_io_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu0.mem[8][2] I1=cpu0.mem[11][2] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=cpu0.mem[9][2] I1=cpu0.mem[10][2] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=cpu0.mem[5]_SB_LUT4_I0_O[0] I1=cpu0.mem[5]_SB_LUT4_I0_O[1] I2=cpu0.mar[3] I3=cpu0.mar[2] O=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu0.mem[0]_SB_LUT4_I0_O[0] I1=cpu0.mem[0]_SB_LUT4_I0_O[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=cpu0.mem[12][2] I1=cpu0.mem[15][2] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=cpu0.mem[13][2] I1=cpu0.mem[14][2] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=$false I1=cpu0.ir[1] I2=cpu0.ctrl_io_SB_LUT4_I3_2_I2[1] I3=cpu0.ctrl_io O=cpu0.ctrl_io_SB_LUT4_I3_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=cpu0.alu[1] I1=cpu0.ctrl_fi I2=cpu0.a_reg[1] I3=cpu0.ctrl_ao O=cpu0.ctrl_io_SB_LUT4_I3_2_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O[0] I1=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O[1] I2=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O[2] I3=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O[3] O=cpu0.ctrl_io_SB_LUT4_I3_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=cpu0.ir[0] I2=cpu0.ctrl_io_SB_LUT4_I3_3_I2[1] I3=cpu0.ctrl_io O=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=cpu0.alu[0] I1=cpu0.ctrl_fi I2=cpu0.a_reg[0] I3=cpu0.ctrl_ao O=cpu0.ctrl_io_SB_LUT4_I3_3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ctrl_ro I3=cpu0.ctrl_io O=cpu0.ctrl_io_SB_LUT4_I3_4_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=cpu0.alu[7] I1=cpu0.ctrl_fi I2=cpu0.a_reg[7] I3=cpu0.ctrl_ao O=cpu0.ctrl_io_SB_LUT4_I3_4_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=cpu0.alu[3] I1=cpu0.ctrl_fi I2=cpu0.a_reg[3] I3=cpu0.ctrl_ao O=cpu0.ctrl_io_SB_LUT4_I3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[0] I1=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[1] I2=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[2] I3=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[3] O=cpu0.ctrl_io_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFNSS C=cpu0.clk D=cpu0.ctrl_jp_SB_DFFNSS_Q_D Q=cpu0.ctrl_jp S=cpu0.ctrl_jp_SB_DFFNSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:198.1-207.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:18.59-18.105"
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ctrl_jp I3=cpu0.ctrl_ce O=cpu0.ctrl_jp_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=cpu0.stage[1] I1=cpu0.stage[2] I2=cpu0.stage[0] I3=cpu0.ctrl_jp O=cpu0.ctrl_ht_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010111111
.gate SB_DFFNSS C=cpu0.clk D=cpu0.ctrl_mi_SB_DFFNSS_Q_D Q=cpu0.ctrl_mi S=cpu0.ctrl_mi_SB_DFFNSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:40.1-53.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:18.59-18.105"
.gate SB_LUT4 I0=cpu0.ir[7] I1=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[1] I2=cpu0.ir[6] I3=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[2] O=cpu0.ctrl_mi_SB_DFFNSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[2] I2=cpu0.ctrl_co_SB_DFFN_Q_D[1] I3=cpu0.ctrl_co_SB_DFFN_Q_D[2] O=cpu0.ctrl_mi_SB_DFFNSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFN C=cpu0.clk D=cpu0.ctrl_oi_SB_DFFN_Q_D Q=cpu0.ctrl_oi
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:170.1-175.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[2] I3=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I3[1] O=cpu0.ctrl_oi_SB_DFFN_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ir[4] I3=cpu0.ir[5] O=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=cpu0.stage[2] I2=cpu0.stage[0] I3=cpu0.stage[1] O=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=cpu0.ir[4] I1=cpu0.ir[6] I2=cpu0.ir[5] I3=cpu0.ir[7] O=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFN C=cpu0.clk D=cpu0.ctrl_ri_SB_DFFN_Q_D Q=cpu0.ctrl_ri
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:57.1-62.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
.gate SB_LUT4 I0=cpu0.ir[7] I1=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[1] I2=cpu0.ir[6] I3=cpu0.ctrl_ri_SB_DFFN_Q_D_SB_LUT4_O_I3[0] O=cpu0.ctrl_ri_SB_DFFN_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cpu0.ir[6] I1=cpu0.ir[5] I2=cpu0.ir[7] I3=cpu0.ir[4] O=cpu0.ctrl_ri_SB_DFFN_Q_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=cpu0.stage[2] I2=cpu0.stage[1] I3=cpu0.stage[0] O=cpu0.ctrl_ri_SB_DFFN_Q_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFNSS C=cpu0.clk D=cpu0.ctrl_bi_SB_DFFN_Q_D Q=cpu0.ctrl_ro S=cpu0.ctrl_ro_SB_DFFNSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:66.1-77.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:18.59-18.105"
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ctrl_ce_SB_DFFN_Q_D[0] I3=cpu0.ctrl_ce_SB_DFFN_Q_D[1] O=cpu0.ctrl_ro_SB_DFFNSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_DFFN C=cpu0.clk D=cpu0.ctrl_su_SB_DFFN_Q_D Q=cpu0.ctrl_su
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:150.1-155.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ctrl_fi_SB_DFFN_Q_D[0] I3=cpu0.ir[4] O=cpu0.ctrl_su_SB_DFFN_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_CARRY CI=cpu0.alu_SB_LUT4_O_I3[7] CO=cpu0.flag_c I0=cpu0.b_reg_out[7] I1=cpu0.a_reg[7]
.attr src "top.v:20.5-23.12|cpu.v:337.14-337.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.flag_z_SB_LUT4_O_I2[0] I3=cpu0.flag_z_SB_LUT4_O_I2[1] O=cpu0.flag_z
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=cpu0.alu[0] I1=cpu0.alu[1] I2=cpu0.alu[2] I3=cpu0.alu[3] O=cpu0.flag_z_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cpu0.alu[4] I1=cpu0.alu[5] I2=cpu0.alu[6] I3=cpu0.alu[7] O=cpu0.flag_z_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFER C=cpu0.clk D=cpu0.flag_c E=cpu0.ctrl_fi Q=cpu0.flags[1] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:348.1-353.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.flag_z E=cpu0.ctrl_fi Q=cpu0.flags[0] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:348.1-353.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=cpu0.flags[1] I1=cpu0.ir[4] I2=cpu0.ir[5] I3=cpu0.flags_SB_LUT4_I0_I3[3] O=cpu0.ctrl_jp_SB_DFFNSS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$false I1=cpu0.ir[7] I2=cpu0.ir[6] I3=cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[2] O=cpu0.flags_SB_LUT4_I0_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.ctrl_io_SB_DFFNSS_Q_D[0] I3=cpu0.flags[0] O=cpu0.ctrl_jp_SB_DFFNSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[7] E=cpu0.ctrl_ce Q=cpu0.ir[7] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:297.1-302.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[6] E=cpu0.ctrl_ce Q=cpu0.ir[6] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:297.1-302.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[5] E=cpu0.ctrl_ce Q=cpu0.ir[5] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:297.1-302.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[4] E=cpu0.ctrl_ce Q=cpu0.ir[4] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:297.1-302.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[3] E=cpu0.ctrl_ce Q=cpu0.ir[3] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:297.1-302.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[2] E=cpu0.ctrl_ce Q=cpu0.ir[2] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:297.1-302.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[1] E=cpu0.ctrl_ce Q=cpu0.ir[1] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:297.1-302.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[0] E=cpu0.ctrl_ce Q=cpu0.ir[0] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:297.1-302.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[3] E=cpu0.ctrl_mi Q=cpu0.mar[3] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:273.1-278.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[2] E=cpu0.ctrl_mi Q=cpu0.mar[2] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:273.1-278.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[1] E=cpu0.ctrl_mi Q=cpu0.mar[1] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:273.1-278.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[0] E=cpu0.ctrl_mi Q=cpu0.mar[0] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:273.1-278.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[0]_SB_DFFE_Q_E Q=cpu0.mem[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[0]_SB_DFFE_Q_E Q=cpu0.mem[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[2] E=cpu0.mem[0]_SB_DFFE_Q_E Q=cpu0.mem[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[0]_SB_DFFE_Q_E Q=cpu0.mem[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[0]_SB_DFFE_Q_E Q=cpu0.mem[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mar[2] I1=cpu0.mar[3] I2=cpu0.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=cpu0.ctrl_ri O=cpu0.mem[0]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu0.mem[0][2] I1=cpu0.mem[0]_SB_LUT4_I0_I1[1] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[0]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110011110101
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_1_I2_SB_LUT4_I2_O E=cpu0.mem[2]_SB_DFFE_Q_E Q=cpu0.mem[0]_SB_LUT4_I0_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mem[3][2] I1=cpu0.mem[0]_SB_LUT4_I0_O_SB_LUT4_O_I1[1] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[0]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101110011111111
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_1_I2_SB_LUT4_I2_O E=cpu0.mem[1]_SB_DFFE_Q_E Q=cpu0.mem[0]_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[10]_SB_DFFE_Q_E Q=cpu0.mem[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[6] E=cpu0.mem[10]_SB_DFFE_Q_E Q=cpu0.mem[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[5] E=cpu0.mem[10]_SB_DFFE_Q_E Q=cpu0.mem[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[10]_SB_DFFE_Q_E Q=cpu0.mem[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[10]_SB_DFFE_Q_E Q=cpu0.mem[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[2] E=cpu0.mem[10]_SB_DFFE_Q_E Q=cpu0.mem[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[10]_SB_DFFE_Q_E Q=cpu0.mem[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[10]_SB_DFFE_Q_E Q=cpu0.mem[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mar[2] I1=cpu0.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I2=cpu0.mar[3] I3=cpu0.ctrl_ri O=cpu0.mem[10]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[11]_SB_DFFE_Q_E Q=cpu0.mem[11][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[6] E=cpu0.mem[11]_SB_DFFE_Q_E Q=cpu0.mem[11][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[5] E=cpu0.mem[11]_SB_DFFE_Q_E Q=cpu0.mem[11][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[11]_SB_DFFE_Q_E Q=cpu0.mem[11][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[11]_SB_DFFE_Q_E Q=cpu0.mem[11][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[2] E=cpu0.mem[11]_SB_DFFE_Q_E Q=cpu0.mem[11][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[11]_SB_DFFE_Q_E Q=cpu0.mem[11][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[11]_SB_DFFE_Q_E Q=cpu0.mem[11][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mar[2] I1=cpu0.mem[3]_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I2=cpu0.mar[3] I3=cpu0.ctrl_ri O=cpu0.mem[11]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[12]_SB_DFFE_Q_E Q=cpu0.mem[12][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[6] E=cpu0.mem[12]_SB_DFFE_Q_E Q=cpu0.mem[12][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[5] E=cpu0.mem[12]_SB_DFFE_Q_E Q=cpu0.mem[12][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[12]_SB_DFFE_Q_E Q=cpu0.mem[12][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[12]_SB_DFFE_Q_E Q=cpu0.mem[12][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[2] E=cpu0.mem[12]_SB_DFFE_Q_E Q=cpu0.mem[12][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[12]_SB_DFFE_Q_E Q=cpu0.mem[12][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[12]_SB_DFFE_Q_E Q=cpu0.mem[12][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I1=cpu0.mar[2] I2=cpu0.mar[3] I3=cpu0.ctrl_ri O=cpu0.mem[12]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[13]_SB_DFFE_Q_E Q=cpu0.mem[13][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[6] E=cpu0.mem[13]_SB_DFFE_Q_E Q=cpu0.mem[13][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[5] E=cpu0.mem[13]_SB_DFFE_Q_E Q=cpu0.mem[13][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[13]_SB_DFFE_Q_E Q=cpu0.mem[13][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[13]_SB_DFFE_Q_E Q=cpu0.mem[13][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[2] E=cpu0.mem[13]_SB_DFFE_Q_E Q=cpu0.mem[13][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[13]_SB_DFFE_Q_E Q=cpu0.mem[13][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[13]_SB_DFFE_Q_E Q=cpu0.mem[13][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mem[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I1=cpu0.mar[2] I2=cpu0.mar[3] I3=cpu0.ctrl_ri O=cpu0.mem[13]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[14]_SB_DFFE_Q_E Q=cpu0.mem[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[6] E=cpu0.mem[14]_SB_DFFE_Q_E Q=cpu0.mem[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[5] E=cpu0.mem[14]_SB_DFFE_Q_E Q=cpu0.mem[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[14]_SB_DFFE_Q_E Q=cpu0.mem[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[14]_SB_DFFE_Q_E Q=cpu0.mem[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[2] E=cpu0.mem[14]_SB_DFFE_Q_E Q=cpu0.mem[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[14]_SB_DFFE_Q_E Q=cpu0.mem[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[14]_SB_DFFE_Q_E Q=cpu0.mem[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I1=cpu0.mar[2] I2=cpu0.mar[3] I3=cpu0.ctrl_ri O=cpu0.mem[14]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[15]_SB_DFFE_Q_E Q=cpu0.mem[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[6] E=cpu0.mem[15]_SB_DFFE_Q_E Q=cpu0.mem[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[5] E=cpu0.mem[15]_SB_DFFE_Q_E Q=cpu0.mem[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[15]_SB_DFFE_Q_E Q=cpu0.mem[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[15]_SB_DFFE_Q_E Q=cpu0.mem[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[2] E=cpu0.mem[15]_SB_DFFE_Q_E Q=cpu0.mem[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[15]_SB_DFFE_Q_E Q=cpu0.mem[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mem[3]_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I1=cpu0.mar[2] I2=cpu0.mar[3] I3=cpu0.ctrl_ri O=cpu0.mem[15]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[1]_SB_DFFE_Q_E Q=cpu0.mem[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[6] E=cpu0.mem[1]_SB_DFFE_Q_E Q=cpu0.mem[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[1]_SB_DFFE_Q_E Q=cpu0.mem[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mar[2] I1=cpu0.mar[3] I2=cpu0.mem[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I3=cpu0.ctrl_ri O=cpu0.mem[1]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu0.mem[1][6] I1=cpu0.mem[1]_SB_LUT4_I0_I1[1] I2=cpu0.mar[1] I3=cpu0.mem[1]_SB_LUT4_I0_I1[3] O=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101011110011
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_DFFE_Q_D E=cpu0.mem[0]_SB_DFFE_Q_E Q=cpu0.mem[1]_SB_LUT4_I0_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mem[1]_SB_LUT4_I0_I1_SB_LUT4_O_I0[0] I1=cpu0.mem[1]_SB_LUT4_I0_I1_SB_LUT4_O_I0[1] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[1]_SB_LUT4_I0_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_DFFE_Q_D E=cpu0.mem[2]_SB_DFFE_Q_E Q=cpu0.mem[1]_SB_LUT4_I0_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_DFFE_Q_D E=cpu0.mem[3]_SB_DFFE_Q_E Q=cpu0.mem[1]_SB_LUT4_I0_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mem[0][4] I1=cpu0.mem[1][4] I2=cpu0.mar[1] I3=cpu0.mem[1]_SB_LUT4_I1_I3[3] O=cpu0.mem[1]_SB_LUT4_I1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=cpu0.mem[2]_SB_LUT4_I0_O[0] I1=cpu0.mem[1][7] I2=cpu0.mar[1] I3=cpu0.mem[2]_SB_LUT4_I0_O[3] O=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110000000101
.gate SB_LUT4 I0=cpu0.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I0[0] I1=cpu0.mem[3][4] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[1]_SB_LUT4_I1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111101010000
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_DFFE_Q_D E=cpu0.mem[2]_SB_DFFE_Q_E Q=cpu0.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_4_I0[0] I1=cpu0.ctrl_io_SB_LUT4_I3_4_O[1] I2=cpu0.bus_SB_LUT4_O_4_I0[2] I3=cpu0.ctrl_co O=cpu0.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=cpu0.mem[1]_SB_LUT4_I1_O[0] I1=cpu0.mem[1]_SB_LUT4_I1_O[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1] I2=cpu0.mar[3] I3=cpu0.mar[2] O=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0] I1=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=cpu0.mem[13][4] I1=cpu0.mem[15][4] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=cpu0.mem[12][4] I1=cpu0.mem[14][4] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=cpu0.mem[7][4] I1=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101111111111100
.gate SB_LUT4 I0=cpu0.mem[5][4] I1=cpu0.mem[6][4] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_DFFE_Q_D E=cpu0.mem[4]_SB_DFFE_Q_E Q=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mem[8][4] I1=cpu0.mem[9][4] I2=cpu0.mar[1] I3=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_O_I3[3] O=cpu0.mem[1]_SB_LUT4_I1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=cpu0.mem[10][4] I1=cpu0.mem[11][4] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[2]_SB_DFFE_Q_E Q=cpu0.mem[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[2]_SB_DFFE_Q_E Q=cpu0.mem[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[2]_SB_DFFE_Q_E Q=cpu0.mem[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[2]_SB_DFFE_Q_E Q=cpu0.mem[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mar[2] I1=cpu0.mar[3] I2=cpu0.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I3=cpu0.ctrl_ri O=cpu0.mem[2]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cpu0.mem[2][7] I1=cpu0.mem[3][7] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=cpu0.mem[2][3] I1=cpu0.mem[2]_SB_LUT4_I0_1_I1[1] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[2]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010111001111
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[2]_SB_LUT4_I0_1_I1_SB_DFFE_Q_D E=cpu0.mem[1]_SB_DFFE_Q_E Q=cpu0.mem[2]_SB_LUT4_I0_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[2]_SB_LUT4_I0_1_I1_SB_DFFE_Q_D E=cpu0.mem[4]_SB_DFFE_Q_E Q=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.bus_SB_LUT4_O_I2[0] I3=cpu0.bus_SB_LUT4_O_I2[1] O=cpu0.mem[2]_SB_LUT4_I0_1_I1_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=cpu0.mem[2]_SB_LUT4_I0_1_O[0] I1=cpu0.mem[2]_SB_LUT4_I0_1_O[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0] I1=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu0.mem[8][3] I1=cpu0.mem[11][3] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=cpu0.mem[9][3] I1=cpu0.mem[10][3] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0] I1=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1] I2=cpu0.mar[3] I3=cpu0.mar[2] O=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu0.mem[5][3] I1=cpu0.mem[7][3] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=cpu0.mem[6][3] I1=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=cpu0.mem[12][3] I1=cpu0.mem[15][3] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=cpu0.mem[13][3] I1=cpu0.mem[14][3] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=cpu0.mem[0][3] I1=cpu0.mem[3][3] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=cpu0.mem[2][1] I1=cpu0.mem[2]_SB_LUT4_I0_2_I1[1] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[2]_SB_LUT4_I0_2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010111001111
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[2]_SB_LUT4_I0_2_I1_SB_DFFE_Q_D E=cpu0.mem[1]_SB_DFFE_Q_E Q=cpu0.mem[2]_SB_LUT4_I0_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[2]_SB_LUT4_I0_2_I1_SB_DFFE_Q_D E=cpu0.mem[4]_SB_DFFE_Q_E Q=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.bus_SB_LUT4_O_2_I2[0] I3=cpu0.bus_SB_LUT4_O_2_I2[1] O=cpu0.mem[2]_SB_LUT4_I0_2_I1_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=cpu0.mem[2]_SB_LUT4_I0_2_O[0] I1=cpu0.mem[2]_SB_LUT4_I0_2_O[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0] I1=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu0.mem[8][1] I1=cpu0.mem[11][1] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=cpu0.mem[9][1] I1=cpu0.mem[10][1] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0] I1=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1] I2=cpu0.mar[3] I3=cpu0.mar[2] O=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu0.mem[5][1] I1=cpu0.mem[7][1] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=cpu0.mem[6][1] I1=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=cpu0.mem[12][1] I1=cpu0.mem[15][1] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=cpu0.mem[13][1] I1=cpu0.mem[14][1] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=cpu0.mem[0][1] I1=cpu0.mem[3][1] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=cpu0.mem[2][0] I1=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_2_Q[1] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[2]_SB_LUT4_I0_3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010111001111
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_Q_SB_LUT4_I1_O[0] I1=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_Q_SB_LUT4_I1_O[1] I2=cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_Q_SB_LUT4_I1_O[2] I3=cpu0.mar[2] O=cpu0.mem[2]_SB_LUT4_I0_3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=cpu0.mar[3] I1=cpu0.mem[2]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I1[1] I2=cpu0.mem[2]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I1[2] I3=cpu0.mar[2] O=cpu0.mem[2]_SB_LUT4_I0_3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=cpu0.mem[8][0] I1=cpu0.mem[11][0] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=cpu0.mem[9][0] I1=cpu0.mem[10][0] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[2]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010100111111
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_D E=cpu0.mem[0]_SB_DFFE_Q_E Q=cpu0.mem[2]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[3]_SB_DFFE_Q_E Q=cpu0.mem[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[3]_SB_DFFE_Q_E Q=cpu0.mem[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[3]_SB_DFFE_Q_E Q=cpu0.mem[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[2] E=cpu0.mem[3]_SB_DFFE_Q_E Q=cpu0.mem[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[3]_SB_DFFE_Q_E Q=cpu0.mem[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[3]_SB_DFFE_Q_E Q=cpu0.mem[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mar[2] I1=cpu0.mar[3] I2=cpu0.mem[3]_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I3=cpu0.ctrl_ri O=cpu0.mem[3]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[3]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[4]_SB_DFFE_Q_E Q=cpu0.mem[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[6] E=cpu0.mem[4]_SB_DFFE_Q_E Q=cpu0.mem[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mar[3] I1=cpu0.mar[2] I2=cpu0.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=cpu0.ctrl_ri O=cpu0.mem[4]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=cpu0.mem[4][7] I1=cpu0.mem[7][7] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[4]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=cpu0.mem[4][6] I1=cpu0.mem[6][6] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[4]_SB_LUT4_I0_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=cpu0.mem[4]_SB_LUT4_I0_1_O[0] I1=cpu0.mem[4]_SB_LUT4_I0_1_O[1] I2=cpu0.mar[3] I3=cpu0.mar[2] O=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[0] I1=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[1] I2=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[2] I3=cpu0.ctrl_ro O=cpu0.bus_SB_LUT4_O_6_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0] I1=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=cpu0.mem[13][6] I1=cpu0.mem[15][6] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=cpu0.mem[12][6] I1=cpu0.mem[14][6] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=cpu0.mem[8][6] I1=cpu0.mem[9][6] I2=cpu0.mar[1] I3=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=cpu0.mem[10][6] I1=cpu0.mem[11][6] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0] I1=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[4]_SB_LUT4_I0_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101011111111
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_DFFE_Q_D E=cpu0.mem[5]_SB_DFFE_Q_E Q=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_DFFE_Q_D E=cpu0.mem[7]_SB_DFFE_Q_E Q=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_6_I0[0] I1=cpu0.ctrl_io_SB_LUT4_I3_4_O[1] I2=cpu0.bus_SB_LUT4_O_6_I0[2] I3=cpu0.ctrl_co O=cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=cpu0.mem[4]_SB_LUT4_I0_O[0] I1=cpu0.mem[4]_SB_LUT4_I0_O[1] I2=cpu0.mar[3] I3=cpu0.mar[2] O=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[0] I1=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[1] I2=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[2] I3=cpu0.ctrl_ro O=cpu0.ctrl_io_SB_LUT4_I3_4_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0] I1=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1] I2=cpu0.mar[2] I3=cpu0.mar[3] O=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=cpu0.mem[13][7] I1=cpu0.mem[15][7] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=cpu0.mem[12][7] I1=cpu0.mem[14][7] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=cpu0.mem[8][7] I1=cpu0.mem[9][7] I2=cpu0.mar[1] I3=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=cpu0.mem[10][7] I1=cpu0.mem[11][7] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_O_I0[0] I1=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_O_I0[1] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[4]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011001111
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_D E=cpu0.mem[5]_SB_DFFE_Q_E Q=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_D E=cpu0.mem[6]_SB_DFFE_Q_E Q=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.ctrl_io_SB_LUT4_I3_4_O[0] I1=cpu0.ctrl_io_SB_LUT4_I3_4_O[1] I2=cpu0.ctrl_io_SB_LUT4_I3_4_O[2] I3=cpu0.ctrl_co O=cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111100001011
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[5]_SB_DFFE_Q_E Q=cpu0.mem[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[5]_SB_DFFE_Q_E Q=cpu0.mem[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[2] E=cpu0.mem[5]_SB_DFFE_Q_E Q=cpu0.mem[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[5]_SB_DFFE_Q_E Q=cpu0.mem[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[5]_SB_DFFE_Q_E Q=cpu0.mem[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mar[3] I1=cpu0.mar[2] I2=cpu0.mem[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I3=cpu0.ctrl_ri O=cpu0.mem[5]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=cpu0.mem[5][2] I1=cpu0.mem[5]_SB_LUT4_I0_I1[1] I2=cpu0.mar[1] I3=cpu0.mar[0] O=cpu0.mem[5]_SB_LUT4_I0_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100010111111111
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_1_I2_SB_LUT4_I2_O E=cpu0.mem[7]_SB_DFFE_Q_E Q=cpu0.mem[5]_SB_LUT4_I0_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mem[6][2] I1=cpu0.mem[5]_SB_LUT4_I0_O_SB_LUT4_O_I1[1] I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[5]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010111111100
.gate SB_DFFE C=cpu0.clk D=cpu0.bus_SB_LUT4_O_1_I2_SB_LUT4_I2_O E=cpu0.mem[4]_SB_DFFE_Q_E Q=cpu0.mem[5]_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[6] E=cpu0.mem[6]_SB_DFFE_Q_E Q=cpu0.mem[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[5] E=cpu0.mem[6]_SB_DFFE_Q_E Q=cpu0.mem[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[6]_SB_DFFE_Q_E Q=cpu0.mem[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[6]_SB_DFFE_Q_E Q=cpu0.mem[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[2] E=cpu0.mem[6]_SB_DFFE_Q_E Q=cpu0.mem[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[6]_SB_DFFE_Q_E Q=cpu0.mem[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[6]_SB_DFFE_Q_E Q=cpu0.mem[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mar[3] I1=cpu0.mar[2] I2=cpu0.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I3=cpu0.ctrl_ri O=cpu0.mem[6]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.mar[0] I3=cpu0.mar[1] O=cpu0.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[7]_SB_DFFE_Q_E Q=cpu0.mem[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[7]_SB_DFFE_Q_E Q=cpu0.mem[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[7]_SB_DFFE_Q_E Q=cpu0.mem[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[7]_SB_DFFE_Q_E Q=cpu0.mem[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[7]_SB_DFFE_Q_E Q=cpu0.mem[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mar[3] I1=cpu0.mar[2] I2=cpu0.mem[3]_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I3=cpu0.ctrl_ri O=cpu0.mem[7]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[8]_SB_DFFE_Q_E Q=cpu0.mem[8][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[6] E=cpu0.mem[8]_SB_DFFE_Q_E Q=cpu0.mem[8][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[5] E=cpu0.mem[8]_SB_DFFE_Q_E Q=cpu0.mem[8][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[8]_SB_DFFE_Q_E Q=cpu0.mem[8][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[8]_SB_DFFE_Q_E Q=cpu0.mem[8][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[2] E=cpu0.mem[8]_SB_DFFE_Q_E Q=cpu0.mem[8][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[8]_SB_DFFE_Q_E Q=cpu0.mem[8][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[8]_SB_DFFE_Q_E Q=cpu0.mem[8][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mar[2] I1=cpu0.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I2=cpu0.mar[3] I3=cpu0.ctrl_ri O=cpu0.mem[8]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[7] E=cpu0.mem[9]_SB_DFFE_Q_E Q=cpu0.mem[9][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[6] E=cpu0.mem[9]_SB_DFFE_Q_E Q=cpu0.mem[9][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[5] E=cpu0.mem[9]_SB_DFFE_Q_E Q=cpu0.mem[9][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[4] E=cpu0.mem[9]_SB_DFFE_Q_E Q=cpu0.mem[9][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[3] E=cpu0.mem[9]_SB_DFFE_Q_E Q=cpu0.mem[9][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[2] E=cpu0.mem[9]_SB_DFFE_Q_E Q=cpu0.mem[9][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[1] E=cpu0.mem[9]_SB_DFFE_Q_E Q=cpu0.mem[9][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=cpu0.clk D=cpu0.bus[0] E=cpu0.mem[9]_SB_DFFE_Q_E Q=cpu0.mem[9][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=cpu0.mar[2] I1=cpu0.mem[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I2=cpu0.mar[3] I3=cpu0.ctrl_ri O=cpu0.mem[9]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[7] E=cpu0.ctrl_oi Q=cpu0.out[7] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:360.1-365.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[6] E=cpu0.ctrl_oi Q=cpu0.out[6] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:360.1-365.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[5] E=cpu0.ctrl_oi Q=cpu0.out[5] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:360.1-365.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[4] E=cpu0.ctrl_oi Q=cpu0.out[4] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:360.1-365.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[3] E=cpu0.ctrl_oi Q=cpu0.out[3] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:360.1-365.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[2] E=cpu0.ctrl_oi Q=cpu0.out[2] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:360.1-365.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[1] E=cpu0.ctrl_oi Q=cpu0.out[1] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:360.1-365.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.bus[0] E=cpu0.ctrl_oi Q=cpu0.out[0] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:360.1-365.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.pc_SB_DFFER_Q_D E=cpu0.ctrl_jp_SB_LUT4_I2_O Q=cpu0.pc[3] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:240.1-247.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_DFFER C=cpu0.clk D=cpu0.pc_SB_DFFER_Q_1_D E=cpu0.ctrl_jp_SB_LUT4_I2_O Q=cpu0.pc[2] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:240.1-247.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_1_I2[0] I1=cpu0.bus_SB_LUT4_O_1_I2[1] I2=cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2[2] I3=cpu0.ctrl_ce O=cpu0.pc_SB_DFFER_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011101110
.gate SB_DFFER C=cpu0.clk D=cpu0.pc_SB_DFFER_Q_2_D E=cpu0.ctrl_jp_SB_LUT4_I2_O Q=cpu0.pc[1] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:240.1-247.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_2_I2[1] I1=cpu0.bus_SB_LUT4_O_2_I2[0] I2=cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2[1] I3=cpu0.ctrl_ce O=cpu0.pc_SB_DFFER_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011101110
.gate SB_DFFER C=cpu0.clk D=cpu0.pc_SB_DFFER_Q_3_D E=cpu0.ctrl_jp_SB_LUT4_I2_O Q=cpu0.pc[0] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:240.1-247.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116"
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_3_I2[1] I1=cpu0.pc[0] I2=cpu0.ctrl_co I3=cpu0.ctrl_ce O=cpu0.pc_SB_DFFER_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011001111000101
.gate SB_LUT4 I0=cpu0.bus_SB_LUT4_O_I2[1] I1=cpu0.bus_SB_LUT4_O_I2[0] I2=cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2[3] I3=cpu0.ctrl_ce O=cpu0.pc_SB_DFFER_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.pc[3] I3=cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] O=cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:244.9-244.15|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.pc[2] I3=cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:244.9-244.15|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.pc[1] I3=cpu0.pc[0] O=cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:244.9-244.15|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] CO=cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3] I0=$false I1=cpu0.pc[2]
.attr src "top.v:20.5-23.12|cpu.v:244.9-244.15|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cpu0.pc[0] CO=cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2] I0=$false I1=cpu0.pc[1]
.attr src "top.v:20.5-23.12|cpu.v:244.9-244.15|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFR C=cpu0.clk D=cpu0.stage_SB_DFFR_Q_D Q=cpu0.stage[2] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:255.1-265.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_DFFR C=cpu0.clk D=cpu0.stage_SB_DFFR_Q_1_D Q=cpu0.stage[1] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:255.1-265.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=cpu0.stage_SB_DFFR_Q_1_D_SB_LUT4_O_I1[1] I2=cpu0.ctrl_ht_SB_LUT4_I3_O[1] I3=cpu0.ctrl_ht_SB_LUT4_I3_O[2] O=cpu0.stage_SB_DFFR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=cpu0.stage[1] I3=cpu0.stage[0] O=cpu0.stage_SB_DFFR_Q_1_D_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:264.12-264.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFR C=cpu0.clk D=cpu0.stage_SB_DFFR_Q_2_D Q=cpu0.stage[0] R=PIN_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:255.1-265.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103"
.gate SB_LUT4 I0=$false I1=cpu0.stage[0] I2=cpu0.ctrl_ht_SB_LUT4_I3_O[2] I3=cpu0.ctrl_ht_SB_LUT4_I3_O[1] O=cpu0.stage_SB_DFFR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=cpu0.ctrl_ht_SB_LUT4_I3_O[1] I1=cpu0.ctrl_ht_SB_LUT4_I3_O[2] I2=cpu0.stage[2] I3=cpu0.stage_SB_DFFR_Q_D_SB_LUT4_O_I3[2] O=cpu0.stage_SB_DFFR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:20.5-23.12|cpu.v:264.12-264.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100110011000100
.gate SB_CARRY CI=cpu0.stage[0] CO=cpu0.stage_SB_DFFR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=cpu0.stage[1]
.attr src "top.v:20.5-23.12|cpu.v:264.12-264.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.names cpu0.mem[3][4] cpu0.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]
1 1
.names cpu0.mar[1] cpu0.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[0] cpu0.mem[1]_SB_LUT4_I1_I3_SB_LUT4_O_I0[3]
1 1
.names cpu0.flags[0] cpu0.ctrl_io_SB_DFFNSS_Q_D[1]
1 1
.names cpu0.ctrl_ro cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3]
1 1
.names cpu0.mem[8][6] cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names cpu0.mem[9][6] cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names cpu0.mar[1] cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names cpu0.mar[3] cpu0.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
1 1
.names cpu0.mar[2] cpu0.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names cpu0.ctrl_ri cpu0.mem[6]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
1 1
.names cpu0.ir[0] cpu0.ctrl_io_SB_LUT4_I3_3_I2[0]
1 1
.names cpu0.ctrl_io cpu0.ctrl_io_SB_LUT4_I3_3_I2[2]
1 1
.names cpu0.mar[3] cpu0.mem[4]_SB_LUT4_I0_O[2]
1 1
.names cpu0.mar[2] cpu0.mem[4]_SB_LUT4_I0_O[3]
1 1
.names cpu0.mem[9][5] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
1 1
.names cpu0.mar[1] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
1 1
.names cpu0.ctrl_io_SB_LUT4_I3_4_O[1] cpu0.bus_SB_LUT4_O_6_I0[1]
1 1
.names cpu0.ctrl_co cpu0.bus_SB_LUT4_O_6_I0[3]
1 1
.names cpu0.mar[1] cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[0] cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
1 1
.names cpu0.mem[2][1] cpu0.mem[2]_SB_LUT4_I0_2_I1[0]
1 1
.names cpu0.mar[0] cpu0.mem[2]_SB_LUT4_I0_2_I1[2]
1 1
.names cpu0.mar[1] cpu0.mem[2]_SB_LUT4_I0_2_I1[3]
1 1
.names cpu0.mem[0][4] cpu0.mem[1]_SB_LUT4_I1_I3[0]
1 1
.names cpu0.mem[1][4] cpu0.mem[1]_SB_LUT4_I1_I3[1]
1 1
.names cpu0.mar[1] cpu0.mem[1]_SB_LUT4_I1_I3[2]
1 1
.names cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[2] cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I3[0]
1 1
.names cpu0.mar[3] cpu0.mem[2]_SB_LUT4_I0_3_O[1]
1 1
.names cpu0.mar[2] cpu0.mem[2]_SB_LUT4_I0_2_O[2]
1 1
.names cpu0.mar[3] cpu0.mem[2]_SB_LUT4_I0_2_O[3]
1 1
.names cpu0.mar[3] cpu0.mem[2]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I1[0]
1 1
.names cpu0.mar[2] cpu0.mem[2]_SB_LUT4_I0_3_O_SB_LUT4_O_1_I1[3]
1 1
.names cpu0.mar[2] cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[3] cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
1 1
.names cpu0.mem[11][5] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
1 1
.names cpu0.mar[1] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[3] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
1 1
.names cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2[2] cpu0.bus_SB_LUT4_O_1_I2[2]
1 1
.names cpu0.ctrl_ce cpu0.bus_SB_LUT4_O_1_I2[3]
1 1
.names cpu0.mem[8][7] cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names cpu0.mem[9][7] cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names cpu0.mar[1] cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names cpu0.mem[1][6] cpu0.mem[1]_SB_LUT4_I0_I1[0]
1 1
.names cpu0.mar[1] cpu0.mem[1]_SB_LUT4_I0_I1[2]
1 1
.names cpu0.ir[3] cpu0.ctrl_io_SB_LUT4_I3_I2[0]
1 1
.names cpu0.ctrl_io cpu0.ctrl_io_SB_LUT4_I3_I2[2]
1 1
.names cpu0.mem[2][0] cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_2_Q[0]
1 1
.names cpu0.mar[0] cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_2_Q[2]
1 1
.names cpu0.mar[1] cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_2_Q[3]
1 1
.names cpu0.mar[3] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
1 1
.names cpu0.stage_SB_DFFR_Q_1_D_SB_LUT4_O_I1[1] cpu0.ctrl_ht_SB_LUT4_I3_O[0]
1 1
.names cpu0.mar[2] cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_Q_SB_LUT4_I1_O[3]
1 1
.names cpu0.ctrl_co cpu0.ctrl_io_SB_LUT4_I3_O[2]
1 1
.names cpu0.ctrl_ro cpu0.ctrl_io_SB_LUT4_I3_O[3]
1 1
.names cpu0.ctrl_ro cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
1 1
.names cpu0.mem[1][7] cpu0.mem[2]_SB_LUT4_I0_O[1]
1 1
.names cpu0.mar[1] cpu0.mem[2]_SB_LUT4_I0_O[2]
1 1
.names cpu0.mar[1] cpu0.mem[1]_SB_LUT4_I0_I1_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[0] cpu0.mem[1]_SB_LUT4_I0_I1_SB_LUT4_O_I0[3]
1 1
.names cpu0.mem[6][0] cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_Q[0]
1 1
.names cpu0.mar[0] cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_Q[2]
1 1
.names cpu0.mar[1] cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_Q[3]
1 1
.names cpu0.mar[2] cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
1 1
.names cpu0.mar[3] cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
1 1
.names cpu0.mar[2] cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
1 1
.names cpu0.mar[3] cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
1 1
.names cpu0.mem[7][4] cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
1 1
.names cpu0.mar[0] cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
1 1
.names cpu0.mar[1] cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
1 1
.names cpu0.mar[3] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
1 1
.names cpu0.mar[2] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
1 1
.names cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[2] cpu0.ctrl_ht_SB_DFFN_Q_D_SB_LUT4_O_I3[0]
1 1
.names cpu0.mem[12][0] cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_1_Q[0]
1 1
.names cpu0.mar[0] cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_1_Q[2]
1 1
.names cpu0.mar[1] cpu0.bus_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_DFFE_D_1_Q[3]
1 1
.names cpu0.mem[6][5] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
1 1
.names cpu0.mar[0] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
1 1
.names cpu0.mar[1] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
1 1
.names cpu0.mar[2] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
1 1
.names cpu0.mar[3] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
1 1
.names cpu0.mar[1] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[0] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
1 1
.names cpu0.ctrl_co cpu0.ctrl_io_SB_LUT4_I3_2_O[2]
1 1
.names cpu0.ctrl_ro cpu0.ctrl_io_SB_LUT4_I3_2_O[3]
1 1
.names cpu0.ctrl_co cpu0.ctrl_io_SB_LUT4_I3_1_O[2]
1 1
.names cpu0.ctrl_ro cpu0.ctrl_io_SB_LUT4_I3_1_O[3]
1 1
.names cpu0.stage[1] cpu0.ctrl_fi_SB_DFFN_Q_D_SB_LUT4_O_I3[0]
1 1
.names cpu0.stage[0] cpu0.ctrl_fi_SB_DFFN_Q_D_SB_LUT4_O_I3[1]
1 1
.names cpu0.stage[2] cpu0.ctrl_fi_SB_DFFN_Q_D_SB_LUT4_O_I3[2]
1 1
.names cpu0.mar[1] cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[0] cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_O_I0[3]
1 1
.names cpu0.ir[4] cpu0.ctrl_fi_SB_DFFN_Q_D[1]
1 1
.names cpu0.mem[8][4] cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
1 1
.names cpu0.mem[9][4] cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
1 1
.names cpu0.mar[1] cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
1 1
.names cpu0.mar[2] cpu0.mem[0]_SB_LUT4_I0_O[2]
1 1
.names cpu0.mar[3] cpu0.mem[0]_SB_LUT4_I0_O[3]
1 1
.names cpu0.ctrl_io_SB_LUT4_I3_4_O[1] cpu0.bus_SB_LUT4_O_7_I0[1]
1 1
.names cpu0.ctrl_co cpu0.bus_SB_LUT4_O_7_I0[3]
1 1
.names cpu0.ctrl_co cpu0.ctrl_io_SB_LUT4_I3_4_O[3]
1 1
.names cpu0.mem[0][2] cpu0.mem[0]_SB_LUT4_I0_I1[0]
1 1
.names cpu0.mar[0] cpu0.mem[0]_SB_LUT4_I0_I1[2]
1 1
.names cpu0.mar[1] cpu0.mem[0]_SB_LUT4_I0_I1[3]
1 1
.names cpu0.mem[3][2] cpu0.mem[0]_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
1 1
.names cpu0.mar[1] cpu0.mem[0]_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
1 1
.names cpu0.mar[0] cpu0.mem[0]_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
1 1
.names cpu0.mar[2] cpu0.mem[3]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
1 1
.names cpu0.mar[3] cpu0.mem[3]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names cpu0.ctrl_ri cpu0.mem[3]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
1 1
.names cpu0.mar[2] cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
1 1
.names cpu0.mar[3] cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
1 1
.names cpu0.mar[2] cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
1 1
.names cpu0.mar[3] cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
1 1
.names cpu0.mem[6][3] cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
1 1
.names cpu0.mar[0] cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
1 1
.names cpu0.mar[1] cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
1 1
.names cpu0.ctrl_io_SB_LUT4_I3_4_O[1] cpu0.bus_SB_LUT4_O_4_I0[1]
1 1
.names cpu0.ctrl_co cpu0.bus_SB_LUT4_O_4_I0[3]
1 1
.names cpu0.ir[1] cpu0.ctrl_io_SB_LUT4_I3_2_I2[0]
1 1
.names cpu0.ctrl_io cpu0.ctrl_io_SB_LUT4_I3_2_I2[2]
1 1
.names cpu0.mar[2] cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
1 1
.names cpu0.mar[3] cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
1 1
.names cpu0.mar[3] cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
1 1
.names cpu0.mar[2] cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
1 1
.names cpu0.mar[2] cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[3] cpu0.ctrl_io_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names cpu0.pc[0] cpu0.bus_SB_LUT4_O_3_I2[0]
1 1
.names cpu0.ctrl_co cpu0.bus_SB_LUT4_O_3_I2[2]
1 1
.names cpu0.ir[6] cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[0]
1 1
.names cpu0.ir[7] cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[3]
1 1
.names cpu0.mar[3] cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[2] cpu0.mem[1]_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
1 1
.names cpu0.mem[6][1] cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
1 1
.names cpu0.mar[0] cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
1 1
.names cpu0.mar[1] cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
1 1
.names cpu0.ctrl_ro cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O[3]
1 1
.names cpu0.flags[1] cpu0.flags_SB_LUT4_I0_I3[0]
1 1
.names cpu0.ir[4] cpu0.flags_SB_LUT4_I0_I3[1]
1 1
.names cpu0.ir[5] cpu0.flags_SB_LUT4_I0_I3[2]
1 1
.names cpu0.mar[2] cpu0.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names cpu0.mar[3] cpu0.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
1 1
.names cpu0.ctrl_ri cpu0.mem[4]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
1 1
.names cpu0.mar[3] cpu0.mem[5]_SB_LUT4_I0_O[2]
1 1
.names cpu0.mar[2] cpu0.mem[5]_SB_LUT4_I0_O[3]
1 1
.names cpu0.mar[2] cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[3] cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
1 1
.names cpu0.mem[5][2] cpu0.mem[5]_SB_LUT4_I0_I1[0]
1 1
.names cpu0.mar[1] cpu0.mem[5]_SB_LUT4_I0_I1[2]
1 1
.names cpu0.mar[0] cpu0.mem[5]_SB_LUT4_I0_I1[3]
1 1
.names cpu0.ctrl_oi_SB_DFFN_Q_D_SB_LUT4_O_I2[2] cpu0.ctrl_co_SB_DFFN_Q_D[0]
1 1
.names cpu0.mar[3] cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2]
1 1
.names cpu0.mar[2] cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3]
1 1
.names cpu0.mem[6][2] cpu0.mem[5]_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
1 1
.names cpu0.mar[0] cpu0.mem[5]_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
1 1
.names cpu0.mar[1] cpu0.mem[5]_SB_LUT4_I0_O_SB_LUT4_O_I1[3]
1 1
.names cpu0.mar[2] cpu0.mem[1]_SB_LUT4_I1_O[2]
1 1
.names cpu0.mar[3] cpu0.mem[1]_SB_LUT4_I1_O[3]
1 1
.names cpu0.ir[2] cpu0.ctrl_io_SB_LUT4_I3_1_I2[0]
1 1
.names cpu0.ctrl_io cpu0.ctrl_io_SB_LUT4_I3_1_I2[2]
1 1
.names cpu0.mar[3] cpu0.mem[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
1 1
.names cpu0.mar[2] cpu0.mem[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names cpu0.ctrl_ri cpu0.mem[5]_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
1 1
.names cpu0.ctrl_ro cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O[3]
1 1
.names cpu0.mar[2] cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[3] cpu0.mem[4]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
1 1
.names cpu0.mar[2] cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
1 1
.names cpu0.mar[3] cpu0.mem[2]_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
1 1
.names cpu0.mar[2] cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
1 1
.names cpu0.mar[3] cpu0.mem[4]_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
1 1
.names cpu0.ctrl_ro cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0[3]
1 1
.names cpu0.mar[3] cpu0.mem[4]_SB_LUT4_I0_1_O[2]
1 1
.names cpu0.mar[2] cpu0.mem[4]_SB_LUT4_I0_1_O[3]
1 1
.names cpu0.mem[2][3] cpu0.mem[2]_SB_LUT4_I0_1_I1[0]
1 1
.names cpu0.mar[0] cpu0.mem[2]_SB_LUT4_I0_1_I1[2]
1 1
.names cpu0.mar[1] cpu0.mem[2]_SB_LUT4_I0_1_I1[3]
1 1
.names cpu0.mar[2] cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[3] cpu0.mem[2]_SB_LUT4_I0_2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
1 1
.names cpu0.mar[2] cpu0.mem[2]_SB_LUT4_I0_1_O[2]
1 1
.names cpu0.mar[3] cpu0.mem[2]_SB_LUT4_I0_1_O[3]
1 1
.names cpu0.mar[2] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names cpu0.mar[0] cpu0.bus_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names $false clk_SB_CARRY_CI_CO[0]
1 1
.names clk[0] clk_SB_CARRY_CI_CO[1]
1 1
.names $false cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names cpu0.pc[0] cpu0.pc_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names $false cpu0.stage_SB_DFFR_Q_D_SB_LUT4_O_I3[0]
1 1
.names cpu0.stage[0] cpu0.stage_SB_DFFR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false cpu0.b_reg_out_SB_LUT4_O_I3[0]
1 1
.names cpu0.b_reg_SB_LUT4_I3_O[0] cpu0.b_reg_out_SB_LUT4_O_I3[1]
1 1
.names cpu0.b_reg[0] cpu0.b_reg_out_SB_LUT4_O_6_I1[0]
1 1
.names $false cpu0.alu_SB_LUT4_O_I3[0]
1 1
.names cpu0.flag_c cpu0.alu_SB_LUT4_O_I3[8]
1 1
.names cpu0.clk clk[15]
1 1
.names cpu0.flag_c cpu0.alu[8]
1 1
.names cpu0.b_reg[0] cpu0.b_reg_out[0]
1 1
.names cpu0.ctrl_fi cpu0.ctrl_eo
1 1
.names cpu0.ctrl_ce cpu0.ctrl_ii
1 1
.names PIN_24 cpu0.reset
1 1
.names cpu0.out[0] out[0]
1 1
.names cpu0.out[1] out[1]
1 1
.names cpu0.out[2] out[2]
1 1
.names cpu0.out[3] out[3]
1 1
.names cpu0.out[4] out[4]
1 1
.names cpu0.out[5] out[5]
1 1
.names cpu0.out[6] out[6]
1 1
.names cpu0.out[7] out[7]
1 1
.end
