<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMAddressingModes.h source code [llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ARM_AM::AMSubMode,llvm::ARM_AM::AddrOpc,llvm::ARM_AM::ShiftOpc "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>ARM</a>/<a href='./'>MCTargetDesc</a>/<a href='ARMAddressingModes.h.html'>ARMAddressingModes.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMAddressingModes.h - ARM Addressing Modes -------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the ARM addressing mode implementation stuff.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_ARM_MCTARGETDESC_ARMADDRESSINGMODES_H">LLVM_LIB_TARGET_ARM_MCTARGETDESC_ARMADDRESSINGMODES_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_ARM_MCTARGETDESC_ARMADDRESSINGMODES_H" data-ref="_M/LLVM_LIB_TARGET_ARM_MCTARGETDESC_ARMADDRESSINGMODES_H">LLVM_LIB_TARGET_ARM_MCTARGETDESC_ARMADDRESSINGMODES_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/ADT/APFloat.h.html">"llvm/ADT/APFloat.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/ADT/bit.h.html">"llvm/ADT/bit.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i class="doc">/// ARM_AM - ARM Addressing Mode Stuff</i></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">ARM_AM</span> {</td></tr>
<tr><th id="27">27</th><td>  <b>enum</b> <dfn class="type def" id="llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</dfn> {</td></tr>
<tr><th id="28">28</th><td>    <dfn class="enum" id="llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</dfn> = <var>0</var>,</td></tr>
<tr><th id="29">29</th><td>    <dfn class="enum" id="llvm::ARM_AM::ShiftOpc::asr" title='llvm::ARM_AM::ShiftOpc::asr' data-ref="llvm::ARM_AM::ShiftOpc::asr">asr</dfn>,</td></tr>
<tr><th id="30">30</th><td>    <dfn class="enum" id="llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</dfn>,</td></tr>
<tr><th id="31">31</th><td>    <dfn class="enum" id="llvm::ARM_AM::ShiftOpc::lsr" title='llvm::ARM_AM::ShiftOpc::lsr' data-ref="llvm::ARM_AM::ShiftOpc::lsr">lsr</dfn>,</td></tr>
<tr><th id="32">32</th><td>    <dfn class="enum" id="llvm::ARM_AM::ShiftOpc::ror" title='llvm::ARM_AM::ShiftOpc::ror' data-ref="llvm::ARM_AM::ShiftOpc::ror">ror</dfn>,</td></tr>
<tr><th id="33">33</th><td>    <dfn class="enum" id="llvm::ARM_AM::ShiftOpc::rrx" title='llvm::ARM_AM::ShiftOpc::rrx' data-ref="llvm::ARM_AM::ShiftOpc::rrx">rrx</dfn></td></tr>
<tr><th id="34">34</th><td>  };</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>  <b>enum</b> <dfn class="type def" id="llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</dfn> {</td></tr>
<tr><th id="37">37</th><td>    <dfn class="enum" id="llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</dfn> = <var>0</var>,</td></tr>
<tr><th id="38">38</th><td>    <dfn class="enum" id="llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</dfn></td></tr>
<tr><th id="39">39</th><td>  };</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <b>inline</b> <em>const</em> <em>char</em> *<dfn class="decl def" id="_ZN4llvm6ARM_AM13getAddrOpcStrENS0_7AddrOpcE" title='llvm::ARM_AM::getAddrOpcStr' data-ref="_ZN4llvm6ARM_AM13getAddrOpcStrENS0_7AddrOpcE">getAddrOpcStr</dfn>(<a class="type" href="#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col3 decl" id="1053Op" title='Op' data-type='llvm::ARM_AM::AddrOpc' data-ref="1053Op">Op</dfn>) { <b>return</b> <a class="local col3 ref" href="#1053Op" title='Op' data-ref="1053Op">Op</a> == <a class="enum" href="#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a> ? <q>"-"</q> : <q>""</q>; }</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <b>inline</b> <em>const</em> <em>char</em> *<dfn class="decl def" id="_ZN4llvm6ARM_AM14getShiftOpcStrENS0_8ShiftOpcE" title='llvm::ARM_AM::getShiftOpcStr' data-ref="_ZN4llvm6ARM_AM14getShiftOpcStrENS0_8ShiftOpcE">getShiftOpcStr</dfn>(<a class="type" href="#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col4 decl" id="1054Op" title='Op' data-type='llvm::ARM_AM::ShiftOpc' data-ref="1054Op">Op</dfn>) {</td></tr>
<tr><th id="44">44</th><td>    <b>switch</b> (<a class="local col4 ref" href="#1054Op" title='Op' data-ref="1054Op">Op</a>) {</td></tr>
<tr><th id="45">45</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown shift opc!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 45)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown shift opc!"</q>);</td></tr>
<tr><th id="46">46</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::ShiftOpc::asr" title='llvm::ARM_AM::ShiftOpc::asr' data-ref="llvm::ARM_AM::ShiftOpc::asr">asr</a>: <b>return</b> <q>"asr"</q>;</td></tr>
<tr><th id="47">47</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>: <b>return</b> <q>"lsl"</q>;</td></tr>
<tr><th id="48">48</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::ShiftOpc::lsr" title='llvm::ARM_AM::ShiftOpc::lsr' data-ref="llvm::ARM_AM::ShiftOpc::lsr">lsr</a>: <b>return</b> <q>"lsr"</q>;</td></tr>
<tr><th id="49">49</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::ShiftOpc::ror" title='llvm::ARM_AM::ShiftOpc::ror' data-ref="llvm::ARM_AM::ShiftOpc::ror">ror</a>: <b>return</b> <q>"ror"</q>;</td></tr>
<tr><th id="50">50</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::ShiftOpc::rrx" title='llvm::ARM_AM::ShiftOpc::rrx' data-ref="llvm::ARM_AM::ShiftOpc::rrx">rrx</a>: <b>return</b> <q>"rrx"</q>;</td></tr>
<tr><th id="51">51</th><td>    }</td></tr>
<tr><th id="52">52</th><td>  }</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM19getShiftOpcEncodingENS0_8ShiftOpcE" title='llvm::ARM_AM::getShiftOpcEncoding' data-ref="_ZN4llvm6ARM_AM19getShiftOpcEncodingENS0_8ShiftOpcE">getShiftOpcEncoding</dfn>(<a class="type" href="#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col5 decl" id="1055Op" title='Op' data-type='llvm::ARM_AM::ShiftOpc' data-ref="1055Op">Op</dfn>) {</td></tr>
<tr><th id="55">55</th><td>    <b>switch</b> (<a class="local col5 ref" href="#1055Op" title='Op' data-ref="1055Op">Op</a>) {</td></tr>
<tr><th id="56">56</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown shift opc!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 56)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown shift opc!"</q>);</td></tr>
<tr><th id="57">57</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::ShiftOpc::asr" title='llvm::ARM_AM::ShiftOpc::asr' data-ref="llvm::ARM_AM::ShiftOpc::asr">asr</a>: <b>return</b> <var>2</var>;</td></tr>
<tr><th id="58">58</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="59">59</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::ShiftOpc::lsr" title='llvm::ARM_AM::ShiftOpc::lsr' data-ref="llvm::ARM_AM::ShiftOpc::lsr">lsr</a>: <b>return</b> <var>1</var>;</td></tr>
<tr><th id="60">60</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::ShiftOpc::ror" title='llvm::ARM_AM::ShiftOpc::ror' data-ref="llvm::ARM_AM::ShiftOpc::ror">ror</a>: <b>return</b> <var>3</var>;</td></tr>
<tr><th id="61">61</th><td>    }</td></tr>
<tr><th id="62">62</th><td>  }</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <b>enum</b> <dfn class="type def" id="llvm::ARM_AM::AMSubMode" title='llvm::ARM_AM::AMSubMode' data-ref="llvm::ARM_AM::AMSubMode">AMSubMode</dfn> {</td></tr>
<tr><th id="65">65</th><td>    <dfn class="enum" id="llvm::ARM_AM::AMSubMode::bad_am_submode" title='llvm::ARM_AM::AMSubMode::bad_am_submode' data-ref="llvm::ARM_AM::AMSubMode::bad_am_submode">bad_am_submode</dfn> = <var>0</var>,</td></tr>
<tr><th id="66">66</th><td>    <dfn class="enum" id="llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</dfn>,</td></tr>
<tr><th id="67">67</th><td>    <dfn class="enum" id="llvm::ARM_AM::AMSubMode::ib" title='llvm::ARM_AM::AMSubMode::ib' data-ref="llvm::ARM_AM::AMSubMode::ib">ib</dfn>,</td></tr>
<tr><th id="68">68</th><td>    <dfn class="enum" id="llvm::ARM_AM::AMSubMode::da" title='llvm::ARM_AM::AMSubMode::da' data-ref="llvm::ARM_AM::AMSubMode::da">da</dfn>,</td></tr>
<tr><th id="69">69</th><td>    <dfn class="enum" id="llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</dfn></td></tr>
<tr><th id="70">70</th><td>  };</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <b>inline</b> <em>const</em> <em>char</em> *<dfn class="decl def" id="_ZN4llvm6ARM_AM15getAMSubModeStrENS0_9AMSubModeE" title='llvm::ARM_AM::getAMSubModeStr' data-ref="_ZN4llvm6ARM_AM15getAMSubModeStrENS0_9AMSubModeE">getAMSubModeStr</dfn>(<a class="type" href="#llvm::ARM_AM::AMSubMode" title='llvm::ARM_AM::AMSubMode' data-ref="llvm::ARM_AM::AMSubMode">AMSubMode</a> <dfn class="local col6 decl" id="1056Mode" title='Mode' data-type='llvm::ARM_AM::AMSubMode' data-ref="1056Mode">Mode</dfn>) {</td></tr>
<tr><th id="73">73</th><td>    <b>switch</b> (<a class="local col6 ref" href="#1056Mode" title='Mode' data-ref="1056Mode">Mode</a>) {</td></tr>
<tr><th id="74">74</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown addressing sub-mode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 74)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown addressing sub-mode!"</q>);</td></tr>
<tr><th id="75">75</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::AMSubMode::ia" title='llvm::ARM_AM::AMSubMode::ia' data-ref="llvm::ARM_AM::AMSubMode::ia">ia</a>: <b>return</b> <q>"ia"</q>;</td></tr>
<tr><th id="76">76</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::AMSubMode::ib" title='llvm::ARM_AM::AMSubMode::ib' data-ref="llvm::ARM_AM::AMSubMode::ib">ib</a>: <b>return</b> <q>"ib"</q>;</td></tr>
<tr><th id="77">77</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::AMSubMode::da" title='llvm::ARM_AM::AMSubMode::da' data-ref="llvm::ARM_AM::AMSubMode::da">da</a>: <b>return</b> <q>"da"</q>;</td></tr>
<tr><th id="78">78</th><td>    <b>case</b> <span class="namespace">ARM_AM::</span><a class="enum" href="#llvm::ARM_AM::AMSubMode::db" title='llvm::ARM_AM::AMSubMode::db' data-ref="llvm::ARM_AM::AMSubMode::db">db</a>: <b>return</b> <q>"db"</q>;</td></tr>
<tr><th id="79">79</th><td>    }</td></tr>
<tr><th id="80">80</th><td>  }</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc">/// rotr32 - Rotate a 32-bit unsigned value right by a specified # bits.</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="84">84</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1057Val" title='Val' data-type='unsigned int' data-ref="1057Val">Val</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="1058Amt" title='Amt' data-type='unsigned int' data-ref="1058Amt">Amt</dfn>) {</td></tr>
<tr><th id="85">85</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Amt &lt; 32 &amp;&amp; &quot;Invalid rotate amount&quot;) ? void (0) : __assert_fail (&quot;Amt &lt; 32 &amp;&amp; \&quot;Invalid rotate amount\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 85, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#1058Amt" title='Amt' data-ref="1058Amt">Amt</a> &lt; <var>32</var> &amp;&amp; <q>"Invalid rotate amount"</q>);</td></tr>
<tr><th id="86">86</th><td>    <b>return</b> (<a class="local col7 ref" href="#1057Val" title='Val' data-ref="1057Val">Val</a> &gt;&gt; <a class="local col8 ref" href="#1058Amt" title='Amt' data-ref="1058Amt">Amt</a>) | (<a class="local col7 ref" href="#1057Val" title='Val' data-ref="1057Val">Val</a> &lt;&lt; ((<var>32</var>-<a class="local col8 ref" href="#1058Amt" title='Amt' data-ref="1058Amt">Amt</a>)&amp;<var>31</var>));</td></tr>
<tr><th id="87">87</th><td>  }</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i class="doc">/// rotl32 - Rotate a 32-bit unsigned value left by a specified # bits.</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="91">91</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM6rotl32Ejj" title='llvm::ARM_AM::rotl32' data-ref="_ZN4llvm6ARM_AM6rotl32Ejj">rotl32</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1059Val" title='Val' data-type='unsigned int' data-ref="1059Val">Val</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1060Amt" title='Amt' data-type='unsigned int' data-ref="1060Amt">Amt</dfn>) {</td></tr>
<tr><th id="92">92</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Amt &lt; 32 &amp;&amp; &quot;Invalid rotate amount&quot;) ? void (0) : __assert_fail (&quot;Amt &lt; 32 &amp;&amp; \&quot;Invalid rotate amount\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 92, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#1060Amt" title='Amt' data-ref="1060Amt">Amt</a> &lt; <var>32</var> &amp;&amp; <q>"Invalid rotate amount"</q>);</td></tr>
<tr><th id="93">93</th><td>    <b>return</b> (<a class="local col9 ref" href="#1059Val" title='Val' data-ref="1059Val">Val</a> &lt;&lt; <a class="local col0 ref" href="#1060Amt" title='Amt' data-ref="1060Amt">Amt</a>) | (<a class="local col9 ref" href="#1059Val" title='Val' data-ref="1059Val">Val</a> &gt;&gt; ((<var>32</var>-<a class="local col0 ref" href="#1060Amt" title='Amt' data-ref="1060Amt">Amt</a>)&amp;<var>31</var>));</td></tr>
<tr><th id="94">94</th><td>  }</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="97">97</th><td><i>  // Addressing Mode #1: shift_operand with registers</i></td></tr>
<tr><th id="98">98</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="99">99</th><td><i>  //</i></td></tr>
<tr><th id="100">100</th><td><i>  // This 'addressing mode' is used for arithmetic instructions.  It can</i></td></tr>
<tr><th id="101">101</th><td><i>  // represent things like:</i></td></tr>
<tr><th id="102">102</th><td><i>  //   reg</i></td></tr>
<tr><th id="103">103</th><td><i>  //   reg [asr|lsl|lsr|ror|rrx] reg</i></td></tr>
<tr><th id="104">104</th><td><i>  //   reg [asr|lsl|lsr|ror|rrx] imm</i></td></tr>
<tr><th id="105">105</th><td><i>  //</i></td></tr>
<tr><th id="106">106</th><td><i>  // This is stored three operands [rega, regb, opc].  The first is the base</i></td></tr>
<tr><th id="107">107</th><td><i>  // reg, the second is the shift amount (or reg0 if not present or imm).  The</i></td></tr>
<tr><th id="108">108</th><td><i>  // third operand encodes the shift opcode and the imm if a reg isn't present.</i></td></tr>
<tr><th id="109">109</th><td><i>  //</i></td></tr>
<tr><th id="110">110</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</dfn>(<a class="type" href="#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col1 decl" id="1061ShOp" title='ShOp' data-type='llvm::ARM_AM::ShiftOpc' data-ref="1061ShOp">ShOp</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="1062Imm" title='Imm' data-type='unsigned int' data-ref="1062Imm">Imm</dfn>) {</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <a class="local col1 ref" href="#1061ShOp" title='ShOp' data-ref="1061ShOp">ShOp</a> | (<a class="local col2 ref" href="#1062Imm" title='Imm' data-ref="1062Imm">Imm</a> &lt;&lt; <var>3</var>);</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM14getSORegOffsetEj" title='llvm::ARM_AM::getSORegOffset' data-ref="_ZN4llvm6ARM_AM14getSORegOffsetEj">getSORegOffset</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1063Op" title='Op' data-type='unsigned int' data-ref="1063Op">Op</dfn>) { <b>return</b> <a class="local col3 ref" href="#1063Op" title='Op' data-ref="1063Op">Op</a> &gt;&gt; <var>3</var>; }</td></tr>
<tr><th id="114">114</th><td>  <b>inline</b> <a class="type" href="#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="decl def" id="_ZN4llvm6ARM_AM12getSORegShOpEj" title='llvm::ARM_AM::getSORegShOp' data-ref="_ZN4llvm6ARM_AM12getSORegShOpEj">getSORegShOp</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1064Op" title='Op' data-type='unsigned int' data-ref="1064Op">Op</dfn>) { <b>return</b> (<a class="type" href="#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a>)(<a class="local col4 ref" href="#1064Op" title='Op' data-ref="1064Op">Op</a> &amp; <var>7</var>); }</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i class="doc">/// getSOImmValImm - Given an encoded imm field for the reg/imm form, return</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">  /// the 8-bit imm value.</i></td></tr>
<tr><th id="118">118</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM14getSOImmValImmEj" title='llvm::ARM_AM::getSOImmValImm' data-ref="_ZN4llvm6ARM_AM14getSOImmValImmEj">getSOImmValImm</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1065Imm" title='Imm' data-type='unsigned int' data-ref="1065Imm">Imm</dfn>) { <b>return</b> <a class="local col5 ref" href="#1065Imm" title='Imm' data-ref="1065Imm">Imm</a> &amp; <var>0xFF</var>; }</td></tr>
<tr><th id="119">119</th><td>  <i class="doc">/// getSOImmValRot - Given an encoded imm field for the reg/imm form, return</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">  /// the rotate amount.</i></td></tr>
<tr><th id="121">121</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM14getSOImmValRotEj" title='llvm::ARM_AM::getSOImmValRot' data-ref="_ZN4llvm6ARM_AM14getSOImmValRotEj">getSOImmValRot</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1066Imm" title='Imm' data-type='unsigned int' data-ref="1066Imm">Imm</dfn>) { <b>return</b> (<a class="local col6 ref" href="#1066Imm" title='Imm' data-ref="1066Imm">Imm</a> &gt;&gt; <var>8</var>) * <var>2</var>; }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <i class="doc">/// getSOImmValRotate - Try to handle Imm with an immediate shifter operand,</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">  /// computing the rotate amount to use.  If this immediate value cannot be</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">  /// handled with a single shifter-op, determine a good rotate amount that will</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  /// take a maximal chunk of bits out of the immediate.</i></td></tr>
<tr><th id="127">127</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM17getSOImmValRotateEj" title='llvm::ARM_AM::getSOImmValRotate' data-ref="_ZN4llvm6ARM_AM17getSOImmValRotateEj">getSOImmValRotate</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1067Imm" title='Imm' data-type='unsigned int' data-ref="1067Imm">Imm</dfn>) {</td></tr>
<tr><th id="128">128</th><td>    <i>// 8-bit (or less) immediates are trivially shifter_operands with a rotate</i></td></tr>
<tr><th id="129">129</th><td><i>    // of zero.</i></td></tr>
<tr><th id="130">130</th><td>    <b>if</b> ((<a class="local col7 ref" href="#1067Imm" title='Imm' data-ref="1067Imm">Imm</a> &amp; ~<var>255U</var>) == <var>0</var>) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>    <i>// Use CTZ to compute the rotate amount.</i></td></tr>
<tr><th id="133">133</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="1068TZ" title='TZ' data-type='unsigned int' data-ref="1068TZ">TZ</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col7 ref" href="#1067Imm" title='Imm' data-ref="1067Imm">Imm</a>);</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>    <i>// Rotate amount must be even.  Something like 0x200 must be rotated 8 bits,</i></td></tr>
<tr><th id="136">136</th><td><i>    // not 9.</i></td></tr>
<tr><th id="137">137</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="1069RotAmt" title='RotAmt' data-type='unsigned int' data-ref="1069RotAmt">RotAmt</dfn> = <a class="local col8 ref" href="#1068TZ" title='TZ' data-ref="1068TZ">TZ</a> &amp; ~<var>1</var>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>    <i>// If we can handle this spread, return it.</i></td></tr>
<tr><th id="140">140</th><td>    <b>if</b> ((<a class="ref" href="#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<a class="local col7 ref" href="#1067Imm" title='Imm' data-ref="1067Imm">Imm</a>, <a class="local col9 ref" href="#1069RotAmt" title='RotAmt' data-ref="1069RotAmt">RotAmt</a>) &amp; ~<var>255U</var>) == <var>0</var>)</td></tr>
<tr><th id="141">141</th><td>      <b>return</b> (<var>32</var>-<a class="local col9 ref" href="#1069RotAmt" title='RotAmt' data-ref="1069RotAmt">RotAmt</a>)&amp;<var>31</var>;  <i>// HW rotates right, not left.</i></td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>    <i>// For values like 0xF000000F, we should ignore the low 6 bits, then</i></td></tr>
<tr><th id="144">144</th><td><i>    // retry the hunt.</i></td></tr>
<tr><th id="145">145</th><td>    <b>if</b> (<a class="local col7 ref" href="#1067Imm" title='Imm' data-ref="1067Imm">Imm</a> &amp; <var>63U</var>) {</td></tr>
<tr><th id="146">146</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="1070TZ2" title='TZ2' data-type='unsigned int' data-ref="1070TZ2">TZ2</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col7 ref" href="#1067Imm" title='Imm' data-ref="1067Imm">Imm</a> &amp; ~<var>63U</var>);</td></tr>
<tr><th id="147">147</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="1071RotAmt2" title='RotAmt2' data-type='unsigned int' data-ref="1071RotAmt2">RotAmt2</dfn> = <a class="local col0 ref" href="#1070TZ2" title='TZ2' data-ref="1070TZ2">TZ2</a> &amp; ~<var>1</var>;</td></tr>
<tr><th id="148">148</th><td>      <b>if</b> ((<a class="ref" href="#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<a class="local col7 ref" href="#1067Imm" title='Imm' data-ref="1067Imm">Imm</a>, <a class="local col1 ref" href="#1071RotAmt2" title='RotAmt2' data-ref="1071RotAmt2">RotAmt2</a>) &amp; ~<var>255U</var>) == <var>0</var>)</td></tr>
<tr><th id="149">149</th><td>        <b>return</b> (<var>32</var>-<a class="local col1 ref" href="#1071RotAmt2" title='RotAmt2' data-ref="1071RotAmt2">RotAmt2</a>)&amp;<var>31</var>;  <i>// HW rotates right, not left.</i></td></tr>
<tr><th id="150">150</th><td>    }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <i>// Otherwise, we have no way to cover this span of bits with a single</i></td></tr>
<tr><th id="153">153</th><td><i>    // shifter_op immediate.  Return a chunk of bits that will be useful to</i></td></tr>
<tr><th id="154">154</th><td><i>    // handle.</i></td></tr>
<tr><th id="155">155</th><td>    <b>return</b> (<var>32</var>-<a class="local col9 ref" href="#1069RotAmt" title='RotAmt' data-ref="1069RotAmt">RotAmt</a>)&amp;<var>31</var>;  <i>// HW rotates right, not left.</i></td></tr>
<tr><th id="156">156</th><td>  }</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i class="doc">/// getSOImmVal - Given a 32-bit immediate, if it is something that can fit</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">  /// into an shifter_operand immediate operand, return the 12-bit encoding for</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">  /// it.  If not, return -1.</i></td></tr>
<tr><th id="161">161</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1072Arg" title='Arg' data-type='unsigned int' data-ref="1072Arg">Arg</dfn>) {</td></tr>
<tr><th id="162">162</th><td>    <i>// 8-bit (or less) immediates are trivially shifter_operands with a rotate</i></td></tr>
<tr><th id="163">163</th><td><i>    // of zero.</i></td></tr>
<tr><th id="164">164</th><td>    <b>if</b> ((<a class="local col2 ref" href="#1072Arg" title='Arg' data-ref="1072Arg">Arg</a> &amp; ~<var>255U</var>) == <var>0</var>) <b>return</b> <a class="local col2 ref" href="#1072Arg" title='Arg' data-ref="1072Arg">Arg</a>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="1073RotAmt" title='RotAmt' data-type='unsigned int' data-ref="1073RotAmt">RotAmt</dfn> = <a class="ref" href="#_ZN4llvm6ARM_AM17getSOImmValRotateEj" title='llvm::ARM_AM::getSOImmValRotate' data-ref="_ZN4llvm6ARM_AM17getSOImmValRotateEj">getSOImmValRotate</a>(<a class="local col2 ref" href="#1072Arg" title='Arg' data-ref="1072Arg">Arg</a>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>    <i>// If this cannot be handled with a single shifter_op, bail out.</i></td></tr>
<tr><th id="169">169</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(~<var>255U</var>, <a class="local col3 ref" href="#1073RotAmt" title='RotAmt' data-ref="1073RotAmt">RotAmt</a>) &amp; <a class="local col2 ref" href="#1072Arg" title='Arg' data-ref="1072Arg">Arg</a>)</td></tr>
<tr><th id="170">170</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>    <i>// Encode this correctly.</i></td></tr>
<tr><th id="173">173</th><td>    <b>return</b> <a class="ref" href="#_ZN4llvm6ARM_AM6rotl32Ejj" title='llvm::ARM_AM::rotl32' data-ref="_ZN4llvm6ARM_AM6rotl32Ejj">rotl32</a>(<a class="local col2 ref" href="#1072Arg" title='Arg' data-ref="1072Arg">Arg</a>, <a class="local col3 ref" href="#1073RotAmt" title='RotAmt' data-ref="1073RotAmt">RotAmt</a>) | ((<a class="local col3 ref" href="#1073RotAmt" title='RotAmt' data-ref="1073RotAmt">RotAmt</a>&gt;&gt;<var>1</var>) &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="174">174</th><td>  }</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <i class="doc">/// isSOImmTwoPartVal - Return true if the specified value can be obtained by</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">  /// or'ing together two SOImmVal's.</i></td></tr>
<tr><th id="178">178</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj" title='llvm::ARM_AM::isSOImmTwoPartVal' data-ref="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj">isSOImmTwoPartVal</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1074V" title='V' data-type='unsigned int' data-ref="1074V">V</dfn>) {</td></tr>
<tr><th id="179">179</th><td>    <i>// If this can be handled with a single shifter_op, bail out.</i></td></tr>
<tr><th id="180">180</th><td>    <a class="local col4 ref" href="#1074V" title='V' data-ref="1074V">V</a> = <a class="ref" href="#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(~<var>255U</var>, <a class="ref" href="#_ZN4llvm6ARM_AM17getSOImmValRotateEj" title='llvm::ARM_AM::getSOImmValRotate' data-ref="_ZN4llvm6ARM_AM17getSOImmValRotateEj">getSOImmValRotate</a>(<a class="local col4 ref" href="#1074V" title='V' data-ref="1074V">V</a>)) &amp; <a class="local col4 ref" href="#1074V" title='V' data-ref="1074V">V</a>;</td></tr>
<tr><th id="181">181</th><td>    <b>if</b> (<a class="local col4 ref" href="#1074V" title='V' data-ref="1074V">V</a> == <var>0</var>)</td></tr>
<tr><th id="182">182</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>    <i>// If this can be handled with two shifter_op's, accept.</i></td></tr>
<tr><th id="185">185</th><td>    <a class="local col4 ref" href="#1074V" title='V' data-ref="1074V">V</a> = <a class="ref" href="#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(~<var>255U</var>, <a class="ref" href="#_ZN4llvm6ARM_AM17getSOImmValRotateEj" title='llvm::ARM_AM::getSOImmValRotate' data-ref="_ZN4llvm6ARM_AM17getSOImmValRotateEj">getSOImmValRotate</a>(<a class="local col4 ref" href="#1074V" title='V' data-ref="1074V">V</a>)) &amp; <a class="local col4 ref" href="#1074V" title='V' data-ref="1074V">V</a>;</td></tr>
<tr><th id="186">186</th><td>    <b>return</b> <a class="local col4 ref" href="#1074V" title='V' data-ref="1074V">V</a> == <var>0</var>;</td></tr>
<tr><th id="187">187</th><td>  }</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <i class="doc">/// getSOImmTwoPartFirst - If V is a value that satisfies isSOImmTwoPartVal,</i></td></tr>
<tr><th id="190">190</th><td><i class="doc">  /// return the first chunk of it.</i></td></tr>
<tr><th id="191">191</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj" title='llvm::ARM_AM::getSOImmTwoPartFirst' data-ref="_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj">getSOImmTwoPartFirst</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1075V" title='V' data-type='unsigned int' data-ref="1075V">V</dfn>) {</td></tr>
<tr><th id="192">192</th><td>    <b>return</b> <a class="ref" href="#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<var>255U</var>, <a class="ref" href="#_ZN4llvm6ARM_AM17getSOImmValRotateEj" title='llvm::ARM_AM::getSOImmValRotate' data-ref="_ZN4llvm6ARM_AM17getSOImmValRotateEj">getSOImmValRotate</a>(<a class="local col5 ref" href="#1075V" title='V' data-ref="1075V">V</a>)) &amp; <a class="local col5 ref" href="#1075V" title='V' data-ref="1075V">V</a>;</td></tr>
<tr><th id="193">193</th><td>  }</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <i class="doc">/// getSOImmTwoPartSecond - If V is a value that satisfies isSOImmTwoPartVal,</i></td></tr>
<tr><th id="196">196</th><td><i class="doc">  /// return the second chunk of it.</i></td></tr>
<tr><th id="197">197</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj" title='llvm::ARM_AM::getSOImmTwoPartSecond' data-ref="_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj">getSOImmTwoPartSecond</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1076V" title='V' data-type='unsigned int' data-ref="1076V">V</dfn>) {</td></tr>
<tr><th id="198">198</th><td>    <i>// Mask out the first hunk.</i></td></tr>
<tr><th id="199">199</th><td>    <a class="local col6 ref" href="#1076V" title='V' data-ref="1076V">V</a> = <a class="ref" href="#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(~<var>255U</var>, <a class="ref" href="#_ZN4llvm6ARM_AM17getSOImmValRotateEj" title='llvm::ARM_AM::getSOImmValRotate' data-ref="_ZN4llvm6ARM_AM17getSOImmValRotateEj">getSOImmValRotate</a>(<a class="local col6 ref" href="#1076V" title='V' data-ref="1076V">V</a>)) &amp; <a class="local col6 ref" href="#1076V" title='V' data-ref="1076V">V</a>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>    <i>// Take what's left.</i></td></tr>
<tr><th id="202">202</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (V == (rotr32(255U, getSOImmValRotate(V)) &amp; V)) ? void (0) : __assert_fail (&quot;V == (rotr32(255U, getSOImmValRotate(V)) &amp; V)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 202, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#1076V" title='V' data-ref="1076V">V</a> == (<a class="ref" href="#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<var>255U</var>, <a class="ref" href="#_ZN4llvm6ARM_AM17getSOImmValRotateEj" title='llvm::ARM_AM::getSOImmValRotate' data-ref="_ZN4llvm6ARM_AM17getSOImmValRotateEj">getSOImmValRotate</a>(<a class="local col6 ref" href="#1076V" title='V' data-ref="1076V">V</a>)) &amp; <a class="local col6 ref" href="#1076V" title='V' data-ref="1076V">V</a>));</td></tr>
<tr><th id="203">203</th><td>    <b>return</b> <a class="local col6 ref" href="#1076V" title='V' data-ref="1076V">V</a>;</td></tr>
<tr><th id="204">204</th><td>  }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <i class="doc">/// getThumbImmValShift - Try to handle Imm with a 8-bit immediate followed</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">  /// by a left shift. Returns the shift amount to use.</i></td></tr>
<tr><th id="208">208</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM19getThumbImmValShiftEj" title='llvm::ARM_AM::getThumbImmValShift' data-ref="_ZN4llvm6ARM_AM19getThumbImmValShiftEj">getThumbImmValShift</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1077Imm" title='Imm' data-type='unsigned int' data-ref="1077Imm">Imm</dfn>) {</td></tr>
<tr><th id="209">209</th><td>    <i>// 8-bit (or less) immediates are trivially immediate operand with a shift</i></td></tr>
<tr><th id="210">210</th><td><i>    // of zero.</i></td></tr>
<tr><th id="211">211</th><td>    <b>if</b> ((<a class="local col7 ref" href="#1077Imm" title='Imm' data-ref="1077Imm">Imm</a> &amp; ~<var>255U</var>) == <var>0</var>) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>    <i>// Use CTZ to compute the shift amount.</i></td></tr>
<tr><th id="214">214</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col7 ref" href="#1077Imm" title='Imm' data-ref="1077Imm">Imm</a>);</td></tr>
<tr><th id="215">215</th><td>  }</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i class="doc">/// isThumbImmShiftedVal - Return true if the specified value can be obtained</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">  /// by left shifting a 8-bit immediate.</i></td></tr>
<tr><th id="219">219</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM20isThumbImmShiftedValEj" title='llvm::ARM_AM::isThumbImmShiftedVal' data-ref="_ZN4llvm6ARM_AM20isThumbImmShiftedValEj">isThumbImmShiftedVal</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1078V" title='V' data-type='unsigned int' data-ref="1078V">V</dfn>) {</td></tr>
<tr><th id="220">220</th><td>    <i>// If this can be handled with</i></td></tr>
<tr><th id="221">221</th><td>    <a class="local col8 ref" href="#1078V" title='V' data-ref="1078V">V</a> = (~<var>255U</var> &lt;&lt; <a class="ref" href="#_ZN4llvm6ARM_AM19getThumbImmValShiftEj" title='llvm::ARM_AM::getThumbImmValShift' data-ref="_ZN4llvm6ARM_AM19getThumbImmValShiftEj">getThumbImmValShift</a>(<a class="local col8 ref" href="#1078V" title='V' data-ref="1078V">V</a>)) &amp; <a class="local col8 ref" href="#1078V" title='V' data-ref="1078V">V</a>;</td></tr>
<tr><th id="222">222</th><td>    <b>return</b> <a class="local col8 ref" href="#1078V" title='V' data-ref="1078V">V</a> == <var>0</var>;</td></tr>
<tr><th id="223">223</th><td>  }</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i class="doc">/// getThumbImm16ValShift - Try to handle Imm with a 16-bit immediate followed</i></td></tr>
<tr><th id="226">226</th><td><i class="doc">  /// by a left shift. Returns the shift amount to use.</i></td></tr>
<tr><th id="227">227</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM21getThumbImm16ValShiftEj" title='llvm::ARM_AM::getThumbImm16ValShift' data-ref="_ZN4llvm6ARM_AM21getThumbImm16ValShiftEj">getThumbImm16ValShift</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1079Imm" title='Imm' data-type='unsigned int' data-ref="1079Imm">Imm</dfn>) {</td></tr>
<tr><th id="228">228</th><td>    <i>// 16-bit (or less) immediates are trivially immediate operand with a shift</i></td></tr>
<tr><th id="229">229</th><td><i>    // of zero.</i></td></tr>
<tr><th id="230">230</th><td>    <b>if</b> ((<a class="local col9 ref" href="#1079Imm" title='Imm' data-ref="1079Imm">Imm</a> &amp; ~<var>65535U</var>) == <var>0</var>) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>    <i>// Use CTZ to compute the shift amount.</i></td></tr>
<tr><th id="233">233</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col9 ref" href="#1079Imm" title='Imm' data-ref="1079Imm">Imm</a>);</td></tr>
<tr><th id="234">234</th><td>  }</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i class="doc">/// isThumbImm16ShiftedVal - Return true if the specified value can be</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">  /// obtained by left shifting a 16-bit immediate.</i></td></tr>
<tr><th id="238">238</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM22isThumbImm16ShiftedValEj" title='llvm::ARM_AM::isThumbImm16ShiftedVal' data-ref="_ZN4llvm6ARM_AM22isThumbImm16ShiftedValEj">isThumbImm16ShiftedVal</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1080V" title='V' data-type='unsigned int' data-ref="1080V">V</dfn>) {</td></tr>
<tr><th id="239">239</th><td>    <i>// If this can be handled with</i></td></tr>
<tr><th id="240">240</th><td>    <a class="local col0 ref" href="#1080V" title='V' data-ref="1080V">V</a> = (~<var>65535U</var> &lt;&lt; <a class="ref" href="#_ZN4llvm6ARM_AM21getThumbImm16ValShiftEj" title='llvm::ARM_AM::getThumbImm16ValShift' data-ref="_ZN4llvm6ARM_AM21getThumbImm16ValShiftEj">getThumbImm16ValShift</a>(<a class="local col0 ref" href="#1080V" title='V' data-ref="1080V">V</a>)) &amp; <a class="local col0 ref" href="#1080V" title='V' data-ref="1080V">V</a>;</td></tr>
<tr><th id="241">241</th><td>    <b>return</b> <a class="local col0 ref" href="#1080V" title='V' data-ref="1080V">V</a> == <var>0</var>;</td></tr>
<tr><th id="242">242</th><td>  }</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <i class="doc">/// getThumbImmNonShiftedVal - If V is a value that satisfies</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  /// isThumbImmShiftedVal, return the non-shiftd value.</i></td></tr>
<tr><th id="246">246</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM24getThumbImmNonShiftedValEj" title='llvm::ARM_AM::getThumbImmNonShiftedVal' data-ref="_ZN4llvm6ARM_AM24getThumbImmNonShiftedValEj">getThumbImmNonShiftedVal</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1081V" title='V' data-type='unsigned int' data-ref="1081V">V</dfn>) {</td></tr>
<tr><th id="247">247</th><td>    <b>return</b> <a class="local col1 ref" href="#1081V" title='V' data-ref="1081V">V</a> &gt;&gt; <a class="ref" href="#_ZN4llvm6ARM_AM19getThumbImmValShiftEj" title='llvm::ARM_AM::getThumbImmValShift' data-ref="_ZN4llvm6ARM_AM19getThumbImmValShiftEj">getThumbImmValShift</a>(<a class="local col1 ref" href="#1081V" title='V' data-ref="1081V">V</a>);</td></tr>
<tr><th id="248">248</th><td>  }</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i class="doc">/// getT2SOImmValSplat - Return the 12-bit encoded representation</i></td></tr>
<tr><th id="252">252</th><td><i class="doc">  /// if the specified value can be obtained by splatting the low 8 bits</i></td></tr>
<tr><th id="253">253</th><td><i class="doc">  /// into every other byte or every byte of a 32-bit value. i.e.,</i></td></tr>
<tr><th id="254">254</th><td><i class="doc">  ///     00000000 00000000 00000000 abcdefgh    control = 0</i></td></tr>
<tr><th id="255">255</th><td><i class="doc">  ///     00000000 abcdefgh 00000000 abcdefgh    control = 1</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">  ///     abcdefgh 00000000 abcdefgh 00000000    control = 2</i></td></tr>
<tr><th id="257">257</th><td><i class="doc">  ///     abcdefgh abcdefgh abcdefgh abcdefgh    control = 3</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">  /// Return -1 if none of the above apply.</i></td></tr>
<tr><th id="259">259</th><td><i class="doc">  /// See ARM Reference Manual A6.3.2.</i></td></tr>
<tr><th id="260">260</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj" title='llvm::ARM_AM::getT2SOImmValSplatVal' data-ref="_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj">getT2SOImmValSplatVal</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1082V" title='V' data-type='unsigned int' data-ref="1082V">V</dfn>) {</td></tr>
<tr><th id="261">261</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="1083u" title='u' data-type='unsigned int' data-ref="1083u">u</dfn>, <dfn class="local col4 decl" id="1084Vs" title='Vs' data-type='unsigned int' data-ref="1084Vs">Vs</dfn>, <dfn class="local col5 decl" id="1085Imm" title='Imm' data-type='unsigned int' data-ref="1085Imm">Imm</dfn>;</td></tr>
<tr><th id="262">262</th><td>    <i>// control = 0</i></td></tr>
<tr><th id="263">263</th><td>    <b>if</b> ((<a class="local col2 ref" href="#1082V" title='V' data-ref="1082V">V</a> &amp; <var>0xffffff00</var>) == <var>0</var>)</td></tr>
<tr><th id="264">264</th><td>      <b>return</b> <a class="local col2 ref" href="#1082V" title='V' data-ref="1082V">V</a>;</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>    <i>// If the value is zeroes in the first byte, just shift those off</i></td></tr>
<tr><th id="267">267</th><td>    <a class="local col4 ref" href="#1084Vs" title='Vs' data-ref="1084Vs">Vs</a> = ((<a class="local col2 ref" href="#1082V" title='V' data-ref="1082V">V</a> &amp; <var>0xff</var>) == <var>0</var>) ? <a class="local col2 ref" href="#1082V" title='V' data-ref="1082V">V</a> &gt;&gt; <var>8</var> : <a class="local col2 ref" href="#1082V" title='V' data-ref="1082V">V</a>;</td></tr>
<tr><th id="268">268</th><td>    <i>// Any passing value only has 8 bits of payload, splatted across the word</i></td></tr>
<tr><th id="269">269</th><td>    <a class="local col5 ref" href="#1085Imm" title='Imm' data-ref="1085Imm">Imm</a> = <a class="local col4 ref" href="#1084Vs" title='Vs' data-ref="1084Vs">Vs</a> &amp; <var>0xff</var>;</td></tr>
<tr><th id="270">270</th><td>    <i>// Likewise, any passing values have the payload splatted into the 3rd byte</i></td></tr>
<tr><th id="271">271</th><td>    <a class="local col3 ref" href="#1083u" title='u' data-ref="1083u">u</a> = <a class="local col5 ref" href="#1085Imm" title='Imm' data-ref="1085Imm">Imm</a> | (<a class="local col5 ref" href="#1085Imm" title='Imm' data-ref="1085Imm">Imm</a> &lt;&lt; <var>16</var>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>    <i>// control = 1 or 2</i></td></tr>
<tr><th id="274">274</th><td>    <b>if</b> (<a class="local col4 ref" href="#1084Vs" title='Vs' data-ref="1084Vs">Vs</a> == <a class="local col3 ref" href="#1083u" title='u' data-ref="1083u">u</a>)</td></tr>
<tr><th id="275">275</th><td>      <b>return</b> (((<a class="local col4 ref" href="#1084Vs" title='Vs' data-ref="1084Vs">Vs</a> == <a class="local col2 ref" href="#1082V" title='V' data-ref="1082V">V</a>) ? <var>1</var> : <var>2</var>) &lt;&lt; <var>8</var>) | <a class="local col5 ref" href="#1085Imm" title='Imm' data-ref="1085Imm">Imm</a>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>    <i>// control = 3</i></td></tr>
<tr><th id="278">278</th><td>    <b>if</b> (<a class="local col4 ref" href="#1084Vs" title='Vs' data-ref="1084Vs">Vs</a> == (<a class="local col3 ref" href="#1083u" title='u' data-ref="1083u">u</a> | (<a class="local col3 ref" href="#1083u" title='u' data-ref="1083u">u</a> &lt;&lt; <var>8</var>)))</td></tr>
<tr><th id="279">279</th><td>      <b>return</b> (<var>3</var> &lt;&lt; <var>8</var>) | <a class="local col5 ref" href="#1085Imm" title='Imm' data-ref="1085Imm">Imm</a>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="282">282</th><td>  }</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i class="doc">/// getT2SOImmValRotateVal - Return the 12-bit encoded representation if the</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">  /// specified value is a rotated 8-bit value. Return -1 if no rotation</i></td></tr>
<tr><th id="286">286</th><td><i class="doc">  /// encoding is possible.</i></td></tr>
<tr><th id="287">287</th><td><i class="doc">  /// See ARM Reference Manual A6.3.2.</i></td></tr>
<tr><th id="288">288</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM22getT2SOImmValRotateValEj" title='llvm::ARM_AM::getT2SOImmValRotateVal' data-ref="_ZN4llvm6ARM_AM22getT2SOImmValRotateValEj">getT2SOImmValRotateVal</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1086V" title='V' data-type='unsigned int' data-ref="1086V">V</dfn>) {</td></tr>
<tr><th id="289">289</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="1087RotAmt" title='RotAmt' data-type='unsigned int' data-ref="1087RotAmt">RotAmt</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>(<a class="local col6 ref" href="#1086V" title='V' data-ref="1086V">V</a>);</td></tr>
<tr><th id="290">290</th><td>    <b>if</b> (<a class="local col7 ref" href="#1087RotAmt" title='RotAmt' data-ref="1087RotAmt">RotAmt</a> &gt;= <var>24</var>)</td></tr>
<tr><th id="291">291</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>    <i>// If 'Arg' can be handled with a single shifter_op return the value.</i></td></tr>
<tr><th id="294">294</th><td>    <b>if</b> ((<a class="ref" href="#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<var>0xff000000U</var>, <a class="local col7 ref" href="#1087RotAmt" title='RotAmt' data-ref="1087RotAmt">RotAmt</a>) &amp; <a class="local col6 ref" href="#1086V" title='V' data-ref="1086V">V</a>) == <a class="local col6 ref" href="#1086V" title='V' data-ref="1086V">V</a>)</td></tr>
<tr><th id="295">295</th><td>      <b>return</b> (<a class="ref" href="#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<a class="local col6 ref" href="#1086V" title='V' data-ref="1086V">V</a>, <var>24</var> - <a class="local col7 ref" href="#1087RotAmt" title='RotAmt' data-ref="1087RotAmt">RotAmt</a>) &amp; <var>0x7f</var>) | ((<a class="local col7 ref" href="#1087RotAmt" title='RotAmt' data-ref="1087RotAmt">RotAmt</a> + <var>8</var>) &lt;&lt; <var>7</var>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="298">298</th><td>  }</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i class="doc">/// getT2SOImmVal - Given a 32-bit immediate, if it is something that can fit</i></td></tr>
<tr><th id="301">301</th><td><i class="doc">  /// into a Thumb-2 shifter_operand immediate operand, return the 12-bit</i></td></tr>
<tr><th id="302">302</th><td><i class="doc">  /// encoding for it.  If not, return -1.</i></td></tr>
<tr><th id="303">303</th><td><i class="doc">  /// See ARM Reference Manual A6.3.2.</i></td></tr>
<tr><th id="304">304</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1088Arg" title='Arg' data-type='unsigned int' data-ref="1088Arg">Arg</dfn>) {</td></tr>
<tr><th id="305">305</th><td>    <i>// If 'Arg' is an 8-bit splat, then get the encoded value.</i></td></tr>
<tr><th id="306">306</th><td>    <em>int</em> <dfn class="local col9 decl" id="1089Splat" title='Splat' data-type='int' data-ref="1089Splat">Splat</dfn> = <a class="ref" href="#_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj" title='llvm::ARM_AM::getT2SOImmValSplatVal' data-ref="_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj">getT2SOImmValSplatVal</a>(<a class="local col8 ref" href="#1088Arg" title='Arg' data-ref="1088Arg">Arg</a>);</td></tr>
<tr><th id="307">307</th><td>    <b>if</b> (<a class="local col9 ref" href="#1089Splat" title='Splat' data-ref="1089Splat">Splat</a> != -<var>1</var>)</td></tr>
<tr><th id="308">308</th><td>      <b>return</b> <a class="local col9 ref" href="#1089Splat" title='Splat' data-ref="1089Splat">Splat</a>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>    <i>// If 'Arg' can be handled with a single shifter_op return the value.</i></td></tr>
<tr><th id="311">311</th><td>    <em>int</em> <dfn class="local col0 decl" id="1090Rot" title='Rot' data-type='int' data-ref="1090Rot">Rot</dfn> = <a class="ref" href="#_ZN4llvm6ARM_AM22getT2SOImmValRotateValEj" title='llvm::ARM_AM::getT2SOImmValRotateVal' data-ref="_ZN4llvm6ARM_AM22getT2SOImmValRotateValEj">getT2SOImmValRotateVal</a>(<a class="local col8 ref" href="#1088Arg" title='Arg' data-ref="1088Arg">Arg</a>);</td></tr>
<tr><th id="312">312</th><td>    <b>if</b> (<a class="local col0 ref" href="#1090Rot" title='Rot' data-ref="1090Rot">Rot</a> != -<var>1</var>)</td></tr>
<tr><th id="313">313</th><td>      <b>return</b> <a class="local col0 ref" href="#1090Rot" title='Rot' data-ref="1090Rot">Rot</a>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="316">316</th><td>  }</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM19getT2SOImmValRotateEj" title='llvm::ARM_AM::getT2SOImmValRotate' data-ref="_ZN4llvm6ARM_AM19getT2SOImmValRotateEj">getT2SOImmValRotate</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1091V" title='V' data-type='unsigned int' data-ref="1091V">V</dfn>) {</td></tr>
<tr><th id="319">319</th><td>    <b>if</b> ((<a class="local col1 ref" href="#1091V" title='V' data-ref="1091V">V</a> &amp; ~<var>255U</var>) == <var>0</var>) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="320">320</th><td>    <i>// Use CTZ to compute the rotate amount.</i></td></tr>
<tr><th id="321">321</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="1092RotAmt" title='RotAmt' data-type='unsigned int' data-ref="1092RotAmt">RotAmt</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>(<a class="local col1 ref" href="#1091V" title='V' data-ref="1091V">V</a>);</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> (<var>32</var> - <a class="local col2 ref" href="#1092RotAmt" title='RotAmt' data-ref="1092RotAmt">RotAmt</a>) &amp; <var>31</var>;</td></tr>
<tr><th id="323">323</th><td>  }</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj" title='llvm::ARM_AM::isT2SOImmTwoPartVal' data-ref="_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj">isT2SOImmTwoPartVal</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1093Imm" title='Imm' data-type='unsigned int' data-ref="1093Imm">Imm</dfn>) {</td></tr>
<tr><th id="326">326</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="1094V" title='V' data-type='unsigned int' data-ref="1094V">V</dfn> = <a class="local col3 ref" href="#1093Imm" title='Imm' data-ref="1093Imm">Imm</a>;</td></tr>
<tr><th id="327">327</th><td>    <i>// Passing values can be any combination of splat values and shifter</i></td></tr>
<tr><th id="328">328</th><td><i>    // values. If this can be handled with a single shifter or splat, bail</i></td></tr>
<tr><th id="329">329</th><td><i>    // out. Those should be handled directly, not with a two-part val.</i></td></tr>
<tr><th id="330">330</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj" title='llvm::ARM_AM::getT2SOImmValSplatVal' data-ref="_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj">getT2SOImmValSplatVal</a>(<a class="local col4 ref" href="#1094V" title='V' data-ref="1094V">V</a>) != -<var>1</var>)</td></tr>
<tr><th id="331">331</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="332">332</th><td>    <a class="local col4 ref" href="#1094V" title='V' data-ref="1094V">V</a> = <a class="ref" href="#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a> (~<var>255U</var>, <a class="ref" href="#_ZN4llvm6ARM_AM19getT2SOImmValRotateEj" title='llvm::ARM_AM::getT2SOImmValRotate' data-ref="_ZN4llvm6ARM_AM19getT2SOImmValRotateEj">getT2SOImmValRotate</a>(<a class="local col4 ref" href="#1094V" title='V' data-ref="1094V">V</a>)) &amp; <a class="local col4 ref" href="#1094V" title='V' data-ref="1094V">V</a>;</td></tr>
<tr><th id="333">333</th><td>    <b>if</b> (<a class="local col4 ref" href="#1094V" title='V' data-ref="1094V">V</a> == <var>0</var>)</td></tr>
<tr><th id="334">334</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>    <i>// If this can be handled as an immediate, accept.</i></td></tr>
<tr><th id="337">337</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col4 ref" href="#1094V" title='V' data-ref="1094V">V</a>) != -<var>1</var>) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>    <i>// Likewise, try masking out a splat value first.</i></td></tr>
<tr><th id="340">340</th><td>    <a class="local col4 ref" href="#1094V" title='V' data-ref="1094V">V</a> = <a class="local col3 ref" href="#1093Imm" title='Imm' data-ref="1093Imm">Imm</a>;</td></tr>
<tr><th id="341">341</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj" title='llvm::ARM_AM::getT2SOImmValSplatVal' data-ref="_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj">getT2SOImmValSplatVal</a>(<a class="local col4 ref" href="#1094V" title='V' data-ref="1094V">V</a> &amp; <var>0xff00ff00U</var>) != -<var>1</var>)</td></tr>
<tr><th id="342">342</th><td>      <a class="local col4 ref" href="#1094V" title='V' data-ref="1094V">V</a> &amp;= ~<var>0xff00ff00U</var>;</td></tr>
<tr><th id="343">343</th><td>    <b>else</b> <b>if</b> (<a class="ref" href="#_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj" title='llvm::ARM_AM::getT2SOImmValSplatVal' data-ref="_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj">getT2SOImmValSplatVal</a>(<a class="local col4 ref" href="#1094V" title='V' data-ref="1094V">V</a> &amp; <var>0x00ff00ffU</var>) != -<var>1</var>)</td></tr>
<tr><th id="344">344</th><td>      <a class="local col4 ref" href="#1094V" title='V' data-ref="1094V">V</a> &amp;= ~<var>0x00ff00ffU</var>;</td></tr>
<tr><th id="345">345</th><td>    <i>// If what's left can be handled as an immediate, accept.</i></td></tr>
<tr><th id="346">346</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col4 ref" href="#1094V" title='V' data-ref="1094V">V</a>) != -<var>1</var>) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>    <i>// Otherwise, do not accept.</i></td></tr>
<tr><th id="349">349</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="350">350</th><td>  }</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM22getT2SOImmTwoPartFirstEj" title='llvm::ARM_AM::getT2SOImmTwoPartFirst' data-ref="_ZN4llvm6ARM_AM22getT2SOImmTwoPartFirstEj">getT2SOImmTwoPartFirst</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1095Imm" title='Imm' data-type='unsigned int' data-ref="1095Imm">Imm</dfn>) {</td></tr>
<tr><th id="353">353</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isT2SOImmTwoPartVal(Imm) &amp;&amp; &quot;Immedate cannot be encoded as two part immediate!&quot;) ? void (0) : __assert_fail (&quot;isT2SOImmTwoPartVal(Imm) &amp;&amp; \&quot;Immedate cannot be encoded as two part immediate!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 354, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="ref" href="#_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj" title='llvm::ARM_AM::isT2SOImmTwoPartVal' data-ref="_ZN4llvm6ARM_AM19isT2SOImmTwoPartValEj">isT2SOImmTwoPartVal</a>(<a class="local col5 ref" href="#1095Imm" title='Imm' data-ref="1095Imm">Imm</a>) &amp;&amp;</td></tr>
<tr><th id="354">354</th><td>            <q>"Immedate cannot be encoded as two part immediate!"</q>);</td></tr>
<tr><th id="355">355</th><td>    <i>// Try a shifter operand as one part</i></td></tr>
<tr><th id="356">356</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="1096V" title='V' data-type='unsigned int' data-ref="1096V">V</dfn> = <a class="ref" href="#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a> (~<var>255</var>, <a class="ref" href="#_ZN4llvm6ARM_AM19getT2SOImmValRotateEj" title='llvm::ARM_AM::getT2SOImmValRotate' data-ref="_ZN4llvm6ARM_AM19getT2SOImmValRotateEj">getT2SOImmValRotate</a>(<a class="local col5 ref" href="#1095Imm" title='Imm' data-ref="1095Imm">Imm</a>)) &amp; <a class="local col5 ref" href="#1095Imm" title='Imm' data-ref="1095Imm">Imm</a>;</td></tr>
<tr><th id="357">357</th><td>    <i>// If the rest is encodable as an immediate, then return it.</i></td></tr>
<tr><th id="358">358</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col6 ref" href="#1096V" title='V' data-ref="1096V">V</a>) != -<var>1</var>) <b>return</b> <a class="local col6 ref" href="#1096V" title='V' data-ref="1096V">V</a>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>    <i>// Try masking out a splat value first.</i></td></tr>
<tr><th id="361">361</th><td>    <b>if</b> (<a class="ref" href="#_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj" title='llvm::ARM_AM::getT2SOImmValSplatVal' data-ref="_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj">getT2SOImmValSplatVal</a>(<a class="local col5 ref" href="#1095Imm" title='Imm' data-ref="1095Imm">Imm</a> &amp; <var>0xff00ff00U</var>) != -<var>1</var>)</td></tr>
<tr><th id="362">362</th><td>      <b>return</b> <a class="local col5 ref" href="#1095Imm" title='Imm' data-ref="1095Imm">Imm</a> &amp; <var>0xff00ff00U</var>;</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>    <i>// The other splat is all that's left as an option.</i></td></tr>
<tr><th id="365">365</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getT2SOImmValSplatVal(Imm &amp; 0x00ff00ffU) != -1) ? void (0) : __assert_fail (&quot;getT2SOImmValSplatVal(Imm &amp; 0x00ff00ffU) != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 365, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="ref" href="#_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj" title='llvm::ARM_AM::getT2SOImmValSplatVal' data-ref="_ZN4llvm6ARM_AM21getT2SOImmValSplatValEj">getT2SOImmValSplatVal</a>(<a class="local col5 ref" href="#1095Imm" title='Imm' data-ref="1095Imm">Imm</a> &amp; <var>0x00ff00ffU</var>) != -<var>1</var>);</td></tr>
<tr><th id="366">366</th><td>    <b>return</b> <a class="local col5 ref" href="#1095Imm" title='Imm' data-ref="1095Imm">Imm</a> &amp; <var>0x00ff00ffU</var>;</td></tr>
<tr><th id="367">367</th><td>  }</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM23getT2SOImmTwoPartSecondEj" title='llvm::ARM_AM::getT2SOImmTwoPartSecond' data-ref="_ZN4llvm6ARM_AM23getT2SOImmTwoPartSecondEj">getT2SOImmTwoPartSecond</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1097Imm" title='Imm' data-type='unsigned int' data-ref="1097Imm">Imm</dfn>) {</td></tr>
<tr><th id="370">370</th><td>    <i>// Mask out the first hunk</i></td></tr>
<tr><th id="371">371</th><td>    <a class="local col7 ref" href="#1097Imm" title='Imm' data-ref="1097Imm">Imm</a> ^= <a class="ref" href="#_ZN4llvm6ARM_AM22getT2SOImmTwoPartFirstEj" title='llvm::ARM_AM::getT2SOImmTwoPartFirst' data-ref="_ZN4llvm6ARM_AM22getT2SOImmTwoPartFirstEj">getT2SOImmTwoPartFirst</a>(<a class="local col7 ref" href="#1097Imm" title='Imm' data-ref="1097Imm">Imm</a>);</td></tr>
<tr><th id="372">372</th><td>    <i>// Return what's left</i></td></tr>
<tr><th id="373">373</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (getT2SOImmVal(Imm) != -1 &amp;&amp; &quot;Unable to encode second part of T2 two part SO immediate&quot;) ? void (0) : __assert_fail (&quot;getT2SOImmVal(Imm) != -1 &amp;&amp; \&quot;Unable to encode second part of T2 two part SO immediate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 374, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="ref" href="#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col7 ref" href="#1097Imm" title='Imm' data-ref="1097Imm">Imm</a>) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="374">374</th><td>            <q>"Unable to encode second part of T2 two part SO immediate"</q>);</td></tr>
<tr><th id="375">375</th><td>    <b>return</b> <a class="local col7 ref" href="#1097Imm" title='Imm' data-ref="1097Imm">Imm</a>;</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="380">380</th><td><i>  // Addressing Mode #2</i></td></tr>
<tr><th id="381">381</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="382">382</th><td><i>  //</i></td></tr>
<tr><th id="383">383</th><td><i>  // This is used for most simple load/store instructions.</i></td></tr>
<tr><th id="384">384</th><td><i>  //</i></td></tr>
<tr><th id="385">385</th><td><i>  // addrmode2 := reg +/- reg shop imm</i></td></tr>
<tr><th id="386">386</th><td><i>  // addrmode2 := reg +/- imm12</i></td></tr>
<tr><th id="387">387</th><td><i>  //</i></td></tr>
<tr><th id="388">388</th><td><i>  // The first operand is always a Reg.  The second operand is a reg if in</i></td></tr>
<tr><th id="389">389</th><td><i>  // reg/reg form, otherwise it's reg#0.  The third field encodes the operation</i></td></tr>
<tr><th id="390">390</th><td><i>  // in bit 12, the immediate in bits 0-11, and the shift op in 13-15. The</i></td></tr>
<tr><th id="391">391</th><td><i>  // fourth operand 16-17 encodes the index mode.</i></td></tr>
<tr><th id="392">392</th><td><i>  //</i></td></tr>
<tr><th id="393">393</th><td><i>  // If this addressing mode is a frame index (before prolog/epilog insertion</i></td></tr>
<tr><th id="394">394</th><td><i>  // and code rewriting), this operand will have the form:  FI#, reg0, &lt;offs&gt;</i></td></tr>
<tr><th id="395">395</th><td><i>  // with no shift amount for the frame offset.</i></td></tr>
<tr><th id="396">396</th><td><i>  //</i></td></tr>
<tr><th id="397">397</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj" title='llvm::ARM_AM::getAM2Opc' data-ref="_ZN4llvm6ARM_AM9getAM2OpcENS0_7AddrOpcEjNS0_8ShiftOpcEj">getAM2Opc</dfn>(<a class="type" href="#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col8 decl" id="1098Opc" title='Opc' data-type='llvm::ARM_AM::AddrOpc' data-ref="1098Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="1099Imm12" title='Imm12' data-type='unsigned int' data-ref="1099Imm12">Imm12</dfn>, <a class="type" href="#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col0 decl" id="1100SO" title='SO' data-type='llvm::ARM_AM::ShiftOpc' data-ref="1100SO">SO</dfn>,</td></tr>
<tr><th id="398">398</th><td>                            <em>unsigned</em> <dfn class="local col1 decl" id="1101IdxMode" title='IdxMode' data-type='unsigned int' data-ref="1101IdxMode">IdxMode</dfn> = <var>0</var>) {</td></tr>
<tr><th id="399">399</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Imm12 &lt; (1 &lt;&lt; 12) &amp;&amp; &quot;Imm too large!&quot;) ? void (0) : __assert_fail (&quot;Imm12 &lt; (1 &lt;&lt; 12) &amp;&amp; \&quot;Imm too large!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 399, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#1099Imm12" title='Imm12' data-ref="1099Imm12">Imm12</a> &lt; (<var>1</var> &lt;&lt; <var>12</var>) &amp;&amp; <q>"Imm too large!"</q>);</td></tr>
<tr><th id="400">400</th><td>    <em>bool</em> <dfn class="local col2 decl" id="1102isSub" title='isSub' data-type='bool' data-ref="1102isSub">isSub</dfn> = <a class="local col8 ref" href="#1098Opc" title='Opc' data-ref="1098Opc">Opc</a> == <a class="enum" href="#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="401">401</th><td>    <b>return</b> <a class="local col9 ref" href="#1099Imm12" title='Imm12' data-ref="1099Imm12">Imm12</a> | ((<em>int</em>)<a class="local col2 ref" href="#1102isSub" title='isSub' data-ref="1102isSub">isSub</a> &lt;&lt; <var>12</var>) | (<a class="local col0 ref" href="#1100SO" title='SO' data-ref="1100SO">SO</a> &lt;&lt; <var>13</var>) | (<a class="local col1 ref" href="#1101IdxMode" title='IdxMode' data-ref="1101IdxMode">IdxMode</a> &lt;&lt; <var>16</var>) ;</td></tr>
<tr><th id="402">402</th><td>  }</td></tr>
<tr><th id="403">403</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM12getAM2OffsetEj" title='llvm::ARM_AM::getAM2Offset' data-ref="_ZN4llvm6ARM_AM12getAM2OffsetEj">getAM2Offset</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1103AM2Opc" title='AM2Opc' data-type='unsigned int' data-ref="1103AM2Opc">AM2Opc</dfn>) {</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <a class="local col3 ref" href="#1103AM2Opc" title='AM2Opc' data-ref="1103AM2Opc">AM2Opc</a> &amp; ((<var>1</var> &lt;&lt; <var>12</var>)-<var>1</var>);</td></tr>
<tr><th id="405">405</th><td>  }</td></tr>
<tr><th id="406">406</th><td>  <b>inline</b> <a class="type" href="#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="decl def" id="_ZN4llvm6ARM_AM8getAM2OpEj" title='llvm::ARM_AM::getAM2Op' data-ref="_ZN4llvm6ARM_AM8getAM2OpEj">getAM2Op</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1104AM2Opc" title='AM2Opc' data-type='unsigned int' data-ref="1104AM2Opc">AM2Opc</dfn>) {</td></tr>
<tr><th id="407">407</th><td>    <b>return</b> ((<a class="local col4 ref" href="#1104AM2Opc" title='AM2Opc' data-ref="1104AM2Opc">AM2Opc</a> &gt;&gt; <var>12</var>) &amp; <var>1</var>) ? <a class="enum" href="#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a> : <a class="enum" href="#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="408">408</th><td>  }</td></tr>
<tr><th id="409">409</th><td>  <b>inline</b> <a class="type" href="#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="decl def" id="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj" title='llvm::ARM_AM::getAM2ShiftOpc' data-ref="_ZN4llvm6ARM_AM14getAM2ShiftOpcEj">getAM2ShiftOpc</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1105AM2Opc" title='AM2Opc' data-type='unsigned int' data-ref="1105AM2Opc">AM2Opc</dfn>) {</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> (<a class="type" href="#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a>)((<a class="local col5 ref" href="#1105AM2Opc" title='AM2Opc' data-ref="1105AM2Opc">AM2Opc</a> &gt;&gt; <var>13</var>) &amp; <var>7</var>);</td></tr>
<tr><th id="411">411</th><td>  }</td></tr>
<tr><th id="412">412</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM13getAM2IdxModeEj" title='llvm::ARM_AM::getAM2IdxMode' data-ref="_ZN4llvm6ARM_AM13getAM2IdxModeEj">getAM2IdxMode</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1106AM2Opc" title='AM2Opc' data-type='unsigned int' data-ref="1106AM2Opc">AM2Opc</dfn>) { <b>return</b> (<a class="local col6 ref" href="#1106AM2Opc" title='AM2Opc' data-ref="1106AM2Opc">AM2Opc</a> &gt;&gt; <var>16</var>); }</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="415">415</th><td><i>  // Addressing Mode #3</i></td></tr>
<tr><th id="416">416</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="417">417</th><td><i>  //</i></td></tr>
<tr><th id="418">418</th><td><i>  // This is used for sign-extending loads, and load/store-pair instructions.</i></td></tr>
<tr><th id="419">419</th><td><i>  //</i></td></tr>
<tr><th id="420">420</th><td><i>  // addrmode3 := reg +/- reg</i></td></tr>
<tr><th id="421">421</th><td><i>  // addrmode3 := reg +/- imm8</i></td></tr>
<tr><th id="422">422</th><td><i>  //</i></td></tr>
<tr><th id="423">423</th><td><i>  // The first operand is always a Reg.  The second operand is a reg if in</i></td></tr>
<tr><th id="424">424</th><td><i>  // reg/reg form, otherwise it's reg#0.  The third field encodes the operation</i></td></tr>
<tr><th id="425">425</th><td><i>  // in bit 8, the immediate in bits 0-7. The fourth operand 9-10 encodes the</i></td></tr>
<tr><th id="426">426</th><td><i>  // index mode.</i></td></tr>
<tr><th id="427">427</th><td><i></i></td></tr>
<tr><th id="428">428</th><td><i>  /// getAM3Opc - This function encodes the addrmode3 opc field.</i></td></tr>
<tr><th id="429">429</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj" title='llvm::ARM_AM::getAM3Opc' data-ref="_ZN4llvm6ARM_AM9getAM3OpcENS0_7AddrOpcEhj">getAM3Opc</dfn>(<a class="type" href="#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col7 decl" id="1107Opc" title='Opc' data-type='llvm::ARM_AM::AddrOpc' data-ref="1107Opc">Opc</dfn>, <em>unsigned</em> <em>char</em> <dfn class="local col8 decl" id="1108Offset" title='Offset' data-type='unsigned char' data-ref="1108Offset">Offset</dfn>,</td></tr>
<tr><th id="430">430</th><td>                            <em>unsigned</em> <dfn class="local col9 decl" id="1109IdxMode" title='IdxMode' data-type='unsigned int' data-ref="1109IdxMode">IdxMode</dfn> = <var>0</var>) {</td></tr>
<tr><th id="431">431</th><td>    <em>bool</em> <dfn class="local col0 decl" id="1110isSub" title='isSub' data-type='bool' data-ref="1110isSub">isSub</dfn> = <a class="local col7 ref" href="#1107Opc" title='Opc' data-ref="1107Opc">Opc</a> == <a class="enum" href="#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="432">432</th><td>    <b>return</b> ((<em>int</em>)<a class="local col0 ref" href="#1110isSub" title='isSub' data-ref="1110isSub">isSub</a> &lt;&lt; <var>8</var>) | <a class="local col8 ref" href="#1108Offset" title='Offset' data-ref="1108Offset">Offset</a> | (<a class="local col9 ref" href="#1109IdxMode" title='IdxMode' data-ref="1109IdxMode">IdxMode</a> &lt;&lt; <var>9</var>);</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td>  <b>inline</b> <em>unsigned</em> <em>char</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM12getAM3OffsetEj" title='llvm::ARM_AM::getAM3Offset' data-ref="_ZN4llvm6ARM_AM12getAM3OffsetEj">getAM3Offset</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1111AM3Opc" title='AM3Opc' data-type='unsigned int' data-ref="1111AM3Opc">AM3Opc</dfn>) { <b>return</b> <a class="local col1 ref" href="#1111AM3Opc" title='AM3Opc' data-ref="1111AM3Opc">AM3Opc</a> &amp; <var>0xFF</var>; }</td></tr>
<tr><th id="435">435</th><td>  <b>inline</b> <a class="type" href="#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="decl def" id="_ZN4llvm6ARM_AM8getAM3OpEj" title='llvm::ARM_AM::getAM3Op' data-ref="_ZN4llvm6ARM_AM8getAM3OpEj">getAM3Op</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="1112AM3Opc" title='AM3Opc' data-type='unsigned int' data-ref="1112AM3Opc">AM3Opc</dfn>) {</td></tr>
<tr><th id="436">436</th><td>    <b>return</b> ((<a class="local col2 ref" href="#1112AM3Opc" title='AM3Opc' data-ref="1112AM3Opc">AM3Opc</a> &gt;&gt; <var>8</var>) &amp; <var>1</var>) ? <a class="enum" href="#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a> : <a class="enum" href="#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="437">437</th><td>  }</td></tr>
<tr><th id="438">438</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM13getAM3IdxModeEj" title='llvm::ARM_AM::getAM3IdxMode' data-ref="_ZN4llvm6ARM_AM13getAM3IdxModeEj">getAM3IdxMode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1113AM3Opc" title='AM3Opc' data-type='unsigned int' data-ref="1113AM3Opc">AM3Opc</dfn>) { <b>return</b> (<a class="local col3 ref" href="#1113AM3Opc" title='AM3Opc' data-ref="1113AM3Opc">AM3Opc</a> &gt;&gt; <var>9</var>); }</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="441">441</th><td><i>  // Addressing Mode #4</i></td></tr>
<tr><th id="442">442</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="443">443</th><td><i>  //</i></td></tr>
<tr><th id="444">444</th><td><i>  // This is used for load / store multiple instructions.</i></td></tr>
<tr><th id="445">445</th><td><i>  //</i></td></tr>
<tr><th id="446">446</th><td><i>  // addrmode4 := reg, &lt;mode&gt;</i></td></tr>
<tr><th id="447">447</th><td><i>  //</i></td></tr>
<tr><th id="448">448</th><td><i>  // The four modes are:</i></td></tr>
<tr><th id="449">449</th><td><i>  //    IA - Increment after</i></td></tr>
<tr><th id="450">450</th><td><i>  //    IB - Increment before</i></td></tr>
<tr><th id="451">451</th><td><i>  //    DA - Decrement after</i></td></tr>
<tr><th id="452">452</th><td><i>  //    DB - Decrement before</i></td></tr>
<tr><th id="453">453</th><td><i>  // For VFP instructions, only the IA and DB modes are valid.</i></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <b>inline</b> <a class="type" href="#llvm::ARM_AM::AMSubMode" title='llvm::ARM_AM::AMSubMode' data-ref="llvm::ARM_AM::AMSubMode">AMSubMode</a> <dfn class="decl def" id="_ZN4llvm6ARM_AM13getAM4SubModeEj" title='llvm::ARM_AM::getAM4SubMode' data-ref="_ZN4llvm6ARM_AM13getAM4SubModeEj">getAM4SubMode</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1114Mode" title='Mode' data-type='unsigned int' data-ref="1114Mode">Mode</dfn>) {</td></tr>
<tr><th id="456">456</th><td>    <b>return</b> (<a class="type" href="#llvm::ARM_AM::AMSubMode" title='llvm::ARM_AM::AMSubMode' data-ref="llvm::ARM_AM::AMSubMode">AMSubMode</a>)(<a class="local col4 ref" href="#1114Mode" title='Mode' data-ref="1114Mode">Mode</a> &amp; <var>0x7</var>);</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM13getAM4ModeImmENS0_9AMSubModeE" title='llvm::ARM_AM::getAM4ModeImm' data-ref="_ZN4llvm6ARM_AM13getAM4ModeImmENS0_9AMSubModeE">getAM4ModeImm</dfn>(<a class="type" href="#llvm::ARM_AM::AMSubMode" title='llvm::ARM_AM::AMSubMode' data-ref="llvm::ARM_AM::AMSubMode">AMSubMode</a> <dfn class="local col5 decl" id="1115SubMode" title='SubMode' data-type='llvm::ARM_AM::AMSubMode' data-ref="1115SubMode">SubMode</dfn>) { <b>return</b> (<em>int</em>)<a class="local col5 ref" href="#1115SubMode" title='SubMode' data-ref="1115SubMode">SubMode</a>; }</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="462">462</th><td><i>  // Addressing Mode #5</i></td></tr>
<tr><th id="463">463</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="464">464</th><td><i>  //</i></td></tr>
<tr><th id="465">465</th><td><i>  // This is used for coprocessor instructions, such as FP load/stores.</i></td></tr>
<tr><th id="466">466</th><td><i>  //</i></td></tr>
<tr><th id="467">467</th><td><i>  // addrmode5 := reg +/- imm8*4</i></td></tr>
<tr><th id="468">468</th><td><i>  //</i></td></tr>
<tr><th id="469">469</th><td><i>  // The first operand is always a Reg.  The second operand encodes the</i></td></tr>
<tr><th id="470">470</th><td><i>  // operation (add or subtract) in bit 8 and the immediate in bits 0-7.</i></td></tr>
<tr><th id="471">471</th><td><i></i></td></tr>
<tr><th id="472">472</th><td><i>  /// getAM5Opc - This function encodes the addrmode5 opc field.</i></td></tr>
<tr><th id="473">473</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM9getAM5OpcENS0_7AddrOpcEh" title='llvm::ARM_AM::getAM5Opc' data-ref="_ZN4llvm6ARM_AM9getAM5OpcENS0_7AddrOpcEh">getAM5Opc</dfn>(<a class="type" href="#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col6 decl" id="1116Opc" title='Opc' data-type='llvm::ARM_AM::AddrOpc' data-ref="1116Opc">Opc</dfn>, <em>unsigned</em> <em>char</em> <dfn class="local col7 decl" id="1117Offset" title='Offset' data-type='unsigned char' data-ref="1117Offset">Offset</dfn>) {</td></tr>
<tr><th id="474">474</th><td>    <em>bool</em> <dfn class="local col8 decl" id="1118isSub" title='isSub' data-type='bool' data-ref="1118isSub">isSub</dfn> = <a class="local col6 ref" href="#1116Opc" title='Opc' data-ref="1116Opc">Opc</a> == <a class="enum" href="#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="475">475</th><td>    <b>return</b> ((<em>int</em>)<a class="local col8 ref" href="#1118isSub" title='isSub' data-ref="1118isSub">isSub</a> &lt;&lt; <var>8</var>) | <a class="local col7 ref" href="#1117Offset" title='Offset' data-ref="1117Offset">Offset</a>;</td></tr>
<tr><th id="476">476</th><td>  }</td></tr>
<tr><th id="477">477</th><td>  <b>inline</b> <em>unsigned</em> <em>char</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM12getAM5OffsetEj" title='llvm::ARM_AM::getAM5Offset' data-ref="_ZN4llvm6ARM_AM12getAM5OffsetEj">getAM5Offset</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1119AM5Opc" title='AM5Opc' data-type='unsigned int' data-ref="1119AM5Opc">AM5Opc</dfn>) { <b>return</b> <a class="local col9 ref" href="#1119AM5Opc" title='AM5Opc' data-ref="1119AM5Opc">AM5Opc</a> &amp; <var>0xFF</var>; }</td></tr>
<tr><th id="478">478</th><td>  <b>inline</b> <a class="type" href="#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="decl def" id="_ZN4llvm6ARM_AM8getAM5OpEj" title='llvm::ARM_AM::getAM5Op' data-ref="_ZN4llvm6ARM_AM8getAM5OpEj">getAM5Op</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1120AM5Opc" title='AM5Opc' data-type='unsigned int' data-ref="1120AM5Opc">AM5Opc</dfn>) {</td></tr>
<tr><th id="479">479</th><td>    <b>return</b> ((<a class="local col0 ref" href="#1120AM5Opc" title='AM5Opc' data-ref="1120AM5Opc">AM5Opc</a> &gt;&gt; <var>8</var>) &amp; <var>1</var>) ? <a class="enum" href="#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a> : <a class="enum" href="#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="480">480</th><td>  }</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="483">483</th><td><i>  // Addressing Mode #5 FP16</i></td></tr>
<tr><th id="484">484</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="485">485</th><td><i>  //</i></td></tr>
<tr><th id="486">486</th><td><i>  // This is used for coprocessor instructions, such as 16-bit FP load/stores.</i></td></tr>
<tr><th id="487">487</th><td><i>  //</i></td></tr>
<tr><th id="488">488</th><td><i>  // addrmode5fp16 := reg +/- imm8*2</i></td></tr>
<tr><th id="489">489</th><td><i>  //</i></td></tr>
<tr><th id="490">490</th><td><i>  // The first operand is always a Reg.  The second operand encodes the</i></td></tr>
<tr><th id="491">491</th><td><i>  // operation (add or subtract) in bit 8 and the immediate in bits 0-7.</i></td></tr>
<tr><th id="492">492</th><td><i></i></td></tr>
<tr><th id="493">493</th><td><i>  /// getAM5FP16Opc - This function encodes the addrmode5fp16 opc field.</i></td></tr>
<tr><th id="494">494</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM13getAM5FP16OpcENS0_7AddrOpcEh" title='llvm::ARM_AM::getAM5FP16Opc' data-ref="_ZN4llvm6ARM_AM13getAM5FP16OpcENS0_7AddrOpcEh">getAM5FP16Opc</dfn>(<a class="type" href="#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="local col1 decl" id="1121Opc" title='Opc' data-type='llvm::ARM_AM::AddrOpc' data-ref="1121Opc">Opc</dfn>, <em>unsigned</em> <em>char</em> <dfn class="local col2 decl" id="1122Offset" title='Offset' data-type='unsigned char' data-ref="1122Offset">Offset</dfn>) {</td></tr>
<tr><th id="495">495</th><td>    <em>bool</em> <dfn class="local col3 decl" id="1123isSub" title='isSub' data-type='bool' data-ref="1123isSub">isSub</dfn> = <a class="local col1 ref" href="#1121Opc" title='Opc' data-ref="1121Opc">Opc</a> == <a class="enum" href="#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>;</td></tr>
<tr><th id="496">496</th><td>    <b>return</b> ((<em>int</em>)<a class="local col3 ref" href="#1123isSub" title='isSub' data-ref="1123isSub">isSub</a> &lt;&lt; <var>8</var>) | <a class="local col2 ref" href="#1122Offset" title='Offset' data-ref="1122Offset">Offset</a>;</td></tr>
<tr><th id="497">497</th><td>  }</td></tr>
<tr><th id="498">498</th><td>  <b>inline</b> <em>unsigned</em> <em>char</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM16getAM5FP16OffsetEj" title='llvm::ARM_AM::getAM5FP16Offset' data-ref="_ZN4llvm6ARM_AM16getAM5FP16OffsetEj">getAM5FP16Offset</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1124AM5Opc" title='AM5Opc' data-type='unsigned int' data-ref="1124AM5Opc">AM5Opc</dfn>) {</td></tr>
<tr><th id="499">499</th><td>    <b>return</b> <a class="local col4 ref" href="#1124AM5Opc" title='AM5Opc' data-ref="1124AM5Opc">AM5Opc</a> &amp; <var>0xFF</var>;</td></tr>
<tr><th id="500">500</th><td>  }</td></tr>
<tr><th id="501">501</th><td>  <b>inline</b> <a class="type" href="#llvm::ARM_AM::AddrOpc" title='llvm::ARM_AM::AddrOpc' data-ref="llvm::ARM_AM::AddrOpc">AddrOpc</a> <dfn class="decl def" id="_ZN4llvm6ARM_AM12getAM5FP16OpEj" title='llvm::ARM_AM::getAM5FP16Op' data-ref="_ZN4llvm6ARM_AM12getAM5FP16OpEj">getAM5FP16Op</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1125AM5Opc" title='AM5Opc' data-type='unsigned int' data-ref="1125AM5Opc">AM5Opc</dfn>) {</td></tr>
<tr><th id="502">502</th><td>    <b>return</b> ((<a class="local col5 ref" href="#1125AM5Opc" title='AM5Opc' data-ref="1125AM5Opc">AM5Opc</a> &gt;&gt; <var>8</var>) &amp; <var>1</var>) ? <a class="enum" href="#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a> : <a class="enum" href="#llvm::ARM_AM::AddrOpc::add" title='llvm::ARM_AM::AddrOpc::add' data-ref="llvm::ARM_AM::AddrOpc::add">add</a>;</td></tr>
<tr><th id="503">503</th><td>  }</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="506">506</th><td><i>  // Addressing Mode #6</i></td></tr>
<tr><th id="507">507</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="508">508</th><td><i>  //</i></td></tr>
<tr><th id="509">509</th><td><i>  // This is used for NEON load / store instructions.</i></td></tr>
<tr><th id="510">510</th><td><i>  //</i></td></tr>
<tr><th id="511">511</th><td><i>  // addrmode6 := reg with optional alignment</i></td></tr>
<tr><th id="512">512</th><td><i>  //</i></td></tr>
<tr><th id="513">513</th><td><i>  // This is stored in two operands [regaddr, align].  The first is the</i></td></tr>
<tr><th id="514">514</th><td><i>  // address register.  The second operand is the value of the alignment</i></td></tr>
<tr><th id="515">515</th><td><i>  // specifier in bytes or zero if no explicit alignment.</i></td></tr>
<tr><th id="516">516</th><td><i>  // Valid alignments depend on the specific instruction.</i></td></tr>
<tr><th id="517">517</th><td><i></i></td></tr>
<tr><th id="518">518</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="519">519</th><td><i>  // NEON Modified Immediates</i></td></tr>
<tr><th id="520">520</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="521">521</th><td><i>  //</i></td></tr>
<tr><th id="522">522</th><td><i>  // Several NEON instructions (e.g., VMOV) take a "modified immediate"</i></td></tr>
<tr><th id="523">523</th><td><i>  // vector operand, where a small immediate encoded in the instruction</i></td></tr>
<tr><th id="524">524</th><td><i>  // specifies a full NEON vector value.  These modified immediates are</i></td></tr>
<tr><th id="525">525</th><td><i>  // represented here as encoded integers.  The low 8 bits hold the immediate</i></td></tr>
<tr><th id="526">526</th><td><i>  // value; bit 12 holds the "Op" field of the instruction, and bits 11-8 hold</i></td></tr>
<tr><th id="527">527</th><td><i>  // the "Cmode" field of the instruction.  The interfaces below treat the</i></td></tr>
<tr><th id="528">528</th><td><i>  // Op and Cmode values as a single 5-bit value.</i></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM16createNEONModImmEjj" title='llvm::ARM_AM::createNEONModImm' data-ref="_ZN4llvm6ARM_AM16createNEONModImmEjj">createNEONModImm</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1126OpCmode" title='OpCmode' data-type='unsigned int' data-ref="1126OpCmode">OpCmode</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1127Val" title='Val' data-type='unsigned int' data-ref="1127Val">Val</dfn>) {</td></tr>
<tr><th id="531">531</th><td>    <b>return</b> (<a class="local col6 ref" href="#1126OpCmode" title='OpCmode' data-ref="1126OpCmode">OpCmode</a> &lt;&lt; <var>8</var>) | <a class="local col7 ref" href="#1127Val" title='Val' data-ref="1127Val">Val</a>;</td></tr>
<tr><th id="532">532</th><td>  }</td></tr>
<tr><th id="533">533</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM20getNEONModImmOpCmodeEj" title='llvm::ARM_AM::getNEONModImmOpCmode' data-ref="_ZN4llvm6ARM_AM20getNEONModImmOpCmodeEj">getNEONModImmOpCmode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="1128ModImm" title='ModImm' data-type='unsigned int' data-ref="1128ModImm">ModImm</dfn>) {</td></tr>
<tr><th id="534">534</th><td>    <b>return</b> (<a class="local col8 ref" href="#1128ModImm" title='ModImm' data-ref="1128ModImm">ModImm</a> &gt;&gt; <var>8</var>) &amp; <var>0x1f</var>;</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM16getNEONModImmValEj" title='llvm::ARM_AM::getNEONModImmVal' data-ref="_ZN4llvm6ARM_AM16getNEONModImmValEj">getNEONModImmVal</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1129ModImm" title='ModImm' data-type='unsigned int' data-ref="1129ModImm">ModImm</dfn>) { <b>return</b> <a class="local col9 ref" href="#1129ModImm" title='ModImm' data-ref="1129ModImm">ModImm</a> &amp; <var>0xff</var>; }</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <i class="doc">/// decodeNEONModImm - Decode a NEON modified immediate value into the</i></td></tr>
<tr><th id="539">539</th><td><i class="doc">  /// element value and the element size in bits.  (If the element size is</i></td></tr>
<tr><th id="540">540</th><td><i class="doc">  /// smaller than the vector, it is splatted into all the elements.)</i></td></tr>
<tr><th id="541">541</th><td>  <b>inline</b> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="decl def" id="_ZN4llvm6ARM_AM16decodeNEONModImmEjRj" title='llvm::ARM_AM::decodeNEONModImm' data-ref="_ZN4llvm6ARM_AM16decodeNEONModImmEjRj">decodeNEONModImm</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="1130ModImm" title='ModImm' data-type='unsigned int' data-ref="1130ModImm">ModImm</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="1131EltBits" title='EltBits' data-type='unsigned int &amp;' data-ref="1131EltBits">EltBits</dfn>) {</td></tr>
<tr><th id="542">542</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="1132OpCmode" title='OpCmode' data-type='unsigned int' data-ref="1132OpCmode">OpCmode</dfn> = <a class="ref" href="#_ZN4llvm6ARM_AM20getNEONModImmOpCmodeEj" title='llvm::ARM_AM::getNEONModImmOpCmode' data-ref="_ZN4llvm6ARM_AM20getNEONModImmOpCmodeEj">getNEONModImmOpCmode</a>(<a class="local col0 ref" href="#1130ModImm" title='ModImm' data-ref="1130ModImm">ModImm</a>);</td></tr>
<tr><th id="543">543</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="1133Imm8" title='Imm8' data-type='unsigned int' data-ref="1133Imm8">Imm8</dfn> = <a class="ref" href="#_ZN4llvm6ARM_AM16getNEONModImmValEj" title='llvm::ARM_AM::getNEONModImmVal' data-ref="_ZN4llvm6ARM_AM16getNEONModImmValEj">getNEONModImmVal</a>(<a class="local col0 ref" href="#1130ModImm" title='ModImm' data-ref="1130ModImm">ModImm</a>);</td></tr>
<tr><th id="544">544</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="1134Val" title='Val' data-type='uint64_t' data-ref="1134Val">Val</dfn> = <var>0</var>;</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>    <b>if</b> (<a class="local col2 ref" href="#1132OpCmode" title='OpCmode' data-ref="1132OpCmode">OpCmode</a> == <var>0xe</var>) {</td></tr>
<tr><th id="547">547</th><td>      <i>// 8-bit vector elements</i></td></tr>
<tr><th id="548">548</th><td>      <a class="local col4 ref" href="#1134Val" title='Val' data-ref="1134Val">Val</a> = <a class="local col3 ref" href="#1133Imm8" title='Imm8' data-ref="1133Imm8">Imm8</a>;</td></tr>
<tr><th id="549">549</th><td>      <a class="local col1 ref" href="#1131EltBits" title='EltBits' data-ref="1131EltBits">EltBits</a> = <var>8</var>;</td></tr>
<tr><th id="550">550</th><td>    } <b>else</b> <b>if</b> ((<a class="local col2 ref" href="#1132OpCmode" title='OpCmode' data-ref="1132OpCmode">OpCmode</a> &amp; <var>0xc</var>) == <var>0x8</var>) {</td></tr>
<tr><th id="551">551</th><td>      <i>// 16-bit vector elements</i></td></tr>
<tr><th id="552">552</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="1135ByteNum" title='ByteNum' data-type='unsigned int' data-ref="1135ByteNum">ByteNum</dfn> = (<a class="local col2 ref" href="#1132OpCmode" title='OpCmode' data-ref="1132OpCmode">OpCmode</a> &amp; <var>0x6</var>) &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="553">553</th><td>      <a class="local col4 ref" href="#1134Val" title='Val' data-ref="1134Val">Val</a> = <a class="local col3 ref" href="#1133Imm8" title='Imm8' data-ref="1133Imm8">Imm8</a> &lt;&lt; (<var>8</var> * <a class="local col5 ref" href="#1135ByteNum" title='ByteNum' data-ref="1135ByteNum">ByteNum</a>);</td></tr>
<tr><th id="554">554</th><td>      <a class="local col1 ref" href="#1131EltBits" title='EltBits' data-ref="1131EltBits">EltBits</a> = <var>16</var>;</td></tr>
<tr><th id="555">555</th><td>    } <b>else</b> <b>if</b> ((<a class="local col2 ref" href="#1132OpCmode" title='OpCmode' data-ref="1132OpCmode">OpCmode</a> &amp; <var>0x8</var>) == <var>0</var>) {</td></tr>
<tr><th id="556">556</th><td>      <i>// 32-bit vector elements, zero with one byte set</i></td></tr>
<tr><th id="557">557</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="1136ByteNum" title='ByteNum' data-type='unsigned int' data-ref="1136ByteNum">ByteNum</dfn> = (<a class="local col2 ref" href="#1132OpCmode" title='OpCmode' data-ref="1132OpCmode">OpCmode</a> &amp; <var>0x6</var>) &gt;&gt; <var>1</var>;</td></tr>
<tr><th id="558">558</th><td>      <a class="local col4 ref" href="#1134Val" title='Val' data-ref="1134Val">Val</a> = <a class="local col3 ref" href="#1133Imm8" title='Imm8' data-ref="1133Imm8">Imm8</a> &lt;&lt; (<var>8</var> * <a class="local col6 ref" href="#1136ByteNum" title='ByteNum' data-ref="1136ByteNum">ByteNum</a>);</td></tr>
<tr><th id="559">559</th><td>      <a class="local col1 ref" href="#1131EltBits" title='EltBits' data-ref="1131EltBits">EltBits</a> = <var>32</var>;</td></tr>
<tr><th id="560">560</th><td>    } <b>else</b> <b>if</b> ((<a class="local col2 ref" href="#1132OpCmode" title='OpCmode' data-ref="1132OpCmode">OpCmode</a> &amp; <var>0xe</var>) == <var>0xc</var>) {</td></tr>
<tr><th id="561">561</th><td>      <i>// 32-bit vector elements, one byte with low bits set</i></td></tr>
<tr><th id="562">562</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="1137ByteNum" title='ByteNum' data-type='unsigned int' data-ref="1137ByteNum">ByteNum</dfn> = <var>1</var> + (<a class="local col2 ref" href="#1132OpCmode" title='OpCmode' data-ref="1132OpCmode">OpCmode</a> &amp; <var>0x1</var>);</td></tr>
<tr><th id="563">563</th><td>      <a class="local col4 ref" href="#1134Val" title='Val' data-ref="1134Val">Val</a> = (<a class="local col3 ref" href="#1133Imm8" title='Imm8' data-ref="1133Imm8">Imm8</a> &lt;&lt; (<var>8</var> * <a class="local col7 ref" href="#1137ByteNum" title='ByteNum' data-ref="1137ByteNum">ByteNum</a>)) | (<var>0xffff</var> &gt;&gt; (<var>8</var> * (<var>2</var> - <a class="local col7 ref" href="#1137ByteNum" title='ByteNum' data-ref="1137ByteNum">ByteNum</a>)));</td></tr>
<tr><th id="564">564</th><td>      <a class="local col1 ref" href="#1131EltBits" title='EltBits' data-ref="1131EltBits">EltBits</a> = <var>32</var>;</td></tr>
<tr><th id="565">565</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#1132OpCmode" title='OpCmode' data-ref="1132OpCmode">OpCmode</a> == <var>0x1e</var>) {</td></tr>
<tr><th id="566">566</th><td>      <i>// 64-bit vector elements</i></td></tr>
<tr><th id="567">567</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="1138ByteNum" title='ByteNum' data-type='unsigned int' data-ref="1138ByteNum">ByteNum</dfn> = <var>0</var>; <a class="local col8 ref" href="#1138ByteNum" title='ByteNum' data-ref="1138ByteNum">ByteNum</a> &lt; <var>8</var>; ++<a class="local col8 ref" href="#1138ByteNum" title='ByteNum' data-ref="1138ByteNum">ByteNum</a>) {</td></tr>
<tr><th id="568">568</th><td>        <b>if</b> ((<a class="local col0 ref" href="#1130ModImm" title='ModImm' data-ref="1130ModImm">ModImm</a> &gt;&gt; <a class="local col8 ref" href="#1138ByteNum" title='ByteNum' data-ref="1138ByteNum">ByteNum</a>) &amp; <var>1</var>)</td></tr>
<tr><th id="569">569</th><td>          <a class="local col4 ref" href="#1134Val" title='Val' data-ref="1134Val">Val</a> |= (<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>)<var>0xff</var> &lt;&lt; (<var>8</var> * <a class="local col8 ref" href="#1138ByteNum" title='ByteNum' data-ref="1138ByteNum">ByteNum</a>);</td></tr>
<tr><th id="570">570</th><td>      }</td></tr>
<tr><th id="571">571</th><td>      <a class="local col1 ref" href="#1131EltBits" title='EltBits' data-ref="1131EltBits">EltBits</a> = <var>64</var>;</td></tr>
<tr><th id="572">572</th><td>    } <b>else</b> {</td></tr>
<tr><th id="573">573</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported NEON immediate&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 573)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported NEON immediate"</q>);</td></tr>
<tr><th id="574">574</th><td>    }</td></tr>
<tr><th id="575">575</th><td>    <b>return</b> <a class="local col4 ref" href="#1134Val" title='Val' data-ref="1134Val">Val</a>;</td></tr>
<tr><th id="576">576</th><td>  }</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <i>// Generic validation for single-byte immediate (0X00, 00X0, etc).</i></td></tr>
<tr><th id="579">579</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM15isNEONBytesplatEjj" title='llvm::ARM_AM::isNEONBytesplat' data-ref="_ZN4llvm6ARM_AM15isNEONBytesplatEjj">isNEONBytesplat</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="1139Value" title='Value' data-type='unsigned int' data-ref="1139Value">Value</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="1140Size" title='Size' data-type='unsigned int' data-ref="1140Size">Size</dfn>) {</td></tr>
<tr><th id="580">580</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Size &gt;= 1 &amp;&amp; Size &lt;= 4 &amp;&amp; &quot;Invalid size&quot;) ? void (0) : __assert_fail (&quot;Size &gt;= 1 &amp;&amp; Size &lt;= 4 &amp;&amp; \&quot;Invalid size\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 580, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#1140Size" title='Size' data-ref="1140Size">Size</a> &gt;= <var>1</var> &amp;&amp; <a class="local col0 ref" href="#1140Size" title='Size' data-ref="1140Size">Size</a> &lt;= <var>4</var> &amp;&amp; <q>"Invalid size"</q>);</td></tr>
<tr><th id="581">581</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="1141count" title='count' data-type='unsigned int' data-ref="1141count">count</dfn> = <var>0</var>;</td></tr>
<tr><th id="582">582</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="1142i" title='i' data-type='unsigned int' data-ref="1142i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#1142i" title='i' data-ref="1142i">i</a> &lt; <a class="local col0 ref" href="#1140Size" title='Size' data-ref="1140Size">Size</a>; ++<a class="local col2 ref" href="#1142i" title='i' data-ref="1142i">i</a>) {</td></tr>
<tr><th id="583">583</th><td>      <b>if</b> (<a class="local col9 ref" href="#1139Value" title='Value' data-ref="1139Value">Value</a> &amp; <var>0xff</var>) <a class="local col1 ref" href="#1141count" title='count' data-ref="1141count">count</a>++;</td></tr>
<tr><th id="584">584</th><td>      <a class="local col9 ref" href="#1139Value" title='Value' data-ref="1139Value">Value</a> &gt;&gt;= <var>8</var>;</td></tr>
<tr><th id="585">585</th><td>    }</td></tr>
<tr><th id="586">586</th><td>    <b>return</b> <a class="local col1 ref" href="#1141count" title='count' data-ref="1141count">count</a> == <var>1</var>;</td></tr>
<tr><th id="587">587</th><td>  }</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <i class="doc">/// Checks if Value is a correct immediate for instructions like VBIC/VORR.</i></td></tr>
<tr><th id="590">590</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM14isNEONi16splatEj" title='llvm::ARM_AM::isNEONi16splat' data-ref="_ZN4llvm6ARM_AM14isNEONi16splatEj">isNEONi16splat</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="1143Value" title='Value' data-type='unsigned int' data-ref="1143Value">Value</dfn>) {</td></tr>
<tr><th id="591">591</th><td>    <b>if</b> (<a class="local col3 ref" href="#1143Value" title='Value' data-ref="1143Value">Value</a> &gt; <var>0xffff</var>)</td></tr>
<tr><th id="592">592</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="593">593</th><td>    <i>// i16 value with set bits only in one byte X0 or 0X.</i></td></tr>
<tr><th id="594">594</th><td>    <b>return</b> <a class="local col3 ref" href="#1143Value" title='Value' data-ref="1143Value">Value</a> == <var>0</var> || <a class="ref" href="#_ZN4llvm6ARM_AM15isNEONBytesplatEjj" title='llvm::ARM_AM::isNEONBytesplat' data-ref="_ZN4llvm6ARM_AM15isNEONBytesplatEjj">isNEONBytesplat</a>(<a class="local col3 ref" href="#1143Value" title='Value' data-ref="1143Value">Value</a>, <var>2</var>);</td></tr>
<tr><th id="595">595</th><td>  }</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <i>// Encode NEON 16 bits Splat immediate for instructions like VBIC/VORR</i></td></tr>
<tr><th id="598">598</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM18encodeNEONi16splatEj" title='llvm::ARM_AM::encodeNEONi16splat' data-ref="_ZN4llvm6ARM_AM18encodeNEONi16splatEj">encodeNEONi16splat</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="1144Value" title='Value' data-type='unsigned int' data-ref="1144Value">Value</dfn>) {</td></tr>
<tr><th id="599">599</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isNEONi16splat(Value) &amp;&amp; &quot;Invalid NEON splat value&quot;) ? void (0) : __assert_fail (&quot;isNEONi16splat(Value) &amp;&amp; \&quot;Invalid NEON splat value\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 599, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="#_ZN4llvm6ARM_AM14isNEONi16splatEj" title='llvm::ARM_AM::isNEONi16splat' data-ref="_ZN4llvm6ARM_AM14isNEONi16splatEj">isNEONi16splat</a>(<a class="local col4 ref" href="#1144Value" title='Value' data-ref="1144Value">Value</a>) &amp;&amp; <q>"Invalid NEON splat value"</q>);</td></tr>
<tr><th id="600">600</th><td>    <b>if</b> (<a class="local col4 ref" href="#1144Value" title='Value' data-ref="1144Value">Value</a> &gt;= <var>0x100</var>)</td></tr>
<tr><th id="601">601</th><td>      <a class="local col4 ref" href="#1144Value" title='Value' data-ref="1144Value">Value</a> = (<a class="local col4 ref" href="#1144Value" title='Value' data-ref="1144Value">Value</a> &gt;&gt; <var>8</var>) | <var>0xa00</var>;</td></tr>
<tr><th id="602">602</th><td>    <b>else</b></td></tr>
<tr><th id="603">603</th><td>      <a class="local col4 ref" href="#1144Value" title='Value' data-ref="1144Value">Value</a> |= <var>0x800</var>;</td></tr>
<tr><th id="604">604</th><td>    <b>return</b> <a class="local col4 ref" href="#1144Value" title='Value' data-ref="1144Value">Value</a>;</td></tr>
<tr><th id="605">605</th><td>  }</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <i class="doc">/// Checks if Value is a correct immediate for instructions like VBIC/VORR.</i></td></tr>
<tr><th id="608">608</th><td>  <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM14isNEONi32splatEj" title='llvm::ARM_AM::isNEONi32splat' data-ref="_ZN4llvm6ARM_AM14isNEONi32splatEj">isNEONi32splat</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="1145Value" title='Value' data-type='unsigned int' data-ref="1145Value">Value</dfn>) {</td></tr>
<tr><th id="609">609</th><td>    <i>// i32 value with set bits only in one byte X000, 0X00, 00X0, or 000X.</i></td></tr>
<tr><th id="610">610</th><td>    <b>return</b> <a class="local col5 ref" href="#1145Value" title='Value' data-ref="1145Value">Value</a> == <var>0</var> || <a class="ref" href="#_ZN4llvm6ARM_AM15isNEONBytesplatEjj" title='llvm::ARM_AM::isNEONBytesplat' data-ref="_ZN4llvm6ARM_AM15isNEONBytesplatEjj">isNEONBytesplat</a>(<a class="local col5 ref" href="#1145Value" title='Value' data-ref="1145Value">Value</a>, <var>4</var>);</td></tr>
<tr><th id="611">611</th><td>  }</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <i class="doc">/// Encode NEON 32 bits Splat immediate for instructions like VBIC/VORR.</i></td></tr>
<tr><th id="614">614</th><td>  <b>inline</b> <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM18encodeNEONi32splatEj" title='llvm::ARM_AM::encodeNEONi32splat' data-ref="_ZN4llvm6ARM_AM18encodeNEONi32splatEj">encodeNEONi32splat</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="1146Value" title='Value' data-type='unsigned int' data-ref="1146Value">Value</dfn>) {</td></tr>
<tr><th id="615">615</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isNEONi32splat(Value) &amp;&amp; &quot;Invalid NEON splat value&quot;) ? void (0) : __assert_fail (&quot;isNEONi32splat(Value) &amp;&amp; \&quot;Invalid NEON splat value\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h&quot;, 615, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="#_ZN4llvm6ARM_AM14isNEONi32splatEj" title='llvm::ARM_AM::isNEONi32splat' data-ref="_ZN4llvm6ARM_AM14isNEONi32splatEj">isNEONi32splat</a>(<a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a>) &amp;&amp; <q>"Invalid NEON splat value"</q>);</td></tr>
<tr><th id="616">616</th><td>    <b>if</b> (<a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a> &gt;= <var>0x100</var> &amp;&amp; <a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a> &lt;= <var>0xff00</var>)</td></tr>
<tr><th id="617">617</th><td>      <a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a> = (<a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a> &gt;&gt; <var>8</var>) | <var>0x200</var>;</td></tr>
<tr><th id="618">618</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a> &gt; <var>0xffff</var> &amp;&amp; <a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a> &lt;= <var>0xff0000</var>)</td></tr>
<tr><th id="619">619</th><td>      <a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a> = (<a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a> &gt;&gt; <var>16</var>) | <var>0x400</var>;</td></tr>
<tr><th id="620">620</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a> &gt; <var>0xffffff</var>)</td></tr>
<tr><th id="621">621</th><td>      <a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a> = (<a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a> &gt;&gt; <var>24</var>) | <var>0x600</var>;</td></tr>
<tr><th id="622">622</th><td>    <b>return</b> <a class="local col6 ref" href="#1146Value" title='Value' data-ref="1146Value">Value</a>;</td></tr>
<tr><th id="623">623</th><td>  }</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="626">626</th><td><i>  // Floating-point Immediates</i></td></tr>
<tr><th id="627">627</th><td><i>  //</i></td></tr>
<tr><th id="628">628</th><td>  <b>inline</b> <em>float</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM13getFPImmFloatEj" title='llvm::ARM_AM::getFPImmFloat' data-ref="_ZN4llvm6ARM_AM13getFPImmFloatEj">getFPImmFloat</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1147Imm" title='Imm' data-type='unsigned int' data-ref="1147Imm">Imm</dfn>) {</td></tr>
<tr><th id="629">629</th><td>    <i>// We expect an 8-bit binary encoding of a floating-point number here.</i></td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="1148Sign" title='Sign' data-type='uint8_t' data-ref="1148Sign">Sign</dfn> = (<a class="local col7 ref" href="#1147Imm" title='Imm' data-ref="1147Imm">Imm</a> &gt;&gt; <var>7</var>) &amp; <var>0x1</var>;</td></tr>
<tr><th id="632">632</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="1149Exp" title='Exp' data-type='uint8_t' data-ref="1149Exp">Exp</dfn> = (<a class="local col7 ref" href="#1147Imm" title='Imm' data-ref="1147Imm">Imm</a> &gt;&gt; <var>4</var>) &amp; <var>0x7</var>;</td></tr>
<tr><th id="633">633</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="1150Mantissa" title='Mantissa' data-type='uint8_t' data-ref="1150Mantissa">Mantissa</dfn> = <a class="local col7 ref" href="#1147Imm" title='Imm' data-ref="1147Imm">Imm</a> &amp; <var>0xf</var>;</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>    <i>//   8-bit FP    IEEE Float Encoding</i></td></tr>
<tr><th id="636">636</th><td><i>    //   abcd efgh   aBbbbbbc defgh000 00000000 00000000</i></td></tr>
<tr><th id="637">637</th><td><i>    //</i></td></tr>
<tr><th id="638">638</th><td><i>    // where B = NOT(b);</i></td></tr>
<tr><th id="639">639</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="1151I" title='I' data-type='uint32_t' data-ref="1151I">I</dfn> = <var>0</var>;</td></tr>
<tr><th id="640">640</th><td>    <a class="local col1 ref" href="#1151I" title='I' data-ref="1151I">I</a> |= <a class="local col8 ref" href="#1148Sign" title='Sign' data-ref="1148Sign">Sign</a> &lt;&lt; <var>31</var>;</td></tr>
<tr><th id="641">641</th><td>    <a class="local col1 ref" href="#1151I" title='I' data-ref="1151I">I</a> |= ((<a class="local col9 ref" href="#1149Exp" title='Exp' data-ref="1149Exp">Exp</a> &amp; <var>0x4</var>) != <var>0</var> ? <var>0</var> : <var>1</var>) &lt;&lt; <var>30</var>;</td></tr>
<tr><th id="642">642</th><td>    <a class="local col1 ref" href="#1151I" title='I' data-ref="1151I">I</a> |= ((<a class="local col9 ref" href="#1149Exp" title='Exp' data-ref="1149Exp">Exp</a> &amp; <var>0x4</var>) != <var>0</var> ? <var>0x1f</var> : <var>0</var>) &lt;&lt; <var>25</var>;</td></tr>
<tr><th id="643">643</th><td>    <a class="local col1 ref" href="#1151I" title='I' data-ref="1151I">I</a> |= (<a class="local col9 ref" href="#1149Exp" title='Exp' data-ref="1149Exp">Exp</a> &amp; <var>0x3</var>) &lt;&lt; <var>23</var>;</td></tr>
<tr><th id="644">644</th><td>    <a class="local col1 ref" href="#1151I" title='I' data-ref="1151I">I</a> |= <a class="local col0 ref" href="#1150Mantissa" title='Mantissa' data-ref="1150Mantissa">Mantissa</a> &lt;&lt; <var>19</var>;</td></tr>
<tr><th id="645">645</th><td>    <b>return</b> <a class="ref" href="../../../../include/llvm/ADT/bit.h.html#_ZN4llvm8bit_castERKT0_" title='llvm::bit_cast' data-ref="_ZN4llvm8bit_castERKT0_">bit_cast</a>&lt;<em>float</em>&gt;(<a class="local col1 ref" href="#1151I" title='I' data-ref="1151I">I</a>);</td></tr>
<tr><th id="646">646</th><td>  }</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <i class="doc">/// getFP16Imm - Return an 8-bit floating-point version of the 16-bit</i></td></tr>
<tr><th id="649">649</th><td><i class="doc">  /// floating-point value. If the value cannot be represented as an 8-bit</i></td></tr>
<tr><th id="650">650</th><td><i class="doc">  /// floating-point value, then return -1.</i></td></tr>
<tr><th id="651">651</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM10getFP16ImmERKNS_5APIntE" title='llvm::ARM_AM::getFP16Imm' data-ref="_ZN4llvm6ARM_AM10getFP16ImmERKNS_5APIntE">getFP16Imm</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col2 decl" id="1152Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="1152Imm">Imm</dfn>) {</td></tr>
<tr><th id="652">652</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="1153Sign" title='Sign' data-type='uint32_t' data-ref="1153Sign">Sign</dfn> = <a class="local col2 ref" href="#1152Imm" title='Imm' data-ref="1152Imm">Imm</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrEj" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrEj">lshr</a>(<var>15</var>).<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>() &amp; <var>1</var>;</td></tr>
<tr><th id="653">653</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col4 decl" id="1154Exp" title='Exp' data-type='int32_t' data-ref="1154Exp">Exp</dfn> = (<a class="local col2 ref" href="#1152Imm" title='Imm' data-ref="1152Imm">Imm</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrEj" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrEj">lshr</a>(<var>10</var>).<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>() &amp; <var>0x1f</var>) - <var>15</var>;  <i>// -14 to 15</i></td></tr>
<tr><th id="654">654</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="1155Mantissa" title='Mantissa' data-type='int64_t' data-ref="1155Mantissa">Mantissa</dfn> = <a class="local col2 ref" href="#1152Imm" title='Imm' data-ref="1152Imm">Imm</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>() &amp; <var>0x3ff</var>;  <i>// 10 bits</i></td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>    <i>// We can handle 4 bits of mantissa.</i></td></tr>
<tr><th id="657">657</th><td><i>    // mantissa = (16+UInt(e:f:g:h))/16.</i></td></tr>
<tr><th id="658">658</th><td>    <b>if</b> (<a class="local col5 ref" href="#1155Mantissa" title='Mantissa' data-ref="1155Mantissa">Mantissa</a> &amp; <var>0x3f</var>)</td></tr>
<tr><th id="659">659</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="660">660</th><td>    <a class="local col5 ref" href="#1155Mantissa" title='Mantissa' data-ref="1155Mantissa">Mantissa</a> &gt;&gt;= <var>6</var>;</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>    <i>// We can handle 3 bits of exponent: exp == UInt(NOT(b):c:d)-3</i></td></tr>
<tr><th id="663">663</th><td>    <b>if</b> (<a class="local col4 ref" href="#1154Exp" title='Exp' data-ref="1154Exp">Exp</a> &lt; -<var>3</var> || <a class="local col4 ref" href="#1154Exp" title='Exp' data-ref="1154Exp">Exp</a> &gt; <var>4</var>)</td></tr>
<tr><th id="664">664</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="665">665</th><td>    <a class="local col4 ref" href="#1154Exp" title='Exp' data-ref="1154Exp">Exp</a> = ((<a class="local col4 ref" href="#1154Exp" title='Exp' data-ref="1154Exp">Exp</a>+<var>3</var>) &amp; <var>0x7</var>) ^ <var>4</var>;</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>    <b>return</b> ((<em>int</em>)<a class="local col3 ref" href="#1153Sign" title='Sign' data-ref="1153Sign">Sign</a> &lt;&lt; <var>7</var>) | (<a class="local col4 ref" href="#1154Exp" title='Exp' data-ref="1154Exp">Exp</a> &lt;&lt; <var>4</var>) | <a class="local col5 ref" href="#1155Mantissa" title='Mantissa' data-ref="1155Mantissa">Mantissa</a>;</td></tr>
<tr><th id="668">668</th><td>  }</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM10getFP16ImmERKNS_7APFloatE" title='llvm::ARM_AM::getFP16Imm' data-ref="_ZN4llvm6ARM_AM10getFP16ImmERKNS_7APFloatE">getFP16Imm</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col6 decl" id="1156FPImm" title='FPImm' data-type='const llvm::APFloat &amp;' data-ref="1156FPImm">FPImm</dfn>) {</td></tr>
<tr><th id="671">671</th><td>    <b>return</b> <a class="ref" href="#_ZN4llvm6ARM_AM10getFP16ImmERKNS_5APIntE" title='llvm::ARM_AM::getFP16Imm' data-ref="_ZN4llvm6ARM_AM10getFP16ImmERKNS_5APIntE">getFP16Imm</a>(<a class="local col6 ref" href="#1156FPImm" title='FPImm' data-ref="1156FPImm">FPImm</a>.<a class="ref" href="../../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>());</td></tr>
<tr><th id="672">672</th><td>  }</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td>  <i class="doc">/// getFP32Imm - Return an 8-bit floating-point version of the 32-bit</i></td></tr>
<tr><th id="675">675</th><td><i class="doc">  /// floating-point value. If the value cannot be represented as an 8-bit</i></td></tr>
<tr><th id="676">676</th><td><i class="doc">  /// floating-point value, then return -1.</i></td></tr>
<tr><th id="677">677</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM10getFP32ImmERKNS_5APIntE" title='llvm::ARM_AM::getFP32Imm' data-ref="_ZN4llvm6ARM_AM10getFP32ImmERKNS_5APIntE">getFP32Imm</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col7 decl" id="1157Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="1157Imm">Imm</dfn>) {</td></tr>
<tr><th id="678">678</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="1158Sign" title='Sign' data-type='uint32_t' data-ref="1158Sign">Sign</dfn> = <a class="local col7 ref" href="#1157Imm" title='Imm' data-ref="1157Imm">Imm</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrEj" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrEj">lshr</a>(<var>31</var>).<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>() &amp; <var>1</var>;</td></tr>
<tr><th id="679">679</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col9 decl" id="1159Exp" title='Exp' data-type='int32_t' data-ref="1159Exp">Exp</dfn> = (<a class="local col7 ref" href="#1157Imm" title='Imm' data-ref="1157Imm">Imm</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrEj" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrEj">lshr</a>(<var>23</var>).<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>() &amp; <var>0xff</var>) - <var>127</var>;  <i>// -126 to 127</i></td></tr>
<tr><th id="680">680</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="1160Mantissa" title='Mantissa' data-type='int64_t' data-ref="1160Mantissa">Mantissa</dfn> = <a class="local col7 ref" href="#1157Imm" title='Imm' data-ref="1157Imm">Imm</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>() &amp; <var>0x7fffff</var>;  <i>// 23 bits</i></td></tr>
<tr><th id="681">681</th><td></td></tr>
<tr><th id="682">682</th><td>    <i>// We can handle 4 bits of mantissa.</i></td></tr>
<tr><th id="683">683</th><td><i>    // mantissa = (16+UInt(e:f:g:h))/16.</i></td></tr>
<tr><th id="684">684</th><td>    <b>if</b> (<a class="local col0 ref" href="#1160Mantissa" title='Mantissa' data-ref="1160Mantissa">Mantissa</a> &amp; <var>0x7ffff</var>)</td></tr>
<tr><th id="685">685</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="686">686</th><td>    <a class="local col0 ref" href="#1160Mantissa" title='Mantissa' data-ref="1160Mantissa">Mantissa</a> &gt;&gt;= <var>19</var>;</td></tr>
<tr><th id="687">687</th><td>    <b>if</b> ((<a class="local col0 ref" href="#1160Mantissa" title='Mantissa' data-ref="1160Mantissa">Mantissa</a> &amp; <var>0xf</var>) != <a class="local col0 ref" href="#1160Mantissa" title='Mantissa' data-ref="1160Mantissa">Mantissa</a>)</td></tr>
<tr><th id="688">688</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>    <i>// We can handle 3 bits of exponent: exp == UInt(NOT(b):c:d)-3</i></td></tr>
<tr><th id="691">691</th><td>    <b>if</b> (<a class="local col9 ref" href="#1159Exp" title='Exp' data-ref="1159Exp">Exp</a> &lt; -<var>3</var> || <a class="local col9 ref" href="#1159Exp" title='Exp' data-ref="1159Exp">Exp</a> &gt; <var>4</var>)</td></tr>
<tr><th id="692">692</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="693">693</th><td>    <a class="local col9 ref" href="#1159Exp" title='Exp' data-ref="1159Exp">Exp</a> = ((<a class="local col9 ref" href="#1159Exp" title='Exp' data-ref="1159Exp">Exp</a>+<var>3</var>) &amp; <var>0x7</var>) ^ <var>4</var>;</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>    <b>return</b> ((<em>int</em>)<a class="local col8 ref" href="#1158Sign" title='Sign' data-ref="1158Sign">Sign</a> &lt;&lt; <var>7</var>) | (<a class="local col9 ref" href="#1159Exp" title='Exp' data-ref="1159Exp">Exp</a> &lt;&lt; <var>4</var>) | <a class="local col0 ref" href="#1160Mantissa" title='Mantissa' data-ref="1160Mantissa">Mantissa</a>;</td></tr>
<tr><th id="696">696</th><td>  }</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM10getFP32ImmERKNS_7APFloatE" title='llvm::ARM_AM::getFP32Imm' data-ref="_ZN4llvm6ARM_AM10getFP32ImmERKNS_7APFloatE">getFP32Imm</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col1 decl" id="1161FPImm" title='FPImm' data-type='const llvm::APFloat &amp;' data-ref="1161FPImm">FPImm</dfn>) {</td></tr>
<tr><th id="699">699</th><td>    <b>return</b> <a class="ref" href="#_ZN4llvm6ARM_AM10getFP32ImmERKNS_5APIntE" title='llvm::ARM_AM::getFP32Imm' data-ref="_ZN4llvm6ARM_AM10getFP32ImmERKNS_5APIntE">getFP32Imm</a>(<a class="local col1 ref" href="#1161FPImm" title='FPImm' data-ref="1161FPImm">FPImm</a>.<a class="ref" href="../../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>());</td></tr>
<tr><th id="700">700</th><td>  }</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>  <i class="doc">/// getFP64Imm - Return an 8-bit floating-point version of the 64-bit</i></td></tr>
<tr><th id="703">703</th><td><i class="doc">  /// floating-point value. If the value cannot be represented as an 8-bit</i></td></tr>
<tr><th id="704">704</th><td><i class="doc">  /// floating-point value, then return -1.</i></td></tr>
<tr><th id="705">705</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM10getFP64ImmERKNS_5APIntE" title='llvm::ARM_AM::getFP64Imm' data-ref="_ZN4llvm6ARM_AM10getFP64ImmERKNS_5APIntE">getFP64Imm</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col2 decl" id="1162Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="1162Imm">Imm</dfn>) {</td></tr>
<tr><th id="706">706</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="1163Sign" title='Sign' data-type='uint64_t' data-ref="1163Sign">Sign</dfn> = <a class="local col2 ref" href="#1162Imm" title='Imm' data-ref="1162Imm">Imm</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrEj" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrEj">lshr</a>(<var>63</var>).<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>() &amp; <var>1</var>;</td></tr>
<tr><th id="707">707</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="1164Exp" title='Exp' data-type='int64_t' data-ref="1164Exp">Exp</dfn> = (<a class="local col2 ref" href="#1162Imm" title='Imm' data-ref="1162Imm">Imm</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4lshrEj" title='llvm::APInt::lshr' data-ref="_ZNK4llvm5APInt4lshrEj">lshr</a>(<var>52</var>).<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>() &amp; <var>0x7ff</var>) - <var>1023</var>; <i>// -1022 to 1023</i></td></tr>
<tr><th id="708">708</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="1165Mantissa" title='Mantissa' data-type='uint64_t' data-ref="1165Mantissa">Mantissa</dfn> = <a class="local col2 ref" href="#1162Imm" title='Imm' data-ref="1162Imm">Imm</a>.<a class="ref" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>() &amp; <var>0xfffffffffffffULL</var>;</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>    <i>// We can handle 4 bits of mantissa.</i></td></tr>
<tr><th id="711">711</th><td><i>    // mantissa = (16+UInt(e:f:g:h))/16.</i></td></tr>
<tr><th id="712">712</th><td>    <b>if</b> (<a class="local col5 ref" href="#1165Mantissa" title='Mantissa' data-ref="1165Mantissa">Mantissa</a> &amp; <var>0xffffffffffffULL</var>)</td></tr>
<tr><th id="713">713</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="714">714</th><td>    <a class="local col5 ref" href="#1165Mantissa" title='Mantissa' data-ref="1165Mantissa">Mantissa</a> &gt;&gt;= <var>48</var>;</td></tr>
<tr><th id="715">715</th><td>    <b>if</b> ((<a class="local col5 ref" href="#1165Mantissa" title='Mantissa' data-ref="1165Mantissa">Mantissa</a> &amp; <var>0xf</var>) != <a class="local col5 ref" href="#1165Mantissa" title='Mantissa' data-ref="1165Mantissa">Mantissa</a>)</td></tr>
<tr><th id="716">716</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>    <i>// We can handle 3 bits of exponent: exp == UInt(NOT(b):c:d)-3</i></td></tr>
<tr><th id="719">719</th><td>    <b>if</b> (<a class="local col4 ref" href="#1164Exp" title='Exp' data-ref="1164Exp">Exp</a> &lt; -<var>3</var> || <a class="local col4 ref" href="#1164Exp" title='Exp' data-ref="1164Exp">Exp</a> &gt; <var>4</var>)</td></tr>
<tr><th id="720">720</th><td>      <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="721">721</th><td>    <a class="local col4 ref" href="#1164Exp" title='Exp' data-ref="1164Exp">Exp</a> = ((<a class="local col4 ref" href="#1164Exp" title='Exp' data-ref="1164Exp">Exp</a>+<var>3</var>) &amp; <var>0x7</var>) ^ <var>4</var>;</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>    <b>return</b> ((<em>int</em>)<a class="local col3 ref" href="#1163Sign" title='Sign' data-ref="1163Sign">Sign</a> &lt;&lt; <var>7</var>) | (<a class="local col4 ref" href="#1164Exp" title='Exp' data-ref="1164Exp">Exp</a> &lt;&lt; <var>4</var>) | <a class="local col5 ref" href="#1165Mantissa" title='Mantissa' data-ref="1165Mantissa">Mantissa</a>;</td></tr>
<tr><th id="724">724</th><td>  }</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td>  <b>inline</b> <em>int</em> <dfn class="decl def" id="_ZN4llvm6ARM_AM10getFP64ImmERKNS_7APFloatE" title='llvm::ARM_AM::getFP64Imm' data-ref="_ZN4llvm6ARM_AM10getFP64ImmERKNS_7APFloatE">getFP64Imm</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col6 decl" id="1166FPImm" title='FPImm' data-type='const llvm::APFloat &amp;' data-ref="1166FPImm">FPImm</dfn>) {</td></tr>
<tr><th id="727">727</th><td>    <b>return</b> <a class="ref" href="#_ZN4llvm6ARM_AM10getFP64ImmERKNS_5APIntE" title='llvm::ARM_AM::getFP64Imm' data-ref="_ZN4llvm6ARM_AM10getFP64ImmERKNS_5APIntE">getFP64Imm</a>(<a class="local col6 ref" href="#1166FPImm" title='FPImm' data-ref="1166FPImm">FPImm</a>.<a class="ref" href="../../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>());</td></tr>
<tr><th id="728">728</th><td>  }</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>} <i>// end namespace ARM_AM</i></td></tr>
<tr><th id="731">731</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../A15SDOptimizer.cpp.html'>llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
