EESchema-LIBRARY Version 2.3  Date: 03.04.2023 14:41:38
#encoding utf-8
# DDR1_D0
#
DEF DDR1_D0 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D0" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D0 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D1
#
DEF DDR1_D1 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D1" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D1 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D2
#
DEF DDR1_D2 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D2" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D2 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D3
#
DEF DDR1_D3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D3" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D4
#
DEF DDR1_D4 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D4" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D4 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D5
#
DEF DDR1_D5 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D5" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D5 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D6
#
DEF DDR1_D6 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D6" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D6 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D7
#
DEF DDR1_D7 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D7" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D7 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_DQS0_P
#
DEF DDR1_DQS0_P #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_DQS0_P" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_DQS0_P 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_DQS0_N
#
DEF DDR1_DQS0_N #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_DQS0_N" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_DQS0_N 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_DM0
#
DEF DDR1_DM0 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_DM0" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_DM0 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D8
#
DEF DDR1_D8 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D8" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D8 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D9
#
DEF DDR1_D9 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D9" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D9 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D10
#
DEF DDR1_D10 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D10" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D10 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D11
#
DEF DDR1_D11 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D11" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D11 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D12
#
DEF DDR1_D12 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D12" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D12 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D13
#
DEF DDR1_D13 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D13" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D13 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D14
#
DEF DDR1_D14 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D14" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D14 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D15
#
DEF DDR1_D15 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D15" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D15 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_DQS1_P
#
DEF DDR1_DQS1_P #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_DQS1_P" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_DQS1_P 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_DQS1_N
#
DEF DDR1_DQS1_N #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_DQS1_N" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_DQS1_N 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_DM1
#
DEF DDR1_DM1 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_DM1" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_DM1 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_A0
#
DEF DDR1_A0 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_A0" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_A0 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_A1
#
DEF DDR1_A1 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_A1" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_A1 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_A2
#
DEF DDR1_A2 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_A2" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_A2 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_A3
#
DEF DDR1_A3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_A3" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_A3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_A4
#
DEF DDR1_A4 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_A4" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_A4 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_A5
#
DEF DDR1_A5 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_A5" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_A5 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_CLK_P
#
DEF DDR1_CLK_P #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_CLK_P" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_CLK_P 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_CLK_N
#
DEF DDR1_CLK_N #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_CLK_N" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_CLK_N 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_CKE0
#
DEF DDR1_CKE0 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_CKE0" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_CKE0 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_CKE1
#
DEF DDR1_CKE1 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_CKE1" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_CKE1 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_CS0N
#
DEF DDR1_CS0N #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_CS0N" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_CS0N 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_CS1N
#
DEF DDR1_CS1N #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_CS1N" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_CS1N 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_RST
#
DEF DDR1_RST #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_RST" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_RST 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D16
#
DEF DDR1_D16 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D16" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D16 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D17
#
DEF DDR1_D17 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D17" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D17 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D18
#
DEF DDR1_D18 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D18" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D18 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D19
#
DEF DDR1_D19 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D19" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D19 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D20
#
DEF DDR1_D20 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D20" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D20 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D21
#
DEF DDR1_D21 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D21" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D21 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D22
#
DEF DDR1_D22 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D22" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D22 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D23
#
DEF DDR1_D23 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D23" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D23 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_DQS2_P
#
DEF DDR1_DQS2_P #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_DQS2_P" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_DQS2_P 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_DQS2_N
#
DEF DDR1_DQS2_N #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_DQS2_N" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_DQS2_N 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_DM2
#
DEF DDR1_DM2 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_DM2" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_DM2 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D24
#
DEF DDR1_D24 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D24" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D24 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D25
#
DEF DDR1_D25 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D25" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D25 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D26
#
DEF DDR1_D26 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D26" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D26 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D27
#
DEF DDR1_D27 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D27" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D27 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D28
#
DEF DDR1_D28 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D28" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D28 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D29
#
DEF DDR1_D29 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D29" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D29 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D30
#
DEF DDR1_D30 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D30" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D30 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_D31
#
DEF DDR1_D31 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_D31" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_D31 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_DQS3_P
#
DEF DDR1_DQS3_P #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_DQS3_P" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_DQS3_P 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_DQS3_N
#
DEF DDR1_DQS3_N #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_DQS3_N" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_DQS3_N 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_DM3
#
DEF DDR1_DM3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_DM3" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_DM3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_CLK1_P
#
DEF DDR1_CLK1_P #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_CLK1_P" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_CLK1_P 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_CLK1_N
#
DEF DDR1_CLK1_N #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_CLK1_N" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_CLK1_N 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_CS2N
#
DEF DDR1_CS2N #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_CS2N" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_CS2N 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# DDR1_CS3N
#
DEF DDR1_CS3N #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "DDR1_CS3N" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR1_CS3N 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# CAP_100nF-25V-10%-0201
#
DEF CAP_100nF-25V-10%-0201 IC 0 40 Y Y 1 F N
F0 "C" 80 -60 60 H V L BNN
F1 "CAP_100nF-25V-10%-0201" 80 -160 60 V V L BNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
X 1 1 -100 0 70 R 1 1 0 1 P
X 2 2 100 0 70 L 1 1 0 1 P
P 2 0 1 10 -30 70 -30 -70  N
P 2 0 1 10 30 70 30 -70  N
ENDDRAW
ENDDEF
#
# CAP_10uF-10V-10%-0603
#
DEF CAP_10uF-10V-10%-0603 IC 0 40 Y Y 1 F N
F0 "C" 80 -60 60 H V L BNN
F1 "CAP_10uF-10V-10%-0603" 80 -160 60 V V L BNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
X 1 1 -100 0 70 R 1 1 0 1 P
X 2 2 100 0 70 L 1 1 0 1 P
P 2 0 1 10 -30 70 -30 -70  N
P 2 0 1 10 30 70 30 -70  N
ENDDRAW
ENDDEF
#
# CAP_22uF-10V-20%-0603
#
DEF CAP_22uF-10V-20%-0603 IC 0 40 Y Y 1 F N
F0 "C" 80 -60 60 H V L BNN
F1 "CAP_22uF-10V-20%-0603" 80 -160 60 V V L BNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
X 1 1 -100 0 70 R 1 1 0 1 P
X 2 2 100 0 70 L 1 1 0 1 P
P 2 0 1 10 -30 70 -30 -70  N
P 2 0 1 10 30 70 30 -70  N
ENDDRAW
ENDDEF
#
# IC_RS512M32LZ4D2ANP-75BT_1
#
DEF IC_RS512M32LZ4D2ANP-75BT_1 IC 0 40 Y Y 1 F N
F0 "U" 0 0 60 H V L BNN
F1 "IC_RS512M32LZ4D2ANP-75BT_1" 0 -5100 60 H V L BNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S 0 -5000 1250 0 0 1 10 f
X DQ0_A B2 -300 -100 300 R 70 70 0 1 P
X DQ1_A C2 -300 -200 300 R 70 70 0 1 P
X DQ2_A E2 -300 -300 300 R 70 70 0 1 P
X DQ3_A F2 -300 -400 300 R 70 70 0 1 P
X DQ4_A F4 -300 -500 300 R 70 70 0 1 P
X DQ5_A E4 -300 -600 300 R 70 70 0 1 P
X DQ6_A C4 -300 -700 300 R 70 70 0 1 P
X DQ7_A B4 -300 -800 300 R 70 70 0 1 P
X DQS0_t_A D3 -300 -1000 300 R 70 70 0 1 P
X DQS0_c_A E3 -300 -1100 300 R 70 70 0 1 P
X DMI0_A C3 -300 -1300 300 R 70 70 0 1 P
X DQ8_A B11 -300 -1500 300 R 70 70 0 1 P
X DQ9_A C11 -300 -1600 300 R 70 70 0 1 P
X DQ10_A E11 -300 -1700 300 R 70 70 0 1 P
X DQ11_A F11 -300 -1800 300 R 70 70 0 1 P
X DQ12_A F9 -300 -1900 300 R 70 70 0 1 P
X DQ13_A E9 -300 -2000 300 R 70 70 0 1 P
X DQ14_A C9 -300 -2100 300 R 70 70 0 1 P
X DQ15_A B9 -300 -2200 300 R 70 70 0 1 P
X DQS1_t_A D10 -300 -2400 300 R 70 70 0 1 P
X DQS1_c_A E10 -300 -2500 300 R 70 70 0 1 P
X DMI1_A C10 -300 -2700 300 R 70 70 0 1 P
X CA0_A H2 -300 -2900 300 R 70 70 0 1 P
X CA1_A J2 -300 -3000 300 R 70 70 0 1 P
X CA2_A H9 -300 -3100 300 R 70 70 0 1 P
X CA3_A H10 -300 -3200 300 R 70 70 0 1 P
X CA4_A H11 -300 -3300 300 R 70 70 0 1 P
X CA5_A J11 -300 -3400 300 R 70 70 0 1 P
X CK_t_A J8 -300 -3600 300 R 70 70 0 1 P
X CK_c_A J9 -300 -3700 300 R 70 70 0 1 P
X CKE0_A J4 -300 -3900 300 R 70 70 0 1 P
X CKE1_A J5 -300 -4000 300 R 70 70 0 1 P
X CS0_A H4 -300 -4200 300 R 70 70 0 1 P
X CS1_A H3 -300 -4300 300 R 70 70 0 1 P
X ODT_CA_A G2 -300 -4500 300 R 70 70 0 1 P
X RESET_n T11 -300 -4700 300 R 70 70 0 1 P
X ZQ0 A5 -300 -4800 300 R 70 70 0 1 P
X ZQ1 A8 -300 -4900 300 R 70 70 0 1 P
X DQ0_B AA2 1550 -100 300 L 70 70 0 1 P
X DQ1_B Y2 1550 -200 300 L 70 70 0 1 P
X DQ2_B V2 1550 -300 300 L 70 70 0 1 P
X DQ3_B U2 1550 -400 300 L 70 70 0 1 P
X DQ4_B U4 1550 -500 300 L 70 70 0 1 P
X DQ5_B V4 1550 -600 300 L 70 70 0 1 P
X DQ6_B Y4 1550 -700 300 L 70 70 0 1 P
X DQ7_B AA4 1550 -800 300 L 70 70 0 1 P
X DQS0_t_B W3 1550 -1000 300 L 70 70 0 1 P
X DQS0_c_B V3 1550 -1100 300 L 70 70 0 1 P
X DMI0_B Y3 1550 -1300 300 L 70 70 0 1 P
X DQ8_B AA11 1550 -1500 300 L 70 70 0 1 P
X DQ9_B Y11 1550 -1600 300 L 70 70 0 1 P
X DQ10_B V11 1550 -1700 300 L 70 70 0 1 P
X DQ11_B U11 1550 -1800 300 L 70 70 0 1 P
X DQ12_B U9 1550 -1900 300 L 70 70 0 1 P
X DQ13_B V9 1550 -2000 300 L 70 70 0 1 P
X DQ14_B Y9 1550 -2100 300 L 70 70 0 1 P
X DQ15_B AA9 1550 -2200 300 L 70 70 0 1 P
X DQS1_t_B W10 1550 -2400 300 L 70 70 0 1 P
X DQS1_c_B V10 1550 -2500 300 L 70 70 0 1 P
X DMI1_B Y10 1550 -2700 300 L 70 70 0 1 P
X CA0_B R2 1550 -2900 300 L 70 70 0 1 P
X CA1_B P2 1550 -3000 300 L 70 70 0 1 P
X CA2_B R9 1550 -3100 300 L 70 70 0 1 P
X CA3_B R10 1550 -3200 300 L 70 70 0 1 P
X CA4_B R11 1550 -3300 300 L 70 70 0 1 P
X CA5_B P11 1550 -3400 300 L 70 70 0 1 P
X CK_t_B P8 1550 -3600 300 L 70 70 0 1 P
X CK_c_B P9 1550 -3700 300 L 70 70 0 1 P
X CKE0_B P4 1550 -3900 300 L 70 70 0 1 P
X CKE1_B P5 1550 -4000 300 L 70 70 0 1 P
X CS0_B R4 1550 -4200 300 L 70 70 0 1 P
X CS1_B R3 1550 -4300 300 L 70 70 0 1 P
X ODT_CA_B T2 1550 -4500 300 L 70 70 0 1 P
ENDDRAW
ENDDEF
#
# IC_RS512M32LZ4D2ANP-75BT_2
#
DEF IC_RS512M32LZ4D2ANP-75BT_2 IC 0 40 Y Y 1 F N
F0 "U" 0 0 60 H V L BNN
F1 "IC_RS512M32LZ4D2ANP-75BT_2" 0 -6900 60 H V L BNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S 0 -6800 1000 0 0 1 10 f
X VDD2 A4 -300 -100 300 R 70 70 0 1 P
X VDD2 A9 -300 -200 300 R 70 70 0 1 P
X VDD2 F5 -300 -300 300 R 70 70 0 1 P
X VDD2 F8 -300 -400 300 R 70 70 0 1 P
X VDD2 H1 -300 -500 300 R 70 70 0 1 P
X VDD2 H5 -300 -600 300 R 70 70 0 1 P
X VDD2 H8 -300 -700 300 R 70 70 0 1 P
X VDD2 H12 -300 -800 300 R 70 70 0 1 P
X VDD2 K1 -300 -900 300 R 70 70 0 1 P
X VDD2 K3 -300 -1000 300 R 70 70 0 1 P
X VDD2 K10 -300 -1100 300 R 70 70 0 1 P
X VDD2 K12 -300 -1200 300 R 70 70 0 1 P
X VDD2 N1 -300 -1300 300 R 70 70 0 1 P
X VDD2 N3 -300 -1400 300 R 70 70 0 1 P
X VDD2 N10 -300 -1500 300 R 70 70 0 1 P
X VDD2 N12 -300 -1600 300 R 70 70 0 1 P
X VDD2 R1 -300 -1700 300 R 70 70 0 1 P
X VDD2 R5 -300 -1800 300 R 70 70 0 1 P
X VDD2 R8 -300 -1900 300 R 70 70 0 1 P
X VDD2 R12 -300 -2000 300 R 70 70 0 1 P
X VDD2 U5 -300 -2100 300 R 70 70 0 1 P
X VDD2 U8 -300 -2200 300 R 70 70 0 1 P
X VDD2 AB4 -300 -2300 300 R 70 70 0 1 P
X VDD2 AB9 -300 -2400 300 R 70 70 0 1 P
X VDDQ B3 -300 -2600 300 R 70 70 0 1 P
X VDDQ B5 -300 -2700 300 R 70 70 0 1 P
X VDDQ B8 -300 -2800 300 R 70 70 0 1 P
X VDDQ B10 -300 -2900 300 R 70 70 0 1 P
X VDDQ D1 -300 -3000 300 R 70 70 0 1 P
X VDDQ D5 -300 -3100 300 R 70 70 0 1 P
X VDDQ D8 -300 -3200 300 R 70 70 0 1 P
X VDDQ D12 -300 -3300 300 R 70 70 0 1 P
X VDDQ F10 -300 -3400 300 R 70 70 0 1 P
X VDDQ F3 -300 -3500 300 R 70 70 0 1 P
X VDDQ U3 -300 -3600 300 R 70 70 0 1 P
X VDDQ U10 -300 -3700 300 R 70 70 0 1 P
X VDDQ W1 -300 -3800 300 R 70 70 0 1 P
X VDDQ W5 -300 -3900 300 R 70 70 0 1 P
X VDDQ W8 -300 -4000 300 R 70 70 0 1 P
X VDDQ W12 -300 -4100 300 R 70 70 0 1 P
X VDDQ AA3 -300 -4200 300 R 70 70 0 1 P
X VDDQ AA5 -300 -4300 300 R 70 70 0 1 P
X VDDQ AA8 -300 -4400 300 R 70 70 0 1 P
X VDDQ AA10 -300 -4500 300 R 70 70 0 1 P
X VDD1 F1 -300 -4700 300 R 70 70 0 1 P
X VDD1 F12 -300 -4800 300 R 70 70 0 1 P
X VDD1 G4 -300 -4900 300 R 70 70 0 1 P
X VDD1 G9 -300 -5000 300 R 70 70 0 1 P
X VDD1 T4 -300 -5100 300 R 70 70 0 1 P
X VDD1 T9 -300 -5200 300 R 70 70 0 1 P
X VDD1 U1 -300 -5300 300 R 70 70 0 1 P
X VDD1 U12 -300 -5400 300 R 70 70 0 1 P
X DNU1 A1 -300 -5600 300 R 70 70 0 1 P
X DNU2 A2 -300 -5700 300 R 70 70 0 1 P
X DNU3 A11 -300 -5800 300 R 70 70 0 1 P
X DNU4 A12 -300 -5900 300 R 70 70 0 1 P
X DNU5 B1 -300 -6000 300 R 70 70 0 1 P
X DNU6 B12 -300 -6100 300 R 70 70 0 1 P
X DNU7 AA1 -300 -6200 300 R 70 70 0 1 P
X DNU8 AA12 -300 -6300 300 R 70 70 0 1 P
X DNU9 AB1 -300 -6400 300 R 70 70 0 1 P
X DNU10 AB2 -300 -6500 300 R 70 70 0 1 P
X DNU11 AB11 -300 -6600 300 R 70 70 0 1 P
X DNU12 AB12 -300 -6700 300 R 70 70 0 1 P
X VSS A3 1300 -100 300 L 70 70 0 1 P
X VSS A10 1300 -200 300 L 70 70 0 1 P
X VSS C1 1300 -300 300 L 70 70 0 1 P
X VSS C5 1300 -400 300 L 70 70 0 1 P
X VSS C8 1300 -500 300 L 70 70 0 1 P
X VSS D2 1300 -600 300 L 70 70 0 1 P
X VSS D4 1300 -700 300 L 70 70 0 1 P
X VSS D9 1300 -800 300 L 70 70 0 1 P
X VSS D11 1300 -900 300 L 70 70 0 1 P
X VSS C12 1300 -1000 300 L 70 70 0 1 P
X VSS E1 1300 -1100 300 L 70 70 0 1 P
X VSS E5 1300 -1200 300 L 70 70 0 1 P
X VSS E8 1300 -1300 300 L 70 70 0 1 P
X VSS E12 1300 -1400 300 L 70 70 0 1 P
X VSS G1 1300 -1500 300 L 70 70 0 1 P
X VSS G5 1300 -1600 300 L 70 70 0 1 P
X VSS G3 1300 -1700 300 L 70 70 0 1 P
X VSS G8 1300 -1800 300 L 70 70 0 1 P
X VSS G10 1300 -1900 300 L 70 70 0 1 P
X VSS G12 1300 -2000 300 L 70 70 0 1 P
X VSS J1 1300 -2100 300 L 70 70 0 1 P
X VSS J3 1300 -2200 300 L 70 70 0 1 P
X VSS J10 1300 -2300 300 L 70 70 0 1 P
X VSS J12 1300 -2400 300 L 70 70 0 1 P
X VSS K2 1300 -2500 300 L 70 70 0 1 P
X VSS K4 1300 -2600 300 L 70 70 0 1 P
X VSS K9 1300 -2700 300 L 70 70 0 1 P
X VSS K11 1300 -2800 300 L 70 70 0 1 P
X VSS N2 1300 -2900 300 L 70 70 0 1 P
X VSS N4 1300 -3000 300 L 70 70 0 1 P
X VSS N9 1300 -3100 300 L 70 70 0 1 P
X VSS N11 1300 -3200 300 L 70 70 0 1 P
X VSS P1 1300 -3300 300 L 70 70 0 1 P
X VSS P3 1300 -3400 300 L 70 70 0 1 P
X VSS P12 1300 -3500 300 L 70 70 0 1 P
X VSS P10 1300 -3600 300 L 70 70 0 1 P
X VSS T1 1300 -3700 300 L 70 70 0 1 P
X VSS T3 1300 -3800 300 L 70 70 0 1 P
X VSS T5 1300 -3900 300 L 70 70 0 1 P
X VSS T8 1300 -4000 300 L 70 70 0 1 P
X VSS T10 1300 -4100 300 L 70 70 0 1 P
X VSS T12 1300 -4200 300 L 70 70 0 1 P
X VSS V1 1300 -4300 300 L 70 70 0 1 P
X VSS V5 1300 -4400 300 L 70 70 0 1 P
X VSS V8 1300 -4500 300 L 70 70 0 1 P
X VSS V12 1300 -4600 300 L 70 70 0 1 P
X VSS W2 1300 -4700 300 L 70 70 0 1 P
X VSS W4 1300 -4800 300 L 70 70 0 1 P
X VSS W9 1300 -4900 300 L 70 70 0 1 P
X VSS W11 1300 -5000 300 L 70 70 0 1 P
X VSS Y1 1300 -5100 300 L 70 70 0 1 P
X VSS Y5 1300 -5200 300 L 70 70 0 1 P
X VSS Y8 1300 -5300 300 L 70 70 0 1 P
X VSS Y12 1300 -5400 300 L 70 70 0 1 P
X VSS AB3 1300 -5500 300 L 70 70 0 1 P
X VSS AB5 1300 -5600 300 L 70 70 0 1 P
X VSS AB8 1300 -5700 300 L 70 70 0 1 P
X VSS AB10 1300 -5800 300 L 70 70 0 1 P
X DNU13 K8 1300 -6000 300 L 70 70 0 1 P
X DNU14 N5 1300 -6100 300 L 70 70 0 1 P
X DNU15 K5 1300 -6200 300 L 70 70 0 1 P
X DNU16 G11 1300 -6300 300 L 70 70 0 1 P
X DNU17 N8 1300 -6400 300 L 70 70 0 1 P
ENDDRAW
ENDDEF
#
# RES_10K-0.05W-1%-0201
#
DEF RES_10K-0.05W-1%-0201 IC 0 40 Y Y 1 F N
F0 "R" 50 210 60 H V L BNN
F1 "RES_10K-0.05W-1%-0201" 50 110 60 V V L BNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
X 2 2 400 0 100 L 1 1 0 1 P
X 1 1 0 0 100 R 1 1 0 1 P
P 2 0 1 10 80 0 100 0  N
P 2 0 1 10 120 -40 100 0  N
P 2 0 1 10 120 -40 150 40  N
P 2 0 1 10 180 -40 150 40  N
P 2 0 1 10 180 -40 210 40  N
P 2 0 1 10 260 40 240 -40  N
P 2 0 1 10 300 0 280 0  N
P 2 0 1 10 260 40 280 0  N
P 2 0 1 10 210 40 240 -40  N
ENDDRAW
ENDDEF
#
# RES_240R-0.05W-1%-0201
#
DEF RES_240R-0.05W-1%-0201 IC 0 40 Y Y 1 F N
F0 "R" 70 50 60 H V L BNN
F1 "RES_240R-0.05W-1%-0201" 70 -150 60 H V L BNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
X 2 2 400 0 100 L 1 1 0 1 P
X 1 1 0 0 100 R 1 1 0 1 P
P 2 0 1 10 80 0 100 0  N
P 2 0 1 10 120 -40 100 0  N
P 2 0 1 10 120 -40 150 40  N
P 2 0 1 10 180 -40 150 40  N
P 2 0 1 10 180 -40 210 40  N
P 2 0 1 10 260 40 240 -40  N
P 2 0 1 10 300 0 280 0  N
P 2 0 1 10 260 40 280 0  N
P 2 0 1 10 210 40 240 -40  N
ENDDRAW
ENDDEF
#End Library
