

================================================================
== Vivado HLS Report for 'k2c_matmul_2'
================================================================
* Date:           Mon Apr 22 22:21:20 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        WEB_MODEL_2
* Solution:       solution2
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.192|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|        12|          6|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 6, D = 12, States = { 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (exitcond3)
	3  / (!exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	19  / (exitcond_flatten1)
	11  / (!exitcond_flatten1)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	7  / true
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.60>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%outcols_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outcols)"   --->   Operation 20 'read' 'outcols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)"   --->   Operation 21 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (8.60ns)   --->   "%tmp = mul i64 %outcols_read, %outrows_read" [WebModel.c:263]   --->   Operation 22 'mul' 'tmp' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.60>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%innerdim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %innerdim)"   --->   Operation 23 'read' 'innerdim_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%B_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_offset)"   --->   Operation 24 'read' 'B_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (8.60ns)   --->   "%tmp = mul i64 %outcols_read, %outrows_read" [WebModel.c:263]   --->   Operation 25 'mul' 'tmp' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.35ns)   --->   "br label %1" [WebModel.c:263]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 8.60>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%a = phi i15 [ 0, %0 ], [ %a10, %2 ]"   --->   Operation 27 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%a_cast = zext i15 %a to i64" [WebModel.c:263]   --->   Operation 28 'zext' 'a_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.34ns)   --->   "%exitcond3 = icmp eq i64 %a_cast, %tmp" [WebModel.c:263]   --->   Operation 29 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.82ns)   --->   "%a10 = add i15 %a, 1" [WebModel.c:263]   --->   Operation 30 'add' 'a10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %2" [WebModel.c:263]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [26000 x float]* %C, i64 0, i64 %a_cast" [WebModel.c:265]   --->   Operation 32 'getelementptr' 'C_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %C_addr, align 4" [WebModel.c:265]   --->   Operation 33 'store' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [WebModel.c:263]   --->   Operation 34 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i64 %B_offset_read to i9"   --->   Operation 35 'trunc' 'tmp_9' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%cast = zext i64 %outrows_read to i128"   --->   Operation 36 'zext' 'cast' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%cast2 = zext i64 %outcols_read to i128"   --->   Operation 37 'zext' 'cast2' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (8.60ns)   --->   "%bound = mul i128 %cast2, %cast"   --->   Operation 38 'mul' 'bound' <Predicate = (exitcond3)> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.60>
ST_4 : Operation 39 [1/2] (8.60ns)   --->   "%bound = mul i128 %cast2, %cast"   --->   Operation 39 'mul' 'bound' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.60>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i64 %innerdim_read to i9" [WebModel.c:272]   --->   Operation 40 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %innerdim_read to i192"   --->   Operation 41 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%cast4 = zext i128 %bound to i192"   --->   Operation 42 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (8.60ns)   --->   "%bound5 = mul i192 %cast4, %cast3"   --->   Operation 43 'mul' 'bound5' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.60>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i64 %outcols_read to i9" [WebModel.c:276]   --->   Operation 44 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i64 %outcols_read to i16" [WebModel.c:271]   --->   Operation 45 'trunc' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (8.60ns)   --->   "%bound5 = mul i192 %cast4, %cast3"   --->   Operation 46 'mul' 'bound5' <Predicate = true> <Delay = 8.60> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (2.34ns)   --->   "%exitcond_mid = icmp eq i64 %outcols_read, 0" [WebModel.c:274]   --->   Operation 47 'icmp' 'exitcond_mid' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (1.35ns)   --->   "br label %3" [WebModel.c:269]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 6> <Delay = 6.35>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i192 [ 0, %.preheader4.preheader ], [ %indvar_flatten_next1, %.preheader4 ]"   --->   Operation 49 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.preheader4.preheader ], [ %k_mid2, %.preheader4 ]" [WebModel.c:269]   --->   Operation 50 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %.preheader4.preheader ], [ %indvar_flatten_next, %.preheader4 ]"   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %.preheader4.preheader ], [ %i_mid2, %.preheader4 ]" [WebModel.c:274]   --->   Operation 52 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %.preheader4.preheader ], [ %j_1, %.preheader4 ]"   --->   Operation 53 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %k to i9" [WebModel.c:269]   --->   Operation 54 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i64 %i to i9" [WebModel.c:270]   --->   Operation 55 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i64 %i to i16" [WebModel.c:270]   --->   Operation 56 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (2.82ns)   --->   "%inneridx = mul i9 %tmp_11, %tmp_8" [WebModel.c:272]   --->   Operation 57 'mul' 'inneridx' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 58 [1/1] (3.53ns)   --->   "%sum = add i9 %inneridx, %tmp_10" [WebModel.c:272]   --->   Operation 58 'add' 'sum' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 59 [1/1] (3.33ns)   --->   "%exitcond_flatten1 = icmp eq i192 %indvar_flatten1, %bound5"   --->   Operation 59 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 3.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (2.91ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound"   --->   Operation 60 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 2.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.83ns)   --->   "%i_mid = select i1 %exitcond_flatten, i64 0, i64 %i" [WebModel.c:274]   --->   Operation 61 'select' 'i_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (2.99ns)   --->   "%k_s = add i64 1, %k" [WebModel.c:269]   --->   Operation 62 'add' 'k_s' <Predicate = (!exitcond_flatten1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i64 %k_s to i9" [WebModel.c:269]   --->   Operation 63 'trunc' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.07ns)   --->   "%k_cast_mid2 = select i1 %exitcond_flatten, i9 %tmp_13, i9 %tmp_10" [WebModel.c:269]   --->   Operation 64 'select' 'k_cast_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %j, %outcols_read" [WebModel.c:274]   --->   Operation 65 'icmp' 'exitcond' <Predicate = (!exitcond_flatten1)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.81ns)   --->   "%exitcond_mid1 = select i1 %exitcond_flatten, i1 %exitcond_mid, i1 %exitcond" [WebModel.c:274]   --->   Operation 66 'select' 'exitcond_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.83ns)   --->   "%k_mid2 = select i1 %exitcond_flatten, i64 %k_s, i64 %k" [WebModel.c:269]   --->   Operation 67 'select' 'k_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node j_mid2)   --->   "%tmp_2 = or i1 %exitcond_mid1, %exitcond_flatten" [WebModel.c:274]   --->   Operation 68 'or' 'tmp_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.83ns) (out node of the LUT)   --->   "%j_mid2 = select i1 %tmp_2, i64 0, i64 %j" [WebModel.c:274]   --->   Operation 69 'select' 'j_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i64 %j_mid2 to i9" [WebModel.c:274]   --->   Operation 70 'trunc' 'tmp_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (4.56ns)   --->   "%indvar_flatten_op = add i128 1, %indvar_flatten"   --->   Operation 71 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 4.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.08>
ST_8 : Operation 72 [1/1] (2.82ns)   --->   "%tmp1_mid2_v = mul i9 %k_cast_mid2, %tmp_6" [WebModel.c:269]   --->   Operation 72 'mul' 'tmp1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 2.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 73 [1/1] (3.53ns)   --->   "%tmp1_mid2 = add i9 %tmp1_mid2_v, %tmp_9" [WebModel.c:269]   --->   Operation 73 'add' 'tmp1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 3.53> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 74 [1/1] (2.99ns)   --->   "%i_3 = add i64 1, %i_mid" [WebModel.c:270]   --->   Operation 74 'add' 'i_3' <Predicate = (!exitcond_flatten1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i64 %i_3 to i9" [WebModel.c:270]   --->   Operation 75 'trunc' 'tmp_14' <Predicate = (!exitcond_flatten1 & exitcond_mid1)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i64 %i_3 to i16" [WebModel.c:270]   --->   Operation 76 'trunc' 'tmp_15' <Predicate = (!exitcond_flatten1 & exitcond_mid1)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.83ns)   --->   "%i_mid2 = select i1 %exitcond_mid1, i64 %i_3, i64 %i_mid" [WebModel.c:274]   --->   Operation 77 'select' 'i_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.73ns)   --->   "%sum3 = add i9 %tmp1_mid2, %tmp_17" [WebModel.c:269]   --->   Operation 78 'add' 'sum3' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.1>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sum_cast_mid2_v)   --->   "%sum_cast_mid221_v = select i1 %exitcond_flatten, i9 %tmp_13, i9 %sum" [WebModel.c:269]   --->   Operation 79 'select' 'sum_cast_mid221_v' <Predicate = (!exitcond_flatten1 & !exitcond_mid1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (2.82ns)   --->   "%inneridx_mid1 = mul i9 %tmp_14, %tmp_8" [WebModel.c:272]   --->   Operation 80 'mul' 'inneridx_mid1' <Predicate = (!exitcond_flatten1 & exitcond_mid1)> <Delay = 2.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 81 [1/1] (3.53ns)   --->   "%sum_mid1 = add i9 %inneridx_mid1, %k_cast_mid2" [WebModel.c:272]   --->   Operation 81 'add' 'sum_mid1' <Predicate = (!exitcond_flatten1 & exitcond_mid1)> <Delay = 3.53> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 82 [1/1] (1.07ns) (out node of the LUT)   --->   "%sum_cast_mid2_v = select i1 %exitcond_mid1, i9 %sum_mid1, i9 %sum_cast_mid221_v" [WebModel.c:274]   --->   Operation 82 'select' 'sum_cast_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%sum_cast_mid2 = zext i9 %sum_cast_mid2_v to i64" [WebModel.c:274]   --->   Operation 83 'zext' 'sum_cast_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [128 x float]* %B, i64 0, i64 %sum_cast_mid2" [WebModel.c:276]   --->   Operation 84 'getelementptr' 'B_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 85 [2/2] (2.77ns)   --->   "%B_load_1 = load float* %B_addr, align 4" [WebModel.c:276]   --->   Operation 85 'load' 'B_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%sum3_cast = zext i9 %sum3 to i64" [WebModel.c:269]   --->   Operation 86 'zext' 'sum3_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [128 x float]* %B, i64 0, i64 %sum3_cast" [WebModel.c:276]   --->   Operation 87 'getelementptr' 'B_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 88 [2/2] (2.77ns)   --->   "%B_load = load float* %B_addr_1, align 4" [WebModel.c:276]   --->   Operation 88 'load' 'B_load' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 10 <SV = 9> <Delay = 6.35>
ST_10 : Operation 89 [1/1] (6.35ns)   --->   "%outrowidx = mul i16 %tmp_12, %tmp_7" [WebModel.c:271]   --->   Operation 89 'mul' 'outrowidx' <Predicate = (!exitcond_flatten & !exitcond_mid1)> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 90 [1/1] (6.16ns)   --->   "%indvar_flatten_next1 = add i192 1, %indvar_flatten1"   --->   Operation 90 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 6.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %4, label %.preheader4"   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/2] (2.77ns)   --->   "%B_load_1 = load float* %B_addr, align 4" [WebModel.c:276]   --->   Operation 92 'load' 'B_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_10 : Operation 93 [1/2] (2.77ns)   --->   "%B_load = load float* %B_addr_1, align 4" [WebModel.c:276]   --->   Operation 93 'load' 'B_load' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 11 <SV = 10> <Delay = 8.54>
ST_11 : Operation 94 [1/1] (6.35ns)   --->   "%outrowidx_mid1 = mul i16 %tmp_15, %tmp_7" [WebModel.c:271]   --->   Operation 94 'mul' 'outrowidx_mid1' <Predicate = (!exitcond_flatten1 & exitcond_mid1)> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 95 [3/3] (8.54ns)   --->   "%tmp_3 = fmul float %B_load_1, %B_load" [WebModel.c:276]   --->   Operation 95 'fmul' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.54>
ST_12 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sum2)   --->   "%outrowidx_mid = select i1 %exitcond_flatten, i16 0, i16 %outrowidx" [WebModel.c:271]   --->   Operation 96 'select' 'outrowidx_mid' <Predicate = (!exitcond_flatten1 & !exitcond_mid1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sum2)   --->   "%outrowidx_mid2 = select i1 %exitcond_mid1, i16 %outrowidx_mid1, i16 %outrowidx_mid" [WebModel.c:271]   --->   Operation 97 'select' 'outrowidx_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sum2)   --->   "%tmp_16 = trunc i64 %j_mid2 to i16" [WebModel.c:274]   --->   Operation 98 'trunc' 'tmp_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 99 [2/3] (8.54ns)   --->   "%tmp_3 = fmul float %B_load_1, %B_load" [WebModel.c:276]   --->   Operation 99 'fmul' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (1.84ns) (out node of the LUT)   --->   "%sum2 = add i16 %tmp_16, %outrowidx_mid2" [WebModel.c:274]   --->   Operation 100 'add' 'sum2' <Predicate = (!exitcond_flatten1)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%sum2_cast = zext i16 %sum2 to i64" [WebModel.c:274]   --->   Operation 101 'zext' 'sum2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [26000 x float]* %C, i64 0, i64 %sum2_cast" [WebModel.c:276]   --->   Operation 102 'getelementptr' 'C_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (2.99ns)   --->   "%j_1 = add i64 1, %j_mid2" [WebModel.c:274]   --->   Operation 103 'add' 'j_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (1.49ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i128 1, i128 %indvar_flatten_op"   --->   Operation 104 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 1.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.54>
ST_13 : Operation 105 [1/3] (8.54ns)   --->   "%tmp_3 = fmul float %B_load_1, %B_load" [WebModel.c:276]   --->   Operation 105 'fmul' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [2/2] (2.77ns)   --->   "%C_load = load float* %C_addr_1, align 4" [WebModel.c:276]   --->   Operation 106 'load' 'C_load' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>

State 14 <SV = 13> <Delay = 9.28>
ST_14 : Operation 107 [1/2] (2.77ns)   --->   "%C_load = load float* %C_addr_1, align 4" [WebModel.c:276]   --->   Operation 107 'load' 'C_load' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_14 : Operation 108 [5/5] (6.51ns)   --->   "%tmp_5 = fadd float %C_load, %tmp_3" [WebModel.c:276]   --->   Operation 108 'fadd' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.51>
ST_15 : Operation 109 [4/5] (6.51ns)   --->   "%tmp_5 = fadd float %C_load, %tmp_3" [WebModel.c:276]   --->   Operation 109 'fadd' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.51>
ST_16 : Operation 110 [3/5] (6.51ns)   --->   "%tmp_5 = fadd float %C_load, %tmp_3" [WebModel.c:276]   --->   Operation 110 'fadd' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.51>
ST_17 : Operation 111 [2/5] (6.51ns)   --->   "%tmp_5 = fadd float %C_load, %tmp_3" [WebModel.c:276]   --->   Operation 111 'fadd' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 9.28>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [WebModel.c:274]   --->   Operation 112 'specregionbegin' 'tmp_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [WebModel.c:275]   --->   Operation 113 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 114 [1/5] (6.51ns)   --->   "%tmp_5 = fadd float %C_load, %tmp_3" [WebModel.c:276]   --->   Operation 114 'fadd' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/1] (2.77ns)   --->   "store float %tmp_5, float* %C_addr_1, align 4" [WebModel.c:276]   --->   Operation 115 'store' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26000> <RAM>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [WebModel.c:277]   --->   Operation 116 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "br label %3" [WebModel.c:274]   --->   Operation 117 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "ret void" [WebModel.c:280]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outrows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outcols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ innerdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outcols_read         (read           ) [ 00111111111111111110]
outrows_read         (read           ) [ 00110000000000000000]
innerdim_read        (read           ) [ 00011100000000000000]
B_offset_read        (read           ) [ 00010000000000000000]
tmp                  (mul            ) [ 00010000000000000000]
StgValue_26          (br             ) [ 00110000000000000000]
a                    (phi            ) [ 00010000000000000000]
a_cast               (zext           ) [ 00000000000000000000]
exitcond3            (icmp           ) [ 00010000000000000000]
a10                  (add            ) [ 00110000000000000000]
StgValue_31          (br             ) [ 00000000000000000000]
C_addr               (getelementptr  ) [ 00000000000000000000]
StgValue_33          (store          ) [ 00000000000000000000]
StgValue_34          (br             ) [ 00110000000000000000]
tmp_9                (trunc          ) [ 00001111111111111110]
cast                 (zext           ) [ 00001000000000000000]
cast2                (zext           ) [ 00001000000000000000]
bound                (mul            ) [ 00000111111111111110]
tmp_8                (trunc          ) [ 00000011111111111110]
cast3                (zext           ) [ 00000010000000000000]
cast4                (zext           ) [ 00000010000000000000]
tmp_6                (trunc          ) [ 00000001111111111110]
tmp_7                (trunc          ) [ 00000001111111111110]
bound5               (mul            ) [ 00000001111111111110]
exitcond_mid         (icmp           ) [ 00000001111111111110]
StgValue_48          (br             ) [ 00000011111111111110]
indvar_flatten1      (phi            ) [ 00000001111000000000]
k                    (phi            ) [ 00000001000000000000]
indvar_flatten       (phi            ) [ 00000001000000000000]
i                    (phi            ) [ 00000001000000000000]
j                    (phi            ) [ 00000001000000000000]
tmp_10               (trunc          ) [ 00000000000000000000]
tmp_11               (trunc          ) [ 00000000000000000000]
tmp_12               (trunc          ) [ 00000000111000000000]
inneridx             (mul            ) [ 00000000000000000000]
sum                  (add            ) [ 00000000110000000000]
exitcond_flatten1    (icmp           ) [ 00000001111111111110]
exitcond_flatten     (icmp           ) [ 00000000111110000000]
i_mid                (select         ) [ 00000000100000000000]
k_s                  (add            ) [ 00000000000000000000]
tmp_13               (trunc          ) [ 00000000110000000000]
k_cast_mid2          (select         ) [ 00000000110000000000]
exitcond             (icmp           ) [ 00000000000000000000]
exitcond_mid1        (select         ) [ 00000000111110000000]
k_mid2               (select         ) [ 00000011111111111110]
tmp_2                (or             ) [ 00000000000000000000]
j_mid2               (select         ) [ 00000000111110000000]
tmp_17               (trunc          ) [ 00000000100000000000]
indvar_flatten_op    (add            ) [ 00000000111110000000]
tmp1_mid2_v          (mul            ) [ 00000000000000000000]
tmp1_mid2            (add            ) [ 00000000000000000000]
i_3                  (add            ) [ 00000000000000000000]
tmp_14               (trunc          ) [ 00000000010000000000]
tmp_15               (trunc          ) [ 00000000011100000000]
i_mid2               (select         ) [ 00000011111111111110]
sum3                 (add            ) [ 00000000010000000000]
sum_cast_mid221_v    (select         ) [ 00000000000000000000]
inneridx_mid1        (mul            ) [ 00000000000000000000]
sum_mid1             (add            ) [ 00000000000000000000]
sum_cast_mid2_v      (select         ) [ 00000000000000000000]
sum_cast_mid2        (zext           ) [ 00000000000000000000]
B_addr               (getelementptr  ) [ 00000000001000000000]
sum3_cast            (zext           ) [ 00000000000000000000]
B_addr_1             (getelementptr  ) [ 00000000001000000000]
outrowidx            (mul            ) [ 00000000000110000000]
indvar_flatten_next1 (add            ) [ 00000011111111111110]
StgValue_91          (br             ) [ 00000000000000000000]
B_load_1             (load           ) [ 00000001000111000000]
B_load               (load           ) [ 00000001000111000000]
outrowidx_mid1       (mul            ) [ 00000000000010000000]
outrowidx_mid        (select         ) [ 00000000000000000000]
outrowidx_mid2       (select         ) [ 00000000000000000000]
tmp_16               (trunc          ) [ 00000000000000000000]
sum2                 (add            ) [ 00000000000000000000]
sum2_cast            (zext           ) [ 00000000000000000000]
C_addr_1             (getelementptr  ) [ 00000001111111111110]
j_1                  (add            ) [ 00000011111111111110]
indvar_flatten_next  (select         ) [ 00000011111111111110]
tmp_3                (fmul           ) [ 00000000111110111110]
C_load               (load           ) [ 00000000011110011110]
tmp_1                (specregionbegin) [ 00000000000000000000]
StgValue_113         (specpipeline   ) [ 00000000000000000000]
tmp_5                (fadd           ) [ 00000000000000000000]
StgValue_115         (store          ) [ 00000000000000000000]
empty                (specregionend  ) [ 00000000000000000000]
StgValue_117         (br             ) [ 00000011111111111110]
StgValue_118         (ret            ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outrows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outrows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outcols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="innerdim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="innerdim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="outcols_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outcols_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="outrows_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outrows_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="innerdim_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="innerdim_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="B_offset_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_offset_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="C_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="15" slack="0"/>
<pin id="78" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="15" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_33/3 C_load/13 StgValue_115/18 "/>
</bind>
</comp>

<comp id="88" class="1004" name="B_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="9" slack="0"/>
<pin id="92" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/9 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
<pin id="111" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load_1/9 B_load/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="B_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/9 "/>
</bind>
</comp>

<comp id="113" class="1004" name="C_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="16" slack="0"/>
<pin id="117" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/12 "/>
</bind>
</comp>

<comp id="120" class="1005" name="a_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="15" slack="1"/>
<pin id="122" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="a_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="15" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="indvar_flatten1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="192" slack="1"/>
<pin id="133" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="indvar_flatten1_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="192" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/7 "/>
</bind>
</comp>

<comp id="143" class="1005" name="k_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="k_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="64" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvar_flatten_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="128" slack="1"/>
<pin id="156" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="128" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="1"/>
<pin id="167" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="64" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="176" class="1005" name="j_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="j_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="64" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="a_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="15" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_cast/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="exitcond3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="15" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="1"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="a10_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a10/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_9_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="2"/>
<pin id="224" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="cast2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="2"/>
<pin id="227" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_8_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="3"/>
<pin id="236" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="cast3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="3"/>
<pin id="239" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="cast4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="128" slack="1"/>
<pin id="242" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast4/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="128" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="0"/>
<pin id="246" dir="1" index="2" bw="192" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound5/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_6_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="5"/>
<pin id="251" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_7_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="5"/>
<pin id="254" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond_mid_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="5"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_mid/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_10_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_11_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_12_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="exitcond_flatten1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="192" slack="0"/>
<pin id="274" dir="0" index="1" bw="192" slack="1"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="exitcond_flatten_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="128" slack="0"/>
<pin id="279" dir="0" index="1" bw="128" slack="3"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_mid_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="64" slack="0"/>
<pin id="286" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="k_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_s/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_13_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="k_cast_mid2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="9" slack="0"/>
<pin id="303" dir="0" index="2" bw="9" slack="0"/>
<pin id="304" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_cast_mid2/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="exitcond_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="0" index="1" bw="64" slack="6"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="exitcond_mid1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="1"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exitcond_mid1/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="k_mid2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="0" index="2" bw="64" slack="0"/>
<pin id="324" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="j_mid2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="64" slack="0"/>
<pin id="338" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_17_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="indvar_flatten_op_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="128" slack="0"/>
<pin id="349" dir="1" index="2" bw="128" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="i_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="1"/>
<pin id="355" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_14_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_15_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="i_mid2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="64" slack="0"/>
<pin id="368" dir="0" index="2" bw="64" slack="1"/>
<pin id="369" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sum3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="9" slack="1"/>
<pin id="374" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sum_cast_mid221_v_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="2"/>
<pin id="377" dir="0" index="1" bw="9" slack="2"/>
<pin id="378" dir="0" index="2" bw="9" slack="2"/>
<pin id="379" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_cast_mid221_v/9 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sum_cast_mid2_v_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="2"/>
<pin id="382" dir="0" index="1" bw="9" slack="0"/>
<pin id="383" dir="0" index="2" bw="9" slack="0"/>
<pin id="384" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_cast_mid2_v/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sum_cast_mid2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast_mid2/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sum3_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="indvar_flatten_next1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="192" slack="3"/>
<pin id="398" dir="1" index="2" bw="192" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="outrowidx_mid_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="5"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="16" slack="2"/>
<pin id="405" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrowidx_mid/12 "/>
</bind>
</comp>

<comp id="407" class="1004" name="outrowidx_mid2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="5"/>
<pin id="409" dir="0" index="1" bw="16" slack="1"/>
<pin id="410" dir="0" index="2" bw="16" slack="0"/>
<pin id="411" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrowidx_mid2/12 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_16_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="5"/>
<pin id="415" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/12 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sum2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sum2_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/12 "/>
</bind>
</comp>

<comp id="427" class="1004" name="j_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="64" slack="5"/>
<pin id="430" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="indvar_flatten_next_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="5"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="128" slack="5"/>
<pin id="436" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/12 "/>
</bind>
</comp>

<comp id="438" class="1007" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="9" slack="0"/>
<pin id="440" dir="0" index="1" bw="9" slack="2"/>
<pin id="441" dir="0" index="2" bw="9" slack="0"/>
<pin id="442" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="inneridx/7 sum/7 "/>
</bind>
</comp>

<comp id="445" class="1007" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="1"/>
<pin id="447" dir="0" index="1" bw="9" slack="2"/>
<pin id="448" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="449" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp1_mid2_v/8 tmp1_mid2/8 "/>
</bind>
</comp>

<comp id="451" class="1007" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="9" slack="1"/>
<pin id="453" dir="0" index="1" bw="9" slack="2"/>
<pin id="454" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="455" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="inneridx_mid1/9 sum_mid1/9 "/>
</bind>
</comp>

<comp id="457" class="1007" name="outrowidx_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="3"/>
<pin id="459" dir="0" index="1" bw="16" slack="4"/>
<pin id="460" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="outrowidx/10 "/>
</bind>
</comp>

<comp id="461" class="1007" name="outrowidx_mid1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="3"/>
<pin id="463" dir="0" index="1" bw="16" slack="5"/>
<pin id="464" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="outrowidx_mid1/11 "/>
</bind>
</comp>

<comp id="465" class="1005" name="outcols_read_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="1"/>
<pin id="467" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols_read "/>
</bind>
</comp>

<comp id="475" class="1005" name="outrows_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="innerdim_read_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="3"/>
<pin id="483" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="innerdim_read "/>
</bind>
</comp>

<comp id="487" class="1005" name="B_offset_read_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_offset_read "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="500" class="1005" name="a10_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="15" slack="0"/>
<pin id="502" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="a10 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_9_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="5"/>
<pin id="507" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="510" class="1005" name="cast_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="128" slack="1"/>
<pin id="512" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="515" class="1005" name="cast2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="128" slack="1"/>
<pin id="517" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="bound_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="128" slack="1"/>
<pin id="522" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_8_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="2"/>
<pin id="528" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="532" class="1005" name="cast3_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="192" slack="1"/>
<pin id="534" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="cast3 "/>
</bind>
</comp>

<comp id="537" class="1005" name="cast4_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="192" slack="1"/>
<pin id="539" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="cast4 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_6_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="2"/>
<pin id="544" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_7_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="4"/>
<pin id="549" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="553" class="1005" name="bound5_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="192" slack="1"/>
<pin id="555" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="bound5 "/>
</bind>
</comp>

<comp id="558" class="1005" name="exitcond_mid_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_mid "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_12_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="3"/>
<pin id="565" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="568" class="1005" name="sum_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="2"/>
<pin id="570" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="573" class="1005" name="exitcond_flatten1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="exitcond_flatten_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="2"/>
<pin id="579" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="584" class="1005" name="i_mid_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="1"/>
<pin id="586" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_mid "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_13_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="2"/>
<pin id="592" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="595" class="1005" name="k_cast_mid2_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="9" slack="1"/>
<pin id="597" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k_cast_mid2 "/>
</bind>
</comp>

<comp id="601" class="1005" name="exitcond_mid1_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_mid1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="k_mid2_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="613" class="1005" name="j_mid2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="5"/>
<pin id="615" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_17_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="9" slack="1"/>
<pin id="621" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="624" class="1005" name="indvar_flatten_op_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="128" slack="5"/>
<pin id="626" dir="1" index="1" bw="128" slack="5"/>
</pin_list>
<bind>
<opset="indvar_flatten_op "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_14_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="1"/>
<pin id="631" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_15_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="3"/>
<pin id="636" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="639" class="1005" name="i_mid2_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="1"/>
<pin id="641" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="644" class="1005" name="sum3_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="9" slack="1"/>
<pin id="646" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sum3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="B_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="7" slack="1"/>
<pin id="651" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="B_addr_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="7" slack="1"/>
<pin id="656" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="outrowidx_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="2"/>
<pin id="661" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="outrowidx "/>
</bind>
</comp>

<comp id="664" class="1005" name="indvar_flatten_next1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="192" slack="1"/>
<pin id="666" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="B_load_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="B_load_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="679" class="1005" name="outrowidx_mid1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="1"/>
<pin id="681" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="outrowidx_mid1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="C_addr_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="15" slack="1"/>
<pin id="686" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="689" class="1005" name="j_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="1"/>
<pin id="691" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="694" class="1005" name="indvar_flatten_next_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="128" slack="1"/>
<pin id="696" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_3_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="704" class="1005" name="C_load_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="187" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="192"><net_src comp="81" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="201"><net_src comp="50" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="56" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="124" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="124" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="222" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="237" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="147" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="169" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="169" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="135" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="158" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="18" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="169" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="147" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="277" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="260" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="180" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="277" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="277" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="290" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="147" pin="4"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="313" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="277" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="18" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="180" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="28" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="158" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="26" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="352" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="352" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="385"><net_src comp="375" pin="3"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="380" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="399"><net_src comp="30" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="131" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="32" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="407" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="28" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="264" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="260" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="445" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="456"><net_src comp="451" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="468"><net_src comp="50" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="472"><net_src comp="465" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="478"><net_src comp="56" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="484"><net_src comp="62" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="490"><net_src comp="68" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="495"><net_src comp="197" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="503"><net_src comp="213" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="508"><net_src comp="219" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="513"><net_src comp="222" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="518"><net_src comp="225" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="523"><net_src comp="228" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="529"><net_src comp="234" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="535"><net_src comp="237" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="540"><net_src comp="240" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="545"><net_src comp="249" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="550"><net_src comp="252" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="556"><net_src comp="243" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="561"><net_src comp="255" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="566"><net_src comp="268" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="571"><net_src comp="438" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="576"><net_src comp="272" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="277" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="587"><net_src comp="282" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="593"><net_src comp="296" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="598"><net_src comp="300" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="604"><net_src comp="313" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="611"><net_src comp="320" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="616"><net_src comp="334" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="622"><net_src comp="342" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="627"><net_src comp="346" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="632"><net_src comp="357" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="637"><net_src comp="361" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="642"><net_src comp="365" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="647"><net_src comp="371" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="652"><net_src comp="88" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="657"><net_src comp="101" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="662"><net_src comp="457" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="667"><net_src comp="395" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="672"><net_src comp="95" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="677"><net_src comp="95" pin="7"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="682"><net_src comp="461" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="687"><net_src comp="113" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="692"><net_src comp="427" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="697"><net_src comp="432" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="702"><net_src comp="193" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="707"><net_src comp="81" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {3 18 }
 - Input state : 
	Port: k2c_matmul.2 : C | {13 14 }
	Port: k2c_matmul.2 : B | {9 10 }
	Port: k2c_matmul.2 : B_offset | {2 }
	Port: k2c_matmul.2 : outrows | {1 }
	Port: k2c_matmul.2 : outcols | {1 }
	Port: k2c_matmul.2 : innerdim | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		a_cast : 1
		exitcond3 : 2
		a10 : 1
		StgValue_31 : 3
		C_addr : 2
		StgValue_33 : 3
		bound : 1
	State 4
	State 5
		bound5 : 1
	State 6
	State 7
		tmp_10 : 1
		tmp_11 : 1
		tmp_12 : 1
		inneridx : 2
		sum : 3
		exitcond_flatten1 : 1
		exitcond_flatten : 1
		i_mid : 2
		k_s : 1
		tmp_13 : 2
		k_cast_mid2 : 3
		exitcond : 1
		exitcond_mid1 : 2
		k_mid2 : 2
		tmp_2 : 3
		j_mid2 : 3
		tmp_17 : 4
		indvar_flatten_op : 1
	State 8
		tmp1_mid2 : 1
		tmp_14 : 1
		tmp_15 : 1
		i_mid2 : 1
		sum3 : 2
	State 9
		sum_mid1 : 1
		sum_cast_mid2_v : 2
		sum_cast_mid2 : 3
		B_addr : 4
		B_load_1 : 5
		B_addr_1 : 1
		B_load : 2
	State 10
	State 11
	State 12
		outrowidx_mid2 : 1
		sum2 : 2
		sum2_cast : 3
		C_addr_1 : 4
	State 13
	State 14
		tmp_5 : 1
	State 15
	State 16
	State 17
	State 18
		StgValue_115 : 1
		empty : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_197         |    16   |   361   |   195   |
|          |          grp_fu_228         |    16   |   361   |   195   |
|    mul   |          grp_fu_243         |    16   |   361   |   195   |
|          |       outrowidx_fu_457      |    1    |    0    |    0    |
|          |    outrowidx_mid1_fu_461    |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          a10_fu_213         |    0    |    0    |    22   |
|          |          k_s_fu_290         |    0    |    0    |    71   |
|          |   indvar_flatten_op_fu_346  |    0    |    0    |   135   |
|    add   |          i_3_fu_352         |    0    |    0    |    71   |
|          |         sum3_fu_371         |    0    |    0    |    16   |
|          | indvar_flatten_next1_fu_395 |    0    |    0    |   199   |
|          |         sum2_fu_416         |    0    |    0    |    23   |
|          |          j_1_fu_427         |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |         i_mid_fu_282        |    0    |    0    |    64   |
|          |      k_cast_mid2_fu_300     |    0    |    0    |    9    |
|          |     exitcond_mid1_fu_313    |    0    |    0    |    2    |
|          |        k_mid2_fu_320        |    0    |    0    |    64   |
|          |        j_mid2_fu_334        |    0    |    0    |    64   |
|  select  |        i_mid2_fu_365        |    0    |    0    |    64   |
|          |   sum_cast_mid221_v_fu_375  |    0    |    0    |    9    |
|          |    sum_cast_mid2_v_fu_380   |    0    |    0    |    9    |
|          |     outrowidx_mid_fu_401    |    0    |    0    |    16   |
|          |    outrowidx_mid2_fu_407    |    0    |    0    |    16   |
|          |  indvar_flatten_next_fu_432 |    0    |    0    |   128   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_187         |    2    |   205   |   203   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_193         |    3    |   128   |   129   |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond3_fu_208      |    0    |    0    |    29   |
|          |     exitcond_mid_fu_255     |    0    |    0    |    29   |
|   icmp   |   exitcond_flatten1_fu_272  |    0    |    0    |    93   |
|          |   exitcond_flatten_fu_277   |    0    |    0    |    50   |
|          |       exitcond_fu_308       |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_438         |    1    |    0    |    0    |
|  muladd  |          grp_fu_445         |    1    |    0    |    0    |
|          |          grp_fu_451         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    or    |         tmp_2_fu_328        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |   outcols_read_read_fu_50   |    0    |    0    |    0    |
|   read   |   outrows_read_read_fu_56   |    0    |    0    |    0    |
|          |   innerdim_read_read_fu_62  |    0    |    0    |    0    |
|          |   B_offset_read_read_fu_68  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        a_cast_fu_203        |    0    |    0    |    0    |
|          |         cast_fu_222         |    0    |    0    |    0    |
|          |         cast2_fu_225        |    0    |    0    |    0    |
|   zext   |         cast3_fu_237        |    0    |    0    |    0    |
|          |         cast4_fu_240        |    0    |    0    |    0    |
|          |     sum_cast_mid2_fu_386    |    0    |    0    |    0    |
|          |       sum3_cast_fu_391      |    0    |    0    |    0    |
|          |       sum2_cast_fu_422      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_9_fu_219        |    0    |    0    |    0    |
|          |         tmp_8_fu_234        |    0    |    0    |    0    |
|          |         tmp_6_fu_249        |    0    |    0    |    0    |
|          |         tmp_7_fu_252        |    0    |    0    |    0    |
|          |        tmp_10_fu_260        |    0    |    0    |    0    |
|   trunc  |        tmp_11_fu_264        |    0    |    0    |    0    |
|          |        tmp_12_fu_268        |    0    |    0    |    0    |
|          |        tmp_13_fu_296        |    0    |    0    |    0    |
|          |        tmp_17_fu_342        |    0    |    0    |    0    |
|          |        tmp_14_fu_357        |    0    |    0    |    0    |
|          |        tmp_15_fu_361        |    0    |    0    |    0    |
|          |        tmp_16_fu_413        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    58   |   1416  |   2202  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      B_addr_1_reg_654      |    7   |
|       B_addr_reg_649       |    7   |
|      B_load_1_reg_669      |   32   |
|       B_load_reg_674       |   32   |
|    B_offset_read_reg_487   |   64   |
|      C_addr_1_reg_684      |   15   |
|       C_load_reg_704       |   32   |
|         a10_reg_500        |   15   |
|          a_reg_120         |   15   |
|       bound5_reg_553       |   192  |
|        bound_reg_520       |   128  |
|        cast2_reg_515       |   128  |
|        cast3_reg_532       |   192  |
|        cast4_reg_537       |   192  |
|        cast_reg_510        |   128  |
|  exitcond_flatten1_reg_573 |    1   |
|  exitcond_flatten_reg_577  |    1   |
|    exitcond_mid1_reg_601   |    1   |
|    exitcond_mid_reg_558    |    1   |
|       i_mid2_reg_639       |   64   |
|        i_mid_reg_584       |   64   |
|          i_reg_165         |   64   |
|   indvar_flatten1_reg_131  |   192  |
|indvar_flatten_next1_reg_664|   192  |
| indvar_flatten_next_reg_694|   128  |
|  indvar_flatten_op_reg_624 |   128  |
|   indvar_flatten_reg_154   |   128  |
|    innerdim_read_reg_481   |   64   |
|         j_1_reg_689        |   64   |
|       j_mid2_reg_613       |   64   |
|          j_reg_176         |   64   |
|     k_cast_mid2_reg_595    |    9   |
|       k_mid2_reg_608       |   64   |
|          k_reg_143         |   64   |
|    outcols_read_reg_465    |   64   |
|   outrowidx_mid1_reg_679   |   16   |
|      outrowidx_reg_659     |   16   |
|    outrows_read_reg_475    |   64   |
|        sum3_reg_644        |    9   |
|         sum_reg_568        |    9   |
|       tmp_12_reg_563       |   16   |
|       tmp_13_reg_590       |    9   |
|       tmp_14_reg_629       |    9   |
|       tmp_15_reg_634       |   16   |
|       tmp_17_reg_619       |    9   |
|        tmp_3_reg_699       |   32   |
|        tmp_6_reg_542       |    9   |
|        tmp_7_reg_547       |   16   |
|        tmp_8_reg_526       |    9   |
|        tmp_9_reg_505       |    9   |
|         tmp_reg_492        |   64   |
+----------------------------+--------+
|            Total           |  2912  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_81    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_access_fu_81    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_95    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_access_fu_95    |  p2  |   2  |   0  |    0   ||    9    |
| indvar_flatten1_reg_131 |  p0  |   2  |  192 |   384  ||    9    |
|        grp_fu_187       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_197       |  p0  |   2  |  64  |   128  ||    9    |
|        grp_fu_197       |  p1  |   2  |  64  |   128  ||    9    |
|        grp_fu_228       |  p0  |   2  |  64  |   128  ||    9    |
|        grp_fu_228       |  p1  |   2  |  64  |   128  ||    9    |
|        grp_fu_243       |  p0  |   2  |  128 |   256  ||    9    |
|        grp_fu_243       |  p1  |   2  |  64  |   128  ||    9    |
|        grp_fu_445       |  p1  |   2  |   9  |   18   ||    9    |
|        grp_fu_451       |  p1  |   2  |   9  |   18   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |  1488  ||   18.9  ||   126   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   58   |    -   |  1416  |  2202  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   126  |
|  Register |    -   |    -   |  2912  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   58   |   18   |  4328  |  2328  |
+-----------+--------+--------+--------+--------+
