Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Apr 24 17:03:08 2024
| Host         : LAPTOP-66OF9HIK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Filter_timing_summary_routed.rpt -pb FIR_Filter_timing_summary_routed.pb -rpx FIR_Filter_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Filter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    981.172        0.000                      0                  158        0.166        0.000                      0                  158      499.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       981.172        0.000                      0                  158        0.166        0.000                      0                  158      499.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      981.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             981.172ns  (required time - arrival time)
  Source:                 delay_line_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            accumulator0__6/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.443ns  (logic 16.483ns (94.496%)  route 0.960ns (5.504%))
  Logic Levels:           8  (DSP48E1=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 1004.951 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.657     5.291    clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  delay_line_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  delay_line_reg[10][2]/Q
                         net (fo=2, routed)           0.890     6.638    delay_line_reg[10]__0[2]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    10.674 r  accumulator1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.729    accumulator1_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.442 r  accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    accumulator0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.157 r  accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.159    accumulator0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.872 r  accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.874    accumulator0__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.587 r  accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.589    accumulator0__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.302 r  accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.304    accumulator0__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.017 r  accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.019    accumulator0__4_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    22.732 r  accumulator0__5/PCOUT[0]
                         net (fo=1, routed)           0.002    22.734    accumulator0__5_n_153
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    H16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387  1001.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.593  1004.951    clk_IBUF_BUFG
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/CLK
                         clock pessimism              0.391  1005.342    
                         clock uncertainty           -0.035  1005.306    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400  1003.906    accumulator0__6
  -------------------------------------------------------------------
                         required time                       1003.906    
                         arrival time                         -22.734    
  -------------------------------------------------------------------
                         slack                                981.172    

Slack (MET) :             981.172ns  (required time - arrival time)
  Source:                 delay_line_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            accumulator0__6/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.443ns  (logic 16.483ns (94.496%)  route 0.960ns (5.504%))
  Logic Levels:           8  (DSP48E1=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 1004.951 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.657     5.291    clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  delay_line_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  delay_line_reg[10][2]/Q
                         net (fo=2, routed)           0.890     6.638    delay_line_reg[10]__0[2]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    10.674 r  accumulator1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.729    accumulator1_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.442 r  accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    accumulator0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.157 r  accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.159    accumulator0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.872 r  accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.874    accumulator0__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.587 r  accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.589    accumulator0__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.302 r  accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.304    accumulator0__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.017 r  accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.019    accumulator0__4_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.713    22.732 r  accumulator0__5/PCOUT[10]
                         net (fo=1, routed)           0.002    22.734    accumulator0__5_n_143
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    H16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387  1001.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.593  1004.951    clk_IBUF_BUFG
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/CLK
                         clock pessimism              0.391  1005.342    
                         clock uncertainty           -0.035  1005.306    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400  1003.906    accumulator0__6
  -------------------------------------------------------------------
                         required time                       1003.906    
                         arrival time                         -22.734    
  -------------------------------------------------------------------
                         slack                                981.172    

Slack (MET) :             981.172ns  (required time - arrival time)
  Source:                 delay_line_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            accumulator0__6/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.443ns  (logic 16.483ns (94.496%)  route 0.960ns (5.504%))
  Logic Levels:           8  (DSP48E1=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 1004.951 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.657     5.291    clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  delay_line_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  delay_line_reg[10][2]/Q
                         net (fo=2, routed)           0.890     6.638    delay_line_reg[10]__0[2]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    10.674 r  accumulator1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.729    accumulator1_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.442 r  accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    accumulator0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.157 r  accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.159    accumulator0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.872 r  accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.874    accumulator0__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.587 r  accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.589    accumulator0__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.302 r  accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.304    accumulator0__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.017 r  accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.019    accumulator0__4_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.713    22.732 r  accumulator0__5/PCOUT[11]
                         net (fo=1, routed)           0.002    22.734    accumulator0__5_n_142
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    H16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387  1001.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.593  1004.951    clk_IBUF_BUFG
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/CLK
                         clock pessimism              0.391  1005.342    
                         clock uncertainty           -0.035  1005.306    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400  1003.906    accumulator0__6
  -------------------------------------------------------------------
                         required time                       1003.906    
                         arrival time                         -22.734    
  -------------------------------------------------------------------
                         slack                                981.172    

Slack (MET) :             981.172ns  (required time - arrival time)
  Source:                 delay_line_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            accumulator0__6/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.443ns  (logic 16.483ns (94.496%)  route 0.960ns (5.504%))
  Logic Levels:           8  (DSP48E1=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 1004.951 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.657     5.291    clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  delay_line_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  delay_line_reg[10][2]/Q
                         net (fo=2, routed)           0.890     6.638    delay_line_reg[10]__0[2]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    10.674 r  accumulator1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.729    accumulator1_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.442 r  accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    accumulator0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.157 r  accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.159    accumulator0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.872 r  accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.874    accumulator0__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.587 r  accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.589    accumulator0__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.302 r  accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.304    accumulator0__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.017 r  accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.019    accumulator0__4_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.713    22.732 r  accumulator0__5/PCOUT[12]
                         net (fo=1, routed)           0.002    22.734    accumulator0__5_n_141
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    H16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387  1001.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.593  1004.951    clk_IBUF_BUFG
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/CLK
                         clock pessimism              0.391  1005.342    
                         clock uncertainty           -0.035  1005.306    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400  1003.906    accumulator0__6
  -------------------------------------------------------------------
                         required time                       1003.906    
                         arrival time                         -22.734    
  -------------------------------------------------------------------
                         slack                                981.172    

Slack (MET) :             981.172ns  (required time - arrival time)
  Source:                 delay_line_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            accumulator0__6/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.443ns  (logic 16.483ns (94.496%)  route 0.960ns (5.504%))
  Logic Levels:           8  (DSP48E1=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 1004.951 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.657     5.291    clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  delay_line_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  delay_line_reg[10][2]/Q
                         net (fo=2, routed)           0.890     6.638    delay_line_reg[10]__0[2]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    10.674 r  accumulator1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.729    accumulator1_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.442 r  accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    accumulator0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.157 r  accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.159    accumulator0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.872 r  accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.874    accumulator0__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.587 r  accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.589    accumulator0__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.302 r  accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.304    accumulator0__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.017 r  accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.019    accumulator0__4_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.713    22.732 r  accumulator0__5/PCOUT[13]
                         net (fo=1, routed)           0.002    22.734    accumulator0__5_n_140
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    H16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387  1001.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.593  1004.951    clk_IBUF_BUFG
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/CLK
                         clock pessimism              0.391  1005.342    
                         clock uncertainty           -0.035  1005.306    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400  1003.906    accumulator0__6
  -------------------------------------------------------------------
                         required time                       1003.906    
                         arrival time                         -22.734    
  -------------------------------------------------------------------
                         slack                                981.172    

Slack (MET) :             981.172ns  (required time - arrival time)
  Source:                 delay_line_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            accumulator0__6/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.443ns  (logic 16.483ns (94.496%)  route 0.960ns (5.504%))
  Logic Levels:           8  (DSP48E1=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 1004.951 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.657     5.291    clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  delay_line_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  delay_line_reg[10][2]/Q
                         net (fo=2, routed)           0.890     6.638    delay_line_reg[10]__0[2]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    10.674 r  accumulator1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.729    accumulator1_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.442 r  accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    accumulator0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.157 r  accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.159    accumulator0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.872 r  accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.874    accumulator0__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.587 r  accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.589    accumulator0__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.302 r  accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.304    accumulator0__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.017 r  accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.019    accumulator0__4_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.713    22.732 r  accumulator0__5/PCOUT[14]
                         net (fo=1, routed)           0.002    22.734    accumulator0__5_n_139
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    H16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387  1001.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.593  1004.951    clk_IBUF_BUFG
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/CLK
                         clock pessimism              0.391  1005.342    
                         clock uncertainty           -0.035  1005.306    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400  1003.906    accumulator0__6
  -------------------------------------------------------------------
                         required time                       1003.906    
                         arrival time                         -22.734    
  -------------------------------------------------------------------
                         slack                                981.172    

Slack (MET) :             981.172ns  (required time - arrival time)
  Source:                 delay_line_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            accumulator0__6/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.443ns  (logic 16.483ns (94.496%)  route 0.960ns (5.504%))
  Logic Levels:           8  (DSP48E1=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 1004.951 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.657     5.291    clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  delay_line_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  delay_line_reg[10][2]/Q
                         net (fo=2, routed)           0.890     6.638    delay_line_reg[10]__0[2]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    10.674 r  accumulator1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.729    accumulator1_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.442 r  accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    accumulator0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.157 r  accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.159    accumulator0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.872 r  accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.874    accumulator0__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.587 r  accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.589    accumulator0__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.302 r  accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.304    accumulator0__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.017 r  accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.019    accumulator0__4_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.713    22.732 r  accumulator0__5/PCOUT[15]
                         net (fo=1, routed)           0.002    22.734    accumulator0__5_n_138
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    H16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387  1001.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.593  1004.951    clk_IBUF_BUFG
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/CLK
                         clock pessimism              0.391  1005.342    
                         clock uncertainty           -0.035  1005.306    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400  1003.906    accumulator0__6
  -------------------------------------------------------------------
                         required time                       1003.906    
                         arrival time                         -22.734    
  -------------------------------------------------------------------
                         slack                                981.172    

Slack (MET) :             981.172ns  (required time - arrival time)
  Source:                 delay_line_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            accumulator0__6/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.443ns  (logic 16.483ns (94.496%)  route 0.960ns (5.504%))
  Logic Levels:           8  (DSP48E1=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 1004.951 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.657     5.291    clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  delay_line_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  delay_line_reg[10][2]/Q
                         net (fo=2, routed)           0.890     6.638    delay_line_reg[10]__0[2]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    10.674 r  accumulator1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.729    accumulator1_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.442 r  accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    accumulator0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.157 r  accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.159    accumulator0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.872 r  accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.874    accumulator0__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.587 r  accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.589    accumulator0__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.302 r  accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.304    accumulator0__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.017 r  accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.019    accumulator0__4_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.713    22.732 r  accumulator0__5/PCOUT[16]
                         net (fo=1, routed)           0.002    22.734    accumulator0__5_n_137
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    H16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387  1001.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.593  1004.951    clk_IBUF_BUFG
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/CLK
                         clock pessimism              0.391  1005.342    
                         clock uncertainty           -0.035  1005.306    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400  1003.906    accumulator0__6
  -------------------------------------------------------------------
                         required time                       1003.906    
                         arrival time                         -22.734    
  -------------------------------------------------------------------
                         slack                                981.172    

Slack (MET) :             981.172ns  (required time - arrival time)
  Source:                 delay_line_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            accumulator0__6/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.443ns  (logic 16.483ns (94.496%)  route 0.960ns (5.504%))
  Logic Levels:           8  (DSP48E1=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 1004.951 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.657     5.291    clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  delay_line_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  delay_line_reg[10][2]/Q
                         net (fo=2, routed)           0.890     6.638    delay_line_reg[10]__0[2]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    10.674 r  accumulator1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.729    accumulator1_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.442 r  accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    accumulator0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.157 r  accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.159    accumulator0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.872 r  accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.874    accumulator0__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.587 r  accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.589    accumulator0__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.302 r  accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.304    accumulator0__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.017 r  accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.019    accumulator0__4_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.713    22.732 r  accumulator0__5/PCOUT[17]
                         net (fo=1, routed)           0.002    22.734    accumulator0__5_n_136
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    H16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387  1001.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.593  1004.951    clk_IBUF_BUFG
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/CLK
                         clock pessimism              0.391  1005.342    
                         clock uncertainty           -0.035  1005.306    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400  1003.906    accumulator0__6
  -------------------------------------------------------------------
                         required time                       1003.906    
                         arrival time                         -22.734    
  -------------------------------------------------------------------
                         slack                                981.172    

Slack (MET) :             981.172ns  (required time - arrival time)
  Source:                 delay_line_reg[10][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            accumulator0__6/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (sys_clk_pin rise@1000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.443ns  (logic 16.483ns (94.496%)  route 0.960ns (5.504%))
  Logic Levels:           8  (DSP48E1=8)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 1004.951 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.657     5.291    clk_IBUF_BUFG
    SLICE_X33Y24         FDCE                                         r  delay_line_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  delay_line_reg[10][2]/Q
                         net (fo=2, routed)           0.890     6.638    delay_line_reg[10]__0[2]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[47])
                                                      4.036    10.674 r  accumulator1/PCOUT[47]
                         net (fo=1, routed)           0.056    10.729    accumulator1_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.442 r  accumulator0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.444    accumulator0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.157 r  accumulator0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.159    accumulator0__0_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.872 r  accumulator0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.874    accumulator0__1_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.587 r  accumulator0__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.589    accumulator0__2_n_106
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.302 r  accumulator0__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.304    accumulator0__3_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.017 r  accumulator0__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.019    accumulator0__4_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.713    22.732 r  accumulator0__5/PCOUT[18]
                         net (fo=1, routed)           0.002    22.734    accumulator0__5_n_135
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   1000.000  1000.000 r  
    H16                                               0.000  1000.000 r  clk (IN)
                         net (fo=0)                   0.000  1000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387  1001.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880  1003.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1003.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.593  1004.951    clk_IBUF_BUFG
    DSP48_X1Y17          DSP48E1                                      r  accumulator0__6/CLK
                         clock pessimism              0.391  1005.342    
                         clock uncertainty           -0.035  1005.306    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400  1003.906    accumulator0__6
  -------------------------------------------------------------------
                         required time                       1003.906    
                         arrival time                         -22.734    
  -------------------------------------------------------------------
                         slack                                981.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 delay_line_reg[11][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            delay_line_reg[10][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.553     1.431    clk_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  delay_line_reg[11][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  delay_line_reg[11][1]/Q
                         net (fo=1, routed)           0.116     1.688    delay_line_reg[11]__0[1]
    SLICE_X32Y23         FDCE                                         r  delay_line_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.818     1.943    clk_IBUF_BUFG
    SLICE_X32Y23         FDCE                                         r  delay_line_reg[10][1]/C
                         clock pessimism             -0.480     1.463    
    SLICE_X32Y23         FDCE (Hold_fdce_C_D)         0.059     1.522    delay_line_reg[10][1]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 delay_line_reg[11][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            delay_line_reg[10][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.553     1.431    clk_IBUF_BUFG
    SLICE_X34Y23         FDCE                                         r  delay_line_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDCE (Prop_fdce_C_Q)         0.164     1.595 r  delay_line_reg[11][7]/Q
                         net (fo=1, routed)           0.117     1.711    delay_line_reg[11]__0[7]
    SLICE_X33Y23         FDCE                                         r  delay_line_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.818     1.943    clk_IBUF_BUFG
    SLICE_X33Y23         FDCE                                         r  delay_line_reg[10][7]/C
                         clock pessimism             -0.480     1.463    
    SLICE_X33Y23         FDCE (Hold_fdce_C_D)         0.066     1.529    delay_line_reg[10][7]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 delay_line_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            delay_line_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.384%)  route 0.128ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.561     1.439    clk_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  delay_line_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  delay_line_reg[4][0]/Q
                         net (fo=2, routed)           0.128     1.708    delay_line_reg[4]__0[0]
    SLICE_X33Y37         FDCE                                         r  delay_line_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.829     1.954    clk_IBUF_BUFG
    SLICE_X33Y37         FDCE                                         r  delay_line_reg[3][0]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.070     1.525    delay_line_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 delay_line_reg[11][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            delay_line_reg[10][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.552     1.430    clk_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  delay_line_reg[11][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164     1.594 r  delay_line_reg[11][5]/Q
                         net (fo=1, routed)           0.117     1.710    delay_line_reg[11]__0[5]
    SLICE_X32Y24         FDCE                                         r  delay_line_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     1.942    clk_IBUF_BUFG
    SLICE_X32Y24         FDCE                                         r  delay_line_reg[10][5]/C
                         clock pessimism             -0.480     1.462    
    SLICE_X32Y24         FDCE (Hold_fdce_C_D)         0.063     1.525    delay_line_reg[10][5]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 delay_line_reg[12][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            delay_line_reg[11][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.553     1.431    clk_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  delay_line_reg[12][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  delay_line_reg[12][0]/Q
                         net (fo=1, routed)           0.116     1.688    delay_line_reg[12]__0[0]
    SLICE_X35Y23         FDCE                                         r  delay_line_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.819     1.944    clk_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  delay_line_reg[11][0]/C
                         clock pessimism             -0.513     1.431    
    SLICE_X35Y23         FDCE (Hold_fdce_C_D)         0.070     1.501    delay_line_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 delay_line_reg[10][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            delay_line_reg[9][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.553     1.431    clk_IBUF_BUFG
    SLICE_X33Y23         FDCE                                         r  delay_line_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  delay_line_reg[10][0]/Q
                         net (fo=2, routed)           0.122     1.694    delay_line_reg[10]__0[0]
    SLICE_X32Y23         FDCE                                         r  delay_line_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.818     1.943    clk_IBUF_BUFG
    SLICE_X32Y23         FDCE                                         r  delay_line_reg[9][0]/C
                         clock pessimism             -0.499     1.444    
    SLICE_X32Y23         FDCE (Hold_fdce_C_D)         0.063     1.507    delay_line_reg[9][0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 delay_line_reg[11][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            delay_line_reg[10][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.552     1.430    clk_IBUF_BUFG
    SLICE_X34Y24         FDCE                                         r  delay_line_reg[11][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164     1.594 r  delay_line_reg[11][3]/Q
                         net (fo=1, routed)           0.117     1.710    delay_line_reg[11]__0[3]
    SLICE_X32Y24         FDCE                                         r  delay_line_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.817     1.942    clk_IBUF_BUFG
    SLICE_X32Y24         FDCE                                         r  delay_line_reg[10][3]/C
                         clock pessimism             -0.480     1.462    
    SLICE_X32Y24         FDCE (Hold_fdce_C_D)         0.059     1.521    delay_line_reg[10][3]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 delay_line_reg[12][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            delay_line_reg[11][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.553     1.431    clk_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  delay_line_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  delay_line_reg[12][1]/Q
                         net (fo=1, routed)           0.116     1.688    delay_line_reg[12]__0[1]
    SLICE_X35Y23         FDCE                                         r  delay_line_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.819     1.944    clk_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  delay_line_reg[11][1]/C
                         clock pessimism             -0.513     1.431    
    SLICE_X35Y23         FDCE (Hold_fdce_C_D)         0.066     1.497    delay_line_reg[11][1]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 delay_line_reg[12][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            delay_line_reg[11][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.553     1.431    clk_IBUF_BUFG
    SLICE_X34Y26         FDCE                                         r  delay_line_reg[12][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDCE (Prop_fdce_C_Q)         0.164     1.595 r  delay_line_reg[12][8]/Q
                         net (fo=1, routed)           0.113     1.708    delay_line_reg[12]__0[8]
    SLICE_X35Y26         FDCE                                         r  delay_line_reg[11][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.819     1.944    clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  delay_line_reg[11][8]/C
                         clock pessimism             -0.500     1.444    
    SLICE_X35Y26         FDCE (Hold_fdce_C_D)         0.070     1.514    delay_line_reg[11][8]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 delay_line_reg[11][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            delay_line_reg[10][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.553     1.431    clk_IBUF_BUFG
    SLICE_X34Y23         FDCE                                         r  delay_line_reg[11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDCE (Prop_fdce_C_Q)         0.164     1.595 r  delay_line_reg[11][6]/Q
                         net (fo=1, routed)           0.117     1.711    delay_line_reg[11]__0[6]
    SLICE_X32Y23         FDCE                                         r  delay_line_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.818     1.943    clk_IBUF_BUFG
    SLICE_X32Y23         FDCE                                         r  delay_line_reg[10][6]/C
                         clock pessimism             -0.480     1.463    
    SLICE_X32Y23         FDCE (Hold_fdce_C_D)         0.052     1.515    delay_line_reg[10][6]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         1000.000    997.846    DSP48_X1Y17     accumulator0__6/CLK
Min Period        n/a     FDCE/C       n/a            1.000         1000.000    999.000    SLICE_X33Y23    delay_line_reg[10][0]/C
Min Period        n/a     FDCE/C       n/a            1.000         1000.000    999.000    SLICE_X32Y23    delay_line_reg[10][1]/C
Min Period        n/a     FDCE/C       n/a            1.000         1000.000    999.000    SLICE_X33Y24    delay_line_reg[10][2]/C
Min Period        n/a     FDCE/C       n/a            1.000         1000.000    999.000    SLICE_X32Y24    delay_line_reg[10][3]/C
Min Period        n/a     FDCE/C       n/a            1.000         1000.000    999.000    SLICE_X32Y24    delay_line_reg[10][4]/C
Min Period        n/a     FDCE/C       n/a            1.000         1000.000    999.000    SLICE_X32Y24    delay_line_reg[10][5]/C
Min Period        n/a     FDCE/C       n/a            1.000         1000.000    999.000    SLICE_X32Y23    delay_line_reg[10][6]/C
Min Period        n/a     FDCE/C       n/a            1.000         1000.000    999.000    SLICE_X33Y23    delay_line_reg[10][7]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X32Y42    output_data_OBUF[25]_inst_i_2/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X33Y23    delay_line_reg[10][0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X32Y23    delay_line_reg[10][1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X32Y23    delay_line_reg[10][6]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X33Y23    delay_line_reg[10][7]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X32Y26    delay_line_reg[10][8]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X32Y26    delay_line_reg[10][9]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X35Y23    delay_line_reg[11][0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X35Y23    delay_line_reg[11][1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X34Y23    delay_line_reg[11][6]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X33Y23    delay_line_reg[10][0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X32Y23    delay_line_reg[10][1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X32Y23    delay_line_reg[10][6]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X33Y23    delay_line_reg[10][7]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X32Y26    delay_line_reg[10][8]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X32Y26    delay_line_reg[10][9]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X35Y23    delay_line_reg[11][0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X35Y23    delay_line_reg[11][1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X35Y24    delay_line_reg[11][2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         500.000     499.500    SLICE_X34Y24    delay_line_reg[11][3]/C



