
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/VLSI_graduated_2020/2015104027/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                            07_route_opt                                  **
#**                      Optimization after Routing                          **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                          07_route_opt.tcl                              "
                          07_route_opt.tcl                              
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "07_route_opt"
07_route_opt
# source the user_design_setup & common_lib_setup
source -echo -v ./icc_scripts/user_scripts/user_design_setup.tcl
#******************************************************************************
#**                          user design settings                           **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                      user_design_setup.tcl                            "
                      user_design_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#**                         General ICC Varialbes                            **
#******************************************************************************
set TOP_MODULE                     "khu_sensor_pad"    ;# set design top module name
khu_sensor_pad
set ICC_STRATEGY                   "qor"              ;# ttr | qor
qor
set LEAKAGE_POWER_PLACE            true              ;# set to true when enabling leakage Flow in place_opt step.
true
set LEAKAGE_POWER_POST_CTS             true              ;# set to true when enabling leakage Flow in clock_opt_post_cts step. runtime will be effected.
true
set ICC_NUM_CPUS                   "1"                ;# used during placement & routing
1
set qor_effort                     "high"           ;# low | medium | high. place optimization effort, default is medium.
high
set INOUT_OPT                      true               ;# set to true when optimizing i2r and r2o paths
true
set GL_BASED_PLACE                 true              ;# set to true when using high congested design
true
set GEN_GL_CONG_MAP                true              ;# set to true, to see global route based congestion map
true
set INTER_CLK_GROUPS               "clk clk_half"    ;# Define to balance clocks during CTS. "clkA clkB"
clk clk_half
set TIECELL_INSERT                 true              ;# true | false, if true, ICC will insert TIE cells.
true
set SPARE_INSERT                   false              ;# true | false, if true, the followings must be defined.
false
set SPARE_PREFIX                   spares             ;# default is spares
spares
set SPARE_CELL_n_NUM               ""                 ;# example) "BUF_X1M_A9TH 100 AOI22_X1M_A9TH 100 INV_X1M_A9TH 200"
set USER_DIE_SIZE                  false              ;# true | false, if you know chip size, define true.
false
;# Then write bellow variables.
set DIE_WIDTH                      ""                 ;# If USER_DIE_SIZW is true, define this variable.
set DIE_HEIGHT                     ""                 ;# If USER_DIE_SIZW is true, define this variable.
set ICC_IN_IO_CONST_FILE           "./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf"; # This is tdf format.
./icc_scripts/rules/padplace_ICC_khu_sensor_L6LP_68um.tdf
set ICC_SDC_SETUP_FILE             "./icc_scripts/user_scripts/sdc_setup.tcl"
./icc_scripts/user_scripts/sdc_setup.tcl
set CLOCK_MAX_TRAN    0.5; # clock path max transtion time.
0.5
set MAX_ROUTING_LAYER              "EA"; # Metal7
EA
set MIN_ROUTING_LAYER              "M1"; # Metal1
M1
set CLK_MAX_ROUTING_LAYER          "B2"; # Metal6
B2
set CLK_MIN_ROUTING_LAYER          "M3"; # Metal3
M3
#######################################################
## For Power Definition
#######################################################
set MW_R_POWER_NET         "VDD"                 ;# This is real power net name.
VDD
set MW_R_GROUND_NET        "VSS"                 ;# This is real ground net name.
VSS
set mw_logic1_net          $MW_R_POWER_NET       ;# Default
VDD
set mw_logic0_net          $MW_R_GROUND_NET      ;# Default
VSS
set MW_POWER_PORT          "VDD"                 ;# This is standard cell power pin name.
VDD
set MW_GROUND_PORT         "VSS"                 ;# This is standard cell ground pin name.
VSS
#######################################################
## Input Files
#######################################################
set ICC_IN_VERILOG_NETLIST_FILE "../01_RTL_Synthesis/outputs/khu_sensor_pad.vg"
../01_RTL_Synthesis/outputs/khu_sensor_pad.vg
#######################################################
## Define Init Utilization
#######################################################
set CORE_UTIL                      "0.6"              ;# Define initial core utilization.
0.6
;# example) 0.6 means 60% utilization.
set IO2L                           "50"               ;# This means space from IO to core boundary in left side.
50
set IO2B                           "50"               ;# This means space from IO to core boundary in bottom side.
50
set IO2R                           "50"               ;# This means space from IO to core boundary in right side.
50
set IO2T                           "50"               ;# This means space from IO to core boundary in top side.
50
#####################################################################################################
##
#
# scenario naming convention :  mode_corner
# - mode   : func1,func2,scan1,scan2,bist1,bist2,jtag
#            funccts,scancts,bistcts,jtagcts
# - corner : wst, wstti, bst, bstti
#
# (scenario example)
#  func1_wst func1_wstti func1_bst func1_bstti
#  func2_wst func2_wstti func2_bst func2_bstti
#  scan1_wst scan1_wstti scan1_bst scan1_bstti
#  scan2_wst scan2_wstti scan2_bst scan2_bstti
#  bist1_wst bist1_wstti bist1_bst bist1_bstti
#  bist2_wst bist2_wstti bist2_bst bist2_bstti
#  jtag_wst  jtag_wstti  jtag_bst  jtag_bstti
#  funccts_wstti scancts_wstti bistcts_wstti jtagcts_wstti
#
#####################################################################################################
set ICC_MCMM_SCENARIOS_FILE        "./icc_scripts/mcmm_scenario/scenarios.tcl"
./icc_scripts/mcmm_scenario/scenarios.tcl
####### Define scenarios
## This is example, modify this according to your scenarios.
##
## Generally, FLOORPLAN_SCN, PLACE_OPT_SNC and ROUTE_SCN uses worst function mode scenario such as func1_wstti.
## CLOCK_OPT_CTS_SCN uses all cts scenario such as funccts_wstti,scantcts_wstti,bistcts_wstti,jtagcts_wstti.
## CLOCK_OPT_PSYN_SCN, ROUTE_OPT_SCN and CHIP_FINISH_SCN uses all scenarios except for CLOCK_OPT_CTS_SCN.
## HOLD_ONLY_SCN optimizes only hold time and mttv.
## So, you uses best corner scenarios such as func1_bst,scan1_bst,bist1_bst and jtag_bst.
##
# Since the samsung013 Library is damaged, the worst operating condition is only applied.
#set scenarios                      "func1_wst func1_bst"
set scenarios                      "func1_wst func1_bst funccts_wst"
func1_wst func1_bst funccts_wst
set FLOORPLAN_SCN                  "func1_wst"
func1_wst
set PLACE_OPT_SCN                  "func1_wst"
func1_wst
set CLOCK_OPT_CTS_SCN              "funccts_wst"
funccts_wst
#set CLOCK_OPT_PSYN_SCN             "func1_bst"
set CLOCK_OPT_PSYN_SCN             "func1_wst func1_bst"
func1_wst func1_bst
set ROUTE_SCN                      "func1_wst"
func1_wst
#set ROUTE_OPT_SCN                  "func1_bst"
set ROUTE_OPT_SCN                  "func1_wst func1_bst"
func1_wst func1_bst
#set CHIP_FINISH_SCN                "func1_bst"
set CHIP_FINISH_SCN                "func1_wst func1_bst"
func1_wst func1_bst
set CLOCK_OPT_CTS_SCN_READ_AGAIN   true              ;# If true, ICC will create scenario again.
true
set CLOCK_OPT_PSYN_SCN_READ_AGAIN  false              ;# If true, ICC will create scenario again.
false
set ROUTE_SCN_READ_AGAIN           false              ;# If true, ICC will create scenario again.
false
set ROUTE_OPT_SCN_READ_AGAIN       false              ;# If true, ICC will create scenario again.
false
set HOLD_FIX                       true		      ;# If you want to fix hold violation then set true.
true
####### Define SDC Files
## If you have only FUNC1_SDC, Write the sdc file in FUNC1_SDC field.
## If FUNC1_SDC and FUNCTS_SDC is same, Write the sdc file in FUNC1_SDC and FUNCCTS_SDC field.
## If you don't have BIST1_SDC, Remain with blank.
set FUNC1_SDC          "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set FUNC2_SDC          ""
set SCAN1_SDC          ""
set SCAN2_SDC          ""
set BIST1_SDC          ""
set BIST2_SDC          ""
set JTAG_SDC           ""
set FUNCCTS_SDC        "../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc"
../01_RTL_Synthesis/outputs/khu_sensor_pad.sdc
set SCANCTS_SDC        ""
set BISTCTS_SDC        ""
set JTAGCTS_SDC        ""
####### Define Default Operating Conditions
##
## You have to write the default operation condition name and library name of standard cell.
## If some instances of your design have other operation condition (PVT) such as IO,
## You have to define the operation condition name and library name in user_opcond.tcl.
##
# Temperature inversion - HVT WST ss_1p08v_m40c check
set OPCOND_WST          "ss_1p08v_125c"
ss_1p08v_125c
set OPCOND_WST_LIB      "scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm"
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
set OPCOND_WST_TIV      ""
set OPCOND_WST_LIB_TIV  ""
set OPCOND_BST          "ff_1p32v_m40c"
ff_1p32v_m40c
set OPCOND_BST_LIB      "scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm"
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
set OPCOND_BST_TIV      ""
set OPCOND_BST_LIB_TIV  ""
#########################   DO NOT CHANGE BELOW THIS LINE   ##############################
##########################################################################################
set REPORTS_DIR                 "./reports"
./reports
## Avoiding too many messages
set_message_info -id PSYN-040   -limit 5
1
set_message_info -id PSYN-087   -limit 5
1
set_message_info -id LINT-8     -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id RT-065     -limit 5
1
set_message_info -id TIM-128    -limit 5
1
set_message_info -id TIM-141    -limit 5
1
set_message_info -id PSYN-267   -limit 5
1
set_message_info -id RT-104     -limit 5
1
set_message_info -id MWUI-040   -limit 5
1
set_message_info -id PSYN-024   -limit 5
1
set_message_info -id MWLIBP-300 -limit 5
1
set_message_info -id MWLIBP-314 -limit 5
1
set_message_info -id PSYN-058   -limit 5
1
set_message_info -id PSYN-025   -limit 5
1
set_message_info -id PSYN-086   -limit 1
1
set_message_info -id PSYN-039   -limit 5
1
set_message_info -id PSYN-523   -limit 5
1
set_message_info -id PSYN-900   -limit 1
1
set_message_info -id PSYN-850   -limit 1
1
set_message_info -id CTS-102    -limit 1
1
set_message_info -id CTS-099    -limit 1
1
set_message_info -id CTS-618    -limit 1
1
set_message_info -id APL-017    -limit 1
1
set_message_info -id OPT-170    -limit 1
1
set_message_info -id TIM-178    -limit 1
1
set_message_info -id TIM-179    -limit 1
1
set_message_info -id DPI-020    -limit 1
1
set_message_info -id ZRT-325    -limit 1
1
1
source -echo -v ./icc_scripts/common_lib_setup.tcl
#******************************************************************************
#**                          common library settings                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       common_lib_setup.tcl                            "
                       common_lib_setup.tcl                            
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
#******************************************************************************
#                       set basic parameter                                  **
#******************************************************************************
set designer "Man"
Man
set company "KHU Room327"
KHU Room327
#******************************************************************************
#**                         Set Library Parameter                            **
#******************************************************************************
set LIB_DIR /Tools/Library/samsung65_2016/CB_1502
/Tools/Library/samsung65_2016/CB_1502
set PRIMITIVE_LIB_DIR ${LIB_DIR}/PRIMITIVE
/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE
set IO_LIB_DIR ${LIB_DIR}/IO
/Tools/Library/samsung65_2016/CB_1502/IO
#******************************************************************************
#**                Set 'search_path'                                         **
#******************************************************************************
#set search_path ". $synopsys_root/libraries/syn 		               $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0028_SS65LP_PMK_HVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $PRIMITIVE_LIB_DIR/sec100226_0043_SS65LP_Normal_HVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
#******************************************************************************
set search_path ". $synopsys_root/libraries/syn 		               $PRIMITIVE_LIB_DIR/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     $PRIMITIVE_LIB_DIR/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    $IO_LIB_DIR/synopsys"
. /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn                  /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys                     /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys                    /Tools/Library/samsung65_2016/CB_1502/IO/synopsys
#******************************************************************************
#**                Set libraries                                             **
#******************************************************************************
# Samsung 65nm
# Dual Vth (Sign-off Corner, no need Multi-VDD)
# The used corner and threshold are different by each stage in P&R.
# Please refer to each stages' description
# PMK (Power Management Kit)
# RVT
# SS (Worst)
set PMK_RVT_SS scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set PMK_RVT_FF scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set PMK_HVT_SS scmetropmk_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set PMK_HVT_FF scmetropmk_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# Normal
# RVT
# SS (Worst)
set NOM_RVT_SS scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
# FF (Best)
set NOM_RVT_FF scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm
# HVT
# SS (Worst)
#set NOM_HVT_SS scmetro_cmos10lp_hvt_ss_1p08v_125c_sadhm
# FF (Best)
#set NOM_HVT_FF scmetro_cmos10lp_hvt_ff_1p32v_m40c_sadhm
# IO
# SS (Worst)
set IO_SS ss65lp3p3v_wst_108_300_p125
ss65lp3p3v_wst_108_300_p125
# FF (Best)
set IO_FF ss65lp3p3v_bst_132_360_n040
ss65lp3p3v_bst_132_360_n040
#set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set target_library [concat         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
# * : all designs which are in dc_shell
#set synthetic_library dw_foundation.sldb
#set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $PMK_HVT_SS.db         $PMK_HVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $NOM_HVT_SS.db         $NOM_HVT_FF.db         $IO_SS.db         $IO_FF.db ]
set link_library [concat         {*}         $PMK_RVT_SS.db         $PMK_RVT_FF.db         $NOM_RVT_SS.db         $NOM_RVT_FF.db         $IO_SS.db         $IO_FF.db ]
* scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db ss65lp3p3v_wst_108_300_p125.db ss65lp3p3v_bst_132_360_n040.db
#******************************************************************************
#**                   Set Physical Library Parameter                         **
#******************************************************************************
set MILKY_DIR ${LIB_DIR}/MilkyWay/ICC
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC
#******************************************************************************
#******************************************************************************
#**                Set New Variable for 'MW_REF_LIB_DIRS'                   **
#******************************************************************************
set all_milky [list     ${MILKY_DIR}/cmos10lprvt_m     ${MILKY_DIR}/Power_IO     ${MILKY_DIR}/RVT_PMK
]
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
set MW_REF_LIB_DIRS "$all_milky"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
#******************************************************************************
#**                         Common Setup File                                **
#******************************************************************************
set_host_options -max_cores $ICC_NUM_CPUS
1
set_route_mode_options -zroute true
1
#******************************************************************************
#******************************************************************************
#**                       Set TECH and TLUP Files                           **
#******************************************************************************
set TECH_AND_TLUP_DIR           "${LIB_DIR}/LAYOUT/ICC/65nm_TECH_TLUP_20120423"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423
set TECH_FILE                   "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf
set MAP_FILE                    "${TECH_AND_TLUP_DIR}/TLUP/LR6LP.4_20_01_3um.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP.4_20_01_3um.map
set TLUP_MAX_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
set TLUP_MIN_FILE               "${TECH_AND_TLUP_DIR}/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup
#******************************************************************************
#******************************************************************************
#**                        Set Stream Out Map File                           **
#******************************************************************************
# In order to export layout(ICC) to GDSII(Virtuoso), set stream option
set STREAM_OUT_MAP              "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/gds2OutLayer_4_20_01_3.map
# On the contrary, stream-in is converting GDSII to layout.
# The layermap file can be found in the same directory that contains stream out mapping file dir.
# (gds2InLayer_4_20_01_3.map)
#******************************************************************************
#******************************************************************************
#**                           Set Antenna_Rule                               **
#******************************************************************************
set ANTENNA_RULE                "${TECH_AND_TLUP_DIR}/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl"
/Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/antenna_rules_4_20_01_3.tcl
#******************************************************************************
#******************************************************************************
#**           Set decap cells, STD Fillers and IO Fillers                    **
#******************************************************************************
# Decap cells
# The cells is used for reducing dynamic voltage drop/rise(usually called ground bounce in power grids).
# (It is okay to consider it energy reservoir or high pass filter)
# (Decap cells are usually considered as thick gate NMOS decoupling cap)
# The cells are always posed VDD on the gate, but gate leakage power can be ignored due to the thick gate.
# After placement, the tools fill the cells empty space
set DECAP_FILLER                "FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR"
FILLDGCAP56MTR FILLDGCAP31MTR FILLDGCAP19MTR FILLDGCAP13MTR FILLDGCAP9MTR
# Filler cell contain dummy RX(diffusion) and PC(poly) patterns which make RX and PC
# density not to be low on a chip. Of course, The Filler cells are cells with no logical functionality.
# The reason why the Filler cells are used is that they fill gaps left in the layout where the area is unfilled.
# (Filler cells in the layout connect power and ground rails across an area containing no cells.)
# If you do DRC without Filler cells, you can easily expect to see spacing violation like "NWell minimum spacing not met."
# This is where the Filler cells are needed.
# In brief, the Filler cells is analogous to the standard cells, it has the VDD/VSS pins,
# but they only have the base layer like NWell, which does not have function.
set LVT_FILLER                  ""
set RVT_FILLER                  "FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR"
FILL64MTR FILL32MTR FILL16MTR FILL8MTR FILL4MTR FILL2MTR FILL1MTR
set HVT_FILLER                  ""
set LVTLIB                      ""
set RVTLIB                      "$LIB_DIR/MilkyWay/ICC/cmos10lprvt_m"
/Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
set HVTLIB                      ""
# Add I/O Filler
# Power Ring (internal to external, in order)
# VDDI: 1.2V I/O power ring
# VSSIP: 1.2V I/O ground ring
# VDDP: 1.8V/2.5V/3.3V I/O power ring
# VDDO: 1.8V/2.5V/3.3V I/O power ring
# VSSO: 1.8V/2.5V/3.3V I/O ground ring
# For Samsung Library, Voltage of Pre-Driver and Output-Driver is connected automatically(PAD_Ring)
# when PAD Filler is inserted, consider only VDD and VSS which are core voltage in this process.
# Insert Filler in order from big to small for the sake of reducing the number of fillers.
# Especially, iofillerv30 has two internal power ports which are connected to internal VDD and VSS rings.
# Due to this cell, EM and IR-drop of internal power ring can be mitigated.
set IO_FILLER                   "iofillerv30 iofillerv1 iofillerv_1 iofillerv_005"
iofillerv30 iofillerv1 iofillerv_1 iofillerv_005
set IO_FILLER_OVERLAP           ""
#******************************************************************************
#**                    Set well edge cell and tap cell                       **
#******************************************************************************
# Well Tap Cells,  (Fill tie cells)
# Library cell(Bulk CMOS) usually have well taps which are traditionally used so that NWell
# is connected to VDD and substrate is connected to GND.
# However, each and every CMOS device do not need to have these taps.
# Theoretically, the only one VDD tap per NWell(one row) and the only one GND tap per substrate
# is needed. Actually, the significant area reduction can be achieved by removing these well ties from the layout.
# Thus, most foundry companies chose to have "tap-less" libraries like samsung 65nm.
# However, as we all know, if the device does not have taps, the Latch-up can easily occur.
# Hence, the companies set the design rule or manual relating to a distance between tap cells
# for preventing the latchup.
# Following the design rule, ICC pre-place these Fill tie cells periodically in every row.
set WELL_EDGE_CELL              "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_CELL                    "FILLTIEMTR"       ;# FILLTIEMT(H/R/L)
FILLTIEMTR
set TAP_DIST                    "118.8"
118.8
#******************************************************************************
#**                               Set TIE cell                               **
#******************************************************************************
# In aggressive scaling down technology, the gate oxide is so thin and sensitive that
# the transistor, which connect to power or ground rails directly, can be easily damaged
# due to voltage fluctuation in the power supply, such as ESD.
# ESD: the abbreviation of Electro Static Discharge. The ESD is sudden flow of static
# electricity between two electrical charge for a very short duration.
# EOS(Electric Over-Stress) is also one byprouct of ESD.
# ESD generates high peak voltage and current that may damage the IC.
# ESD usually occurs when two objects that have different potential contact directly.
# In terms of VLSI, it is usually occurs the I/O pads which are exposed to external world directly.
# Hence, I/O pads have ESD protection circuits consisted of diodes.
# By the way, to protect ESD, the Tie cells are needed. The Tie cells are didode connected NMOS or PMOS.
# Hence tie cells, which are diode connected nmos or pmos are used instead.
# Also, the outputs of these cells are driven through diffusion to provide isolation
# from the power and ground rails(not directly connect to the rails) for better ESD protection. The standard cell abstract
# methodology assumes that these cells are used to tie off any inputs to power and ground.
# If these cells are not used and the router is allowed to drop vias on the power rail,
# DRC errors or shorts may result.
# The TIEHI cell drives the output to a logic constant high. (usually used when input logic is 1)
# On the contrary, The TIELO cell drives the output to a logic constant low. (usually used when input logic is 0)
# Lastly, due to a configuration of the tie cells in samsung 65nm,
# the tie cells have lower leakage current compared to diodes, and rewiring the ECO cells is easy.
set TIEHI_CELL                  "TIEHIMTR"
TIEHIMTR
set TIELO_CELL                  "TIELOMTR"
TIELOMTR
#******************************************************************************
#**             Set CTS cells and rule for Clock Tree Synthesis              **
#******************************************************************************
# clock tree layers
set ICC_CTS_RULE_NAME           "shield_65nm_rule"
shield_65nm_rule
# cells used for CTS
set ICC_CTS_REF_LIST            "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR"
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR
# cells for CTS that are for sizing only
set ICC_CTS_REF_SIZING_ONLY     "CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR "
CLKINVX40MTR CLKINVX32MTR CLKINVX24MTR CLKINVX20MTR                                  CLKINVX16MTR CLKINVX12MTR CLKINVX8MTR CLKINVX6MTR                                  CLKINVX4MTR CLKINVX3MTR CLKINVX2MTR CLKINVX1MTR                                  CLKBUFX40MTR CLKBUFX32MTR CLKBUFX24MTR CLKBUFX20MTR                                  CLKBUFX16MTR CLKBUFX12MTR CLKBUFX8MTR CLKBUFX6MTR                                  CLKBUFX4MTR CLKBUFX3MTR CLKBUFX2MTR CLKBUFX1MTR 
#******************************************************************************
#**                    Default Timing Environment Setting                   **
#******************************************************************************
set timing_enable_multiple_clocks_per_reg true
true
set timing_enable_non_sequential_checks true
true
set case_analysis_with_logic_constants true
true
set disable_auto_time_borrow false
false
set legalize_support_phys_only_cell true
true
set_separate_process_options -placement false
1
set_separate_process_options -routing false
1
set_separate_process_options -extraction false
1
#******************************************************************************
#******************************************************************************
#**                               ETC                                        **
#******************************************************************************
set sh_enable_page_mode false
false
setenv TMPDIR [sh pwd]/TMP
/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/TMP
set back [sh date +%m%d_%H:%M:%S]
1119_19:56:41
#******************************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_07_route_opt
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_06_route -to $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_07_route_opt ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)
Technology data dumped to ./mw_db/khu_sensor_pad_07_route_opt.tf_replaced completely.
Start to load technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf.
Warning: Layer 'OVERLAP' with layer number '192' is overriding pre-defined system layer. (line 251) (TFCHK-114)
Warning: Layer 'OVERLAP' is missing the attribute 'minSpacing'. (line 258) (TFCHK-014)
Warning: Layer 'OVERLAP' is missing the attribute 'minWidth'. (line 258) (TFCHK-014)
Warning: Cut layer 'CA' has a non-cross primary default ContactCode 'CONT1'. (line 1987) (TFCHK-092)
Warning: ContactCode 'via4' has undefined or zero enclosures. (line 2247). (TFCHK-073)
Warning: ContactCode 'via5' has undefined or zero enclosures. (line 2269). (TFCHK-073)
Warning: ContactCode 'via6' has undefined or zero enclosures. (line 2290). (TFCHK-073)
Warning: ContactCode 'via7' has undefined or zero enclosures. (line 2311). (TFCHK-073)
Warning: ContactCode 'via5_fat' has undefined or zero enclosures. (line 2440). (TFCHK-073)
Warning: Layer 'M1' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.225. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.2 that does not match the recommended wire-to-via pitch 0.25. (TFCHK-049)
Warning: Layer 'B2' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.5. (TFCHK-049)
Warning: Layer 'EA' has a pitch 0.8 that does not match the recommended wire-to-via pitch 1.2. (TFCHK-049)
Warning: Layer 'OA' has a pitch 2.4 that does not match the recommended wire-to-via pitch 3.8. (TFCHK-049)
Warning: Layer 'LB' has a pitch 3.8 that does not match the recommended wire-to-via pitch 4.9. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.2 that does not match the doubled pitch 0.4 or tripled pitch 0.6. (TFCHK-050)
Warning: Layer 'B2' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'LB' has a pitch 3.8 that does not match the doubled pitch 4.8 or tripled pitch 7.2. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TECH/ICC/LR6LP/cmos10lp_4_20_01_3.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO
  Reference    /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
{khu_sensor_pad_07_route_opt}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
if { $ROUTE_OPT_SCN_READ_AGAIN } {
	remove_sdc
	remove_scenario -all

	## Read scenario file
	# After placement, delete max_delay constraints. It is only for placing
	# clock gating cell and gated register in proximity.
	source $ICC_SDC_SETUP_FILE

	source $ICC_MCMM_SCENARIOS_FILE
} else {
	# After placement, delete max_delay constraints. It is only for placing
	# clock gating cell and gated register in proximity.
	source $ICC_SDC_SETUP_FILE
}
set_active_scenario $ROUTE_OPT_SCN
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db'
Loading db file '/Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: The 'FILLCAP16MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP16MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP32MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP32MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP3MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP3MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP4MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP4MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'FILLCAP64MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'FILLCAP64MTR' cell in the 'scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library) /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library) /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: Scenario func1_bst is now active. (UID-1023)
1
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_route_opt_env.tcl
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 26 operating conditions have been inferred.  (LIBSETUP-754)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
Current scenario is: func1_bst
Current design is 'khu_sensor_pad'.
Current design is 'khu_sensor_pad'.
#Source antenna rule
source $ANTENNA_RULE
1
report_antenna_rules
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 6 -metal_ratio 270 -cut_ratio 9
define_antenna_layer_rule $lib -mode 1 -layer "M1" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V1" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M2" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V2" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M3" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "V3" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "M4" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "W0" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "B1" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "W1" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "B2" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "YT" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "EA" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "JT" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "OA" -ratio 270 -diode_ratio {0 0 2 0}
define_antenna_layer_rule $lib -mode 1 -layer "VV" -ratio 9 -diode_ratio {0 0 5 0}
define_antenna_layer_rule $lib -mode 1 -layer "LB" -ratio 270 -diode_ratio {0 0 2 0}

1
# To fix antenna violations
set_route_zrt_detail_options -antenna true
1
# Setting for Route Optimization
foreach scenario [all_active_scenarios] {
	current_scenario $scenario

	# Setting for Route Optimization
	set_app_var enable_recovery_removal_arcs true
	set_app_var timing_remove_clock_reconvergence_pessimism true

	foreach_in_collection clock [all_clocks] {
		set clock_name [get_attr $clock name]
		puts "SEC_INFO: Working on clock: $clock_name"
		set clock_source [get_attr $clock sources -quiet]

		if { [sizeof_col $clock_source] > 0 } {
			if { ![info exists found($clock_name)] } {
				set_propagated_clock [get_attr $clock sources -quiet]
				puts "Internal clock. Propagating."
			}
		} else {
			puts "External clock. Not propagating."
		}
	}

	# Set false path over 2ns path
	# Same as detect_longnet it samsung013 aux
	if { $HOLD_FIX == "true" } {
		set_fix_hold [all_clocks]
		set_fix_hold_options -default
	} else {
		remove_attribute [all_clocks] fix_hold
	}

	#Inout optimization
	if { !$INOUT_OPT } {
		set_false_path -from [all_inputs]
		set_false_path -to [all_outputs]
	}
}
Current scenario is: func1_wst
SEC_INFO: Working on clock: clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
SEC_INFO: Working on clock: clk_half
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
Current scenario is: func1_bst
SEC_INFO: Working on clock: clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
SEC_INFO: Working on clock: clk_half
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
# Running extraction and updating the timing
extract_rc -coupling_cap

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmax_4_20_01_00_3um_effective.tlup
TLU+ File = /Tools/Library/samsung65_2016/CB_1502/LAYOUT/ICC/65nm_TECH_TLUP_20120423/TLUP/LR6LP_SigCmin_4_20_01_00_3um_effective.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Warning: Layer "CA" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 21.37 seconds
EKL_MT: elapsed time 22 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
1
update_timing
	Scenario            : func1_bst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
#Route optimization
route_opt 	-skip_initial_route 	-effort high 	-xtalk_reduction
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Skip Initial Route                    : Yes
ROPT:    Crosstalk reduction                   : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Crosstalk Optimization loops          : 1 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
ROPT:    Skipping Initial Route             Thu Nov 19 19:57:44 2020
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst
Version: N-2017.09
Date   : Thu Nov 19 19:57:44 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          4.25
  Critical Path Slack:           0.17
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.85
  Critical Path Slack:           4.29
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.05
  Critical Path Slack:          -0.40
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -0.88
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              41.00
  Critical Path Length:          5.30
  Critical Path Slack:          -0.29
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -1.81
  No. of Violating Paths:       16.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -3.00
  No. of Hold Violations:      159.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.17
  Critical Path Slack:           1.48
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.03
  Total Hold Violation:         -0.08
  No. of Hold Violations:        6.00
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          1.63
  Critical Path Slack:           3.22
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.49
  Critical Path Slack:           4.31
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.25
  Critical Path Slack:           2.50
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:          2.14
  Critical Path Slack:           2.94
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.05
  Total Hold Violation:         -1.42
  No. of Hold Violations:      127.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.78
  Critical Path Slack:           3.54
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31703
  Buf/Inv Cell Count:            7008
  Buf Cell Count:                2194
  Inv Cell Count:                4814
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26299
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    84528.319563
  Noncombinational Area: 46412.160410
  Buf/Inv Area:          13146.879988
  Total Buffer Area:          4611.20
  Total Inverter Area:        8535.68
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      652831.50
  Net YLength        :      557955.81
  -----------------------------------
  Cell Area:            130940.479973
  Design Area:          130940.479973
  Net Length        :      1210787.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         34151
  Nets With Violations:            22
  Max Trans Violations:             3
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              289.23
  -----------------------------------------
  Overall Compile Time:              290.60
  Overall Compile Wall Clock Time:   291.63

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.40  TNS: 2.70  Number of Violating Paths: 20  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 2.70  Number of Violating Paths: 20  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.08  TNS: 3.08  Number of Violating Paths: 165  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.05  TNS: 1.43  Number of Violating Paths: 128  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.08  TNS: 3.35  Number of Violating Paths: 201  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3982 TNS: 2.6976  Number of Violating Path: 20
ROPT:    (HOLD) WNS: 0.0795 TNS: 3.3480  Number of Violating Path: 201
ROPT:    Number of DRC Violating Nets: 22
ROPT:    Number of Route Violation: 35 
ROPT:    Running Xtalk Reduction             Thu Nov 19 19:57:45 2020

  Beginning Crosstalk Reduction 
  ------------------------------

ROPT:    Running Crosstalk Reduction to improve TNS             Thu Nov 19 19:57:45 2020
Too few nets violating (4) -- terminate crosstalk reduction stage.
ROPT:    Xtalk Reduction Done             Thu Nov 19 19:57:50 2020
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst
Version: N-2017.09
Date   : Thu Nov 19 19:57:50 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          4.25
  Critical Path Slack:           0.17
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.85
  Critical Path Slack:           4.29
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.05
  Critical Path Slack:          -0.40
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -0.88
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              41.00
  Critical Path Length:          5.30
  Critical Path Slack:          -0.29
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -1.81
  No. of Violating Paths:       16.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -3.00
  No. of Hold Violations:      159.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.17
  Critical Path Slack:           1.48
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.03
  Total Hold Violation:         -0.08
  No. of Hold Violations:        6.00
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          1.63
  Critical Path Slack:           3.22
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.49
  Critical Path Slack:           4.31
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.25
  Critical Path Slack:           2.50
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:          2.14
  Critical Path Slack:           2.94
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.05
  Total Hold Violation:         -1.42
  No. of Hold Violations:      127.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.78
  Critical Path Slack:           3.54
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31703
  Buf/Inv Cell Count:            7008
  Buf Cell Count:                2194
  Inv Cell Count:                4814
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26299
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    84528.319563
  Noncombinational Area: 46412.160410
  Buf/Inv Area:          13146.879988
  Total Buffer Area:          4611.20
  Total Inverter Area:        8535.68
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      652831.50
  Net YLength        :      557955.81
  -----------------------------------
  Cell Area:            130940.479973
  Design Area:          130940.479973
  Net Length        :      1210787.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         34151
  Nets With Violations:            22
  Max Trans Violations:             3
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              289.23
  -----------------------------------------
  Overall Compile Time:              290.60
  Overall Compile Wall Clock Time:   291.63

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.40  TNS: 2.70  Number of Violating Paths: 20  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 2.70  Number of Violating Paths: 20  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.08  TNS: 3.08  Number of Violating Paths: 165  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.05  TNS: 1.43  Number of Violating Paths: 128  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.08  TNS: 3.35  Number of Violating Paths: 201  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3982 TNS: 2.6976  Number of Violating Path: 20
ROPT:    (HOLD) WNS: 0.0795 TNS: 3.3480  Number of Violating Path: 201
ROPT:    Number of DRC Violating Nets: 22
ROPT:    Number of Route Violation: 35 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Nov 19 19:57:51 2020

  Scenario: func1_wst   WNS: 0.40  TNS: 2.70  Number of Violating Paths: 20  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 2.70  Number of Violating Paths: 20  (with Crosstalk delta delays)

  Nets with DRC Violations: 22
  Total moveable cell area: 128455.4
  Total fixed cell area: 308581.1
  Total physical cell area: 437036.5
  Core area: (182410 182410 1217410 1216010)


Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06  130945.0      0.40       2.7    2468.3                               -4.50  
    0:00:06  130945.0      0.40       2.7    2468.3                               -4.50  
    0:00:06  130945.0      0.40       2.7    2468.3                               -4.50  
    0:00:07  130950.4      0.40       2.7    2468.3                               -4.50  
    0:00:07  130950.4      0.40       2.7    2468.3                               -4.50  
    0:00:07  130950.4      0.40       2.7    2468.3                               -4.50  
    0:00:07  130950.4      0.40       2.7    2468.3                               -4.50  
    0:00:07  130950.4      0.40       2.7    2468.3                               -4.50  
    0:00:07  130953.9      0.40       2.6    2468.3                               -4.50  
    0:00:07  130953.9      0.40       2.6    2468.3                               -4.50  
    0:00:07  130953.9      0.40       2.6    2468.3                               -4.50  
    0:00:07  130970.6      0.40       2.6    2468.3                               -4.50  
    0:00:07  130970.6      0.40       2.6    2468.3                               -4.50  
    0:00:07  130970.6      0.40       2.6    2468.3                               -4.50  
    0:00:07  130970.6      0.40       2.6    2468.3                               -4.50  
    0:00:07  130970.6      0.40       2.6    2468.3                               -4.50  
    0:00:07  130971.8      0.40       2.6    2468.3                               -4.50  
    0:00:07  130976.0      0.40       2.6    2468.3                               -4.50  
    0:00:07  130976.0      0.40       2.6    2468.3                               -4.50  
    0:00:07  130976.0      0.40       2.6    2468.3                               -4.50  
    0:00:07  130976.0      0.40       2.6    2468.3                               -4.50  
    0:00:07  130979.5      0.40       2.6    2468.3                               -4.50  
    0:00:07  130979.5      0.40       2.6    2468.3                               -4.50  
    0:00:07  130979.5      0.40       2.6    2468.3                               -4.50  
    0:00:07  130984.0      0.40       2.5    2468.3                               -4.50  
    0:00:07  130984.0      0.40       2.5    2468.3                               -4.50  
    0:00:07  130984.0      0.40       2.5    2468.3                               -4.50  
    0:00:07  130985.3      0.40       2.5    2468.3                               -4.50  
    0:00:07  130992.0      0.40       2.5    2468.3                               -4.50  
    0:00:07  130992.0      0.40       2.5    2468.3                               -4.50  
    0:00:07  130992.0      0.40       2.5    2468.3                               -4.50  
    0:00:07  130992.0      0.40       2.5    2468.3                               -4.50  
    0:00:07  130992.0      0.40       2.5    2468.3                               -4.50  
    0:00:07  130996.5      0.40       2.5    2468.3                               -4.50  
    0:00:07  130996.5      0.40       2.5    2468.3                               -4.50  
    0:00:07  130996.5      0.40       2.5    2468.3                               -4.50  
    0:00:07  130996.5      0.40       2.5    2468.3                               -4.50  
    0:00:07  130996.5      0.40       2.5    2468.3                               -4.50  
    0:00:07  131008.3      0.40       2.4    2468.3                               -4.50  
    0:00:07  131008.3      0.40       2.4    2468.3                               -4.50  
    0:00:07  131008.3      0.40       2.4    2468.3                               -4.50  
    0:00:07  131008.3      0.40       2.4    2468.3                               -4.50  
    0:00:08  131009.6      0.40       2.4    2468.3                               -4.50  
    0:00:08  131014.4      0.40       2.4    2468.3                               -4.50  
    0:00:08  131014.4      0.40       2.4    2468.3                               -4.50  
    0:00:08  131014.4      0.40       2.4    2468.3                               -4.50  
    0:00:08  131016.0      0.40       2.4    2468.3                               -4.50  
    0:00:08  131020.2      0.40       2.4    2468.3                               -4.50  
    0:00:08  131020.2      0.40       2.4    2468.3                               -4.50  
    0:00:08  131020.2      0.40       2.4    2468.3                               -4.50  
    0:00:08  131020.2      0.40       2.4    2468.3                               -4.50  
    0:00:08  131020.2      0.40       2.4    2468.3                               -4.50  
    0:00:08  131022.4      0.40       2.4    2468.3                               -4.50  
    0:00:08  131022.4      0.40       2.4    2468.3                               -4.50  
    0:00:08  131022.4      0.40       2.4    2468.3                               -4.50  
    0:00:08  131026.2      0.40       2.4    2468.3                               -4.50  
    0:00:08  131026.2      0.40       2.4    2468.3                               -4.50  
    0:00:08  131026.2      0.40       2.4    2468.3                               -4.50  
    0:00:08  131026.2      0.40       2.4    2468.3                               -4.50  
    0:00:08  131026.2      0.40       2.4    2468.3                               -4.50  
    0:00:08  131029.4      0.40       2.4    2468.3                               -4.50  
    0:00:08  131029.4      0.40       2.4    2468.3                               -4.50  
    0:00:08  131032.6      0.40       2.4    2468.3                               -4.50  
    0:00:08  131032.6      0.40       2.4    2468.3                               -4.50  
    0:00:08  131032.6      0.40       2.4    2468.3                               -4.50  
    0:00:08  131033.6      0.40       2.3    2468.3                               -4.50  
    0:00:08  131035.2      0.40       2.3    2468.3                               -4.50  
    0:00:08  131035.2      0.40       2.3    2468.3                               -4.50  
    0:00:08  131035.5      0.40       2.3    2468.3                               -4.50  
    0:00:08  131036.5      0.40       2.3    2468.3                               -4.50  
    0:00:08  131036.5      0.40       2.3    2468.3                               -4.50  
    0:00:08  131039.7      0.40       2.3    2468.3                               -4.50  
    0:00:08  131039.7      0.40       2.3    2468.3                               -4.50  
    0:00:08  131039.7      0.40       2.3    2468.3                               -4.50  
    0:00:08  131039.7      0.40       2.3    2468.3                               -4.50  
    0:00:08  131039.7      0.40       2.3    2468.3                               -4.50  
    0:00:08  131039.7      0.40       2.3    2468.3                               -4.50  
    0:00:08  131039.7      0.40       2.3    2468.3                               -4.50  
    0:00:08  131039.7      0.40       2.3    2468.3                               -4.50  
    0:00:08  131039.7      0.40       2.3    2468.3                               -4.50  
    0:00:09  131039.7      0.40       2.3    2468.3                               -4.50  
    0:00:09  131039.7      0.40       2.3    2468.3                               -4.50  
    0:00:09  131041.6      0.40       2.3    2468.3                               -4.50  
    0:00:09  131041.6      0.40       2.3    2468.3                               -4.50  
    0:00:09  131041.6      0.40       2.3    2468.3                               -4.50  
    0:00:09  131041.6      0.40       2.3    2468.3                               -4.50  
    0:00:09  131039.0      0.40       2.2    2468.3                               -4.50  
    0:00:09  131041.0      0.40       2.2    2468.3                               -4.50  
    0:00:09  131041.0      0.40       2.2    2468.3                               -4.50  
    0:00:09  131041.0      0.40       2.2    2468.3                               -4.50  
    0:00:09  131041.0      0.40       2.2    2468.3                               -4.50  
    0:00:09  131043.5      0.40       2.2    2468.3                               -4.50  
    0:00:09  131043.5      0.40       2.2    2468.3                               -4.50  
    0:00:09  131043.5      0.40       2.2    2468.3                               -4.50  
    0:00:09  131043.5      0.40       2.2    2468.3                               -4.50  
    0:00:09  131043.5      0.40       2.2    2468.3                               -4.50  
    0:00:09  131043.5      0.40       2.2    2468.3                               -4.50  
    0:00:09  131045.8      0.40       2.2    2468.3                               -4.50  
    0:00:09  131045.8      0.40       2.2    2468.3                               -4.50  
    0:00:09  131046.7      0.40       2.2    2468.3                               -4.50  
    0:00:10  131048.6      0.40       2.2    2468.3                               -4.50  
    0:00:10  131048.6      0.40       2.2    2468.3                               -4.50  
    0:00:10  131048.6      0.40       2.2    2468.3                               -4.50  
    0:00:10  131048.6      0.40       2.2    2468.3                               -4.50  
    0:00:10  131050.9      0.40       2.2    2468.3                               -4.50  
    0:00:10  131050.9      0.40       2.2    2468.3                               -4.50  
    0:00:10  131050.9      0.40       2.2    2468.3                               -4.50  
    0:00:10  131050.9      0.40       2.2    2468.3                               -4.50  
    0:00:10  131050.9      0.40       2.2    2468.3                               -4.50  

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10  131051.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -4.50  
    0:00:10  131060.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -4.50  
    0:00:10  131061.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -4.50  
    0:00:10  131063.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -4.50  
    0:00:11  131065.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -4.50  
    0:00:11  131065.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -4.50  
    0:00:11  131065.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -4.50  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:11  131066.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_reg_3_/D     -4.50  
    0:00:11  131066.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_reg_3_/D     -4.50  
    0:00:12  131067.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_reg_20_/D     -4.47  
    0:00:12  131067.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_reg_20_/D     -4.47  
    0:00:12  131069.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_14_/D     -4.46  
    0:00:12  131069.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/r_converter_i2f_a_reg_14_/D     -4.46  
    0:00:12  131070.4      0.40       2.2    2468.3 khu_sensor_top/mpr121_controller/o_MPR121_DATA_OUT_reg_5_/D     -4.46  
    0:00:12  131070.4      0.40       2.2    2468.3 khu_sensor_top/mpr121_controller/o_MPR121_DATA_OUT_reg_5_/D     -4.46  
    0:00:12  131071.7      0.40       2.2    2468.3 khu_sensor_top/mpr121_controller/o_MPR121_DATA_OUT_reg_6_/D     -4.45  
    0:00:12  131071.7      0.40       2.2    2468.3 khu_sensor_top/mpr121_controller/o_MPR121_DATA_OUT_reg_6_/D     -4.45  
    0:00:12  131073.0      0.40       2.2    2468.3 khu_sensor_top/sensor_core/r_mpr_touch_status_reg_10_/D     -4.45  
    0:00:12  131074.2      0.40       2.2    2468.3 khu_sensor_top/sensor_core/r_mpr_touch_status_reg_11_/D     -4.44  
    0:00:12  131075.5      0.40       2.2    2468.3 khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_2_/D     -4.43  
    0:00:12  131076.8      0.40       2.2    2468.3 khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_3_/D     -4.39  
    0:00:12  131078.1      0.40       2.2    2468.3 khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_5_/D     -4.38  
    0:00:12  131079.4      0.40       2.2    2468.3 khu_sensor_top/sensor_core/o_MPR121_REG_ADDR_reg_7_/D     -4.37  
    0:00:12  131080.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_f2i/a_m_reg_7_/D     -4.37  
    0:00:12  131081.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_8_/D     -4.33  
    0:00:12  131081.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_8_/D     -4.33  
    0:00:12  131083.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_23_/D     -4.32  
    0:00:12  131083.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_23_/D     -4.32  
    0:00:12  131084.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_25_/D     -4.29  
    0:00:12  131084.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_25_/D     -4.29  
    0:00:12  131085.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_85_/D     -4.28  
    0:00:12  131087.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_124_/D     -4.27  
    0:00:12  131088.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_77_/D     -4.27  
    0:00:12  131089.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_80_/D     -4.26  
    0:00:12  131090.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_82_/D     -4.25  
    0:00:12  131092.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_99_/D     -4.25  
    0:00:12  131093.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_103_/D     -4.24  
    0:00:12  131094.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_17_/D     -4.22  
    0:00:12  131094.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_17_/D     -4.22  
    0:00:12  131096.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_23_/D     -4.20  
    0:00:12  131096.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_23_/D     -4.20  
    0:00:12  131097.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_24_/D     -4.18  
    0:00:12  131097.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_24_/D     -4.18  
    0:00:12  131098.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_27_/D     -4.15  
    0:00:12  131098.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_27_/D     -4.15  
    0:00:12  131099.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_28_/D     -4.12  
    0:00:12  131099.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_28_/D     -4.12  
    0:00:12  131101.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_6_/D     -4.12  
    0:00:12  131101.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_6_/D     -4.12  
    0:00:12  131102.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_9_/D     -4.12  
    0:00:12  131102.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_9_/D     -4.12  
    0:00:12  131103.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_10_/D     -4.11  
    0:00:12  131103.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_10_/D     -4.11  
    0:00:13  131105.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_12_/D     -4.09  
    0:00:13  131105.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_12_/D     -4.09  
    0:00:13  131106.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_23_/D     -4.09  
    0:00:13  131106.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_23_/D     -4.09  
    0:00:13  131107.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_25_/D     -4.07  
    0:00:13  131107.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_25_/D     -4.07  
    0:00:13  131108.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_28_/D     -4.05  
    0:00:13  131108.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_28_/D     -4.05  
    0:00:13  131110.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_29_/D     -4.04  
    0:00:13  131110.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_29_/D     -4.04  
    0:00:13  131111.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_87_/D     -4.04  
    0:00:13  131112.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_88_/D     -4.04  
    0:00:13  131113.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_31_/D     -4.03  
    0:00:13  131113.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_y_data_reg_31_/D     -4.03  
    0:00:13  131115.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_5_/D     -4.02  
    0:00:13  131115.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/r_x_data_reg_5_/D     -4.02  
    0:00:13  131116.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_11_/D     -4.02  
    0:00:13  131116.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_11_/D     -4.02  
    0:00:13  131117.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_21_/D     -4.02  
    0:00:13  131117.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/a_reg_21_/D     -4.02  
    0:00:13  131119.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_11_/D     -4.01  
    0:00:13  131119.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_11_/D     -4.01  
    0:00:13  131120.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_12_/D     -4.00  
    0:00:13  131120.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_12_/D     -4.00  
    0:00:13  131121.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_14_/D     -4.00  
    0:00:13  131121.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_14_/D     -4.00  
    0:00:13  131122.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_15_/D     -3.99  
    0:00:13  131122.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_15_/D     -3.99  
    0:00:13  131124.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_/D     -3.99  
    0:00:13  131124.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_13_/D     -3.99  
    0:00:13  131125.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_8_/D     -3.98  
    0:00:13  131125.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_i2f/z_reg_8_/D     -3.98  
    0:00:13  131126.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_0_/D     -3.98  
    0:00:13  131126.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_0_/D     -3.98  
    0:00:13  131128.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_26_/D     -3.97  
    0:00:13  131128.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_reg_26_/D     -3.97  
    0:00:13  131129.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_18_/D     -3.97  
    0:00:13  131130.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_7_/D     -3.93  
    0:00:13  131136.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_6_/D     -3.84  
    0:00:13  131137.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_4_/D     -3.78  
    0:00:13  131139.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_12_/D     -3.78  
    0:00:13  131140.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_25_/D     -3.71  
    0:00:13  131141.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_8_/D     -3.66  
    0:00:13  131143.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_16_/D     -3.65  
    0:00:13  131144.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_24_/D     -3.64  
    0:00:13  131145.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_19_/D     -3.61  
    0:00:13  131146.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_21_/D     -3.58  
    0:00:13  131152.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_23_/D     -3.49  
    0:00:13  131153.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_8_/D     -3.48  
    0:00:13  131154.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_4_/D     -3.41  
    0:00:13  131159.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_6_/D     -3.33  
    0:00:13  131161.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_16_/D     -3.31  
    0:00:13  131162.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_18_/D     -3.31  
    0:00:13  131163.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_20_/D     -3.24  
    0:00:13  131164.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_15_/D     -3.20  
    0:00:13  131166.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_7_/D     -3.17  
    0:00:13  131172.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_22_/D     -3.07  
    0:00:13  131173.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_18_/D     -3.01  
    0:00:13  131177.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_25_/D     -2.91  
    0:00:13  131178.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_24_/D     -2.90  
    0:00:13  131180.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_13_/D     -2.89  
    0:00:13  131181.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/D     -2.87  
    0:00:13  131182.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_14_/D     -2.82  
    0:00:13  131193.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_3_/D     -2.72  
    0:00:13  131193.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_17_/D     -2.68  
    0:00:13  131194.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_23_/D     -2.63  
    0:00:13  131195.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_22_/D     -2.57  
    0:00:13  131197.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_10_/D     -2.55  
    0:00:13  131203.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_9_/D     -2.48  
    0:00:13  131204.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_5_/D     -2.47  
    0:00:13  131205.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_m_reg_11_/D     -2.41  
    0:00:13  131207.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_19_/D     -2.36  
    0:00:13  131211.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_3_/D     -2.28  
    0:00:13  131213.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_17_/D     -2.23  
    0:00:13  131214.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_9_/D     -2.17  
    0:00:13  131215.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_11_/D     -2.14  
    0:00:13  131221.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_15_/D     -2.05  
    0:00:13  131223.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_21_/D     -2.03  
    0:00:13  131224.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/a_s_reg/D     -2.01  
    0:00:13  131225.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/b_s_reg/D     -1.97  
    0:00:14  131226.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_3_/D     -1.95  
    0:00:14  131226.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_3_/D     -1.95  
    0:00:14  131229.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_11_/D     -1.94  
    0:00:14  131229.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_11_/D     -1.94  
    0:00:14  131230.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_23_/D     -1.91  
    0:00:14  131230.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_23_/D     -1.91  
    0:00:14  131232.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_24_/D     -1.90  
    0:00:14  131232.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_24_/D     -1.90  
    0:00:14  131233.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_m_reg_19_/D     -1.89  
    0:00:14  131234.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m_reg_7_/D     -1.87  
    0:00:14  131235.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m_reg_9_/D     -1.86  
    0:00:14  131237.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m_reg_10_/D     -1.85  
    0:00:14  131238.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m_reg_19_/D     -1.83  
    0:00:14  131239.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m_reg_21_/D     -1.82  
    0:00:14  131241.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z_reg_2_/D     -1.81  
    0:00:14  131242.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_12_/D     -1.80  
    0:00:14  131242.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_12_/D     -1.80  
    0:00:14  131243.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_14_/D     -1.80  
    0:00:14  131243.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_14_/D     -1.80  
    0:00:14  131244.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_17_/D     -1.78  
    0:00:14  131244.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_17_/D     -1.78  
    0:00:14  131246.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_20_/D     -1.77  
    0:00:14  131246.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_20_/D     -1.77  
    0:00:14  131247.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_5_/D     -1.77  
    0:00:14  131247.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_5_/D     -1.77  
    0:00:14  131248.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_8_/D     -1.77  
    0:00:14  131248.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_8_/D     -1.77  
    0:00:14  131249.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_9_/D     -1.76  
    0:00:14  131249.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_9_/D     -1.76  
    0:00:14  131251.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_19_/D     -1.75  
    0:00:14  131251.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_19_/D     -1.75  
    0:00:14  131252.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_20_/D     -1.75  
    0:00:14  131252.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_20_/D     -1.75  
    0:00:14  131253.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_27_/D     -1.75  
    0:00:14  131253.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_27_/D     -1.75  
    0:00:14  131255.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_2_/D     -1.73  
    0:00:14  131255.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_2_/D     -1.73  
    0:00:14  131256.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_4_/D     -1.73  
    0:00:14  131258.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_9_/D     -1.72  
    0:00:14  131260.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_17_/D     -1.71  
    0:00:14  131261.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_18_/D     -1.71  
    0:00:14  131273.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z_reg_21_/D     -1.70  
    0:00:14  131274.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_3_/D     -1.70  
    0:00:14  131274.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_3_/D     -1.70  
    0:00:14  131275.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_6_/D     -1.69  
    0:00:14  131275.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_6_/D     -1.69  
    0:00:14  131276.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_14_/D     -1.68  
    0:00:14  131276.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_14_/D     -1.68  
    0:00:14  131278.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_11_/D     -1.67  
    0:00:14  131279.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_13_/D     -1.65  
    0:00:14  131280.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_17_/D     -1.63  
    0:00:14  131281.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_e_reg_2_/D     -1.61  
    0:00:14  131283.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_e_reg_3_/D     -1.60  
    0:00:14  131284.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_2_/D     -1.58  
    0:00:14  131285.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_4_/D     -1.54  
    0:00:14  131287.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_6_/D     -1.53  
    0:00:14  131288.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_9_/D     -1.52  
    0:00:14  131289.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_10_/D     -1.52  
    0:00:14  131290.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m_reg_0_/D     -1.51  
    0:00:14  131292.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_11_/D     -1.45  
    0:00:14  131293.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_8_/D     -1.39  
    0:00:14  131294.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/o_Z_reg_30_/D     -1.38  
    0:00:14  131296.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_15_/D     -1.34  
    0:00:14  131297.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_13_/D     -1.28  
    0:00:14  131298.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_19_/D     -1.22  
    0:00:14  131299.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_7_/D     -1.15  
    0:00:14  131301.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_12_/D     -1.12  
    0:00:14  131302.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_14_/D     -1.07  
    0:00:14  131308.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_4_/D     -0.95  
    0:00:14  131309.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_18_/D     -0.91  
    0:00:14  131311.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_6_/D     -0.86  
    0:00:15  131312.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_10_/D     -0.81  
    0:00:15  131317.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_20_/D     -0.70  
    0:00:15  131318.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_22_/D     -0.64  
    0:00:15  131319.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_23_/D     -0.61  
    0:00:15  131321.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_31_/D     -0.58  
    0:00:15  131321.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_31_/D     -0.58  
    0:00:15  131322.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_22_/D     -0.57  
    0:00:15  131322.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_22_/D     -0.57  
    0:00:15  131323.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_30_/D     -0.55  
    0:00:15  131323.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_30_/D     -0.55  
    0:00:15  131324.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_29_/D     -0.54  
    0:00:15  131324.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_29_/D     -0.54  
    0:00:15  131326.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_23_/D     -0.54  
    0:00:15  131326.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_23_/D     -0.54  
    0:00:15  131327.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_24_/D     -0.52  
    0:00:15  131327.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_24_/D     -0.52  
    0:00:15  131328.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_24_/D     -0.50  
    0:00:15  131328.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_reg_24_/D     -0.50  
    0:00:15  131329.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_m_reg_24_/D     -0.48  
    0:00:15  131331.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_25_/D     -0.45  
    0:00:15  131332.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_24_/D     -0.42  
    0:00:15  131333.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_3_/D     -0.36  
    0:00:15  131335.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_21_/D     -0.28  
    0:00:15  131336.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_5_/D     -0.25  
    0:00:15  131337.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_17_/D     -0.24  
    0:00:15  131338.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_16_/D     -0.20  
    0:00:15  131340.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/D     -0.20  
    0:00:15  131341.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_16_/D     -0.20  
    0:00:15  131341.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/r_iir_hpf_x_reg_16_/D     -0.20  
    0:00:15  131342.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/converter_f2i/z_reg_24_/D     -0.19  
    0:00:15  131344.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_24_/D     -0.19  
    0:00:15  131344.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/r_y_data_reg_24_/D     -0.19  
    0:00:15  131345.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_y_data_reg_64_/D     -0.19  
    0:00:15  131346.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_0_/D     -0.19  
    0:00:15  131346.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_0_/D     -0.19  
    0:00:15  131347.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_16_/D     -0.19  
    0:00:15  131347.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_16_/D     -0.19  
    0:00:15  131349.1      0.40       2.2    2468.3 khu_sensor_top/mpr121_controller/i2c_master/last_reg_reg/D     -0.18  
    0:00:15  131350.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/b_s_reg/D     -0.18  
    0:00:15  131351.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_31_/D     -0.18  
    0:00:15  131351.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_31_/D     -0.18  
    0:00:15  131353.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/z_reg_17_/D     -0.17  
    0:00:15  131354.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_5_/D     -0.17  
    0:00:15  131354.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_5_/D     -0.17  
    0:00:15  131355.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_6_/D     -0.17  
    0:00:15  131355.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_6_/D     -0.17  
    0:00:16  131356.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_13_/D     -0.17  
    0:00:16  131356.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_13_/D     -0.17  
    0:00:16  131358.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_15_/D     -0.17  
    0:00:16  131358.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_15_/D     -0.17  
    0:00:16  131359.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_20_/D     -0.15  
    0:00:16  131359.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_20_/D     -0.15  
    0:00:16  131360.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_20_/D     -0.15  
    0:00:16  131361.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m_reg_6_/D     -0.14  
    0:00:16  131363.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m_reg_18_/D     -0.14  
    0:00:16  131364.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_26_/D     -0.14  
    0:00:16  131364.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_reg_26_/D     -0.14  
    0:00:16  131365.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_0_/D     -0.14  
    0:00:16  131365.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_0_/D     -0.14  
    0:00:16  131367.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_19_/D     -0.14  
    0:00:16  131367.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_19_/D     -0.14  
    0:00:16  131368.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_30_/D     -0.13  
    0:00:16  131368.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_30_/D     -0.13  
    0:00:16  131369.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_29_/D     -0.13  
    0:00:16  131369.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_29_/D     -0.13  
    0:00:16  131370.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_25_/D     -0.13  
    0:00:16  131370.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_25_/D     -0.13  
    0:00:16  131372.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_24_/D     -0.12  
    0:00:16  131372.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_24_/D     -0.12  
    0:00:16  131373.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_24_/D     -0.12  
    0:00:16  131373.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_24_/D     -0.12  
    0:00:16  131374.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_4_/D     -0.11  
    0:00:16  131374.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_4_/D     -0.11  
    0:00:16  131376.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_12_/D     -0.10  
    0:00:16  131376.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/a_reg_12_/D     -0.10  
    0:00:16  131377.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_5_/D     -0.10  
    0:00:16  131377.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_1/b_reg_5_/D     -0.10  
    0:00:16  131378.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m_reg_4_/D     -0.09  
    0:00:16  131379.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m_reg_11_/D     -0.09  
    0:00:16  131381.1      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_11_/D     -0.08  
    0:00:16  131382.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_8_/D     -0.08  
    0:00:16  131383.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_m_reg_10_/D     -0.07  
    0:00:16  131385.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_19_/D     -0.07  
    0:00:16  131386.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_7_/D     -0.06  
    0:00:16  131387.5      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_9_/D     -0.04  
    0:00:16  131388.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_14_/D     -0.04  
    0:00:16  131385.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_4_/D     -0.04  
    0:00:16  131386.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_6_/D     -0.03  
    0:00:16  131387.8      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_10_/D     -0.03  
    0:00:16  131385.6      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_20_/D     -0.02  
    0:00:16  131386.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_22_/D     -0.01  
    0:00:16  131388.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_28_/D     -0.01  
    0:00:16  131388.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_reg_28_/D     -0.01  
    0:00:16  131389.4      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/a_m_reg_15_/D     -0.01  
    0:00:16  131390.7      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_3_/D     -0.01  
    0:00:16  131392.0      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_21_/D     -0.00  

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:16  131393.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z[12]     -0.00  
    0:00:16  131393.3      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/mult_1/o_Z[12]     -0.00  
    0:00:17  131393.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/mult/n14     -0.00  
    0:00:17  131394.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/C2_Z_5     -0.00  
    0:00:17  131394.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/C2_Z_5     -0.00  
    0:00:17  131394.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_lpf/add/C2_Z_5     -0.00  

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:18  131393.6      0.40       2.2    2468.3                               -0.00  
    0:00:18  131393.6      0.40       2.2    2468.3                               -0.00  
    0:00:18  131392.3      0.40       2.2    2468.3                               -0.00  
    0:00:18  131392.3      0.40       2.2    2468.3                               -0.00  
    0:00:18  131391.0      0.40       2.2    2468.3                               -0.00  
    0:00:18  131391.0      0.40       2.2    2468.3                               -0.00  
    0:00:18  131389.8      0.40       2.2    2468.3                               -0.00  
    0:00:18  131389.8      0.40       2.2    2468.3                               -0.00  
    0:00:18  131388.5      0.40       2.2    2468.3                               -0.00  
    0:00:18  131388.5      0.40       2.2    2468.3                               -0.00  
    0:00:19  131386.6      0.40       2.2    2468.3                               -0.00  
    0:00:19  131384.6      0.40       2.2    2468.3                               -0.00  
    0:00:19  131382.7      0.40       2.2    2468.3                               -0.00  
    0:00:19  131380.5      0.40       2.2    2468.3                               -0.00  
    0:00:19  131380.5      0.40       2.2    2468.3                               -0.00  
    0:00:19  131378.6      0.40       2.2    2468.3                               -0.00  
    0:00:19  131378.6      0.40       2.2    2468.3                               -0.00  
    0:00:19  131377.0      0.40       2.2    2468.3                               -0.00  
    0:00:19  131374.7      0.40       2.2    2468.3                               -0.00  
    0:00:19  131374.7      0.40       2.2    2468.3                               -0.00  
    0:00:20  131373.4      0.40       2.2    2468.3                               -0.00  
    0:00:20  131373.4      0.40       2.2    2468.3                               -0.00  
    0:00:20  131371.5      0.40       2.2    2468.3                               -0.00  
    0:00:20  131371.5      0.40       2.2    2468.3                               -0.00  
    0:00:20  131370.2      0.40       2.2    2468.3                               -0.00  
    0:00:21  131368.3      0.40       2.2    2468.3                               -0.00  
    0:00:21  131358.7      0.40       2.2    2468.3                               -0.00  
    0:00:21  131358.7      0.40       2.2    2468.3                               -0.00  
    0:00:21  131352.3      0.40       2.2    2468.3                               -0.00  
    0:00:21  131352.3      0.40       2.2    2468.3                               -0.00  
    0:00:21  131345.9      0.40       2.2    2468.3                               -0.00  
    0:00:21  131345.9      0.40       2.2    2468.3                               -0.00  
    0:00:21  131344.0      0.40       2.2    2468.3                               -0.00  
    0:00:21  131340.8      0.40       2.2    2468.3                               -0.00  
    0:00:21  131338.2      0.40       2.2    2468.3                               -0.00  
    0:00:21  131338.2      0.40       2.2    2468.3                               -0.00  
    0:00:21  131332.5      0.40       2.2    2468.3                               -0.00  
    0:00:21  131328.6      0.40       2.2    2468.3                               -0.00  
    0:00:21  131327.4      0.40       2.2    2468.3                               -0.00  
    0:00:21  131324.2      0.40       2.2    2468.3                               -0.00  
    0:00:21  131317.8      0.40       2.2    2468.3                               -0.00  
    0:00:21  131317.8      0.40       2.2    2468.3                               -0.00  
    0:00:21  131314.6      0.40       2.2    2468.3                               -0.00  
    0:00:21  131311.7      0.40       2.2    2468.3                               -0.00  
    0:00:21  131308.8      0.40       2.2    2468.3                               -0.00  
    0:00:21  131306.9      0.40       2.2    2468.3                               -0.00  
    0:00:21  131306.9      0.40       2.2    2468.3                               -0.00  
    0:00:21  131303.4      0.40       2.2    2468.3                               -0.00  
    0:00:22  131297.6      0.40       2.2    2468.3                               -0.00  
    0:00:22  131295.0      0.40       2.2    2468.3                               -0.00  
    0:00:22  131291.8      0.40       2.2    2468.3                               -0.00  
    0:00:22  131288.3      0.40       2.2    2468.3                               -0.00  
    0:00:22  131288.3      0.40       2.2    2468.3                               -0.00  
    0:00:22  131285.4      0.40       2.2    2468.3                               -0.00  
    0:00:22  131281.9      0.40       2.2    2468.3                               -0.00  
    0:00:22  131280.0      0.40       2.2    2468.3                               -0.00  
    0:00:22  131280.0      0.40       2.2    2468.3                               -0.00  
    0:00:22  131277.4      0.40       2.2    2468.3                               -0.00  
    0:00:22  131277.4      0.40       2.2    2468.3                               -0.00  
    0:00:22  131275.8      0.40       2.2    2468.3                               -0.00  
    0:00:22  131270.4      0.40       2.2    2468.3                               -0.00  
    0:00:22  131263.0      0.40       2.2    2468.3                               -0.00  
    0:00:22  131256.6      0.40       2.2    2468.3                               -0.00  
    0:00:22  131256.6      0.40       2.2    2468.3                               -0.00  
    0:00:22  131255.7      0.40       2.2    2468.3                               -0.00  
    0:00:22  131254.1      0.40       2.2    2468.3                               -0.00  
    0:00:22  131254.1      0.40       2.2    2468.3                               -0.00  
    0:00:22  131252.2      0.40       2.2    2468.3                               -0.00  
    0:00:22  131250.9      0.40       2.2    2468.3                               -0.00  
    0:00:22  131250.9      0.40       2.2    2468.3                               -0.00  
    0:00:22  131250.2      0.40       2.2    2468.3                               -0.00  
    0:00:22  131246.4      0.40       2.2    2468.3                               -0.00  
    0:00:22  131242.9      0.40       2.2    2468.3                               -0.00  
    0:00:22  131240.6      0.40       2.2    2468.3                               -0.00  
    0:00:22  131235.8      0.40       2.2    2468.3                               -0.00  
    0:00:22  131233.0      0.40       2.2    2468.3                               -0.00  
    0:00:22  131231.7      0.40       2.2    2468.3                               -0.00  
    0:00:22  131231.4      0.40       2.2    2468.3                               -0.00  
    0:00:22  131230.1      0.40       2.2    2468.3                               -0.00  
    0:00:22  131228.8      0.40       2.2    2468.3                               -0.00  
    0:00:22  131228.8      0.40       2.2    2468.3                               -0.00  
    0:00:22  131227.2      0.40       2.2    2468.3                               -0.00  
    0:00:23  131221.8      0.40       2.2    2468.3                               -0.00  
    0:00:23  131220.5      0.40       2.2    2468.3                               -0.00  
    0:00:23  131218.2      0.40       2.2    2468.3                               -0.00  
    0:00:23  131215.4      0.40       2.2    2468.3                               -0.00  
    0:00:23  131213.1      0.40       2.2    2468.3                               -0.00  
    0:00:23  131211.8      0.40       2.2    2468.3                               -0.00  
    0:00:23  131209.9      0.40       2.2    2468.3                               -0.00  
    0:00:23  131206.1      0.40       2.2    2468.3                               -0.00  
    0:00:23  131204.5      0.40       2.2    2468.3                               -0.00  
    0:00:23  131202.6      0.40       2.2    2468.3                               -0.00  
    0:00:23  131202.6      0.40       2.2    2468.3                               -0.00  
    0:00:23  131198.7      0.40       2.2    2468.3                               -0.00  
    0:00:23  131195.2      0.40       2.2    2468.3                               -0.00  
    0:00:23  131194.6      0.40       2.2    2468.3                               -0.00  
    0:00:23  131192.6      0.40       2.2    2468.3                               -0.00  
    0:00:23  131192.6      0.40       2.2    2468.3                               -0.00  
    0:00:23  131187.2      0.40       2.2    2468.3                               -0.00  
    0:00:23  131183.7      0.40       2.2    2468.3                               -0.00  
    0:00:23  131182.4      0.40       2.2    2468.3                               -0.00  
    0:00:23  131182.4      0.40       2.2    2468.3                               -0.00  
    0:00:23  131179.8      0.40       2.2    2468.3                               -0.00  
    0:00:23  131176.6      0.40       2.2    2468.3                               -0.00  
    0:00:23  131176.6      0.40       2.2    2468.3                               -0.00  
    0:00:24  131176.6      0.40       2.2    2468.3                               -0.00  
    0:00:24  131174.7      0.40       2.2    2468.3                               -0.00  
    0:00:24  131172.5      0.40       2.2    2468.3                               -0.00  
    0:00:24  131156.5      0.40       2.2    2468.3                               -0.00  
    0:00:24  131155.8      0.40       2.2    2468.3                               -0.00  
    0:00:24  131152.6      0.40       2.2    2468.3                               -0.00  
    0:00:24  131150.4      0.40       2.2    2468.3                               -0.00  
    0:00:24  131150.4      0.40       2.2    2468.3                               -0.00  
    0:00:24  131146.9      0.40       2.2    2468.3                               -0.00  
    0:00:24  131146.9      0.40       2.2    2468.3                               -0.00  
    0:00:24  131146.9      0.40       2.2    2468.3                               -0.00  
    0:00:24  131143.7      0.40       2.2    2468.3                               -0.00  
    0:00:24  131141.4      0.40       2.2    2468.3                               -0.00  
    0:00:24  131141.4      0.40       2.2    2468.3                               -0.00  
    0:00:24  131138.2      0.40       2.2    2468.3                               -0.00  
    0:00:24  131138.2      0.40       2.2    2468.3                               -0.00  
    0:00:24  131135.0      0.40       2.2    2468.3                               -0.00  
    0:00:24  131128.6      0.40       2.2    2468.3                               -0.00  
    0:00:24  131128.6      0.40       2.2    2468.3                               -0.00  
    0:00:24  131125.4      0.40       2.2    2468.3                               -0.00  
    0:00:24  131124.2      0.40       2.2    2468.3                               -0.00  
    0:00:24  131122.9      0.40       2.2    2468.3                               -0.00  
    0:00:24  131120.6      0.40       2.2    2468.3                               -0.00  
    0:00:24  131114.2      0.40       2.2    2468.3                               -0.00  
    0:00:24  131114.2      0.40       2.2    2468.3                               -0.00  
    0:00:24  131110.7      0.40       2.2    2468.3                               -0.00  
    0:00:24  131108.8      0.40       2.2    2468.3                               -0.00  
    0:00:24  131108.8      0.40       2.2    2468.3                               -0.00  
    0:00:24  131105.0      0.40       2.2    2468.3                               -0.00  
    0:00:24  131104.3      0.40       2.2    2468.3                               -0.00  
    0:00:24  131103.7      0.40       2.2    2468.3                               -0.00  
    0:00:25  131101.4      0.40       2.2    2468.3                               -0.00  
    0:00:25  131101.1      0.40       2.2    2468.3                               -0.00  
    0:00:25  131100.8      0.40       2.2    2468.3                               -0.00  
    0:00:25  131099.2      0.40       2.2    2468.3                               -0.00  
    0:00:25  131097.9      0.40       2.2    2468.3                               -0.00  
    0:00:25  131093.8      0.40       2.2    2468.3                               -0.00  
    0:00:25  131093.8      0.40       2.2    2468.3                               -0.00  
    0:00:25  131090.6      0.40       2.2    2468.3                               -0.00  
    0:00:25  131078.7      0.40       2.2    2468.3                               -0.00  
    0:00:25  131076.2      0.40       2.2    2468.3                               -0.00  
    0:00:25  131073.3      0.40       2.2    2468.3                               -0.00  
    0:00:25  131067.2      0.40       2.2    2468.3                               -0.00  
    0:00:25  131067.2      0.40       2.2    2468.3                               -0.00  
    0:00:25  131061.8      0.40       2.2    2468.3                               -0.00  
    0:00:25  131061.8      0.40       2.2    2468.3                               -0.00  
    0:00:25  131059.5      0.40       2.2    2468.3                               -0.00  
    0:00:25  131054.7      0.40       2.2    2468.3                               -0.00  
    0:00:25  131048.6      0.40       2.2    2468.3                               -0.00  
    0:00:25  131048.6      0.40       2.2    2468.3                               -0.00  
    0:00:25  131045.8      0.40       2.2    2468.3                               -0.00  
    0:00:25  131037.8      0.40       2.2    2468.3                               -0.00  
    0:00:25  131029.8      0.40       2.2    2468.3                               -0.00  
    0:00:25  131026.6      0.40       2.2    2468.3                               -0.00  
    0:00:25  131020.8      0.40       2.2    2468.3                               -0.00  
    0:00:25  131017.6      0.40       2.2    2468.3                               -0.00  
    0:00:25  131017.6      0.40       2.2    2468.3                               -0.00  
    0:00:25  131014.4      0.40       2.2    2468.3                               -0.00  
    0:00:25  131009.0      0.40       2.2    2468.3                               -0.00  
    0:00:25  131007.4      0.40       2.2    2468.3                               -0.00  
    0:00:26  131004.2      0.40       2.2    2468.3                               -0.00  
    0:00:26  130997.1      0.40       2.2    2468.3                               -0.00  
    0:00:26  130995.2      0.40       2.2    2468.3                               -0.00  
    0:00:26  130992.0      0.40       2.2    2468.3                               -0.00  
    0:00:26  130988.2      0.40       2.2    2468.3                               -0.00  
    0:00:26  130985.6      0.40       2.2    2468.3                               -0.00  
    0:00:26  130982.1      0.40       2.2    2468.3                               -0.00  
    0:00:26  130979.8      0.40       2.2    2468.3                               -0.00  
    0:00:26  130976.6      0.40       2.2    2468.3                               -0.00  
    0:00:26  130974.1      0.40       2.2    2468.3                               -0.00  
    0:00:26  130973.1      0.40       2.2    2468.3                               -0.00  
    0:00:26  130966.7      0.40       2.2    2468.3                               -0.00  
    0:00:26  130964.8      0.40       2.2    2468.3                               -0.00  
    0:00:26  130964.8      0.40       2.2    2468.3                               -0.00  
    0:00:26  130960.6      0.40       2.2    2468.3                               -0.00  
    0:00:26  130958.4      0.40       2.2    2468.3                               -0.00  
    0:00:26  130956.2      0.40       2.2    2468.3                               -0.00  
    0:00:26  130953.9      0.40       2.2    2468.3                               -0.00  
    0:00:26  130949.4      0.40       2.2    2468.3                               -0.00  
    0:00:26  130947.8      0.40       2.2    2468.3                               -0.00  
    0:00:26  130947.2      0.40       2.2    2468.3                               -0.00  
    0:00:26  130944.6      0.40       2.2    2468.3                               -0.00  
    0:00:26  130941.4      0.40       2.2    2468.3                               -0.00  
    0:00:26  130938.2      0.40       2.2    2468.3                               -0.00  
    0:00:26  130935.0      0.40       2.2    2468.3                               -0.00  
    0:00:26  130931.8      0.40       2.2    2468.3                               -0.00  
    0:00:26  130929.0      0.40       2.2    2468.3                               -0.00  
    0:00:26  130926.1      0.40       2.2    2468.3                               -0.00  
    0:00:26  130922.9      0.40       2.2    2468.3                               -0.00  
    0:00:26  130921.6      0.40       2.2    2468.3                               -0.00  
    0:00:26  130921.6      0.40       2.2    2468.3                               -0.00  
    0:00:26  130919.7      0.40       2.2    2468.3                               -0.00  
    0:00:26  130915.8      0.40       2.2    2468.3                               -0.00  
    0:00:26  130906.2      0.40       2.2    2468.3                               -0.00  
    0:00:26  130906.2      0.40       2.2    2468.3                               -0.00  
    0:00:26  130900.5      0.40       2.2    2468.3                               -0.00  
    0:00:26  130897.3      0.40       2.2    2468.3                               -0.00  
    0:00:26  130895.7      0.40       2.2    2468.3                               -0.00  
    0:00:26  130892.5      0.40       2.2    2468.3                               -0.00  
    0:00:27  130889.0      0.40       2.2    2468.3                               -0.00  
    0:00:27  130887.0      0.40       2.2    2468.3                               -0.00  
    0:00:27  130884.5      0.40       2.2    2468.3                               -0.00  
    0:00:27  130882.6      0.40       2.2    2468.3                               -0.00  
    0:00:27  130879.7      0.40       2.2    2468.3                               -0.00  
    0:00:27  130872.6      0.40       2.2    2468.3                               -0.00  
    0:00:27  130868.8      0.40       2.2    2468.3                               -0.00  
    0:00:27  130865.6      0.40       2.2    2468.3                               -0.00  
    0:00:27  130861.1      0.40       2.2    2468.3                               -0.00  
    0:00:27  130855.7      0.40       2.2    2468.3                               -0.00  
    0:00:27  130855.7      0.40       2.2    2468.3                               -0.00  
    0:00:27  130849.3      0.40       2.2    2468.3                               -0.00  
    0:00:27  130849.3      0.40       2.2    2468.3                               -0.00  
    0:00:27  130840.6      0.40       2.2    2468.3                               -0.00  
    0:00:27  130840.6      0.40       2.2    2468.3                               -0.00  
    0:00:27  130836.5      0.40       2.2    2468.3                               -0.00  
    0:00:27  130833.0      0.40       2.2    2468.3                               -0.00  
    0:00:27  130825.0      0.40       2.2    2468.3                               -0.00  
    0:00:27  130818.6      0.40       2.2    2468.3                               -0.00  
    0:00:27  130816.0      0.40       2.2    2468.3                               -0.00  
    0:00:27  130812.8      0.40       2.2    2468.3                               -0.00  
    0:00:27  130810.6      0.40       2.2    2468.3                               -0.00  
    0:00:27  130809.9      0.40       2.2    2468.3                               -0.00  
    0:00:27  130804.5      0.40       2.2    2468.3                               -0.00  
    0:00:27  130804.5      0.40       2.2    2468.3                               -0.00  
    0:00:27  130802.2      0.40       2.2    2468.3                               -0.00  
    0:00:27  130800.3      0.40       2.2    2468.3                               -0.00  
    0:00:27  130800.3      0.40       2.2    2468.3                               -0.00  
    0:00:27  130796.5      0.40       2.2    2468.3                               -0.00  
    0:00:27  130794.2      0.40       2.2    2468.3                               -0.00  
    0:00:27  130790.4      0.40       2.2    2468.3                               -0.00  
    0:00:27  130789.1      0.40       2.2    2468.3                               -0.00  
    0:00:27  130784.6      0.40       2.2    2468.3                               -0.00  
    0:00:27  130784.6      0.40       2.2    2468.3                               -0.00  
    0:00:28  130783.0      0.40       2.2    2468.3                               -0.00  
    0:00:28  130779.8      0.40       2.2    2468.3                               -0.00  
    0:00:28  130779.8      0.40       2.2    2468.3                               -0.00  
    0:00:28  130777.6      0.40       2.2    2468.3                               -0.00  
    0:00:28  130773.8      0.40       2.2    2468.3                               -0.00  
    0:00:28  130769.3      0.40       2.2    2468.3                               -0.00  
    0:00:28  130767.7      0.40       2.2    2468.3                               -0.00  
    0:00:28  130762.2      0.40       2.2    2468.3                               -0.00  
    0:00:28  130758.1      0.40       2.2    2468.3                               -0.00  
    0:00:28  130756.8      0.40       2.2    2468.3                               -0.00  
    0:00:28  130755.2      0.40       2.2    2468.3                               -0.00  
    0:00:28  130755.2      0.40       2.2    2468.3                               -0.00  
    0:00:28  130751.7      0.40       2.2    2468.3                               -0.00  
    0:00:28  130751.7      0.40       2.2    2468.3                               -0.00  
    0:00:28  130748.5      0.40       2.2    2468.3                               -0.00  
    0:00:28  130748.5      0.40       2.2    2468.3                               -0.00  
    0:00:28  130747.2      0.40       2.2    2468.3                               -0.00  
    0:00:28  130744.6      0.40       2.2    2468.3                               -0.00  
    0:00:29  130742.4      0.40       2.2    2468.3                               -0.00  
    0:00:29  130736.6      0.40       2.2    2468.3                               -0.00  
    0:00:29  130736.6      0.40       2.2    2468.3                               -0.00  
    0:00:29  130732.8      0.40       2.2    2468.3                               -0.00  
    0:00:29  130726.7      0.40       2.2    2468.3                               -0.00  
    0:00:29  130726.7      0.40       2.2    2468.3                               -0.00  
    0:00:29  130724.2      0.40       2.2    2468.3                               -0.00  
    0:00:29  130723.2      0.40       2.2    2468.3                               -0.00  
    0:00:29  130721.9      0.40       2.2    2468.3                               -0.00  
    0:00:29  130720.3      0.40       2.2    2468.3                               -0.00  
    0:00:29  130719.7      0.40       2.2    2468.3                               -0.00  
    0:00:29  130718.7      0.40       2.2    2468.3                               -0.00  
    0:00:29  130718.1      0.40       2.2    2468.3                               -0.00  
    0:00:29  130717.1      0.40       2.2    2468.3                               -0.00  
    0:00:29  130716.2      0.40       2.2    2468.3                               -0.00  
    0:00:29  130713.0      0.40       2.2    2468.3                               -0.00  
    0:00:29  130709.1      0.40       2.2    2468.3                               -0.00  
    0:00:29  130707.2      0.40       2.2    2468.3                               -0.00  
    0:00:29  130705.6      0.40       2.2    2468.3                               -0.00  
    0:00:29  130704.0      0.40       2.2    2468.3                               -0.00  
    0:00:29  130702.7      0.40       2.2    2468.3                               -0.00  
    0:00:29  130699.5      0.40       2.2    2468.3                               -0.00  
    0:00:29  130698.2      0.40       2.2    2468.3                               -0.00  
    0:00:29  130696.0      0.40       2.2    2468.3                               -0.00  
    0:00:29  130694.1      0.40       2.2    2468.3                               -0.00  
    0:00:29  130688.3      0.40       2.2    2468.3                               -0.00  
    0:00:29  130688.3      0.40       2.2    2468.3                               -0.00  
    0:00:29  130687.4      0.40       2.2    2468.3                               -0.00  
    0:00:29  130687.0      0.40       2.2    2468.3                               -0.00  
    0:00:29  130686.4      0.40       2.2    2468.3                               -0.00  
    0:00:30  130685.1      0.40       2.2    2468.3                               -0.00  
    0:00:30  130683.5      0.40       2.2    2468.3                               -0.00  
    0:00:30  130681.6      0.40       2.2    2468.3                               -0.00  
    0:00:30  130681.6      0.40       2.2    2468.3                               -0.00  
    0:00:30  130679.7      0.40       2.2    2468.3                               -0.00  
    0:00:30  130677.8      0.40       2.2    2468.3                               -0.00  
    0:00:30  130677.8      0.40       2.2    2468.3                               -0.00  
    0:00:30  130676.8      0.40       2.2    2468.3                               -0.00  
    0:00:30  130676.5      0.40       2.2    2468.3                               -0.00  
    0:00:30  130675.5      0.40       2.2    2468.3                               -0.00  
    0:00:30  130673.9      0.40       2.2    2468.3                               -0.00  
    0:00:30  130672.3      0.40       2.2    2468.3                               -0.00  
    0:00:30  130672.3      0.40       2.2    2468.3                               -0.00  
    0:00:30  130672.3      0.40       2.2    2468.3                               -0.00  
    0:00:30  130671.7      0.40       2.2    2468.3                               -0.00  
    0:00:30  130671.7      0.40       2.2    2468.3                               -0.00  
    0:00:30  130671.4      0.40       2.2    2468.3                               -0.00  
    0:00:30  130669.8      0.40       2.2    2468.3                               -0.00  
    0:00:30  130669.8      0.40       2.2    2468.3                               -0.00  
    0:00:30  130668.5      0.40       2.2    2468.3                               -0.00  
    0:00:30  130668.5      0.40       2.2    2468.3                               -0.00  
    0:00:30  130666.9      0.40       2.2    2468.3                               -0.00  
    0:00:30  130666.9      0.40       2.2    2468.3                               -0.00  
    0:00:31  130660.5      0.40       2.2    2468.3                               -0.00  
    0:00:31  130660.5      0.40       2.2    2468.3                               -0.00  
    0:00:31  130660.5      0.40       2.2    2468.3                               -0.00  
    0:00:31  130660.2      0.40       2.2    2468.3                               -0.00  
    0:00:31  130659.2      0.40       2.2    2468.3                               -0.00  
    0:00:31  130658.2      0.40       2.2    2468.3                               -0.00  
    0:00:31  130656.0      0.40       2.2    2468.3                               -0.00  
    0:00:31  130655.7      0.40       2.2    2468.3                               -0.00  
    0:00:31  130655.0      0.40       2.2    2468.3                               -0.00  
    0:00:32  130653.4      0.40       2.2    2468.3                               -0.00  
    0:00:32  130653.4      0.40       2.2    2468.3                               -0.00  
    0:00:32  130653.1      0.40       2.2    2468.3                               -0.00  
    0:00:32  130650.9      0.40       2.2    2468.3                               -0.00  
    0:00:32  130650.9      0.40       2.2    2468.3                               -0.00  
    0:00:32  130650.6      0.40       2.2    2468.3                               -0.00  
    0:00:32  130649.3      0.40       2.2    2468.3                               -0.00  
    0:00:32  130648.6      0.40       2.2    2468.3                               -0.00  
    0:00:32  130648.6      0.40       2.2    2468.3                               -0.00  
    0:00:32  130647.0      0.40       2.2    2468.3                               -0.00  
    0:00:32  130647.0      0.40       2.2    2468.3                               -0.00  
    0:00:32  130644.8      0.40       2.2    2468.3                               -0.00  
    0:00:32  130644.8      0.40       2.2    2468.3                               -0.00  
    0:00:33  130643.5      0.40       2.2    2468.3                               -0.00  
    0:00:33  130643.5      0.40       2.2    2468.3                               -0.00  
    0:00:33  130642.9      0.40       2.2    2468.3                               -0.00  
    0:00:33  130642.9      0.40       2.2    2468.3                               -0.00  
    0:00:33  130640.3      0.40       2.2    2468.3                               -0.00  
    0:00:33  130640.3      0.40       2.2    2468.3                               -0.00  
    0:00:33  130638.1      0.40       2.2    2468.3                               -0.00  
    0:00:33  130638.1      0.40       2.2    2468.3                               -0.00  
    0:00:33  130636.5      0.40       2.2    2468.3                               -0.00  
    0:00:33  130636.5      0.40       2.2    2468.3                               -0.00  
    0:00:33  130636.5      0.40       2.2    2468.3                               -0.00  
    0:00:33  130635.5      0.40       2.2    2468.3                               -0.00  
    0:00:33  130633.9      0.40       2.2    2468.3                               -0.00  
    0:00:33  130633.9      0.40       2.2    2468.3                               -0.00  
    0:00:33  130631.7      0.40       2.2    2468.3                               -0.00  
    0:00:33  130629.1      0.40       2.2    2468.3                               -0.00  
    0:00:33  130626.6      0.40       2.2    2468.3                               -0.00  
    0:00:33  130625.3      0.40       2.2    2468.3                               -0.00  
    0:00:33  130623.0      0.40       2.2    2468.3                               -0.00  
    0:00:33  130620.2      0.40       2.2    2468.3                               -0.00  
    0:00:33  130618.2      0.40       2.2    2468.3                               -0.00  
    0:00:33  130615.4      0.40       2.2    2468.3                               -0.00  
    0:00:33  130615.4      0.40       2.2    2468.3                               -0.00  
    0:00:33  130614.7      0.40       2.2    2468.3                               -0.00  
    0:00:33  130613.8      0.40       2.2    2468.3                               -0.00  
    0:00:34  130612.5      0.40       2.2    2468.3                               -0.00  
    0:00:34  130610.9      0.40       2.2    2468.3                               -0.00  
    0:00:34  130606.7      0.40       2.2    2468.3                               -0.00  
    0:00:34  130604.2      0.40       2.2    2468.3                               -0.00  
    0:00:34  130602.6      0.40       2.2    2468.3                               -0.00  
    0:00:34  130602.6      0.40       2.2    2468.3                               -0.00  
    0:00:34  130602.2      0.40       2.2    2468.3                               -0.00  
    0:00:34  130600.0      0.40       2.2    2468.3                               -0.00  
    0:00:34  130599.7      0.40       2.2    2468.3                               -0.00  
    0:00:34  130598.4      0.40       2.2    2468.3                               -0.00  
    0:00:34  130598.4      0.40       2.2    2468.3                               -0.00  
    0:00:34  130597.1      0.40       2.2    2468.3                               -0.00  
    0:00:34  130595.5      0.40       2.2    2468.3                               -0.00  
    0:00:34  130593.3      0.40       2.2    2468.3                               -0.00  
    0:00:34  130593.3      0.40       2.2    2468.3                               -0.00  
    0:00:34  130592.0      0.40       2.2    2468.3                               -0.00  
    0:00:35  130590.7      0.40       2.2    2468.3                               -0.00  
    0:00:35  130588.2      0.40       2.2    2468.3                               -0.00  
    0:00:35  130588.2      0.40       2.2    2468.3                               -0.00  
    0:00:35  130587.5      0.40       2.2    2468.3                               -0.00  
    0:00:35  130587.5      0.40       2.2    2468.3                               -0.00  
    0:00:35  130586.2      0.40       2.2    2468.3                               -0.00  
    0:00:35  130586.2      0.40       2.2    2468.3                               -0.00  
    0:00:35  130581.8      0.40       2.2    2468.3                               -0.00  
    0:00:35  130581.8      0.40       2.2    2468.3                               -0.00  
    0:00:35  130581.8      0.40       2.2    2468.3                               -0.00  
    0:00:35  130578.2      0.40       2.2    2468.3                               -0.00  
    0:00:35  130578.2      0.40       2.2    2468.3                               -0.00  
    0:00:35  130578.2      0.40       2.2    2468.3                               -0.00  
    0:00:35  130573.4      0.40       2.2    2468.3                               -0.00  
    0:00:35  130573.4      0.40       2.2    2468.3                               -0.00  
    0:00:35  130573.4      0.40       2.2    2468.3                               -0.00  
    0:00:35  130569.9      0.40       2.2    2468.3                               -0.00  
    0:00:35  130569.9      0.40       2.2    2468.3                               -0.00  
    0:00:35  130569.9      0.40       2.2    2468.3                               -0.00  
    0:00:35  130569.3      0.40       2.2    2468.3                               -0.00  
    0:00:35  130569.0      0.40       2.2    2468.3                               -0.00  
    0:00:35  130568.6      0.40       2.2    2468.3                               -0.00  
    0:00:35  130567.0      0.40       2.2    2468.3                               -0.00  
    0:00:35  130567.0      0.40       2.2    2468.3                               -0.00  
    0:00:35  130567.0      0.40       2.2    2468.3                               -0.00  
    0:00:36  130565.8      0.40       2.2    2468.3                               -0.00  
    0:00:36  130565.8      0.40       2.2    2468.3                               -0.00  
    0:00:36  130565.8      0.40       2.2    2468.3                               -0.00  
    0:00:36  130562.2      0.40       2.2    2468.3                               -0.00  
    0:00:36  130562.2      0.40       2.2    2468.3                               -0.00  
    0:00:36  130562.2      0.40       2.2    2468.3                               -0.00  
    0:00:36  130561.3      0.40       2.2    2468.3                               -0.00  
    0:00:36  130559.4      0.40       2.2    2468.3                               -0.00  
    0:00:36  130557.8      0.40       2.2    2468.3                               -0.00  
    0:00:36  130556.8      0.40       2.2    2468.3                               -0.00  
    0:00:36  130555.8      0.40       2.2    2468.3                               -0.00  
    0:00:36  130546.9      0.40       2.2    2468.3                               -0.00  
    0:00:36  130544.0      0.40       2.2    2468.3                               -0.00  
    0:00:36  130535.7      0.40       2.2    2468.3                               -0.00  
    0:00:36  130535.7      0.40       2.2    2468.3                               -0.00  
    0:00:36  130535.7      0.40       2.2    2468.3                               -0.00  
    0:00:36  130531.8      0.40       2.2    2468.3                               -0.00  
    0:00:36  130528.6      0.40       2.2    2468.3                               -0.00  
    0:00:36  130528.6      0.40       2.2    2468.3                               -0.00  
    0:00:36  130525.4      0.40       2.2    2468.3                               -0.00  
    0:00:36  130524.2      0.40       2.2    2468.3                               -0.00  
    0:00:36  130524.2      0.40       2.2    2468.3                               -0.00  
    0:00:37  130517.8      0.40       2.2    2468.3                               -0.00  
    0:00:37  130517.8      0.40       2.2    2468.3                               -0.00  
    0:00:37  130515.5      0.40       2.2    2468.3                               -0.00  
    0:00:37  130515.5      0.40       2.2    2468.3                               -0.00  
    0:00:37  130513.3      0.40       2.2    2468.3                               -0.00  
    0:00:37  130508.5      0.40       2.2    2468.3                               -0.00  
    0:00:37  130508.5      0.40       2.2    2468.3                               -0.00  
    0:00:37  130508.5      0.40       2.2    2468.3                               -0.00  
    0:00:37  130507.2      0.40       2.2    2468.3                               -0.00  
    0:00:37  130505.0      0.40       2.2    2468.3                               -0.00  
    0:00:37  130505.0      0.40       2.2    2468.3                               -0.00  
    0:00:37  130503.7      0.40       2.2    2468.3                               -0.00  
    0:00:37  130500.5      0.40       2.2    2468.3                               -0.00  
    0:00:37  130499.5      0.40       2.2    2468.3                               -0.00  
    0:00:37  130496.3      0.40       2.2    2468.3                               -0.00  
    0:00:37  130495.0      0.40       2.2    2468.3                               -0.00  
    0:00:37  130493.8      0.40       2.2    2468.3                               -0.00  
    0:00:37  130492.2      0.40       2.2    2468.3                               -0.00  
    0:00:37  130491.8      0.40       2.2    2468.3                               -0.00  
    0:00:37  130490.9      0.40       2.2    2468.3                               -0.00  
    0:00:37  130489.3      0.40       2.2    2468.3                               -0.00  
    0:00:37  130489.0      0.40       2.2    2468.3                               -0.00  
    0:00:37  130487.7      0.40       2.2    2468.3                               -0.00  
    0:00:37  130487.4      0.40       2.2    2468.3                               -0.00  
    0:00:37  130483.2      0.40       2.2    2468.3                               -0.00  
    0:00:37  130483.2      0.40       2.2    2468.3                               -0.00  
    0:00:37  130483.2      0.40       2.2    2468.3                               -0.00  
    0:00:38  130476.2      0.40       2.2    2468.3                               -0.00  
    0:00:38  130476.2      0.40       2.2    2468.3                               -0.00  
    0:00:38  130476.2      0.40       2.2    2468.3                               -0.00  
    0:00:38  130473.9      0.40       2.2    2468.3                               -0.00  
    0:00:38  130472.3      0.40       2.2    2468.3                               -0.00  
    0:00:38  130472.3      0.40       2.2    2468.3                               -0.00  
    0:00:38  130472.3      0.40       2.2    2468.3                               -0.00  
    0:00:38  130468.5      0.40       2.2    2468.3                               -0.00  
    0:00:38  130468.5      0.40       2.2    2468.3                               -0.00  
    0:00:38  130468.5      0.40       2.2    2468.3                               -0.00  
    0:00:39  130467.2      0.40       2.2    2468.3                               -0.00  
    0:00:39  130465.0      0.40       2.2    2468.3                               -0.00  
    0:00:39  130465.0      0.40       2.2    2468.3                               -0.00  
    0:00:39  130460.2      0.40       2.2    2468.3                               -0.00  
    0:00:39  130460.2      0.40       2.2    2468.3                               -0.00  
    0:00:39  130458.6      0.40       2.2    2468.3                               -0.00  
    0:00:39  130455.4      0.40       2.2    2468.3                               -0.00  
    0:00:39  130455.4      0.40       2.2    2468.3                               -0.00  
    0:00:39  130453.8      0.40       2.2    2468.3                               -0.00  
    0:00:39  130448.3      0.40       2.2    2468.3                               -0.00  
    0:00:39  130445.4      0.40       2.2    2468.3                               -0.00  
    0:00:39  130445.4      0.40       2.2    2468.3                               -0.00  
    0:00:39  130443.2      0.40       2.2    2468.3                               -0.00  
    0:00:39  130441.0      0.40       2.2    2468.3                               -0.00  
    0:00:39  130440.6      0.40       2.2    2468.3                               -0.00  
    0:00:39  130440.3      0.40       2.2    2468.3                               -0.00  
    0:00:40  130440.0      0.40       2.2    2468.3                               -0.00  
    0:00:40  130439.7      0.40       2.2    2468.3                               -0.00  
    0:00:40  130439.0      0.40       2.2    2468.3                               -0.00  
    0:00:40  130437.4      0.40       2.2    2468.3                               -0.00  
    0:00:40  130436.8      0.40       2.2    2468.3                               -0.00  
    0:00:40  130436.8      0.40       2.2    2468.3                               -0.00  
    0:00:40  130435.8      0.40       2.2    2468.3                               -0.00  
    0:00:40  130433.6      0.40       2.2    2468.3                               -0.00  
    0:00:40  130431.4      0.40       2.2    2468.3                               -0.00  
    0:00:40  130431.4      0.40       2.2    2468.3                               -0.00  
    0:00:40  130430.1      0.40       2.2    2468.3                               -0.00  
    0:00:40  130429.1      0.40       2.2    2468.3                               -0.00  
    0:00:40  130427.2      0.40       2.2    2468.3                               -0.00  
    0:00:40  130427.2      0.40       2.2    2468.3                               -0.00  
    0:00:40  130427.2      0.40       2.2    2468.3                               -0.00  
    0:00:40  130425.3      0.40       2.2    2468.3                               -0.00  
    0:00:41  130423.0      0.40       2.2    2468.3                               -0.00  
    0:00:41  130419.8      0.40       2.2    2468.3                               -0.00  
    0:00:41  130419.8      0.40       2.2    2468.3                               -0.00  
    0:00:41  130418.2      0.40       2.2    2468.3                               -0.00  
    0:00:41  130418.2      0.40       2.2    2468.3                               -0.00  
    0:00:41  130418.2      0.40       2.2    2468.3                               -0.00  
    0:00:41  130417.6      0.40       2.2    2468.3                               -0.00  
    0:00:41  130417.6      0.40       2.2    2468.3                               -0.00  
    0:00:41  130414.1      0.40       2.2    2468.3                               -0.00  
    0:00:41  130414.1      0.40       2.2    2468.3                               -0.00  
    0:00:41  130411.2      0.40       2.2    2468.3                               -0.00  
    0:00:41  130411.2      0.40       2.2    2468.3                               -0.00  
    0:00:42  130407.7      0.40       2.2    2468.3                               -0.00  
    0:00:42  130407.7      0.40       2.2    2468.3                               -0.00  
    0:00:42  130406.7      0.40       2.2    2468.3                               -0.00  
    0:00:42  130406.7      0.40       2.2    2468.3                               -0.00  
    0:00:42  130406.7      0.40       2.2    2468.3                               -0.00  
    0:00:42  130405.1      0.40       2.2    2468.3                               -0.00  
    0:00:42  130405.1      0.40       2.2    2468.3                               -0.00  
    0:00:42  130404.8      0.40       2.2    2468.3                               -0.00  
    0:00:42  130401.0      0.40       2.2    2468.3                               -0.00  
    0:00:42  130393.3      0.40       2.2    2468.3                               -0.00  
    0:00:42  130393.3      0.40       2.2    2468.3                               -0.00  
    0:00:43  130391.0      0.40       2.2    2468.3                               -0.00  
    0:00:43  130389.8      0.40       2.2    2468.3                               -0.00  
    0:00:43  130387.5      0.40       2.2    2468.3                               -0.00  
    0:00:43  130384.3      0.40       2.2    2468.3                               -0.00  
    0:00:43  130384.3      0.40       2.2    2468.3                               -0.00  
    0:00:43  130383.0      0.40       2.2    2468.3                               -0.00  
    0:00:43  130381.4      0.40       2.2    2468.3                               -0.00  
    0:00:43  130380.5      0.40       2.2    2468.3                               -0.00  
    0:00:43  130378.9      0.40       2.2    2468.3                               -0.00  
    0:00:43  130377.6      0.40       2.2    2468.3                               -0.00  
    0:00:43  130374.4      0.40       2.2    2468.3                               -0.00  
    0:00:43  130373.1      0.40       2.2    2468.3                               -0.00  
    0:00:43  130371.8      0.40       2.2    2468.3                               -0.00  
    0:00:43  130371.2      0.40       2.2    2468.3                               -0.00  
    0:00:43  130371.2      0.40       2.2    2468.3                               -0.00  
    0:00:43  130369.6      0.40       2.2    2468.3                               -0.00  
    0:00:43  130368.6      0.40       2.2    2468.3                               -0.00  
    0:00:43  130368.3      0.40       2.2    2468.3                               -0.00  
    0:00:43  130367.0      0.40       2.2    2468.3                               -0.00  
    0:00:43  130365.4      0.40       2.2    2468.3                               -0.00  
    0:00:43  130365.4      0.40       2.2    2468.3                               -0.00  
    0:00:43  130364.5      0.40       2.2    2468.3                               -0.00  
    0:00:43  130363.8      0.40       2.2    2468.3                               -0.00  
    0:00:43  130363.8      0.40       2.2    2468.3                               -0.00  
    0:00:43  130362.2      0.40       2.2    2468.3                               -0.00  
    0:00:43  130362.2      0.40       2.2    2468.3                               -0.00  
    0:00:43  130362.2      0.40       2.2    2468.3                               -0.00  
    0:00:43  130360.0      0.40       2.2    2468.3                               -0.00  
    0:00:43  130356.8      0.40       2.2    2468.3                               -0.00  
    0:00:43  130356.8      0.40       2.2    2468.3                               -0.00  
    0:00:43  130356.8      0.40       2.2    2468.3                               -0.00  
    0:00:43  130352.6      0.40       2.2    2468.3                               -0.00  
    0:00:43  130352.6      0.40       2.2    2468.3                               -0.00  
    0:00:43  130352.6      0.40       2.2    2468.3                               -0.00  
    0:00:44  130352.3      0.40       2.2    2468.3                               -0.00  
    0:00:44  130348.8      0.40       2.2    2468.3                               -0.00  
    0:00:44  130348.8      0.40       2.2    2468.3                               -0.00  
    0:00:44  130348.8      0.40       2.2    2468.3                               -0.00  
    0:00:44  130344.3      0.40       2.2    2468.3                               -0.00  
    0:00:44  130344.3      0.40       2.2    2468.3                               -0.00  
    0:00:44  130344.3      0.40       2.2    2468.3                               -0.00  
    0:00:44  130340.8      0.40       2.2    2468.3                               -0.00  
    0:00:44  130340.8      0.40       2.2    2468.3                               -0.00  
    0:00:44  130338.6      0.40       2.2    2468.3                               -0.00  
    0:00:44  130338.6      0.40       2.2    2468.3                               -0.00  
    0:00:44  130338.6      0.40       2.2    2468.3                               -0.00  
    0:00:44  130337.6      0.40       2.2    2468.3                               -0.00  
    0:00:44  130337.6      0.40       2.2    2468.3                               -0.00  
    0:00:44  130337.6      0.40       2.2    2468.3                               -0.00  
    0:00:44  130334.4      0.40       2.2    2468.3                               -0.00  
    0:00:44  130334.4      0.40       2.2    2468.3                               -0.00  
    0:00:44  130333.1      0.40       2.2    2468.3                               -0.00  
    0:00:44  130329.0      0.40       2.2    2468.3                               -0.00  
    0:00:44  130327.7      0.40       2.2    2468.3                               -0.00  
    0:00:45  130326.4      0.40       2.2    2468.3                               -0.00  
    0:00:45  130323.2      0.40       2.2    2468.3                               -0.00  
    0:00:45  130323.2      0.40       2.2    2468.3                               -0.00  
    0:00:45  130320.3      0.40       2.2    2468.3                               -0.00  
    0:00:45  130320.3      0.40       2.2    2468.3                               -0.00  
    0:00:45  130318.1      0.40       2.2    2468.3                               -0.00  
    0:00:45  130317.1      0.40       2.2    2468.3                               -0.00  
    0:00:45  130316.5      0.40       2.2    2468.3                               -0.00  
    0:00:45  130316.5      0.40       2.2    2468.3                               -0.00  
    0:00:46  130314.2      0.40       2.2    2468.3                               -0.00  
    0:00:46  130313.3      0.40       2.2    2468.3                               -0.00  
    0:00:46  130312.3      0.40       2.2    2468.3                               -0.00  
    0:00:46  130311.4      0.40       2.2    2468.3                               -0.00  
    0:00:46  130309.8      0.40       2.2    2468.3                               -0.00  
    0:00:46  130308.8      0.40       2.2    2468.3                               -0.00  
    0:00:46  130308.5      0.40       2.2    2468.3                               -0.00  
    0:00:47  130305.0      0.40       2.2    2468.3                               -0.00  
    0:00:47  130305.0      0.40       2.2    2468.3                               -0.00  
    0:00:47  130304.0      0.40       2.2    2468.3                               -0.00  
    0:00:47  130302.4      0.40       2.2    2468.3                               -0.00  
    0:00:47  130301.4      0.40       2.2    2468.3                               -0.00  
    0:00:47  130298.9      0.40       2.2    2468.3                               -0.00  
    0:00:47  130297.6      0.40       2.2    2468.3                               -0.00  
    0:00:47  130295.7      0.40       2.2    2468.3                               -0.00  
    0:00:47  130294.4      0.40       2.2    2468.3                               -0.00  
    0:00:47  130293.4      0.40       2.2    2468.3                               -0.00  
    0:00:47  130291.5      0.40       2.2    2468.3                               -0.00  
    0:00:47  130289.9      0.40       2.2    2468.3                               -0.00  
    0:00:48  130289.6      0.40       2.2    2468.3                               -0.00  
    0:00:48  130287.0      0.40       2.2    2468.3                               -0.00  
    0:00:48  130286.7      0.40       2.2    2468.3                               -0.00  
    0:00:48  130285.8      0.40       2.2    2468.3                               -0.00  
    0:00:48  130283.8      0.40       2.2    2468.3                               -0.00  
    0:00:48  130282.2      0.40       2.2    2468.3                               -0.00  
    0:00:48  130280.0      0.40       2.2    2468.3                               -0.00  
    0:00:48  130277.4      0.40       2.2    2468.3                               -0.00  
    0:00:48  130274.2      0.40       2.2    2468.3                               -0.00  
    0:00:48  130274.2      0.40       2.2    2468.3                               -0.00  
    0:00:49  130272.6      0.40       2.2    2468.3                               -0.00  
    0:00:49  130271.0      0.40       2.2    2468.3                               -0.00  
    0:00:49  130269.8      0.40       2.2    2468.3                               -0.00  
    0:00:49  130268.5      0.40       2.2    2468.3                               -0.00  
    0:00:49  130268.2      0.40       2.2    2468.3                               -0.00  
    0:00:49  130267.8      0.40       2.2    2468.3                               -0.00  
    0:00:49  130265.3      0.40       2.2    2468.3                               -0.00  
    0:00:49  130264.3      0.40       2.2    2468.3                               -0.00  
    0:00:49  130261.1      0.40       2.2    2468.3                               -0.00  
    0:00:49  130261.1      0.40       2.2    2468.3                               -0.00  
    0:00:49  130258.6      0.40       2.2    2468.3                               -0.00  
    0:00:49  130258.6      0.40       2.2    2468.3                               -0.00  
    0:00:49  130256.6      0.40       2.2    2468.3                               -0.00  
    0:00:49  130256.6      0.40       2.2    2468.3                               -0.00  
    0:00:49  130255.4      0.40       2.2    2468.3                               -0.00  
    0:00:49  130254.1      0.40       2.2    2468.3                               -0.00  
    0:00:49  130254.1      0.40       2.2    2468.3                               -0.00  
    0:00:50  130253.1      0.40       2.2    2468.3                               -0.00  
    0:00:50  130252.2      0.40       2.2    2468.3                               -0.00  
    0:00:50  130250.2      0.40       2.2    2468.3                               -0.00  
    0:00:50  130250.2      0.40       2.2    2468.3                               -0.00  
    0:00:50  130248.6      0.40       2.2    2468.3                               -0.00  
    0:00:50  130247.7      0.40       2.2    2468.3                               -0.00  
    0:00:50  130246.1      0.40       2.2    2468.3                               -0.00  
    0:00:50  130244.2      0.40       2.2    2468.3                               -0.00  
    0:00:50  130240.0      0.40       2.2    2468.3                               -0.00  
    0:00:50  130240.0      0.40       2.2    2468.3                               -0.00  
    0:00:50  130240.0      0.40       2.2    2468.3                               -0.00  
    0:00:51  130239.0      0.40       2.2    2468.3                               -0.00  
    0:00:51  130238.1      0.40       2.2    2468.3                               -0.00  
    0:00:51  130237.1      0.40       2.2    2468.3                               -0.00  
    0:00:51  130233.0      0.40       2.2    2468.3                               -0.00  
    0:00:51  130233.0      0.40       2.2    2468.3                               -0.00  
    0:00:51  130233.0      0.40       2.2    2468.3                               -0.00  
    0:00:51  130231.0      0.40       2.2    2468.3                               -0.00  
    0:00:51  130231.0      0.40       2.2    2468.3                               -0.00  
    0:00:51  130229.8      0.40       2.2    2468.3                               -0.00  
    0:00:51  130228.2      0.40       2.2    2468.3                               -0.00  
    0:00:51  130226.2      0.40       2.2    2468.3                               -0.00  
    0:00:51  130226.2      0.40       2.2    2468.3                               -0.00  
    0:00:51  130224.0      0.40       2.2    2468.3                               -0.00  
    0:00:51  130221.8      0.40       2.2    2468.3                               -0.00  
    0:00:51  130221.8      0.40       2.2    2468.3                               -0.00  
    0:00:52  130218.6      0.40       2.2    2468.3                               -0.00  
    0:00:52  130218.6      0.40       2.2    2468.3                               -0.00  
    0:00:52  130217.9      0.40       2.2    2468.3                               -0.00  
    0:00:52  130217.3      0.40       2.2    2468.3                               -0.00  
    0:00:52  130209.6      0.40       2.2    2468.3                               -0.00  
    0:00:52  130209.6      0.40       2.2    2468.3                               -0.00  
    0:00:52  130209.6      0.40       2.2    2468.3                               -0.00  
    0:00:52  130201.9      0.40       2.2    2468.3                               -0.00  
    0:00:52  130201.9      0.40       2.2    2468.3                               -0.00  
    0:00:52  130201.9      0.40       2.2    2468.3                               -0.00  
    0:00:52  130194.2      0.40       2.2    2468.3                               -0.00  
    0:00:52  130194.2      0.40       2.2    2468.3                               -0.00  
    0:00:52  130194.2      0.40       2.2    2468.3                               -0.00  
    0:00:52  130191.7      0.40       2.2    2468.3                               -0.00  
    0:00:52  130186.6      0.40       2.2    2468.3                               -0.00  
    0:00:52  130186.6      0.40       2.2    2468.3                               -0.00  
    0:00:52  130184.0      0.40       2.2    2468.3                               -0.00  
    0:00:52  130182.1      0.40       2.2    2468.3                               -0.00  
    0:00:52  130177.6      0.40       2.2    2468.3                               -0.00  
    0:00:52  130177.6      0.40       2.2    2468.3                               -0.00  
    0:00:52  130177.6      0.40       2.2    2468.3                               -0.00  
    0:00:52  130177.3      0.40       2.2    2468.3                               -0.00  
    0:00:52  130162.2      0.40       2.2    2468.3                               -0.00  
    0:00:52  130134.4      0.40       2.2    2468.3                               -0.00  
    0:00:52  130134.4      0.40       2.2    2468.3                               -0.00  
    0:00:52  130119.4      0.40       2.2    2468.3                               -0.00  
    0:00:52  130117.1      0.40       2.2    2468.3                               -0.00  
    0:00:53  130116.8      0.40       2.2    2468.3                               -0.00  
    0:00:53  130106.9      0.40       2.2    2468.3                               -0.00  
    0:00:53  130106.9      0.40       2.2    2468.3                               -0.00  
    0:00:53  130103.7      0.40       2.2    2468.3                               -0.00  
    0:00:53  130103.7      0.40       2.2    2468.3                               -0.00  
    0:00:53  130103.7      0.40       2.2    2468.3                               -0.00  
    0:00:53  130102.7      0.40       2.2    2468.3                               -0.00  
    0:00:53  130100.8      0.40       2.2    2468.3                               -0.00  
    0:00:53  130079.0      0.40       2.2    2468.3                               -0.00  
    0:00:53  130079.0      0.40       2.2    2468.3                               -0.00  
    0:00:53  130064.0      0.40       2.2    2468.3                               -0.00  
    0:00:53  130033.9      0.40       2.2    2468.3                               -0.00  
    0:00:53  130033.9      0.40       2.2    2468.3                               -0.00  
    0:00:53  130031.4      0.40       2.2    2468.3                               -0.00  
    0:00:54  130030.7      0.40       2.2    2468.3                               -0.00  
    0:00:54  130028.2      0.40       2.2    2468.3                               -0.00  
    0:00:54  130028.2      0.40       2.2    2468.3                               -0.00  
    0:00:54  130026.6      0.40       2.2    2468.3                               -0.00  
    0:00:54  130017.3      0.40       2.2    2468.3                               -0.00  
    0:00:54  130017.3      0.40       2.2    2468.3                               -0.00  
    0:00:54  130015.0      0.40       2.2    2468.3                               -0.00  
    0:00:54  130012.8      0.40       2.2    2468.3                               -0.00  
    0:00:54  130010.6      0.40       2.2    2468.3                               -0.00  
    0:00:54  129995.5      0.40       2.2    2468.3                               -0.00  
    0:00:54  129993.6      0.40       2.2    2468.3                               -0.00  
    0:00:54  129991.4      0.40       2.2    2468.3                               -0.00  
    0:00:55  129961.3      0.40       2.2    2468.3                               -0.00  
    0:00:55  129961.3      0.40       2.2    2468.3                               -0.00  
    0:00:55  129948.2      0.40       2.2    2468.3                               -0.00  
    0:00:55  129948.2      0.40       2.2    2468.3                               -0.00  
    0:00:55  129920.3      0.40       2.2    2468.3                               -0.00  
    0:00:55  129920.3      0.40       2.2    2468.3                               -0.00  
    0:00:55  129917.4      0.40       2.2    2468.3                               -0.00  
    0:00:55  129917.4      0.40       2.2    2468.3                               -0.00  
    0:00:55  129887.4      0.40       2.2    2468.3                               -0.00  
    0:00:55  129887.4      0.40       2.2    2468.3                               -0.00  
    0:00:55  129880.6      0.40       2.2    2468.3                               -0.00  
    0:00:55  129876.8      0.40       2.2    2468.3                               -0.00  
    0:00:55  129876.8      0.40       2.2    2468.3                               -0.00  
    0:00:56  129842.2      0.40       2.2    2468.3                               -0.00  
    0:00:56  129842.2      0.40       2.2    2468.3                               -0.00  
    0:00:56  129842.2      0.40       2.2    2468.3                               -0.00  
    0:00:56  129841.3      0.40       2.2    2468.3                               -0.00  
    0:00:56  129832.3      0.40       2.2    2468.3                               -0.00  
    0:00:56  129832.3      0.40       2.2    2468.3                               -0.00  
    0:00:56  129815.0      0.40       2.2    2468.3                               -0.00  
    0:00:56  129815.0      0.40       2.2    2468.3                               -0.00  
    0:00:56  129803.5      0.40       2.2    2468.3                               -0.00  
    0:00:56  129803.5      0.40       2.2    2468.3                               -0.00  
    0:00:56  129803.5      0.40       2.2    2468.3                               -0.00  
    0:00:57  129799.7      0.40       2.2    2468.3                               -0.00  
    0:00:57  129799.7      0.40       2.2    2468.3                               -0.00  
    0:00:57  129799.0      0.40       2.2    2468.3                               -0.00  
    0:00:57  129797.8      0.40       2.2    2468.3                               -0.00  
    0:00:57  129797.8      0.40       2.2    2468.3                               -0.00  
    0:00:57  129796.5      0.40       2.2    2468.3                               -0.00  
    0:00:57  129796.5      0.40       2.2    2468.3                               -0.00  
    0:00:57  129781.1      0.40       2.2    2468.3                               -0.00  
    0:00:57  129781.1      0.40       2.2    2468.3                               -0.00  
    0:00:57  129779.8      0.40       2.2    2468.3                               -0.00  
    0:00:57  129779.8      0.40       2.2    2468.3                               -0.00  
    0:00:57  129777.0      0.40       2.2    2468.3                               -0.00  
    0:00:57  129777.0      0.40       2.2    2468.3                               -0.00  
    0:00:57  129775.0      0.40       2.2    2468.3                               -0.00  
    0:00:57  129775.0      0.40       2.2    2468.3                               -0.00  
    0:00:57  129774.1      0.40       2.2    2468.3                               -0.00  
    0:00:58  129772.2      0.40       2.2    2468.3                               -0.00  
    0:00:58  129754.9      0.40       2.2    2468.3                               -0.00  
    0:00:58  129754.9      0.40       2.2    2468.3                               -0.00  
    0:00:58  129724.8      0.40       2.2    2468.3                               -0.00  
    0:00:58  129724.8      0.40       2.2    2468.3                               -0.00  
    0:00:58  129723.8      0.40       2.2    2468.3                               -0.00  
    0:00:58  129722.9      0.40       2.2    2468.3                               -0.00  
    0:00:58  129721.6      0.40       2.2    2468.3                               -0.00  
    0:00:58  129719.4      0.40       2.2    2468.3                               -0.00  
    0:00:58  129704.3      0.40       2.2    2468.3                               -0.00  
    0:00:58  129656.6      0.40       2.2    2468.3                               -0.00  
    0:00:58  129656.6      0.40       2.2    2468.3                               -0.00  
    0:00:58  129624.3      0.40       2.2    2468.3                               -0.00  
    0:00:58  129624.3      0.40       2.2    2468.3                               -0.00  
    0:00:58  129624.3      0.40       2.2    2468.3                               -0.00  
    0:00:58  129615.4      0.40       2.2    2468.3                               -0.00  
    0:00:58  129615.4      0.40       2.2    2468.3                               -0.00  
    0:00:58  129593.3      0.40       2.2    2468.3                               -0.00  
    0:00:58  129593.3      0.40       2.2    2468.3                               -0.00  
    0:00:58  129593.3      0.40       2.2    2468.3                               -0.00  
    0:00:58  129586.6      0.40       2.2    2468.3                               -0.00  
    0:00:58  129584.3      0.40       2.2    2468.3                               -0.00  
    0:00:58  129567.0      0.40       2.2    2468.3                               -0.00  
    0:00:58  129567.0      0.40       2.2    2468.3                               -0.00  
    0:00:58  129567.0      0.40       2.2    2468.3                               -0.00  
    0:00:59  129563.8      0.40       2.2    2468.3                               -0.00  
    0:00:59  129563.8      0.40       2.2    2468.3                               -0.00  
    0:00:59  129562.2      0.40       2.2    2468.3                               -0.00  
    0:00:59  129560.3      0.40       2.2    2468.3                               -0.00  
    0:00:59  129558.4      0.40       2.2    2468.3                               -0.00  
    0:00:59  129555.5      0.40       2.2    2468.3                               -0.00  
    0:00:59  129554.9      0.40       2.2    2468.3                               -0.00  
    0:01:00  129553.9      0.40       2.2    2468.3                               -0.00  
    0:01:00  129551.7      0.40       2.2    2468.3                               -0.00  
    0:01:00  129536.6      0.40       2.2    2468.3                               -0.00  
    0:01:00  129523.8      0.40       2.2    2468.3                               -0.00  
    0:01:00  129490.9      0.40       2.2    2468.3                               -0.00  
    0:01:00  129490.9      0.40       2.2    2468.3                               -0.00  
    0:01:00  129490.9      0.40       2.2    2468.3                               -0.00  
    0:01:00  129488.0      0.40       2.2    2468.3                               -0.00  
    0:01:00  129488.0      0.40       2.2    2468.3                               -0.00  
    0:01:00  129488.0      0.40       2.2    2468.3                               -0.00  
    0:01:00  129487.0      0.40       2.2    2468.3                               -0.00  
    0:01:00  129487.0      0.40       2.2    2468.3                               -0.00  
    0:01:00  129487.0      0.40       2.2    2468.3                               -0.00  
    0:01:00  129486.7      0.40       2.2    2468.3                               -0.00  
    0:01:00  129485.8      0.40       2.2    2468.3                               -0.00  
    0:01:01  129484.8      0.40       2.2    2468.3                               -0.00  
    0:01:01  129481.6      0.40       2.2    2468.3                               -0.00  
    0:01:01  129481.6      0.40       2.2    2468.3                               -0.00  
    0:01:01  129481.3      0.40       2.2    2468.3                               -0.00  
    0:01:01  129480.3      0.40       2.2    2468.3                               -0.00  
    0:01:01  129452.5      0.40       2.2    2468.3                               -0.00  
    0:01:01  129452.5      0.40       2.2    2468.3                               -0.00  
    0:01:01  129451.5      0.40       2.2    2468.3                               -0.00  
    0:01:01  129449.0      0.40       2.2    2468.3                               -0.00  
    0:01:01  129447.0      0.40       2.2    2468.3                               -0.00  
    0:01:01  129447.0      0.40       2.2    2468.3                               -0.00  
    0:01:02  129419.2      0.40       2.2    2468.3                               -0.00  
    0:01:02  129419.2      0.40       2.2    2468.3                               -0.00  
    0:01:02  129417.9      0.40       2.2    2468.3                               -0.00  
    0:01:02  129415.7      0.40       2.2    2468.3                               -0.00  
    0:01:02  129411.5      0.40       2.2    2468.3                               -0.00  
    0:01:02  129411.5      0.40       2.2    2468.3                               -0.00  
    0:01:02  129407.4      0.40       2.2    2468.3                               -0.00  
    0:01:02  129407.4      0.40       2.2    2468.3                               -0.00  
    0:01:03  129402.2      0.40       2.2    2468.3                               -0.00  
    0:01:03  129402.2      0.40       2.2    2468.3                               -0.00  
    0:01:03  129402.2      0.40       2.2    2468.3                               -0.00  
    0:01:03  129401.0      0.40       2.2    2468.3                               -0.00  
    0:01:04  129400.0      0.40       2.2    2468.3                               -0.00  
    0:01:04  129397.4      0.40       2.2    2468.3                               -0.00  
    0:01:05  129375.7      0.40       2.2    2468.3                               -0.00  
    0:01:05  129375.7      0.40       2.2    2468.3                               -0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------
    0:01:06  129377.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D     -0.00  
    0:01:06  129377.9      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_26_/D     -0.00  
    0:01:06  129378.2      0.40       2.2    2468.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_26_/D     -0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:59:00 2020
****************************************
Std cell utilization: 12.09%  (404307/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 11.99%  (396541/(3343050-36270))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        404307   sites, (non-fixed:396541 fixed:7766)
                      31604    cells, (non-fixed:31103  fixed:501)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36270    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       254 
Avg. std cell width:  2.97 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:59:00 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---

Total 657 (out of 31103) illegal cells need to be legalized.
Legalizing 657 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.8 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 19:59:03 2020
****************************************

avg cell displacement:    0.360 um ( 0.22 row height)
max cell displacement:    1.612 um ( 1.01 row height)
std deviation:            0.371 um ( 0.23 row height)
number of cell moved:       510 cells (out of 31103 cells)

Total 0 cells has large displacement (e.g. > 4.800 um or 3 row height)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Successfully merge 98 nets of total 98 nets.
Updating the database ...
Information: Updating database...
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Split 255 nets of total 255 nets.
Updating the database ...
ROPT:    Main Optimization Done             Thu Nov 19 19:59:10 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Nov 19 19:59:14 2020
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Warning: Net i_CLK is unroutable due to layer constraint settings. Routing will leave this net open.  (ZRT-131)
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   89  Alloctr   89  Proc    0 
[ECO: Extraction] Total (MB): Used   98  Alloctr   99  Proc 2383 
Num of eco nets = 33732
Num of open eco nets = 2118
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used  100  Alloctr  101  Proc    0 
[ECO: Init] Total (MB): Used  110  Alloctr  111  Proc 2383 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  114  Alloctr  115  Proc 2383 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  173  Alloctr  175  Proc 2383 
Net statistics:
Total number of nets     = 33732
Number of nets to route  = 2118
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
2040 nets are partially connected,
 of which 2040 are detail routed and 0 are global routed.
31607 nets are fully connected,
 of which 31607 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  185  Alloctr  186  Proc 2383 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  182  Alloctr  200  Proc 2383 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  185  Alloctr  202  Proc 2383 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  186  Alloctr  202  Proc 2383 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  186  Alloctr  203  Proc 2383 
Initial. Routing result:
Initial. Both Dirs: Overflow =   299 Max = 5 GRCs =   264 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   296 Max = 5 (GRCs =  1) GRCs =   261 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   291 Max = 5 (GRCs =  1) GRCs =   252 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     9 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.36 0.02 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.3 21.2 6.62 2.05 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.01 0.02
M3       61.6 22.7 10.1 3.47 0.22 1.27 0.40 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.6 13.0 2.34 0.71 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.8 0.00 8.09 0.46 0.00 0.51 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.3 0.00 3.49 0.04 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.95 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.4 7.24 3.90 0.83 0.03 0.43 0.07 0.02 0.00 0.00 0.03 0.00 0.00 0.00


Initial. Total Wire Length = 5221.17
Initial. Layer M1 wire length = 455.85
Initial. Layer M2 wire length = 860.04
Initial. Layer M3 wire length = 2308.14
Initial. Layer M4 wire length = 680.87
Initial. Layer B1 wire length = 570.93
Initial. Layer B2 wire length = 316.54
Initial. Layer EA wire length = 28.80
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 2764
Initial. Via via1 count = 1305
Initial. Via via2 count = 1225
Initial. Via via3 count = 125
Initial. Via via4 count = 76
Initial. Via via5 count = 29
Initial. Via via6 count = 4
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  186  Alloctr  203  Proc 2383 
phase1. Routing result:
phase1. Both Dirs: Overflow =   299 Max = 5 GRCs =   264 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   296 Max = 5 (GRCs =  1) GRCs =   261 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   291 Max = 5 (GRCs =  1) GRCs =   252 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     9 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.36 0.02 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.3 21.2 6.62 2.05 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.01 0.02
M3       61.6 22.7 10.1 3.47 0.22 1.27 0.40 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.6 13.0 2.34 0.71 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.8 0.00 8.09 0.46 0.00 0.51 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.3 0.00 3.49 0.04 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.95 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.4 7.24 3.90 0.83 0.03 0.43 0.07 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase1. Total Wire Length = 5221.17
phase1. Layer M1 wire length = 455.85
phase1. Layer M2 wire length = 864.47
phase1. Layer M3 wire length = 2308.42
phase1. Layer M4 wire length = 679.64
phase1. Layer B1 wire length = 570.65
phase1. Layer B2 wire length = 313.34
phase1. Layer EA wire length = 28.80
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 2772
phase1. Via via1 count = 1305
phase1. Via via2 count = 1225
phase1. Via via3 count = 129
phase1. Via via4 count = 80
phase1. Via via5 count = 29
phase1. Via via6 count = 4
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  186  Alloctr  203  Proc 2383 
phase2. Routing result:
phase2. Both Dirs: Overflow =   299 Max = 5 GRCs =   264 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   296 Max = 5 (GRCs =  1) GRCs =   261 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   291 Max = 5 (GRCs =  1) GRCs =   252 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     9 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.36 0.02 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.3 21.2 6.62 2.05 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.01 0.02
M3       61.6 22.7 10.1 3.47 0.22 1.27 0.40 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.6 13.0 2.34 0.71 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.8 0.00 8.09 0.46 0.00 0.51 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.3 0.00 3.49 0.04 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.95 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.4 7.24 3.90 0.83 0.03 0.43 0.07 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase2. Total Wire Length = 5221.17
phase2. Layer M1 wire length = 455.85
phase2. Layer M2 wire length = 864.47
phase2. Layer M3 wire length = 2308.42
phase2. Layer M4 wire length = 679.64
phase2. Layer B1 wire length = 570.65
phase2. Layer B2 wire length = 313.34
phase2. Layer EA wire length = 28.80
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 2772
phase2. Via via1 count = 1305
phase2. Via via2 count = 1225
phase2. Via via3 count = 129
phase2. Via via4 count = 80
phase2. Via via5 count = 29
phase2. Via via6 count = 4
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used   66  Alloctr   82  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  186  Alloctr  203  Proc 2383 

Congestion utilization per direction:
Average vertical track utilization   =  3.84 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.42 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -54  Proc    0 
[GR: Done] Total (MB): Used  171  Alloctr  172  Proc 2383 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:05 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used   57  Alloctr   57  Proc    0 
[GR: Done] Total (MB): Used  171  Alloctr  172  Proc 2383 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:06 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Global Routing] Total (MB): Used  120  Alloctr  121  Proc 2383 
[ECO: GR] Elapsed real time: 0:00:10 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: GR] Stage (MB): Used  111  Alloctr  111  Proc    0 
[ECO: GR] Total (MB): Used  120  Alloctr  121  Proc 2383 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  121  Alloctr  122  Proc 2383 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/15      
Routed partition 2/15      
Routed partition 3/15      
Routed partition 4/15      
Routed partition 5/15      
Routed partition 6/15      
Routed partition 7/15      
Routed partition 8/15      
Routed partition 9/15      
Routed partition 10/15     
Routed partition 11/15     
Routed partition 12/15     
Routed partition 13/15     
Routed partition 14/15     
Routed partition 15/15     

Assign Vertical partitions, iteration 0
Routed partition 1/15      
Routed partition 2/15      
Routed partition 3/15      
Routed partition 4/15      
Routed partition 5/15      
Routed partition 6/15      
Routed partition 7/15      
Routed partition 8/15      
Routed partition 9/15      
Routed partition 10/15     
Routed partition 11/15     
Routed partition 12/15     
Routed partition 13/15     
Routed partition 14/15     
Routed partition 15/15     

Number of wires with overlap after iteration 0 = 4159 of 7821


[Track Assign: Iteration 0] Elapsed real time: 0:00:02 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  124  Alloctr  125  Proc 2383 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/15      
Routed partition 2/15      
Routed partition 3/15      
Routed partition 4/15      
Routed partition 5/15      
Routed partition 6/15      
Routed partition 7/15      
Routed partition 8/15      
Routed partition 9/15      
Routed partition 10/15     
Routed partition 11/15     
Routed partition 12/15     
Routed partition 13/15     
Routed partition 14/15     
Routed partition 15/15     

Assign Vertical partitions, iteration 1
Routed partition 1/15      
Routed partition 2/15      
Routed partition 3/15      
Routed partition 4/15      
Routed partition 5/15      
Routed partition 6/15      
Routed partition 7/15      
Routed partition 8/15      
Routed partition 9/15      
Routed partition 10/15     
Routed partition 11/15     
Routed partition 12/15     
Routed partition 13/15     
Routed partition 14/15     
Routed partition 15/15     

[Track Assign: Iteration 1] Elapsed real time: 0:00:04 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 1] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  124  Alloctr  125  Proc 2383 

Number of wires with overlap after iteration 1 = 2345 of 5508


Wire length and via report:
---------------------------
Number of M1 wires: 852 		 CONT1: 0
Number of M2 wires: 2373 		 via1: 2961
Number of M3 wires: 2068 		 via2: 2791
Number of M4 wires: 126 		 via3: 222
Number of B1 wires: 69 		 via4: 102
Number of B2 wires: 17 		 via5: 32
Number of EA wires: 3 		 via6: 6
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 5508 		 vias: 6114

Total M1 wire length: 422.6
Total M2 wire length: 1243.0
Total M3 wire length: 2870.1
Total M4 wire length: 729.0
Total B1 wire length: 632.9
Total B2 wire length: 323.3
Total EA wire length: 75.8
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 6296.7

Longest M1 wire length: 9.4
Longest M2 wire length: 41.0
Longest M3 wire length: 50.2
Longest M4 wire length: 49.4
Longest B1 wire length: 78.4
Longest B2 wire length: 37.6
Longest EA wire length: 47.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:04 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  116  Alloctr  118  Proc 2383 
[ECO: CDR] Elapsed real time: 0:00:15 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[ECO: CDR] Stage (MB): Used  107  Alloctr  107  Proc    0 
[ECO: CDR] Total (MB): Used  116  Alloctr  118  Proc 2383 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

Total number of nets = 33732, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_CLK as it is open. (ZRT-325)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed	143/7744 Partitions, Violations =	0
Routed	160/7744 Partitions, Violations =	0
Routed	161/7744 Partitions, Violations =	0
Routed	178/7744 Partitions, Violations =	0
Routed	179/7744 Partitions, Violations =	0
Routed	197/7744 Partitions, Violations =	0
Routed	238/7744 Partitions, Violations =	0
Routed	266/7744 Partitions, Violations =	3
Routed	307/7744 Partitions, Violations =	6
Routed	358/7744 Partitions, Violations =	9
Routed	385/7744 Partitions, Violations =	9
Routed	418/7744 Partitions, Violations =	15
Routed	473/7744 Partitions, Violations =	15
Routed	505/7744 Partitions, Violations =	15
Routed	538/7744 Partitions, Violations =	26
Routed	572/7744 Partitions, Violations =	15
Routed	608/7744 Partitions, Violations =	15
Routed	646/7744 Partitions, Violations =	25
Routed	684/7744 Partitions, Violations =	30
Routed	722/7744 Partitions, Violations =	26
Routed	760/7744 Partitions, Violations =	29
Routed	798/7744 Partitions, Violations =	26
Routed	836/7744 Partitions, Violations =	31
Routed	874/7744 Partitions, Violations =	33
Routed	914/7744 Partitions, Violations =	33
Routed	957/7744 Partitions, Violations =	33
Routed	1001/7744 Partitions, Violations =	44
Routed	1046/7744 Partitions, Violations =	34
Routed	1064/7744 Partitions, Violations =	33
Routed	1102/7744 Partitions, Violations =	33
Routed	1140/7744 Partitions, Violations =	33
Routed	1183/7744 Partitions, Violations =	37
Routed	1232/7744 Partitions, Violations =	36
Routed	1254/7744 Partitions, Violations =	39
Routed	1292/7744 Partitions, Violations =	42
Routed	1333/7744 Partitions, Violations =	43
Routed	1385/7744 Partitions, Violations =	43
Routed	1406/7744 Partitions, Violations =	43
Routed	1444/7744 Partitions, Violations =	50
Routed	1492/7744 Partitions, Violations =	42
Routed	1520/7744 Partitions, Violations =	42
Routed	1558/7744 Partitions, Violations =	42
Routed	1603/7744 Partitions, Violations =	42
Routed	1634/7744 Partitions, Violations =	42
Routed	1672/7744 Partitions, Violations =	42
Routed	1718/7744 Partitions, Violations =	44
Routed	1748/7744 Partitions, Violations =	44
Routed	1786/7744 Partitions, Violations =	45
Routed	1837/7744 Partitions, Violations =	44
Routed	1862/7744 Partitions, Violations =	45
Routed	1902/7744 Partitions, Violations =	44
Routed	1938/7744 Partitions, Violations =	61
Routed	1976/7744 Partitions, Violations =	48
Routed	2023/7744 Partitions, Violations =	48
Routed	2052/7744 Partitions, Violations =	52
Routed	2091/7744 Partitions, Violations =	58
Routed	2128/7744 Partitions, Violations =	53
Routed	2166/7744 Partitions, Violations =	53
Routed	2218/7744 Partitions, Violations =	51
Routed	2242/7744 Partitions, Violations =	51
Routed	2285/7744 Partitions, Violations =	52
Routed	2318/7744 Partitions, Violations =	52
Routed	2356/7744 Partitions, Violations =	52
Routed	2394/7744 Partitions, Violations =	53
Routed	2432/7744 Partitions, Violations =	53
Routed	2470/7744 Partitions, Violations =	54
Routed	2508/7744 Partitions, Violations =	54
Routed	2546/7744 Partitions, Violations =	58
Routed	2584/7744 Partitions, Violations =	66
Routed	2622/7744 Partitions, Violations =	66
Routed	2660/7744 Partitions, Violations =	69
Routed	2708/7744 Partitions, Violations =	70
Routed	2736/7744 Partitions, Violations =	68
Routed	2782/7744 Partitions, Violations =	69
Routed	2812/7744 Partitions, Violations =	69
Routed	2858/7744 Partitions, Violations =	68
Routed	2888/7744 Partitions, Violations =	68
Routed	2936/7744 Partitions, Violations =	69
Routed	2964/7744 Partitions, Violations =	69
Routed	3014/7744 Partitions, Violations =	71
Routed	3040/7744 Partitions, Violations =	71
Routed	3092/7744 Partitions, Violations =	70
Routed	3116/7744 Partitions, Violations =	70
Routed	3171/7744 Partitions, Violations =	74
Routed	3192/7744 Partitions, Violations =	74
Routed	3230/7744 Partitions, Violations =	70
Routed	3268/7744 Partitions, Violations =	70
Routed	3306/7744 Partitions, Violations =	76
Routed	3344/7744 Partitions, Violations =	77
Routed	3382/7744 Partitions, Violations =	80
Routed	3420/7744 Partitions, Violations =	74
Routed	3458/7744 Partitions, Violations =	71
Routed	3497/7744 Partitions, Violations =	73
Routed	3534/7744 Partitions, Violations =	74
Routed	3581/7744 Partitions, Violations =	89
Routed	3610/7744 Partitions, Violations =	89
Routed	3666/7744 Partitions, Violations =	75
Routed	3686/7744 Partitions, Violations =	75
Routed	3724/7744 Partitions, Violations =	75
Routed	3762/7744 Partitions, Violations =	78
Routed	3800/7744 Partitions, Violations =	79
Routed	3840/7744 Partitions, Violations =	87
Routed	3876/7744 Partitions, Violations =	86
Routed	3928/7744 Partitions, Violations =	83
Routed	3952/7744 Partitions, Violations =	83
Routed	3990/7744 Partitions, Violations =	79
Routed	4028/7744 Partitions, Violations =	79
Routed	4066/7744 Partitions, Violations =	76
Routed	4104/7744 Partitions, Violations =	78
Routed	4142/7744 Partitions, Violations =	79
Routed	4186/7744 Partitions, Violations =	79
Routed	4218/7744 Partitions, Violations =	79
Routed	4270/7744 Partitions, Violations =	82
Routed	4294/7744 Partitions, Violations =	94
Routed	4332/7744 Partitions, Violations =	95
Routed	4370/7744 Partitions, Violations =	95
Routed	4408/7744 Partitions, Violations =	80
Routed	4446/7744 Partitions, Violations =	80
Routed	4484/7744 Partitions, Violations =	84
Routed	4522/7744 Partitions, Violations =	84
Routed	4560/7744 Partitions, Violations =	82
Routed	4598/7744 Partitions, Violations =	83
Routed	4636/7744 Partitions, Violations =	83
Routed	4675/7744 Partitions, Violations =	91
Routed	4712/7744 Partitions, Violations =	91
Routed	4753/7744 Partitions, Violations =	83
Routed	4788/7744 Partitions, Violations =	84
Routed	4829/7744 Partitions, Violations =	84
Routed	4864/7744 Partitions, Violations =	84
Routed	4905/7744 Partitions, Violations =	84
Routed	4940/7744 Partitions, Violations =	84
Routed	4980/7744 Partitions, Violations =	86
Routed	5016/7744 Partitions, Violations =	87
Routed	5054/7744 Partitions, Violations =	86
Routed	5092/7744 Partitions, Violations =	85
Routed	5130/7744 Partitions, Violations =	91
Routed	5168/7744 Partitions, Violations =	93
Routed	5206/7744 Partitions, Violations =	88
Routed	5244/7744 Partitions, Violations =	85
Routed	5282/7744 Partitions, Violations =	85
Routed	5340/7744 Partitions, Violations =	85
Routed	5358/7744 Partitions, Violations =	88
Routed	5409/7744 Partitions, Violations =	88
Routed	5434/7744 Partitions, Violations =	85
Routed	5477/7744 Partitions, Violations =	85
Routed	5510/7744 Partitions, Violations =	85
Routed	5548/7744 Partitions, Violations =	85
Routed	5586/7744 Partitions, Violations =	85
Routed	5624/7744 Partitions, Violations =	85
Routed	5673/7744 Partitions, Violations =	85
Routed	5700/7744 Partitions, Violations =	88
Routed	5738/7744 Partitions, Violations =	88
Routed	5776/7744 Partitions, Violations =	85
Routed	5814/7744 Partitions, Violations =	89
Routed	5860/7744 Partitions, Violations =	89
Routed	5890/7744 Partitions, Violations =	89
Routed	5928/7744 Partitions, Violations =	89
Routed	5981/7744 Partitions, Violations =	91
Routed	6004/7744 Partitions, Violations =	92
Routed	6042/7744 Partitions, Violations =	92
Routed	6080/7744 Partitions, Violations =	91
Routed	6118/7744 Partitions, Violations =	91
Routed	6156/7744 Partitions, Violations =	91
Routed	6211/7744 Partitions, Violations =	91
Routed	6232/7744 Partitions, Violations =	91
Routed	6270/7744 Partitions, Violations =	92
Routed	6320/7744 Partitions, Violations =	91
Routed	6346/7744 Partitions, Violations =	98
Routed	6384/7744 Partitions, Violations =	101
Routed	6425/7744 Partitions, Violations =	94
Routed	6476/7744 Partitions, Violations =	96
Routed	6498/7744 Partitions, Violations =	96
Routed	6536/7744 Partitions, Violations =	95
Routed	6580/7744 Partitions, Violations =	95
Routed	6628/7744 Partitions, Violations =	95
Routed	6650/7744 Partitions, Violations =	95
Routed	6688/7744 Partitions, Violations =	95
Routed	6726/7744 Partitions, Violations =	95
Routed	6766/7744 Partitions, Violations =	97
Routed	6810/7744 Partitions, Violations =	95
Routed	6853/7744 Partitions, Violations =	97
Routed	6895/7744 Partitions, Violations =	105
Routed	6936/7744 Partitions, Violations =	96
Routed	6976/7744 Partitions, Violations =	96
Routed	6992/7744 Partitions, Violations =	99
Routed	7030/7744 Partitions, Violations =	97
Routed	7068/7744 Partitions, Violations =	102
Routed	7106/7744 Partitions, Violations =	99
Routed	7161/7744 Partitions, Violations =	100
Routed	7195/7744 Partitions, Violations =	104
Routed	7228/7744 Partitions, Violations =	106
Routed	7260/7744 Partitions, Violations =	106
Routed	7296/7744 Partitions, Violations =	106
Routed	7350/7744 Partitions, Violations =	106
Routed	7378/7744 Partitions, Violations =	106
Routed	7410/7744 Partitions, Violations =	106
Routed	7456/7744 Partitions, Violations =	106
Routed	7507/7744 Partitions, Violations =	109

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	109
	@@@@ Total number of instance ports with antenna violations =	10

	Diff net spacing : 2
	Diff net via-cut spacing : 26
	Less than minimum area : 6
	Less than minimum edge length : 22
	Less than minimum width : 20
	Short : 23
	Internal-only types : 10

[Iter 0] Elapsed real time: 0:00:31 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[Iter 0] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 0] Total (MB): Used  142  Alloctr  143  Proc 2383 

End DR iteration 0 with 7744 parts

Start DR iteration 1: non-uniform partition
Routed	1/62 Partitions, Violations =	103
Routed	2/62 Partitions, Violations =	96
Routed	3/62 Partitions, Violations =	93
Routed	4/62 Partitions, Violations =	89
Routed	5/62 Partitions, Violations =	86
Routed	6/62 Partitions, Violations =	82
Routed	7/62 Partitions, Violations =	79
Routed	8/62 Partitions, Violations =	77
Routed	9/62 Partitions, Violations =	77
Routed	10/62 Partitions, Violations =	76
Routed	11/62 Partitions, Violations =	74
Routed	12/62 Partitions, Violations =	73
Routed	13/62 Partitions, Violations =	73
Routed	14/62 Partitions, Violations =	73
Routed	15/62 Partitions, Violations =	73
Routed	16/62 Partitions, Violations =	73
Routed	17/62 Partitions, Violations =	73
Routed	18/62 Partitions, Violations =	73
Routed	19/62 Partitions, Violations =	73
Routed	20/62 Partitions, Violations =	73
Routed	21/62 Partitions, Violations =	73
Routed	22/62 Partitions, Violations =	73
Routed	23/62 Partitions, Violations =	73
Routed	24/62 Partitions, Violations =	70
Routed	25/62 Partitions, Violations =	68
Routed	26/62 Partitions, Violations =	66
Routed	27/62 Partitions, Violations =	65
Routed	28/62 Partitions, Violations =	64
Routed	29/62 Partitions, Violations =	64
Routed	30/62 Partitions, Violations =	64
Routed	31/62 Partitions, Violations =	64
Routed	32/62 Partitions, Violations =	64
Routed	33/62 Partitions, Violations =	64
Routed	34/62 Partitions, Violations =	63
Routed	35/62 Partitions, Violations =	63
Routed	36/62 Partitions, Violations =	63
Routed	37/62 Partitions, Violations =	62
Routed	38/62 Partitions, Violations =	62
Routed	39/62 Partitions, Violations =	61
Routed	40/62 Partitions, Violations =	61
Routed	41/62 Partitions, Violations =	61
Routed	42/62 Partitions, Violations =	60
Routed	43/62 Partitions, Violations =	62
Routed	44/62 Partitions, Violations =	62
Routed	45/62 Partitions, Violations =	61
Routed	46/62 Partitions, Violations =	61
Routed	47/62 Partitions, Violations =	61
Routed	48/62 Partitions, Violations =	60
Routed	49/62 Partitions, Violations =	60
Routed	50/62 Partitions, Violations =	60
Routed	51/62 Partitions, Violations =	60
Routed	52/62 Partitions, Violations =	58
Routed	53/62 Partitions, Violations =	58
Routed	54/62 Partitions, Violations =	57
Routed	55/62 Partitions, Violations =	57
Routed	56/62 Partitions, Violations =	57
Routed	57/62 Partitions, Violations =	57
Routed	58/62 Partitions, Violations =	56
Routed	59/62 Partitions, Violations =	56
Routed	60/62 Partitions, Violations =	56
Routed	61/62 Partitions, Violations =	56
Routed	62/62 Partitions, Violations =	56

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	56
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 24
	Less than minimum area : 1
	Less than minimum edge length : 11
	Less than minimum width : 5
	Short : 13
	Internal-only types : 2

[Iter 1] Elapsed real time: 0:00:32 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[Iter 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 1] Total (MB): Used  142  Alloctr  143  Proc 2383 

End DR iteration 1 with 62 parts

Start DR iteration 2: non-uniform partition
Routed	1/43 Partitions, Violations =	55
Routed	2/43 Partitions, Violations =	55
Routed	3/43 Partitions, Violations =	53
Routed	4/43 Partitions, Violations =	53
Routed	5/43 Partitions, Violations =	53
Routed	6/43 Partitions, Violations =	54
Routed	7/43 Partitions, Violations =	54
Routed	8/43 Partitions, Violations =	54
Routed	9/43 Partitions, Violations =	53
Routed	10/43 Partitions, Violations =	54
Routed	11/43 Partitions, Violations =	55
Routed	12/43 Partitions, Violations =	56
Routed	13/43 Partitions, Violations =	58
Routed	14/43 Partitions, Violations =	58
Routed	15/43 Partitions, Violations =	58
Routed	16/43 Partitions, Violations =	58
Routed	17/43 Partitions, Violations =	58
Routed	18/43 Partitions, Violations =	58
Routed	19/43 Partitions, Violations =	58
Routed	20/43 Partitions, Violations =	55
Routed	21/43 Partitions, Violations =	54
Routed	22/43 Partitions, Violations =	53
Routed	23/43 Partitions, Violations =	52
Routed	24/43 Partitions, Violations =	51
Routed	25/43 Partitions, Violations =	50
Routed	26/43 Partitions, Violations =	49
Routed	27/43 Partitions, Violations =	48
Routed	28/43 Partitions, Violations =	47
Routed	29/43 Partitions, Violations =	46
Routed	30/43 Partitions, Violations =	45
Routed	31/43 Partitions, Violations =	44
Routed	32/43 Partitions, Violations =	43
Routed	33/43 Partitions, Violations =	42
Routed	34/43 Partitions, Violations =	41
Routed	35/43 Partitions, Violations =	40
Routed	36/43 Partitions, Violations =	39
Routed	37/43 Partitions, Violations =	38
Routed	38/43 Partitions, Violations =	37
Routed	39/43 Partitions, Violations =	36
Routed	40/43 Partitions, Violations =	35
Routed	41/43 Partitions, Violations =	32
Routed	42/43 Partitions, Violations =	32
Routed	43/43 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 2] Elapsed real time: 0:00:33 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[Iter 2] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 2] Total (MB): Used  142  Alloctr  143  Proc 2383 

End DR iteration 2 with 43 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	25/484 Partitions, Violations =	31
Checked	26/484 Partitions, Violations =	31
Checked	38/484 Partitions, Violations =	31
Checked	57/484 Partitions, Violations =	31
Checked	76/484 Partitions, Violations =	31
Checked	95/484 Partitions, Violations =	31
Checked	114/484 Partitions, Violations =	31
Checked	134/484 Partitions, Violations =	31
Checked	152/484 Partitions, Violations =	31
Checked	171/484 Partitions, Violations =	31
Checked	190/484 Partitions, Violations =	31
Checked	209/484 Partitions, Violations =	31
Checked	228/484 Partitions, Violations =	31
Checked	247/484 Partitions, Violations =	31
Checked	267/484 Partitions, Violations =	31
Checked	289/484 Partitions, Violations =	31
Checked	304/484 Partitions, Violations =	31
Checked	323/484 Partitions, Violations =	31
Checked	342/484 Partitions, Violations =	31
Checked	361/484 Partitions, Violations =	31
Checked	380/484 Partitions, Violations =	31
Checked	399/484 Partitions, Violations =	31
Checked	421/484 Partitions, Violations =	31
Checked	437/484 Partitions, Violations =	31
Checked	456/484 Partitions, Violations =	31
[DRC CHECK] Elapsed real time: 0:00:41 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:41 total=0:00:41
[DRC CHECK] Stage (MB): Used   25  Alloctr   25  Proc    0 
[DRC CHECK] Total (MB): Used  142  Alloctr  144  Proc 2383 
Start DR iteration 3: non-uniform partition
Routed	1/13 Partitions, Violations =	29
Routed	2/13 Partitions, Violations =	28
Routed	3/13 Partitions, Violations =	26
Routed	4/13 Partitions, Violations =	26
Routed	5/13 Partitions, Violations =	26
Routed	6/13 Partitions, Violations =	26
Routed	7/13 Partitions, Violations =	25
Routed	8/13 Partitions, Violations =	26
Routed	9/13 Partitions, Violations =	26
Routed	10/13 Partitions, Violations =	27
Routed	11/13 Partitions, Violations =	28
Routed	12/13 Partitions, Violations =	30
Routed	13/13 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 3] Elapsed real time: 0:00:42 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:42 total=0:00:42
[Iter 3] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 3] Total (MB): Used  142  Alloctr  144  Proc 2383 

End DR iteration 3 with 13 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	31
Routed	2/19 Partitions, Violations =	30
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	30
Routed	5/19 Partitions, Violations =	30
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	27
Routed	8/19 Partitions, Violations =	28
Routed	9/19 Partitions, Violations =	50
Routed	10/19 Partitions, Violations =	51
Routed	11/19 Partitions, Violations =	52
Routed	12/19 Partitions, Violations =	54
Routed	13/19 Partitions, Violations =	54
Routed	14/19 Partitions, Violations =	54
Routed	15/19 Partitions, Violations =	54
Routed	16/19 Partitions, Violations =	54
Routed	17/19 Partitions, Violations =	54
Routed	18/19 Partitions, Violations =	54
Routed	19/19 Partitions, Violations =	54

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	54
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13
	Internal-only types : 21

[Iter 4] Elapsed real time: 0:00:43 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:42 total=0:00:43
[Iter 4] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 4] Total (MB): Used  142  Alloctr  144  Proc 2383 

End DR iteration 4 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked	1/1 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  142  Alloctr  144  Proc 2383 

DR finished with 33 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13


Total Wire Length =                    1188077 micron
Total Number of Contacts =             272427
Total Number of Wires =                217734
Total Number of PtConns =              4633
Total Number of Routed Wires =       217734
Total Routed Wire Length =           1187442 micron
Total Number of Routed Contacts =       272427
	Layer             M1 :      21021 micron
	Layer             M2 :     328369 micron
	Layer             M3 :     503733 micron
	Layer             M4 :     187047 micron
	Layer             B1 :     101903 micron
	Layer             B2 :      36436 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        119
	Via         via5_2x1 :       2463
	Via         via5_1x2 :          9
	Via             via4 :        233
	Via         via4_2x1 :        507
	Via         via4_1x2 :       6012
	Via             via3 :        565
	Via         via3_2x1 :      26154
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2149
	Via   via3v(rot)_2x1 :       1634
	Via        via3v_1x2 :          1
	Via             via2 :       5002
	Via        via2(rot) :          1
	Via            via2v :         15
	Via            via2h :         13
	Via         via2_1x2 :      89138
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18653
	Via   via2v(rot)_2x1 :        170
	Via        via2v_1x2 :        558
	Via        via2v_2x1 :          1
	Via   via2v(rot)_1x2 :         49
	Via             via1 :      19416
	Via        via1(rot) :       3809
	Via            via1v :      11757
	Via            via1h :       2002
	Via       via1h(rot) :      24982
	Via         via1_2x1 :       8311
	Via    via1(rot)_1x2 :       2457
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       7011
	Via   via1v(rot)_1x2 :       2357
	Via        via1v_2x1 :        221
	Via        via1v_1x2 :      34496
	Via   via1v(rot)_2x1 :       1822

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 75.05% (204448 / 272427 vias)
 
    Layer V1         = 47.79% (56718  / 118684  vias)
        Weight 1     = 47.79% (56718   vias)
        Un-optimized = 52.21% (61966   vias)
    Layer V2         = 95.57% (108578 / 113609  vias)
        Weight 1     = 95.57% (108578  vias)
        Un-optimized =  4.43% (5031    vias)
    Layer V3         = 98.15% (29939  / 30504   vias)
        Weight 1     = 98.15% (29939   vias)
        Un-optimized =  1.85% (565     vias)
    Layer W0         = 96.55% (6519   / 6752    vias)
        Weight 1     = 96.55% (6519    vias)
        Un-optimized =  3.45% (233     vias)
    Layer W1         = 95.41% (2472   / 2591    vias)
        Weight 1     = 95.41% (2472    vias)
        Un-optimized =  4.59% (119     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 75.05% (204448 / 272427 vias)
 
    Layer V1         = 47.79% (56718  / 118684  vias)
    Layer V2         = 95.57% (108578 / 113609  vias)
    Layer V3         = 98.15% (29939  / 30504   vias)
    Layer W0         = 96.55% (6519   / 6752    vias)
    Layer W1         = 95.41% (2472   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 75.05% (204448 / 272427 vias)
 
    Layer V1         = 47.79% (56718  / 118684  vias)
        Weight 1     = 47.79% (56718   vias)
        Un-optimized = 52.21% (61966   vias)
    Layer V2         = 95.57% (108578 / 113609  vias)
        Weight 1     = 95.57% (108578  vias)
        Un-optimized =  4.43% (5031    vias)
    Layer V3         = 98.15% (29939  / 30504   vias)
        Weight 1     = 98.15% (29939   vias)
        Un-optimized =  1.85% (565     vias)
    Layer W0         = 96.55% (6519   / 6752    vias)
        Weight 1     = 96.55% (6519    vias)
        Un-optimized =  3.45% (233     vias)
    Layer W1         = 95.41% (2472   / 2591    vias)
        Weight 1     = 95.41% (2472    vias)
        Un-optimized =  4.59% (119     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:43 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:42 total=0:00:43
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used  135  Alloctr  136  Proc 2383 

Begin timing soft drc check ...

Created 448 soft drcs

Information: Merged away 127 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	354
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  136  Alloctr  137  Proc 2383 
Total number of nets = 33732, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Note - message 'ZRT-325' limit (1) exceeded.  Remainder will be suppressed.
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/48 Partitions, Violations =	34
Routed	2/48 Partitions, Violations =	34
Routed	3/48 Partitions, Violations =	34
Routed	4/48 Partitions, Violations =	34
Routed	5/48 Partitions, Violations =	34
Routed	6/48 Partitions, Violations =	34
Routed	7/48 Partitions, Violations =	34
Routed	8/48 Partitions, Violations =	34
Routed	9/48 Partitions, Violations =	34
Routed	10/48 Partitions, Violations =	34
Routed	11/48 Partitions, Violations =	34
Routed	12/48 Partitions, Violations =	34
Routed	13/48 Partitions, Violations =	34
Routed	14/48 Partitions, Violations =	34
Routed	15/48 Partitions, Violations =	34
Routed	16/48 Partitions, Violations =	34
Routed	17/48 Partitions, Violations =	34
Routed	18/48 Partitions, Violations =	34
Routed	19/48 Partitions, Violations =	34
Routed	20/48 Partitions, Violations =	34
Routed	21/48 Partitions, Violations =	34
Routed	22/48 Partitions, Violations =	34
Routed	23/48 Partitions, Violations =	34
Routed	24/48 Partitions, Violations =	34
Routed	25/48 Partitions, Violations =	34
Routed	26/48 Partitions, Violations =	34
Routed	27/48 Partitions, Violations =	34
Routed	28/48 Partitions, Violations =	34
Routed	29/48 Partitions, Violations =	34
Routed	30/48 Partitions, Violations =	37
Routed	31/48 Partitions, Violations =	40
Routed	32/48 Partitions, Violations =	40
Routed	33/48 Partitions, Violations =	40
Routed	34/48 Partitions, Violations =	40
Routed	35/48 Partitions, Violations =	50
Routed	36/48 Partitions, Violations =	50
Routed	37/48 Partitions, Violations =	52
Routed	38/48 Partitions, Violations =	52
Routed	39/48 Partitions, Violations =	52
Routed	40/48 Partitions, Violations =	52
Routed	41/48 Partitions, Violations =	54
Routed	42/48 Partitions, Violations =	54
Routed	43/48 Partitions, Violations =	54
Routed	44/48 Partitions, Violations =	54
Routed	45/48 Partitions, Violations =	58
Routed	46/48 Partitions, Violations =	58
Routed	47/48 Partitions, Violations =	59
Routed	48/48 Partitions, Violations =	55

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	63
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 6
	Less than minimum area : 1
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13
	Internal Soft Spacing types : 8

[Iter 0] Elapsed real time: 0:00:45 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:45
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 0] Total (MB): Used  143  Alloctr  145  Proc 2383 

End DR iteration 0 with 48 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	63
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 6
	Less than minimum area : 1
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13
	Internal Soft Spacing types : 8

[Iter 1] Elapsed real time: 0:00:46 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:46
[Iter 1] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 1] Total (MB): Used  143  Alloctr  145  Proc 2383 

End DR iteration 1 with 0 parts

Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)
	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked	1/4 Partitions, Violations =	43
Checked	2/4 Partitions, Violations =	42
Checked	3/4 Partitions, Violations =	41
Checked	4/4 Partitions, Violations =	40

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	40

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  143  Alloctr  145  Proc 2383 
[DR] Elapsed real time: 0:00:46 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:46
[DR] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR] Total (MB): Used  126  Alloctr  128  Proc 2383 
[DR: Done] Elapsed real time: 0:00:46 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:46
[DR: Done] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR: Done] Total (MB): Used  126  Alloctr  128  Proc 2383 


Finished timing optimization in DR ...



Begin DRC fixing after timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:46 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:46
[Dr init] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Dr init] Total (MB): Used  134  Alloctr  135  Proc 2383 
Total number of nets = 33732, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/19 Partitions, Violations =	40
Routed	2/19 Partitions, Violations =	39
Routed	3/19 Partitions, Violations =	39
Routed	4/19 Partitions, Violations =	37
Routed	5/19 Partitions, Violations =	36
Routed	6/19 Partitions, Violations =	34
Routed	7/19 Partitions, Violations =	34
Routed	8/19 Partitions, Violations =	33
Routed	9/19 Partitions, Violations =	31
Routed	10/19 Partitions, Violations =	32
Routed	11/19 Partitions, Violations =	33
Routed	12/19 Partitions, Violations =	35
Routed	13/19 Partitions, Violations =	36
Routed	14/19 Partitions, Violations =	36
Routed	15/19 Partitions, Violations =	36
Routed	16/19 Partitions, Violations =	36
Routed	17/19 Partitions, Violations =	36
Routed	18/19 Partitions, Violations =	36
Routed	19/19 Partitions, Violations =	35

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 6
	Less than minimum edge length : 10
	Less than minimum width : 6
	Short : 13

[Iter 0] Elapsed real time: 0:00:47 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:46 total=0:00:46
[Iter 0] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 0] Total (MB): Used  142  Alloctr  143  Proc 2383 

End DR iteration 0 with 19 parts

Start DR iteration 1: non-uniform partition
Routed	1/24 Partitions, Violations =	35
Routed	2/24 Partitions, Violations =	34
Routed	3/24 Partitions, Violations =	33
Routed	4/24 Partitions, Violations =	33
Routed	5/24 Partitions, Violations =	32
Routed	6/24 Partitions, Violations =	32
Routed	7/24 Partitions, Violations =	33
Routed	8/24 Partitions, Violations =	33
Routed	9/24 Partitions, Violations =	34
Routed	10/24 Partitions, Violations =	35
Routed	11/24 Partitions, Violations =	37
Routed	12/24 Partitions, Violations =	37
Routed	13/24 Partitions, Violations =	39
Routed	14/24 Partitions, Violations =	39
Routed	15/24 Partitions, Violations =	39
Routed	16/24 Partitions, Violations =	39
Routed	17/24 Partitions, Violations =	39
Routed	18/24 Partitions, Violations =	39
Routed	19/24 Partitions, Violations =	39
Routed	20/24 Partitions, Violations =	54
Routed	21/24 Partitions, Violations =	54
Routed	22/24 Partitions, Violations =	54
Routed	23/24 Partitions, Violations =	54
Routed	24/24 Partitions, Violations =	63

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	63
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 6
	Less than minimum edge length : 12
	Less than minimum width : 8
	Short : 13
	Internal-only types : 24

[Iter 1] Elapsed real time: 0:00:47 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:47 total=0:00:47
[Iter 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 1] Total (MB): Used  142  Alloctr  143  Proc 2383 

End DR iteration 1 with 24 parts

Start DR iteration 2: non-uniform partition
Routed	1/24 Partitions, Violations =	63
Routed	2/24 Partitions, Violations =	63
Routed	3/24 Partitions, Violations =	62
Routed	4/24 Partitions, Violations =	61
Routed	5/24 Partitions, Violations =	61
Routed	6/24 Partitions, Violations =	60
Routed	7/24 Partitions, Violations =	60
Routed	8/24 Partitions, Violations =	60
Routed	9/24 Partitions, Violations =	61
Routed	10/24 Partitions, Violations =	61
Routed	11/24 Partitions, Violations =	61
Routed	12/24 Partitions, Violations =	62
Routed	13/24 Partitions, Violations =	46
Routed	14/24 Partitions, Violations =	36
Routed	15/24 Partitions, Violations =	38
Routed	16/24 Partitions, Violations =	38
Routed	17/24 Partitions, Violations =	38
Routed	18/24 Partitions, Violations =	38
Routed	19/24 Partitions, Violations =	38
Routed	20/24 Partitions, Violations =	38
Routed	21/24 Partitions, Violations =	38
Routed	22/24 Partitions, Violations =	36
Routed	23/24 Partitions, Violations =	35
Routed	24/24 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 13
	Less than minimum width : 8
	Short : 13

[Iter 2] Elapsed real time: 0:00:48 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:48
[Iter 2] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 2] Total (MB): Used  142  Alloctr  143  Proc 2383 

End DR iteration 2 with 24 parts

Start DR iteration 3: non-uniform partition
Routed	1/19 Partitions, Violations =	34
Routed	2/19 Partitions, Violations =	34
Routed	3/19 Partitions, Violations =	34
Routed	4/19 Partitions, Violations =	32
Routed	5/19 Partitions, Violations =	30
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	29
Routed	8/19 Partitions, Violations =	28
Routed	9/19 Partitions, Violations =	29
Routed	10/19 Partitions, Violations =	30
Routed	11/19 Partitions, Violations =	31
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	31
Routed	14/19 Partitions, Violations =	31
Routed	15/19 Partitions, Violations =	31
Routed	16/19 Partitions, Violations =	31
Routed	17/19 Partitions, Violations =	31
Routed	18/19 Partitions, Violations =	31
Routed	19/19 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 3] Elapsed real time: 0:00:49 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:48
[Iter 3] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 3] Total (MB): Used  142  Alloctr  143  Proc 2383 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	30
Routed	2/19 Partitions, Violations =	28
Routed	3/19 Partitions, Violations =	28
Routed	4/19 Partitions, Violations =	28
Routed	5/19 Partitions, Violations =	27
Routed	6/19 Partitions, Violations =	27
Routed	7/19 Partitions, Violations =	25
Routed	8/19 Partitions, Violations =	26
Routed	9/19 Partitions, Violations =	27
Routed	10/19 Partitions, Violations =	27
Routed	11/19 Partitions, Violations =	27
Routed	12/19 Partitions, Violations =	27
Routed	13/19 Partitions, Violations =	27
Routed	14/19 Partitions, Violations =	27
Routed	15/19 Partitions, Violations =	27
Routed	16/19 Partitions, Violations =	27
Routed	17/19 Partitions, Violations =	27
Routed	18/19 Partitions, Violations =	27
Routed	19/19 Partitions, Violations =	27

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	27
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 9
	Less than minimum width : 5
	Short : 13

[Iter 4] Elapsed real time: 0:00:49 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:49 total=0:00:49
[Iter 4] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 4] Total (MB): Used  142  Alloctr  143  Proc 2383 

End DR iteration 4 with 19 parts

Start DR iteration 5: non-uniform partition
Routed	1/19 Partitions, Violations =	27
Routed	2/19 Partitions, Violations =	26
Routed	3/19 Partitions, Violations =	26
Routed	4/19 Partitions, Violations =	26
Routed	5/19 Partitions, Violations =	25
Routed	6/19 Partitions, Violations =	26
Routed	7/19 Partitions, Violations =	27
Routed	8/19 Partitions, Violations =	28
Routed	9/19 Partitions, Violations =	29
Routed	10/19 Partitions, Violations =	31
Routed	11/19 Partitions, Violations =	31
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	31
Routed	14/19 Partitions, Violations =	31
Routed	15/19 Partitions, Violations =	31
Routed	16/19 Partitions, Violations =	31
Routed	17/19 Partitions, Violations =	31
Routed	18/19 Partitions, Violations =	31
Routed	19/19 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 10
	Less than minimum width : 8
	Short : 13

[Iter 5] Elapsed real time: 0:00:50 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:49 total=0:00:50
[Iter 5] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 5] Total (MB): Used  142  Alloctr  143  Proc 2383 

End DR iteration 5 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:50 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:49 total=0:00:50
[DR] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DR] Total (MB): Used  126  Alloctr  127  Proc 2383 
[DR: Done] Elapsed real time: 0:00:50 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:49 total=0:00:50
[DR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  126  Alloctr  127  Proc 2383 

Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/iir_lpf/add/n289
Net 2 = khu_sensor_top/ads1292_filter/iir_lpf/add/n290
Net 3 = khu_sensor_top/ads1292_filter/iir_lpf/add/n291
Net 4 = khu_sensor_top/ads1292_filter/iir_lpf/add/n292
Net 5 = khu_sensor_top/ads1292_filter/iir_lpf/add/n293
Net 6 = khu_sensor_top/ads1292_filter/iir_lpf/add/n294
Net 7 = khu_sensor_top/ads1292_filter/iir_lpf/add/n295
Net 8 = khu_sensor_top/ads1292_filter/iir_lpf/add/n297
Net 9 = khu_sensor_top/ads1292_filter/iir_lpf/add/n299
Net 10 = khu_sensor_top/ads1292_filter/iir_lpf/add/n301
Net 11 = khu_sensor_top/ads1292_filter/iir_lpf/add/n303
Net 12 = khu_sensor_top/ads1292_filter/iir_lpf/add/n305
Net 13 = khu_sensor_top/ads1292_filter/iir_lpf/add/n307
Net 14 = khu_sensor_top/ads1292_filter/iir_lpf/add/n309
Net 15 = khu_sensor_top/ads1292_filter/iir_lpf/add/n311
Net 16 = khu_sensor_top/ads1292_filter/iir_lpf/add/n313
Net 17 = khu_sensor_top/ads1292_filter/iir_lpf/add/n315
Net 18 = khu_sensor_top/ads1292_filter/iir_lpf/add/n317
Net 19 = khu_sensor_top/ads1292_filter/iir_lpf/add/n319
Net 20 = khu_sensor_top/ads1292_filter/iir_lpf/add/n321
Net 21 = khu_sensor_top/ads1292_filter/iir_lpf/add/n323
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n7
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n103
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n104
Net 25 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n240
Net 26 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n241
Net 27 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n242
Net 28 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n244
Net 29 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n245
Net 30 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n246
Net 31 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n95
Net 32 = khu_sensor_top/ads1292_filter/iir_lpf/add/n73
Net 33 = khu_sensor_top/ads1292_filter/iir_lpf/add/n74
Net 34 = khu_sensor_top/ads1292_filter/iir_lpf/add/n101
Net 35 = khu_sensor_top/ads1292_filter/iir_lpf/add/n215
Net 36 = khu_sensor_top/ads1292_filter/iir_lpf/add/n217
Net 37 = khu_sensor_top/ads1292_filter/iir_lpf/add/n218
Net 38 = khu_sensor_top/ads1292_filter/iir_lpf/add/n219
Net 39 = khu_sensor_top/ads1292_filter/iir_lpf/add/n221
Net 40 = khu_sensor_top/ads1292_filter/iir_lpf/add/n222
Net 41 = khu_sensor_top/ads1292_filter/iir_lpf/add/n227
Net 42 = khu_sensor_top/ads1292_filter/iir_lpf/add/n228
Net 43 = khu_sensor_top/ads1292_filter/iir_lpf/add/n230
Net 44 = khu_sensor_top/ads1292_filter/iir_lpf/add/n231
Net 45 = khu_sensor_top/ads1292_filter/iir_lpf/add/n232
Net 46 = khu_sensor_top/ads1292_filter/iir_lpf/add/n249
Net 47 = khu_sensor_top/ads1292_filter/iir_lpf/add/n262
Net 48 = khu_sensor_top/ads1292_filter/iir_lpf/add/n264
Net 49 = khu_sensor_top/ads1292_filter/iir_lpf/add/n268
Net 50 = khu_sensor_top/ads1292_filter/iir_lpf/add/n270
Net 51 = khu_sensor_top/ads1292_filter/iir_lpf/add/n276
Net 52 = khu_sensor_top/ads1292_filter/iir_lpf/add/n277
Net 53 = khu_sensor_top/ads1292_filter/iir_lpf/add/n280
Net 54 = khu_sensor_top/ads1292_filter/iir_lpf/add/n285
Net 55 = khu_sensor_top/ads1292_filter/iir_lpf/add/n286
Net 56 = khu_sensor_top/ads1292_filter/iir_lpf/add/n287
Net 57 = khu_sensor_top/ads1292_filter/iir_lpf/add/n288
Net 58 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n367
Net 59 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n368
Net 60 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n153
Net 61 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n143
Net 62 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n144
Net 63 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n148
Net 64 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n149
Net 65 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n151
Net 66 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n152
Net 67 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n1
Net 68 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n197
Net 69 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n199
Net 70 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n201
Net 71 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n203
Net 72 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n205
Net 73 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n207
Net 74 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n1
Net 75 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n6
Net 76 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n29
Net 77 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n95
Net 78 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n141
Net 79 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n143
Net 80 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n150
Net 81 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n163
Net 82 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n166
Net 83 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n175
Net 84 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n176
Net 85 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n179
Net 86 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n239
Net 87 = khu_sensor_top/ads1292_filter/iir_hpf/add/n563
Net 88 = khu_sensor_top/ads1292_filter/iir_hpf/add/n564
Net 89 = khu_sensor_top/ads1292_filter/iir_hpf/add/n565
Net 90 = khu_sensor_top/ads1292_filter/iir_hpf/add/n566
Net 91 = khu_sensor_top/ads1292_filter/iir_hpf/add/n568
Net 92 = khu_sensor_top/ads1292_filter/iir_hpf/add/n569
Net 93 = khu_sensor_top/ads1292_filter/iir_hpf/add/n570
Net 94 = khu_sensor_top/ads1292_filter/iir_hpf/add/n573
Net 95 = khu_sensor_top/ads1292_filter/iir_hpf/add/n574
Net 96 = khu_sensor_top/ads1292_filter/iir_hpf/add/n577
Net 97 = khu_sensor_top/ads1292_filter/iir_hpf/add/n578
Net 98 = khu_sensor_top/ads1292_filter/iir_hpf/add/n579
Net 99 = khu_sensor_top/ads1292_filter/iir_hpf/add/n580
Net 100 = khu_sensor_top/ads1292_filter/iir_hpf/add/n581
.... and 3109 other nets
Total number of changed nets = 3209 (out of 33732)

[DR: Done] Elapsed real time: 0:00:50 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:49 total=0:00:50
[DR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  126  Alloctr  127  Proc 2383 
[ECO: DR] Elapsed real time: 0:01:05 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:04 total=0:01:05
[ECO: DR] Stage (MB): Used  116  Alloctr  117  Proc    0 
[ECO: DR] Total (MB): Used  126  Alloctr  127  Proc 2383 

ECO Route finished with 1 open nets, of which 0 are frozen

ECO Route finished with 31 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	Less than minimum edge length : 10
	Less than minimum width : 8
	Short : 13



Total Wire Length =                    1188104 micron
Total Number of Contacts =             272421
Total Number of Wires =                217883
Total Number of PtConns =              4691
Total Number of Routed Wires =       217883
Total Routed Wire Length =           1187456 micron
Total Number of Routed Contacts =       272421
	Layer             M1 :      21021 micron
	Layer             M2 :     328283 micron
	Layer             M3 :     503625 micron
	Layer             M4 :     187183 micron
	Layer             B1 :     101988 micron
	Layer             B2 :      36435 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        120
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        257
	Via         via4_2x1 :        507
	Via         via4_1x2 :       6001
	Via             via3 :        689
	Via         via3_2x1 :      26100
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2143
	Via   via3v(rot)_2x1 :       1633
	Via        via3v_1x2 :          1
	Via             via2 :       5314
	Via            via2v :         15
	Via            via2h :         17
	Via         via2_1x2 :      88849
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18553
	Via   via2v(rot)_2x1 :        169
	Via        via2v_1x2 :        557
	Via        via2v_2x1 :          1
	Via   via2v(rot)_1x2 :         49
	Via             via1 :      19454
	Via        via1(rot) :       3874
	Via            via1v :      11879
	Via            via1h :       2007
	Via       via1h(rot) :      24920
	Via         via1_2x1 :       8286
	Via    via1(rot)_1x2 :       2455
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       6990
	Via   via1v(rot)_1x2 :       2351
	Via        via1v_2x1 :        217
	Via        via1v_1x2 :      34384
	Via   via1v(rot)_2x1 :       1818

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.81% (203810 / 272421 vias)
 
    Layer V1         = 47.64% (56544  / 118678  vias)
        Weight 1     = 47.64% (56544   vias)
        Un-optimized = 52.36% (62134   vias)
    Layer V2         = 95.29% (108187 / 113533  vias)
        Weight 1     = 95.29% (108187  vias)
        Un-optimized =  4.71% (5346    vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
        Weight 1     = 97.75% (29878   vias)
        Un-optimized =  2.25% (689     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.81% (203810 / 272421 vias)
 
    Layer V1         = 47.64% (56544  / 118678  vias)
    Layer V2         = 95.29% (108187 / 113533  vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.81% (203810 / 272421 vias)
 
    Layer V1         = 47.64% (56544  / 118678  vias)
        Weight 1     = 47.64% (56544   vias)
        Un-optimized = 52.36% (62134   vias)
    Layer V2         = 95.29% (108187 / 113533  vias)
        Weight 1     = 95.29% (108187  vias)
        Un-optimized =  4.71% (5346    vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
        Weight 1     = 97.75% (29878   vias)
        Un-optimized =  2.25% (689     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 

Total number of nets = 33732
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 31
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1188104 micron
Total Number of Contacts =             272421
Total Number of Wires =                217883
Total Number of PtConns =              4691
Total Number of Routed Wires =       217883
Total Routed Wire Length =           1187456 micron
Total Number of Routed Contacts =       272421
	Layer             M1 :      21021 micron
	Layer             M2 :     328283 micron
	Layer             M3 :     503625 micron
	Layer             M4 :     187183 micron
	Layer             B1 :     101988 micron
	Layer             B2 :      36435 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        120
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        257
	Via         via4_2x1 :        507
	Via         via4_1x2 :       6001
	Via             via3 :        689
	Via         via3_2x1 :      26100
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2143
	Via   via3v(rot)_2x1 :       1633
	Via        via3v_1x2 :          1
	Via             via2 :       5314
	Via            via2v :         15
	Via            via2h :         17
	Via         via2_1x2 :      88849
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18553
	Via   via2v(rot)_2x1 :        169
	Via        via2v_1x2 :        557
	Via        via2v_2x1 :          1
	Via   via2v(rot)_1x2 :         49
	Via             via1 :      19454
	Via        via1(rot) :       3874
	Via            via1v :      11879
	Via            via1h :       2007
	Via       via1h(rot) :      24920
	Via         via1_2x1 :       8286
	Via    via1(rot)_1x2 :       2455
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       6990
	Via   via1v(rot)_1x2 :       2351
	Via        via1v_2x1 :        217
	Via        via1v_1x2 :      34384
	Via   via1v(rot)_2x1 :       1818

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.81% (203810 / 272421 vias)
 
    Layer V1         = 47.64% (56544  / 118678  vias)
        Weight 1     = 47.64% (56544   vias)
        Un-optimized = 52.36% (62134   vias)
    Layer V2         = 95.29% (108187 / 113533  vias)
        Weight 1     = 95.29% (108187  vias)
        Un-optimized =  4.71% (5346    vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
        Weight 1     = 97.75% (29878   vias)
        Un-optimized =  2.25% (689     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.81% (203810 / 272421 vias)
 
    Layer V1         = 47.64% (56544  / 118678  vias)
    Layer V2         = 95.29% (108187 / 113533  vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.81% (203810 / 272421 vias)
 
    Layer V1         = 47.64% (56544  / 118678  vias)
        Weight 1     = 47.64% (56544   vias)
        Un-optimized = 52.36% (62134   vias)
    Layer V2         = 95.29% (108187 / 113533  vias)
        Weight 1     = 95.29% (108187  vias)
        Un-optimized =  4.71% (5346    vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
        Weight 1     = 97.75% (29878   vias)
        Un-optimized =  2.25% (689     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  126  Alloctr  127  Proc 2383 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  130  Alloctr  131  Proc 2383 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  184  Alloctr  186  Proc 2383 
Net statistics:
Total number of nets     = 33732
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33716 nets are fully connected,
 of which 33716 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  195  Alloctr  197  Proc 2383 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  193  Alloctr  210  Proc 2383 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  195  Alloctr  212  Proc 2383 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  195  Alloctr  212  Proc 2383 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  195  Alloctr  212  Proc 2383 
Initial. Routing result:
Initial. Both Dirs: Overflow =   298 Max = 4 GRCs =   235 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   295 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   290 Max = 4 (GRCs =  5) GRCs =   227 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2084.62
Initial. Layer M1 wire length = 255.10
Initial. Layer M2 wire length = 831.50
Initial. Layer M3 wire length = 994.83
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 39
Initial. Via via1 count = 9
Initial. Via via2 count = 27
Initial. Via via3 count = 3
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  195  Alloctr  212  Proc 2383 
phase1. Routing result:
phase1. Both Dirs: Overflow =   298 Max = 4 GRCs =   235 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   295 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   290 Max = 4 (GRCs =  5) GRCs =   227 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2084.62
phase1. Layer M1 wire length = 255.10
phase1. Layer M2 wire length = 831.50
phase1. Layer M3 wire length = 994.83
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 39
phase1. Via via1 count = 9
phase1. Via via2 count = 27
phase1. Via via3 count = 3
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  195  Alloctr  212  Proc 2383 
phase2. Routing result:
phase2. Both Dirs: Overflow =   298 Max = 4 GRCs =   235 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   295 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   290 Max = 4 (GRCs =  5) GRCs =   227 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2084.62
phase2. Layer M1 wire length = 255.10
phase2. Layer M2 wire length = 831.50
phase2. Layer M3 wire length = 994.83
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 39
phase2. Via via1 count = 9
phase2. Via via2 count = 27
phase2. Via via3 count = 3
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  195  Alloctr  212  Proc 2383 

Congestion utilization per direction:
Average vertical track utilization   =  4.10 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.67 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  180  Alloctr  182  Proc 2383 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  180  Alloctr  182  Proc 2383 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  130  Alloctr  132  Proc 2383 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  130  Alloctr  132  Proc 2383 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  131  Alloctr  132  Proc 2383 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 65 of 121


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  131  Alloctr  132  Proc 2383 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  131  Alloctr  132  Proc 2383 

Number of wires with overlap after iteration 1 = 27 of 96


Wire length and via report:
---------------------------
Number of M1 wires: 2 		 CONT1: 0
Number of M2 wires: 54 		 via1: 9
Number of M3 wires: 37 		 via2: 46
Number of M4 wires: 3 		 via3: 5
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 96 		 vias: 60

Total M1 wire length: 254.2
Total M2 wire length: 834.7
Total M3 wire length: 991.9
Total M4 wire length: 5.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2086.1

Longest M1 wire length: 183.0
Longest M2 wire length: 128.3
Longest M3 wire length: 158.6
Longest M4 wire length: 2.4
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1151215 1288029 1151315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1151215 1288025 1151315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Warning: Shape {1003215 1288029 1003315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1003215 1288025 1003315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  126  Alloctr  128  Proc 2383 
[SPCL ECO: CDR] Elapsed real time: 0:00:04 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  126  Alloctr  128  Proc 2383 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	31
Checked	19/484 Partitions, Violations =	31
Checked	38/484 Partitions, Violations =	31
Checked	57/484 Partitions, Violations =	32
Checked	76/484 Partitions, Violations =	40
Checked	95/484 Partitions, Violations =	40
Checked	114/484 Partitions, Violations =	40
Checked	133/484 Partitions, Violations =	40
Checked	152/484 Partitions, Violations =	40
Checked	171/484 Partitions, Violations =	41
Checked	190/484 Partitions, Violations =	47
Checked	209/484 Partitions, Violations =	65
Checked	228/484 Partitions, Violations =	65
Checked	247/484 Partitions, Violations =	72
Checked	266/484 Partitions, Violations =	72
Checked	285/484 Partitions, Violations =	72
Checked	304/484 Partitions, Violations =	72
Checked	323/484 Partitions, Violations =	72
Checked	342/484 Partitions, Violations =	72
Checked	361/484 Partitions, Violations =	72
Checked	380/484 Partitions, Violations =	72
Checked	399/484 Partitions, Violations =	72
Checked	418/484 Partitions, Violations =	72
Checked	437/484 Partitions, Violations =	72
Checked	456/484 Partitions, Violations =	88
Checked	475/484 Partitions, Violations =	95

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	95

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  143  Alloctr  144  Proc 2383 

Total Wire Length =                    1188101 micron
Total Number of Contacts =             272409
Total Number of Wires =                217864
Total Number of PtConns =              4687
Total Number of Routed Wires =       217864
Total Routed Wire Length =           1187454 micron
Total Number of Routed Contacts =       272409
	Layer             M1 :      21095 micron
	Layer             M2 :     328282 micron
	Layer             M3 :     503551 micron
	Layer             M4 :     187182 micron
	Layer             B1 :     101988 micron
	Layer             B2 :      36435 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        120
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        257
	Via         via4_2x1 :        507
	Via         via4_1x2 :       6001
	Via             via3 :        689
	Via         via3_2x1 :      26100
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2143
	Via   via3v(rot)_2x1 :       1633
	Via        via3v_1x2 :          1
	Via             via2 :       5306
	Via            via2v :         14
	Via            via2h :         15
	Via         via2_1x2 :      88846
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18553
	Via   via2v(rot)_2x1 :        169
	Via        via2v_1x2 :        557
	Via        via2v_2x1 :          1
	Via   via2v(rot)_1x2 :         49
	Via             via1 :      19456
	Via        via1(rot) :       3874
	Via            via1v :      11879
	Via            via1h :       2007
	Via       via1h(rot) :      24920
	Via         via1_2x1 :       8286
	Via    via1(rot)_1x2 :       2455
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       6990
	Via   via1v(rot)_1x2 :       2351
	Via        via1v_2x1 :        217
	Via        via1v_1x2 :      34384
	Via   via1v(rot)_2x1 :       1818

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.82% (203807 / 272409 vias)
 
    Layer V1         = 47.64% (56544  / 118680  vias)
        Weight 1     = 47.64% (56544   vias)
        Un-optimized = 52.36% (62136   vias)
    Layer V2         = 95.30% (108184 / 113519  vias)
        Weight 1     = 95.30% (108184  vias)
        Un-optimized =  4.70% (5335    vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
        Weight 1     = 97.75% (29878   vias)
        Un-optimized =  2.25% (689     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.82% (203807 / 272409 vias)
 
    Layer V1         = 47.64% (56544  / 118680  vias)
    Layer V2         = 95.30% (108184 / 113519  vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.82% (203807 / 272409 vias)
 
    Layer V1         = 47.64% (56544  / 118680  vias)
        Weight 1     = 47.64% (56544   vias)
        Un-optimized = 52.36% (62136   vias)
    Layer V2         = 95.30% (108184 / 113519  vias)
        Weight 1     = 95.30% (108184  vias)
        Un-optimized =  4.70% (5335    vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
        Weight 1     = 97.75% (29878   vias)
        Un-optimized =  2.25% (689     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
Start net based rule analysis
Antenna DRC for net TIEHIMTR_U213_net; Net top lay M3
	ICell pad43; master port CLTCH
		Antenna/diode mode 1/6; wlay M2; gArea 0.02000000; allowed ratio/ratio 270.00000000/363.83850098
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 7 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  143  Alloctr  144  Proc 2383 
Total number of nets = 33732, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/21 Partitions, Violations =	86
Routed	2/21 Partitions, Violations =	79
Routed	3/21 Partitions, Violations =	72
Routed	4/21 Partitions, Violations =	65
Routed	5/21 Partitions, Violations =	57
Routed	6/21 Partitions, Violations =	50
Routed	7/21 Partitions, Violations =	45
Routed	8/21 Partitions, Violations =	41
Routed	9/21 Partitions, Violations =	41
Routed	10/21 Partitions, Violations =	41
Routed	11/21 Partitions, Violations =	41
Routed	12/21 Partitions, Violations =	41
Routed	13/21 Partitions, Violations =	42
Routed	14/21 Partitions, Violations =	43
Routed	15/21 Partitions, Violations =	44
Routed	16/21 Partitions, Violations =	44
Routed	17/21 Partitions, Violations =	43
Routed	18/21 Partitions, Violations =	42
Routed	19/21 Partitions, Violations =	40
Routed	20/21 Partitions, Violations =	39
Routed	21/21 Partitions, Violations =	38

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	38
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 13
	Less than minimum width : 12
	Short : 13

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  143  Alloctr  144  Proc 2383 

End DR iteration 0 with 21 parts

Start DR iteration 1: non-uniform partition
Routed	1/19 Partitions, Violations =	38
Routed	2/19 Partitions, Violations =	38
Routed	3/19 Partitions, Violations =	36
Routed	4/19 Partitions, Violations =	35
Routed	5/19 Partitions, Violations =	35
Routed	6/19 Partitions, Violations =	35
Routed	7/19 Partitions, Violations =	35
Routed	8/19 Partitions, Violations =	35
Routed	9/19 Partitions, Violations =	35
Routed	10/19 Partitions, Violations =	35
Routed	11/19 Partitions, Violations =	34
Routed	12/19 Partitions, Violations =	33
Routed	13/19 Partitions, Violations =	34
Routed	14/19 Partitions, Violations =	34
Routed	15/19 Partitions, Violations =	34
Routed	16/19 Partitions, Violations =	34
Routed	17/19 Partitions, Violations =	34
Routed	18/19 Partitions, Violations =	34
Routed	19/19 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 12
	Less than minimum width : 9
	Short : 13

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  143  Alloctr  144  Proc 2383 

End DR iteration 1 with 19 parts

Start DR iteration 2: non-uniform partition
Routed	1/19 Partitions, Violations =	33
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	32
Routed	4/19 Partitions, Violations =	32
Routed	5/19 Partitions, Violations =	30
Routed	6/19 Partitions, Violations =	28
Routed	7/19 Partitions, Violations =	27
Routed	8/19 Partitions, Violations =	27
Routed	9/19 Partitions, Violations =	27
Routed	10/19 Partitions, Violations =	28
Routed	11/19 Partitions, Violations =	27
Routed	12/19 Partitions, Violations =	26
Routed	13/19 Partitions, Violations =	26
Routed	14/19 Partitions, Violations =	26
Routed	15/19 Partitions, Violations =	26
Routed	16/19 Partitions, Violations =	26
Routed	17/19 Partitions, Violations =	26
Routed	18/19 Partitions, Violations =	26
Routed	19/19 Partitions, Violations =	26

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	26
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 8
	Less than minimum width : 5
	Short : 13

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  143  Alloctr  144  Proc 2383 

End DR iteration 2 with 19 parts

Start DR iteration 3: non-uniform partition
Routed	1/19 Partitions, Violations =	26
Routed	2/19 Partitions, Violations =	26
Routed	3/19 Partitions, Violations =	26
Routed	4/19 Partitions, Violations =	26
Routed	5/19 Partitions, Violations =	26
Routed	6/19 Partitions, Violations =	27
Routed	7/19 Partitions, Violations =	28
Routed	8/19 Partitions, Violations =	28
Routed	9/19 Partitions, Violations =	30
Routed	10/19 Partitions, Violations =	30
Routed	11/19 Partitions, Violations =	31
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	33
Routed	14/19 Partitions, Violations =	33
Routed	15/19 Partitions, Violations =	33
Routed	16/19 Partitions, Violations =	33
Routed	17/19 Partitions, Violations =	33
Routed	18/19 Partitions, Violations =	33
Routed	19/19 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13

[Iter 3] Elapsed real time: 0:00:04 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  143  Alloctr  144  Proc 2383 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	31
Routed	2/19 Partitions, Violations =	31
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	29
Routed	5/19 Partitions, Violations =	29
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	29
Routed	8/19 Partitions, Violations =	29
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	27
Routed	11/19 Partitions, Violations =	27
Routed	12/19 Partitions, Violations =	29
Routed	13/19 Partitions, Violations =	31
Routed	14/19 Partitions, Violations =	31
Routed	15/19 Partitions, Violations =	31
Routed	16/19 Partitions, Violations =	31
Routed	17/19 Partitions, Violations =	31
Routed	18/19 Partitions, Violations =	31
Routed	19/19 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 4] Elapsed real time: 0:00:04 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  143  Alloctr  144  Proc 2383 

End DR iteration 4 with 19 parts

Start DR iteration 5: non-uniform partition
Routed	1/19 Partitions, Violations =	31
Routed	2/19 Partitions, Violations =	30
Routed	3/19 Partitions, Violations =	28
Routed	4/19 Partitions, Violations =	28
Routed	5/19 Partitions, Violations =	28
Routed	6/19 Partitions, Violations =	27
Routed	7/19 Partitions, Violations =	26
Routed	8/19 Partitions, Violations =	27
Routed	9/19 Partitions, Violations =	27
Routed	10/19 Partitions, Violations =	27
Routed	11/19 Partitions, Violations =	28
Routed	12/19 Partitions, Violations =	30
Routed	13/19 Partitions, Violations =	31
Routed	14/19 Partitions, Violations =	31
Routed	15/19 Partitions, Violations =	31
Routed	16/19 Partitions, Violations =	31
Routed	17/19 Partitions, Violations =	31
Routed	18/19 Partitions, Violations =	31
Routed	19/19 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 12
	Less than minimum width : 6
	Short : 13

[Iter 5] Elapsed real time: 0:00:05 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  143  Alloctr  144  Proc 2383 

End DR iteration 5 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/iir_lpf/add/n289
Net 2 = khu_sensor_top/ads1292_filter/iir_lpf/add/n290
Net 3 = khu_sensor_top/ads1292_filter/iir_lpf/add/n291
Net 4 = khu_sensor_top/ads1292_filter/iir_lpf/add/n292
Net 5 = khu_sensor_top/ads1292_filter/iir_lpf/add/n293
Net 6 = khu_sensor_top/ads1292_filter/iir_lpf/add/n294
Net 7 = khu_sensor_top/ads1292_filter/iir_lpf/add/n295
Net 8 = khu_sensor_top/ads1292_filter/iir_lpf/add/n297
Net 9 = khu_sensor_top/ads1292_filter/iir_lpf/add/n299
Net 10 = khu_sensor_top/ads1292_filter/iir_lpf/add/n301
Net 11 = khu_sensor_top/ads1292_filter/iir_lpf/add/n303
Net 12 = khu_sensor_top/ads1292_filter/iir_lpf/add/n305
Net 13 = khu_sensor_top/ads1292_filter/iir_lpf/add/n307
Net 14 = khu_sensor_top/ads1292_filter/iir_lpf/add/n309
Net 15 = khu_sensor_top/ads1292_filter/iir_lpf/add/n311
Net 16 = khu_sensor_top/ads1292_filter/iir_lpf/add/n313
Net 17 = khu_sensor_top/ads1292_filter/iir_lpf/add/n315
Net 18 = khu_sensor_top/ads1292_filter/iir_lpf/add/n317
Net 19 = khu_sensor_top/ads1292_filter/iir_lpf/add/n319
Net 20 = khu_sensor_top/ads1292_filter/iir_lpf/add/n321
Net 21 = khu_sensor_top/ads1292_filter/iir_lpf/add/n323
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n7
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n103
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n104
Net 25 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n240
Net 26 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n241
Net 27 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n242
Net 28 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n244
Net 29 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n245
Net 30 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n246
Net 31 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n95
Net 32 = khu_sensor_top/ads1292_filter/iir_lpf/add/n73
Net 33 = khu_sensor_top/ads1292_filter/iir_lpf/add/n74
Net 34 = khu_sensor_top/ads1292_filter/iir_lpf/add/n101
Net 35 = khu_sensor_top/ads1292_filter/iir_lpf/add/n215
Net 36 = khu_sensor_top/ads1292_filter/iir_lpf/add/n217
Net 37 = khu_sensor_top/ads1292_filter/iir_lpf/add/n218
Net 38 = khu_sensor_top/ads1292_filter/iir_lpf/add/n219
Net 39 = khu_sensor_top/ads1292_filter/iir_lpf/add/n221
Net 40 = khu_sensor_top/ads1292_filter/iir_lpf/add/n222
Net 41 = khu_sensor_top/ads1292_filter/iir_lpf/add/n227
Net 42 = khu_sensor_top/ads1292_filter/iir_lpf/add/n228
Net 43 = khu_sensor_top/ads1292_filter/iir_lpf/add/n230
Net 44 = khu_sensor_top/ads1292_filter/iir_lpf/add/n231
Net 45 = khu_sensor_top/ads1292_filter/iir_lpf/add/n232
Net 46 = khu_sensor_top/ads1292_filter/iir_lpf/add/n249
Net 47 = khu_sensor_top/ads1292_filter/iir_lpf/add/n262
Net 48 = khu_sensor_top/ads1292_filter/iir_lpf/add/n264
Net 49 = khu_sensor_top/ads1292_filter/iir_lpf/add/n268
Net 50 = khu_sensor_top/ads1292_filter/iir_lpf/add/n270
Net 51 = khu_sensor_top/ads1292_filter/iir_lpf/add/n276
Net 52 = khu_sensor_top/ads1292_filter/iir_lpf/add/n277
Net 53 = khu_sensor_top/ads1292_filter/iir_lpf/add/n280
Net 54 = khu_sensor_top/ads1292_filter/iir_lpf/add/n285
Net 55 = khu_sensor_top/ads1292_filter/iir_lpf/add/n286
Net 56 = khu_sensor_top/ads1292_filter/iir_lpf/add/n287
Net 57 = khu_sensor_top/ads1292_filter/iir_lpf/add/n288
Net 58 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n367
Net 59 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n368
Net 60 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n153
Net 61 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n143
Net 62 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n144
Net 63 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n148
Net 64 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n149
Net 65 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n151
Net 66 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n152
Net 67 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n1
Net 68 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n197
Net 69 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n199
Net 70 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n201
Net 71 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n203
Net 72 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n205
Net 73 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n207
Net 74 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n1
Net 75 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n6
Net 76 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n29
Net 77 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n95
Net 78 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n141
Net 79 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n143
Net 80 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n150
Net 81 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n163
Net 82 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n166
Net 83 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n175
Net 84 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n176
Net 85 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n179
Net 86 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n239
Net 87 = khu_sensor_top/ads1292_filter/iir_hpf/add/n563
Net 88 = khu_sensor_top/ads1292_filter/iir_hpf/add/n564
Net 89 = khu_sensor_top/ads1292_filter/iir_hpf/add/n565
Net 90 = khu_sensor_top/ads1292_filter/iir_hpf/add/n566
Net 91 = khu_sensor_top/ads1292_filter/iir_hpf/add/n568
Net 92 = khu_sensor_top/ads1292_filter/iir_hpf/add/n569
Net 93 = khu_sensor_top/ads1292_filter/iir_hpf/add/n570
Net 94 = khu_sensor_top/ads1292_filter/iir_hpf/add/n573
Net 95 = khu_sensor_top/ads1292_filter/iir_hpf/add/n574
Net 96 = khu_sensor_top/ads1292_filter/iir_hpf/add/n577
Net 97 = khu_sensor_top/ads1292_filter/iir_hpf/add/n578
Net 98 = khu_sensor_top/ads1292_filter/iir_hpf/add/n579
Net 99 = khu_sensor_top/ads1292_filter/iir_hpf/add/n580
Net 100 = khu_sensor_top/ads1292_filter/iir_hpf/add/n581
.... and 3109 other nets
Total number of changed nets = 3209 (out of 33732)

[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  126  Alloctr  128  Proc 2383 
[SPCL ECO: DR] Elapsed real time: 0:00:09 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  126  Alloctr  128  Proc 2383 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 31 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	Less than minimum edge length : 12
	Less than minimum width : 6
	Short : 13



Total Wire Length =                    1188103 micron
Total Number of Contacts =             272410
Total Number of Wires =                217873
Total Number of PtConns =              4690
Total Number of Routed Wires =       217873
Total Routed Wire Length =           1187454 micron
Total Number of Routed Contacts =       272410
	Layer             M1 :      21095 micron
	Layer             M2 :     328282 micron
	Layer             M3 :     503551 micron
	Layer             M4 :     187182 micron
	Layer             B1 :     101988 micron
	Layer             B2 :      36435 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        120
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        257
	Via         via4_2x1 :        507
	Via         via4_1x2 :       6001
	Via             via3 :        689
	Via         via3_2x1 :      26100
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2143
	Via   via3v(rot)_2x1 :       1633
	Via        via3v_1x2 :          1
	Via             via2 :       5306
	Via            via2v :         15
	Via            via2h :         15
	Via         via2_1x2 :      88846
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18553
	Via   via2v(rot)_2x1 :        169
	Via        via2v_1x2 :        557
	Via        via2v_2x1 :          1
	Via   via2v(rot)_1x2 :         49
	Via             via1 :      19456
	Via        via1(rot) :       3874
	Via            via1v :      11879
	Via            via1h :       2007
	Via       via1h(rot) :      24920
	Via         via1_2x1 :       8286
	Via    via1(rot)_1x2 :       2455
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       6990
	Via   via1v(rot)_1x2 :       2351
	Via        via1v_2x1 :        217
	Via        via1v_1x2 :      34384
	Via   via1v(rot)_2x1 :       1818

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.82% (203807 / 272410 vias)
 
    Layer V1         = 47.64% (56544  / 118680  vias)
        Weight 1     = 47.64% (56544   vias)
        Un-optimized = 52.36% (62136   vias)
    Layer V2         = 95.30% (108184 / 113520  vias)
        Weight 1     = 95.30% (108184  vias)
        Un-optimized =  4.70% (5336    vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
        Weight 1     = 97.75% (29878   vias)
        Un-optimized =  2.25% (689     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.82% (203807 / 272410 vias)
 
    Layer V1         = 47.64% (56544  / 118680  vias)
    Layer V2         = 95.30% (108184 / 113520  vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.82% (203807 / 272410 vias)
 
    Layer V1         = 47.64% (56544  / 118680  vias)
        Weight 1     = 47.64% (56544   vias)
        Un-optimized = 52.36% (62136   vias)
    Layer V2         = 95.30% (108184 / 113520  vias)
        Weight 1     = 95.30% (108184  vias)
        Un-optimized =  4.70% (5336    vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
        Weight 1     = 97.75% (29878   vias)
        Un-optimized =  2.25% (689     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 

Total number of nets = 33732
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 31
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1188103 micron
Total Number of Contacts =             272410
Total Number of Wires =                217873
Total Number of PtConns =              4690
Total Number of Routed Wires =       217873
Total Routed Wire Length =           1187454 micron
Total Number of Routed Contacts =       272410
	Layer             M1 :      21095 micron
	Layer             M2 :     328282 micron
	Layer             M3 :     503551 micron
	Layer             M4 :     187182 micron
	Layer             B1 :     101988 micron
	Layer             B2 :      36435 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        120
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        257
	Via         via4_2x1 :        507
	Via         via4_1x2 :       6001
	Via             via3 :        689
	Via         via3_2x1 :      26100
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2143
	Via   via3v(rot)_2x1 :       1633
	Via        via3v_1x2 :          1
	Via             via2 :       5306
	Via            via2v :         15
	Via            via2h :         15
	Via         via2_1x2 :      88846
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18553
	Via   via2v(rot)_2x1 :        169
	Via        via2v_1x2 :        557
	Via        via2v_2x1 :          1
	Via   via2v(rot)_1x2 :         49
	Via             via1 :      19456
	Via        via1(rot) :       3874
	Via            via1v :      11879
	Via            via1h :       2007
	Via       via1h(rot) :      24920
	Via         via1_2x1 :       8286
	Via    via1(rot)_1x2 :       2455
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       6990
	Via   via1v(rot)_1x2 :       2351
	Via        via1v_2x1 :        217
	Via        via1v_1x2 :      34384
	Via   via1v(rot)_2x1 :       1818

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.82% (203807 / 272410 vias)
 
    Layer V1         = 47.64% (56544  / 118680  vias)
        Weight 1     = 47.64% (56544   vias)
        Un-optimized = 52.36% (62136   vias)
    Layer V2         = 95.30% (108184 / 113520  vias)
        Weight 1     = 95.30% (108184  vias)
        Un-optimized =  4.70% (5336    vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
        Weight 1     = 97.75% (29878   vias)
        Un-optimized =  2.25% (689     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.82% (203807 / 272410 vias)
 
    Layer V1         = 47.64% (56544  / 118680  vias)
    Layer V2         = 95.30% (108184 / 113520  vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.82% (203807 / 272410 vias)
 
    Layer V1         = 47.64% (56544  / 118680  vias)
        Weight 1     = 47.64% (56544   vias)
        Un-optimized = 52.36% (62136   vias)
    Layer V2         = 95.30% (108184 / 113520  vias)
        Weight 1     = 95.30% (108184  vias)
        Un-optimized =  4.70% (5336    vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
        Weight 1     = 97.75% (29878   vias)
        Un-optimized =  2.25% (689     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:09 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  126  Alloctr  128  Proc 2383 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
[ECO: End] Elapsed real time: 0:01:16 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:01:16 total=0:01:17
[ECO: End] Stage (MB): Used    3  Alloctr    4  Proc    0 
[ECO: End] Total (MB): Used   12  Alloctr   14  Proc 2383 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Nov 19 20:00:31 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 21.31 seconds
EKL_MT: elapsed time 21 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:01:24 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          4.39
  Critical Path Slack:           0.03
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.85
  Critical Path Slack:           4.28
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.05
  Critical Path Slack:          -0.40
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -0.88
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          5.26
  Critical Path Slack:          -0.24
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -1.49
  No. of Violating Paths:       19.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.02
  No. of Hold Violations:        6.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.17
  Critical Path Slack:           1.48
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          1.71
  Critical Path Slack:           3.15
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.49
  Critical Path Slack:           4.31
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.25
  Critical Path Slack:           2.50
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          2.14
  Critical Path Slack:           2.95
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        2.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.78
  Critical Path Slack:           3.54
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31660
  Buf/Inv Cell Count:            6965
  Buf Cell Count:                2364
  Inv Cell Count:                4601
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26256
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    82966.079553
  Noncombinational Area: 46412.160410
  Buf/Inv Area:          12658.879979
  Total Buffer Area:          4760.64
  Total Inverter Area:        7898.24
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      654549.75
  Net YLength        :      558075.19
  -----------------------------------
  Cell Area:            129378.239963
  Design Area:          129378.239963
  Net Length        :      1212625.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         34108
  Nets With Violations:            21
  Max Trans Violations:             2
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              352.11
  -----------------------------------------
  Overall Compile Time:              354.57
  Overall Compile Wall Clock Time:   355.77

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.40  TNS: 2.38  Number of Violating Paths: 23  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 2.38  Number of Violating Paths: 23  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 6  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 2  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 8  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3956 TNS: 2.3760  Number of Violating Path: 23
ROPT:    (HOLD) WNS: 0.0117 TNS: 0.0174  Number of Violating Path: 8
ROPT:    Number of DRC Violating Nets: 21
ROPT:    Number of Route Violation: 37 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Nov 19 20:01:25 2020

  Scenario: func1_wst   WNS: 0.40  TNS: 2.38  Number of Violating Paths: 23  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 2.38  Number of Violating Paths: 23  (with Crosstalk delta delays)

  Nets with DRC Violations: 21
  Total moveable cell area: 126893.1
  Total fixed cell area: 308581.1
  Total physical cell area: 435474.2
  Core area: (182410 182410 1217410 1216010)


Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:09  129380.5      0.40       2.4    2466.7 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.02  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10  129389.4      0.40       2.4    2466.7 khu_sensor_top/ads1292_controller/r_ads_data_out_reg_5_/D     -0.02  
    0:00:10  129393.6      0.40       2.4    2466.7 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_90_/D     -0.02  
    0:00:10  129397.8      0.40       2.4    2466.7 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_101_/D     -0.02  
    0:00:10  129400.0      0.40       2.4    2466.7 khu_sensor_top/ads1292_filter/iir_notch/mult_2/a_m_reg_21_/D     -0.00  
    0:00:10  129402.2      0.40       2.4    2466.7 khu_sensor_top/ads1292_filter/converter_f2i/z_reg_27_/D     -0.00  

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10  129402.9      0.40       2.4    2466.7 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/product[25]     -0.00  
    0:00:10  129402.2      0.40       2.4    2466.7 khu_sensor_top/ads1292_filter/iir_notch/add_1/C2_Z_12     -0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10  129403.5      0.40       2.4    2466.7 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_27_/D     -0.00  
    0:00:10  129406.1      0.40       2.4    2466.7 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_26_/D     -0.00  
    0:00:10  129406.1      0.40       2.4    2466.7 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_26_/D     -0.00  
    0:00:11  129407.0      0.40       2.4    2466.7 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_26_/D     -0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:01:39 2020
****************************************
Std cell utilization: 12.10%  (404397/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 11.99%  (396631/(3343050-36270))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        404397   sites, (non-fixed:396631 fixed:7766)
                      31604    cells, (non-fixed:31103  fixed:501)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36270    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       254 
Avg. std cell width:  2.97 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:01:39 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---

Total 0 (out of 31103) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:01:39 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Nov 19 20:01:43 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Nov 19 20:01:46 2020
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Warning: Net i_CLK is unroutable due to layer constraint settings. Routing will leave this net open.  (ZRT-131)
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   89  Alloctr   89  Proc    0 
[ECO: Extraction] Total (MB): Used  102  Alloctr  103  Proc 2454 
Num of eco nets = 33732
Num of open eco nets = 22
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used  101  Alloctr  100  Proc    0 
[ECO: Init] Total (MB): Used  113  Alloctr  114  Proc 2454 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  117  Alloctr  118  Proc 2454 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  177  Alloctr  179  Proc 2454 
Net statistics:
Total number of nets     = 33732
Number of nets to route  = 22
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
21 nets are partially connected,
 of which 21 are detail routed and 0 are global routed.
33703 nets are fully connected,
 of which 33703 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  188  Alloctr  190  Proc 2454 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  185  Alloctr  203  Proc 2454 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  189  Alloctr  206  Proc 2454 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  189  Alloctr  206  Proc 2454 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  189  Alloctr  206  Proc 2454 
Initial. Routing result:
Initial. Both Dirs: Overflow =   289 Max = 4 GRCs =   232 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   286 Max = 4 (GRCs =  5) GRCs =   229 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   281 Max = 4 (GRCs =  5) GRCs =   224 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.38 0.01 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.43 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.6 22.7 10.1 3.48 0.22 1.27 0.40 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.6 13.0 2.35 0.71 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.8 0.00 8.08 0.46 0.00 0.52 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.3 0.00 3.49 0.04 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.4 7.27 3.91 0.83 0.03 0.43 0.07 0.02 0.00 0.00 0.03 0.00 0.00 0.00


Initial. Total Wire Length = 6.62
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1.46
Initial. Layer M3 wire length = 5.17
Initial. Layer M4 wire length = 0.00
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 9
Initial. Via via1 count = 5
Initial. Via via2 count = 4
Initial. Via via3 count = 0
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  189  Alloctr  206  Proc 2454 
phase1. Routing result:
phase1. Both Dirs: Overflow =   289 Max = 4 GRCs =   232 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   286 Max = 4 (GRCs =  5) GRCs =   229 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   281 Max = 4 (GRCs =  5) GRCs =   224 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.38 0.01 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.43 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.6 22.7 10.1 3.48 0.22 1.27 0.40 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.6 13.0 2.35 0.71 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.8 0.00 8.08 0.46 0.00 0.52 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.3 0.00 3.49 0.04 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.4 7.27 3.91 0.83 0.03 0.43 0.07 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase1. Total Wire Length = 6.62
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1.46
phase1. Layer M3 wire length = 5.17
phase1. Layer M4 wire length = 0.00
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 9
phase1. Via via1 count = 5
phase1. Via via2 count = 4
phase1. Via via3 count = 0
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  189  Alloctr  206  Proc 2454 
phase2. Routing result:
phase2. Both Dirs: Overflow =   289 Max = 4 GRCs =   232 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   286 Max = 4 (GRCs =  5) GRCs =   229 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   281 Max = 4 (GRCs =  5) GRCs =   224 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.38 0.01 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.43 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.6 22.7 10.1 3.48 0.22 1.27 0.40 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.6 13.0 2.35 0.71 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.8 0.00 8.08 0.46 0.00 0.52 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.3 0.00 3.49 0.04 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.4 7.27 3.91 0.83 0.03 0.43 0.07 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase2. Total Wire Length = 6.62
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1.46
phase2. Layer M3 wire length = 5.17
phase2. Layer M4 wire length = 0.00
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 9
phase2. Via via1 count = 5
phase2. Via via2 count = 4
phase2. Via via3 count = 0
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  189  Alloctr  206  Proc 2454 

Congestion utilization per direction:
Average vertical track utilization   =  3.84 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.42 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -54  Proc    0 
[GR: Done] Total (MB): Used  174  Alloctr  175  Proc 2454 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used   56  Alloctr   56  Proc    0 
[GR: Done] Total (MB): Used  174  Alloctr  175  Proc 2454 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Global Routing] Total (MB): Used  124  Alloctr  125  Proc 2454 
[ECO: GR] Elapsed real time: 0:00:09 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[ECO: GR] Stage (MB): Used  111  Alloctr  110  Proc    0 
[ECO: GR] Total (MB): Used  124  Alloctr  125  Proc 2454 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  124  Alloctr  125  Proc 2454 

Start initial assignment
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Number of wires with overlap after iteration 0 = 29 of 62


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  124  Alloctr  125  Proc 2454 

Reroute to fix overlaps
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  124  Alloctr  125  Proc 2454 

Number of wires with overlap after iteration 1 = 15 of 49


Wire length and via report:
---------------------------
Number of M1 wires: 3 		 CONT1: 0
Number of M2 wires: 32 		 via1: 35
Number of M3 wires: 14 		 via2: 24
Number of M4 wires: 0 		 via3: 0
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 49 		 vias: 59

Total M1 wire length: 0.4
Total M2 wire length: 6.6
Total M3 wire length: 12.7
Total M4 wire length: 0.0
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 19.6

Longest M1 wire length: 0.2
Longest M2 wire length: 1.7
Longest M3 wire length: 4.4
Longest M4 wire length: 0.0
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  120  Alloctr  121  Proc 2454 
[ECO: CDR] Elapsed real time: 0:00:10 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[ECO: CDR] Stage (MB): Used  107  Alloctr  106  Proc    0 
[ECO: CDR] Total (MB): Used  120  Alloctr  121  Proc 2454 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	0
Checked	19/484 Partitions, Violations =	0
Checked	38/484 Partitions, Violations =	9
Checked	57/484 Partitions, Violations =	11
Checked	76/484 Partitions, Violations =	14
Checked	95/484 Partitions, Violations =	16
Checked	114/484 Partitions, Violations =	16
Checked	133/484 Partitions, Violations =	27
Checked	152/484 Partitions, Violations =	27
Checked	171/484 Partitions, Violations =	29
Checked	190/484 Partitions, Violations =	31
Checked	209/484 Partitions, Violations =	34
Checked	228/484 Partitions, Violations =	76
Checked	247/484 Partitions, Violations =	78
Checked	266/484 Partitions, Violations =	78
Checked	285/484 Partitions, Violations =	137
Checked	304/484 Partitions, Violations =	137
Checked	323/484 Partitions, Violations =	138
Checked	342/484 Partitions, Violations =	138
Checked	361/484 Partitions, Violations =	140
Checked	380/484 Partitions, Violations =	152
Checked	399/484 Partitions, Violations =	152
Checked	418/484 Partitions, Violations =	164
Checked	437/484 Partitions, Violations =	164
Checked	456/484 Partitions, Violations =	167
Checked	475/484 Partitions, Violations =	170

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	170

[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  145  Alloctr  146  Proc 2454 

Total Wire Length =                    1188124 micron
Total Number of Contacts =             272426
Total Number of Wires =                217761
Total Number of PtConns =              4746
Total Number of Routed Wires =       217761
Total Routed Wire Length =           1187474 micron
Total Number of Routed Contacts =       272426
	Layer             M1 :      21095 micron
	Layer             M2 :     328297 micron
	Layer             M3 :     503556 micron
	Layer             M4 :     187182 micron
	Layer             B1 :     101989 micron
	Layer             B2 :      36436 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        120
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        257
	Via         via4_1x2 :       6001
	Via         via4_2x1 :        507
	Via             via3 :        689
	Via   via3v(rot)_2x1 :       1633
	Via        via3v_1x2 :          1
	Via         via3_2x1 :      26100
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2143
	Via             via2 :       5317
	Via            via2v :         15
	Via            via2h :         15
	Via         via2_1x2 :      88842
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18551
	Via        via2v_1x2 :        556
	Via   via2v(rot)_2x1 :        169
	Via   via2v(rot)_1x2 :         49
	Via        via2v_2x1 :          1
	Via             via1 :      19468
	Via        via1(rot) :       3874
	Via            via1v :      11879
	Via            via1h :       2007
	Via       via1h(rot) :      24922
	Via         via1_2x1 :       8286
	Via    via1(rot)_1x2 :       2455
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       6990
	Via        via1v_1x2 :      34382
	Via   via1v(rot)_2x1 :       1818
	Via   via1v(rot)_1x2 :       2351
	Via        via1v_2x1 :        217

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.81% (203798 / 272426 vias)
 
    Layer V1         = 47.64% (56542  / 118692  vias)
        Weight 1     = 47.64% (56542   vias)
        Un-optimized = 52.36% (62150   vias)
    Layer V2         = 95.29% (108177 / 113524  vias)
        Weight 1     = 95.29% (108177  vias)
        Un-optimized =  4.71% (5347    vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
        Weight 1     = 97.75% (29878   vias)
        Un-optimized =  2.25% (689     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.81% (203798 / 272426 vias)
 
    Layer V1         = 47.64% (56542  / 118692  vias)
    Layer V2         = 95.29% (108177 / 113524  vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.81% (203798 / 272426 vias)
 
    Layer V1         = 47.64% (56542  / 118692  vias)
        Weight 1     = 47.64% (56542   vias)
        Un-optimized = 52.36% (62150   vias)
    Layer V2         = 95.29% (108177 / 113524  vias)
        Weight 1     = 95.29% (108177  vias)
        Un-optimized =  4.71% (5347    vias)
    Layer V3         = 97.75% (29878  / 30567   vias)
        Weight 1     = 97.75% (29878   vias)
        Un-optimized =  2.25% (689     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  145  Alloctr  147  Proc 2454 
Total number of nets = 33732, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/23 Partitions, Violations =	128
Routed	2/23 Partitions, Violations =	105
Routed	3/23 Partitions, Violations =	85
Routed	4/23 Partitions, Violations =	73
Routed	5/23 Partitions, Violations =	62
Routed	6/23 Partitions, Violations =	50
Routed	7/23 Partitions, Violations =	50
Routed	8/23 Partitions, Violations =	50
Routed	9/23 Partitions, Violations =	50
Routed	10/23 Partitions, Violations =	50
Routed	11/23 Partitions, Violations =	50
Routed	12/23 Partitions, Violations =	50
Routed	13/23 Partitions, Violations =	38
Routed	14/23 Partitions, Violations =	38
Routed	15/23 Partitions, Violations =	38
Routed	16/23 Partitions, Violations =	39
Routed	17/23 Partitions, Violations =	38
Routed	18/23 Partitions, Violations =	39
Routed	19/23 Partitions, Violations =	40
Routed	20/23 Partitions, Violations =	36
Routed	21/23 Partitions, Violations =	36
Routed	22/23 Partitions, Violations =	35
Routed	23/23 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 0] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 0] Total (MB): Used  145  Alloctr  146  Proc 2454 

End DR iteration 0 with 23 parts

Start DR iteration 1: non-uniform partition
Routed	1/19 Partitions, Violations =	33
Routed	2/19 Partitions, Violations =	33
Routed	3/19 Partitions, Violations =	33
Routed	4/19 Partitions, Violations =	32
Routed	5/19 Partitions, Violations =	32
Routed	6/19 Partitions, Violations =	32
Routed	7/19 Partitions, Violations =	32
Routed	8/19 Partitions, Violations =	32
Routed	9/19 Partitions, Violations =	32
Routed	10/19 Partitions, Violations =	33
Routed	11/19 Partitions, Violations =	33
Routed	12/19 Partitions, Violations =	35
Routed	13/19 Partitions, Violations =	36
Routed	14/19 Partitions, Violations =	36
Routed	15/19 Partitions, Violations =	36
Routed	16/19 Partitions, Violations =	36
Routed	17/19 Partitions, Violations =	36
Routed	18/19 Partitions, Violations =	36
Routed	19/19 Partitions, Violations =	36

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	36
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 13
	Less than minimum width : 10
	Short : 13

[Iter 1] Elapsed real time: 0:00:16 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 1] Total (MB): Used  145  Alloctr  146  Proc 2454 

End DR iteration 1 with 19 parts

Start DR iteration 2: non-uniform partition
Routed	1/19 Partitions, Violations =	36
Routed	2/19 Partitions, Violations =	36
Routed	3/19 Partitions, Violations =	35
Routed	4/19 Partitions, Violations =	33
Routed	5/19 Partitions, Violations =	33
Routed	6/19 Partitions, Violations =	31
Routed	7/19 Partitions, Violations =	31
Routed	8/19 Partitions, Violations =	30
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	28
Routed	11/19 Partitions, Violations =	27
Routed	12/19 Partitions, Violations =	28
Routed	13/19 Partitions, Violations =	29
Routed	14/19 Partitions, Violations =	29
Routed	15/19 Partitions, Violations =	29
Routed	16/19 Partitions, Violations =	29
Routed	17/19 Partitions, Violations =	29
Routed	18/19 Partitions, Violations =	29
Routed	19/19 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 9
	Less than minimum width : 7
	Short : 13

[Iter 2] Elapsed real time: 0:00:16 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 2] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 2] Total (MB): Used  145  Alloctr  146  Proc 2454 

End DR iteration 2 with 19 parts

Start DR iteration 3: non-uniform partition
Routed	1/19 Partitions, Violations =	29
Routed	2/19 Partitions, Violations =	28
Routed	3/19 Partitions, Violations =	28
Routed	4/19 Partitions, Violations =	28
Routed	5/19 Partitions, Violations =	28
Routed	6/19 Partitions, Violations =	28
Routed	7/19 Partitions, Violations =	28
Routed	8/19 Partitions, Violations =	27
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	29
Routed	11/19 Partitions, Violations =	31
Routed	12/19 Partitions, Violations =	33
Routed	13/19 Partitions, Violations =	35
Routed	14/19 Partitions, Violations =	35
Routed	15/19 Partitions, Violations =	35
Routed	16/19 Partitions, Violations =	35
Routed	17/19 Partitions, Violations =	35
Routed	18/19 Partitions, Violations =	35
Routed	19/19 Partitions, Violations =	35

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 12
	Less than minimum width : 10
	Short : 13

[Iter 3] Elapsed real time: 0:00:17 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Iter 3] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 3] Total (MB): Used  145  Alloctr  146  Proc 2454 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	33
Routed	2/19 Partitions, Violations =	31
Routed	3/19 Partitions, Violations =	29
Routed	4/19 Partitions, Violations =	29
Routed	5/19 Partitions, Violations =	27
Routed	6/19 Partitions, Violations =	26
Routed	7/19 Partitions, Violations =	26
Routed	8/19 Partitions, Violations =	26
Routed	9/19 Partitions, Violations =	26
Routed	10/19 Partitions, Violations =	26
Routed	11/19 Partitions, Violations =	27
Routed	12/19 Partitions, Violations =	28
Routed	13/19 Partitions, Violations =	30
Routed	14/19 Partitions, Violations =	30
Routed	15/19 Partitions, Violations =	30
Routed	16/19 Partitions, Violations =	30
Routed	17/19 Partitions, Violations =	30
Routed	18/19 Partitions, Violations =	30
Routed	19/19 Partitions, Violations =	30

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	30
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 9
	Less than minimum width : 8
	Short : 13

[Iter 4] Elapsed real time: 0:00:17 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Iter 4] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 4] Total (MB): Used  145  Alloctr  146  Proc 2454 

End DR iteration 4 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


DR finished with 30 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	30
	Less than minimum edge length : 9
	Less than minimum width : 8
	Short : 13


Total Wire Length =                    1188124 micron
Total Number of Contacts =             272411
Total Number of Wires =                217758
Total Number of PtConns =              4757
Total Number of Routed Wires =       217758
Total Routed Wire Length =           1187472 micron
Total Number of Routed Contacts =       272411
	Layer             M1 :      21095 micron
	Layer             M2 :     328298 micron
	Layer             M3 :     503553 micron
	Layer             M4 :     187185 micron
	Layer             B1 :     101989 micron
	Layer             B2 :      36436 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        120
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        257
	Via         via4_1x2 :       6001
	Via         via4_2x1 :        507
	Via             via3 :        692
	Via   via3v(rot)_2x1 :       1633
	Via        via3v_1x2 :          1
	Via         via3_2x1 :      26097
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2143
	Via             via2 :       5328
	Via            via2v :         15
	Via            via2h :         15
	Via         via2_1x2 :      88829
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18551
	Via        via2v_1x2 :        556
	Via   via2v(rot)_2x1 :        169
	Via   via2v(rot)_1x2 :         49
	Via        via2v_2x1 :          1
	Via             via1 :      19465
	Via        via1(rot) :       3877
	Via            via1v :      11883
	Via            via1h :       2009
	Via       via1h(rot) :      24914
	Via         via1_2x1 :       8284
	Via    via1(rot)_1x2 :       2455
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       6989
	Via        via1v_1x2 :      34374
	Via   via1v(rot)_2x1 :       1818
	Via   via1v(rot)_1x2 :       2351
	Via        via1v_2x1 :        217

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.80% (203771 / 272411 vias)
 
    Layer V1         = 47.63% (56531  / 118679  vias)
        Weight 1     = 47.63% (56531   vias)
        Un-optimized = 52.37% (62148   vias)
    Layer V2         = 95.28% (108164 / 113522  vias)
        Weight 1     = 95.28% (108164  vias)
        Un-optimized =  4.72% (5358    vias)
    Layer V3         = 97.74% (29875  / 30567   vias)
        Weight 1     = 97.74% (29875   vias)
        Un-optimized =  2.26% (692     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.80% (203771 / 272411 vias)
 
    Layer V1         = 47.63% (56531  / 118679  vias)
    Layer V2         = 95.28% (108164 / 113522  vias)
    Layer V3         = 97.74% (29875  / 30567   vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.80% (203771 / 272411 vias)
 
    Layer V1         = 47.63% (56531  / 118679  vias)
        Weight 1     = 47.63% (56531   vias)
        Un-optimized = 52.37% (62148   vias)
    Layer V2         = 95.28% (108164 / 113522  vias)
        Weight 1     = 95.28% (108164  vias)
        Un-optimized =  4.72% (5358    vias)
    Layer V3         = 97.74% (29875  / 30567   vias)
        Weight 1     = 97.74% (29875   vias)
        Un-optimized =  2.26% (692     vias)
    Layer W0         = 96.20% (6508   / 6765    vias)
        Weight 1     = 96.20% (6508    vias)
        Un-optimized =  3.80% (257     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:17 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used  138  Alloctr  139  Proc 2454 

Begin timing soft drc check ...

Created 85 soft drcs

Information: Merged away 15 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	100
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  139  Alloctr  140  Proc 2454 
Total number of nets = 33732, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/17 Partitions, Violations =	30
Routed	2/17 Partitions, Violations =	30
Routed	3/17 Partitions, Violations =	30
Routed	4/17 Partitions, Violations =	31
Routed	5/17 Partitions, Violations =	31
Routed	6/17 Partitions, Violations =	31
Routed	7/17 Partitions, Violations =	31
Routed	8/17 Partitions, Violations =	31
Routed	9/17 Partitions, Violations =	31
Routed	10/17 Partitions, Violations =	31
Routed	11/17 Partitions, Violations =	31
Routed	12/17 Partitions, Violations =	31
Routed	13/17 Partitions, Violations =	31
Routed	14/17 Partitions, Violations =	32
Routed	15/17 Partitions, Violations =	33
Routed	16/17 Partitions, Violations =	33
Routed	17/17 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 2
	Less than minimum edge length : 9
	Less than minimum width : 8
	Short : 13
	Internal Soft Spacing types : 2

[Iter 0] Elapsed real time: 0:00:18 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 0] Total (MB): Used  147  Alloctr  148  Proc 2454 

End DR iteration 0 with 17 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 2
	Less than minimum edge length : 9
	Less than minimum width : 8
	Short : 13
	Internal Soft Spacing types : 1

[Iter 1] Elapsed real time: 0:00:19 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 1] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 1] Total (MB): Used  147  Alloctr  148  Proc 2454 

End DR iteration 1 with 1 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked	1/1 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  147  Alloctr  148  Proc 2454 
[DR] Elapsed real time: 0:00:19 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR] Total (MB): Used  130  Alloctr  131  Proc 2454 
[DR: Done] Elapsed real time: 0:00:19 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR: Done] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR: Done] Total (MB): Used  130  Alloctr  131  Proc 2454 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/iir_hpf/add/n565
Net 2 = TIEHIMTR_U210_net
Net 3 = TIEHIMTR_U211_net
Net 4 = TIEHIMTR_U212_net
Net 5 = TIEHIMTR_U213_net
Net 6 = TIEHIMTR_U214_net
Net 7 = TIEHIMTR_U205_net
Net 8 = TIEHIMTR_U206_net
Net 9 = TIEHIMTR_U208_net
Net 10 = khu_sensor_top/ads1292_filter/iir_lpf/add/n207
Net 11 = khu_sensor_top/ads1292_filter/iir_lpf/add/n81
Net 12 = khu_sensor_top/ads1292_filter/iir_lpf/add/n100
Net 13 = khu_sensor_top/ads1292_filter/iir_lpf/add/n109
Net 14 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n114
Net 15 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n195
Net 16 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n30
Net 17 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n183
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n44
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n78
Net 20 = khu_sensor_top/ads1292_filter/iir_hpf/add/n448
Net 21 = khu_sensor_top/ads1292_filter/iir_hpf/add/n465
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/n650
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/n626
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/n230
Net 25 = khu_sensor_top/ads1292_filter/converter_f2i/n158
Net 26 = khu_sensor_top/ads1292_controller/spi_master/n67
Net 27 = khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/n29
Net 28 = khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_46_228_9786/n29
Net 29 = khu_sensor_top/ads1292_filter/iir_lpf/add/n39
Net 30 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n30
Net 31 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n34
Net 32 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n40
Net 33 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n46
Net 34 = i_CLK
Net 35 = khu_sensor_top/ads1292_filter/iir_lpf/add/n847
Net 36 = khu_sensor_top/ads1292_filter/iir_lpf/add/n910
Net 37 = khu_sensor_top/ads1292_filter/iir_lpf/add/a[18]
Net 38 = khu_sensor_top/ads1292_filter/iir_lpf/add/n284
Net 39 = khu_sensor_top/ads1292_filter/iir_lpf/add/n320
Net 40 = khu_sensor_top/ads1292_filter/iir_lpf/add/n172
Net 41 = khu_sensor_top/ads1292_filter/iir_lpf/add/n346
Net 42 = khu_sensor_top/ads1292_filter/iir_lpf/add/n178
Net 43 = khu_sensor_top/ads1292_filter/iir_lpf/add/n361
Net 44 = khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/n54
Net 45 = khu_sensor_top/ads1292_filter/iir_lpf/add/C2_Z_1
Net 46 = khu_sensor_top/ads1292_filter/iir_lpf/add/b_m[17]
Net 47 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[21]
Net 48 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n199
Net 49 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[3]
Net 50 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n57
Net 51 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n54
Net 52 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[22]
Net 53 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n130
Net 54 = khu_sensor_top/ads1292_filter/iir_lpf/add/b_m[7]
Net 55 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n3
Net 56 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n5
Net 57 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n4
Net 58 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n19
Net 59 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n53
Net 60 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n55
Net 61 = khu_sensor_top/ads1292_filter/iir_notch/r_x_data[58]
Net 62 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n1173
Net 63 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n194
Net 64 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n1035
Net 65 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n361
Net 66 = khu_sensor_top/ads1292_filter/iir_notch/add_2/a_s
Net 67 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n1034
Net 68 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n269
Net 69 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n805
Net 70 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n807
Net 71 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n713
Net 72 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n358
Net 73 = khu_sensor_top/ads1292_filter/iir_notch/add_2/z_m[6]
Net 74 = khu_sensor_top/ads1292_filter/iir_notch/add_2/z_m[7]
Net 75 = khu_sensor_top/ads1292_filter/iir_notch/add_2/C2_Z_7
Net 76 = khu_sensor_top/ads1292_filter/iir_notch/add_2/C3_Z_19
Net 77 = khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_46_228_9786/n45
Net 78 = khu_sensor_top/ads1292_filter/iir_notch/add_2/a_m[9]
Net 79 = khu_sensor_top/ads1292_filter/iir_notch/add_2/a_m[11]
Net 80 = khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_46_228_9786/n32
Net 81 = khu_sensor_top/ads1292_filter/iir_notch/add_2/C3_Z_25
Net 82 = khu_sensor_top/ads1292_filter/iir_notch/add_2/b_m[0]
Net 83 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n109
Net 84 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n119
Net 85 = khu_sensor_top/ads1292_filter/iir_notch/add_2/b_m[11]
Net 86 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n102
Net 87 = khu_sensor_top/ads1292_filter/iir_notch/add_2/a_m[1]
Net 88 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n59
Net 89 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n60
Net 90 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n38
Net 91 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n52
Net 92 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n56
Net 93 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n108
Net 94 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n68
Net 95 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n54
Net 96 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1432
Net 97 = khu_sensor_top/ads1292_filter/iir_hpf/add/n942
Net 98 = khu_sensor_top/ads1292_filter/iir_hpf/add/n1243
Net 99 = khu_sensor_top/ads1292_filter/iir_hpf/add/n872
Net 100 = khu_sensor_top/ads1292_filter/iir_hpf/add/z_m[5]
.... and 11 other nets
Total number of changed nets = 111 (out of 33732)

[DR: Done] Elapsed real time: 0:00:19 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  129  Alloctr  130  Proc 2454 
[ECO: DR] Elapsed real time: 0:00:29 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:29
[ECO: DR] Stage (MB): Used  116  Alloctr  115  Proc    0 
[ECO: DR] Total (MB): Used  129  Alloctr  130  Proc 2454 

ECO Route finished with 1 open nets, of which 0 are frozen

ECO Route finished with 32 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Diff net via-cut spacing : 2
	Less than minimum edge length : 9
	Less than minimum width : 8
	Short : 13



Total Wire Length =                    1188136 micron
Total Number of Contacts =             272414
Total Number of Wires =                217799
Total Number of PtConns =              4768
Total Number of Routed Wires =       217799
Total Routed Wire Length =           1187482 micron
Total Number of Routed Contacts =       272414
	Layer             M1 :      21095 micron
	Layer             M2 :     328290 micron
	Layer             M3 :     503558 micron
	Layer             M4 :     187200 micron
	Layer             B1 :     101989 micron
	Layer             B2 :      36436 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        120
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        258
	Via         via4_1x2 :       5999
	Via         via4_2x1 :        503
	Via             via3 :        712
	Via   via3v(rot)_2x1 :       1633
	Via        via3v_1x2 :          1
	Via         via3_2x1 :      26084
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2143
	Via             via2 :       5385
	Via            via2v :         16
	Via            via2h :         15
	Via         via2_1x2 :      88791
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18532
	Via        via2v_1x2 :        556
	Via   via2v(rot)_2x1 :        169
	Via   via2v(rot)_1x2 :         49
	Via        via2v_2x1 :          1
	Via             via1 :      19463
	Via        via1(rot) :       3888
	Via            via1v :      11898
	Via            via1h :       2012
	Via       via1h(rot) :      24904
	Via         via1_2x1 :       8283
	Via    via1(rot)_1x2 :       2455
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       6987
	Via        via1v_1x2 :      34362
	Via   via1v(rot)_2x1 :       1818
	Via   via1v(rot)_1x2 :       2349
	Via        via1v_2x1 :        217

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.77% (203678 / 272414 vias)
 
    Layer V1         = 47.62% (56514  / 118679  vias)
        Weight 1     = 47.62% (56514   vias)
        Un-optimized = 52.38% (62165   vias)
    Layer V2         = 95.23% (108107 / 113523  vias)
        Weight 1     = 95.23% (108107  vias)
        Un-optimized =  4.77% (5416    vias)
    Layer V3         = 97.67% (29862  / 30574   vias)
        Weight 1     = 97.67% (29862   vias)
        Un-optimized =  2.33% (712     vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
        Weight 1     = 96.18% (6502    vias)
        Un-optimized =  3.82% (258     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.77% (203678 / 272414 vias)
 
    Layer V1         = 47.62% (56514  / 118679  vias)
    Layer V2         = 95.23% (108107 / 113523  vias)
    Layer V3         = 97.67% (29862  / 30574   vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.77% (203678 / 272414 vias)
 
    Layer V1         = 47.62% (56514  / 118679  vias)
        Weight 1     = 47.62% (56514   vias)
        Un-optimized = 52.38% (62165   vias)
    Layer V2         = 95.23% (108107 / 113523  vias)
        Weight 1     = 95.23% (108107  vias)
        Un-optimized =  4.77% (5416    vias)
    Layer V3         = 97.67% (29862  / 30574   vias)
        Weight 1     = 97.67% (29862   vias)
        Un-optimized =  2.33% (712     vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
        Weight 1     = 96.18% (6502    vias)
        Un-optimized =  3.82% (258     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 

Total number of nets = 33732
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 32
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1188136 micron
Total Number of Contacts =             272414
Total Number of Wires =                217799
Total Number of PtConns =              4768
Total Number of Routed Wires =       217799
Total Routed Wire Length =           1187482 micron
Total Number of Routed Contacts =       272414
	Layer             M1 :      21095 micron
	Layer             M2 :     328290 micron
	Layer             M3 :     503558 micron
	Layer             M4 :     187200 micron
	Layer             B1 :     101989 micron
	Layer             B2 :      36436 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        120
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        258
	Via         via4_1x2 :       5999
	Via         via4_2x1 :        503
	Via             via3 :        712
	Via   via3v(rot)_2x1 :       1633
	Via        via3v_1x2 :          1
	Via         via3_2x1 :      26084
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2143
	Via             via2 :       5385
	Via            via2v :         16
	Via            via2h :         15
	Via         via2_1x2 :      88791
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18532
	Via        via2v_1x2 :        556
	Via   via2v(rot)_2x1 :        169
	Via   via2v(rot)_1x2 :         49
	Via        via2v_2x1 :          1
	Via             via1 :      19463
	Via        via1(rot) :       3888
	Via            via1v :      11898
	Via            via1h :       2012
	Via       via1h(rot) :      24904
	Via         via1_2x1 :       8283
	Via    via1(rot)_1x2 :       2455
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       6987
	Via        via1v_1x2 :      34362
	Via   via1v(rot)_2x1 :       1818
	Via   via1v(rot)_1x2 :       2349
	Via        via1v_2x1 :        217

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.77% (203678 / 272414 vias)
 
    Layer V1         = 47.62% (56514  / 118679  vias)
        Weight 1     = 47.62% (56514   vias)
        Un-optimized = 52.38% (62165   vias)
    Layer V2         = 95.23% (108107 / 113523  vias)
        Weight 1     = 95.23% (108107  vias)
        Un-optimized =  4.77% (5416    vias)
    Layer V3         = 97.67% (29862  / 30574   vias)
        Weight 1     = 97.67% (29862   vias)
        Un-optimized =  2.33% (712     vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
        Weight 1     = 96.18% (6502    vias)
        Un-optimized =  3.82% (258     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.77% (203678 / 272414 vias)
 
    Layer V1         = 47.62% (56514  / 118679  vias)
    Layer V2         = 95.23% (108107 / 113523  vias)
    Layer V3         = 97.67% (29862  / 30574   vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.77% (203678 / 272414 vias)
 
    Layer V1         = 47.62% (56514  / 118679  vias)
        Weight 1     = 47.62% (56514   vias)
        Un-optimized = 52.38% (62165   vias)
    Layer V2         = 95.23% (108107 / 113523  vias)
        Weight 1     = 95.23% (108107  vias)
        Un-optimized =  4.77% (5416    vias)
    Layer V3         = 97.67% (29862  / 30574   vias)
        Weight 1     = 97.67% (29862   vias)
        Un-optimized =  2.33% (712     vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
        Weight 1     = 96.18% (6502    vias)
        Un-optimized =  3.82% (258     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  129  Alloctr  130  Proc 2454 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  133  Alloctr  134  Proc 2454 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  187  Alloctr  189  Proc 2454 
Net statistics:
Total number of nets     = 33732
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33716 nets are fully connected,
 of which 33716 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  198  Alloctr  200  Proc 2454 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  196  Alloctr  213  Proc 2454 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  198  Alloctr  216  Proc 2454 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  198  Alloctr  216  Proc 2454 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  198  Alloctr  216  Proc 2454 
Initial. Routing result:
Initial. Both Dirs: Overflow =   300 Max = 4 GRCs =   239 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   297 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   293 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2084.24
Initial. Layer M1 wire length = 184.00
Initial. Layer M2 wire length = 829.89
Initial. Layer M3 wire length = 1067.16
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 37
Initial. Via via1 count = 7
Initial. Via via2 count = 27
Initial. Via via3 count = 3
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  198  Alloctr  216  Proc 2454 
phase1. Routing result:
phase1. Both Dirs: Overflow =   300 Max = 4 GRCs =   239 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   297 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   293 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2084.24
phase1. Layer M1 wire length = 184.00
phase1. Layer M2 wire length = 829.89
phase1. Layer M3 wire length = 1067.16
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 37
phase1. Via via1 count = 7
phase1. Via via2 count = 27
phase1. Via via3 count = 3
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  198  Alloctr  216  Proc 2454 
phase2. Routing result:
phase2. Both Dirs: Overflow =   300 Max = 4 GRCs =   239 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   297 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   293 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2084.24
phase2. Layer M1 wire length = 184.00
phase2. Layer M2 wire length = 829.89
phase2. Layer M3 wire length = 1067.16
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 37
phase2. Via via1 count = 7
phase2. Via via2 count = 27
phase2. Via via3 count = 3
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  198  Alloctr  216  Proc 2454 

Congestion utilization per direction:
Average vertical track utilization   =  4.10 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.67 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  183  Alloctr  185  Proc 2454 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  183  Alloctr  185  Proc 2454 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 2454 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  134  Alloctr  135  Proc 2454 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  134  Alloctr  135  Proc 2454 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 64 of 120


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  134  Alloctr  136  Proc 2454 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  134  Alloctr  136  Proc 2454 

Number of wires with overlap after iteration 1 = 24 of 92


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 49 		 via1: 7
Number of M3 wires: 39 		 via2: 46
Number of M4 wires: 3 		 via3: 5
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 92 		 vias: 58

Total M1 wire length: 183.0
Total M2 wire length: 831.9
Total M3 wire length: 1064.6
Total M4 wire length: 5.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2084.8

Longest M1 wire length: 183.0
Longest M2 wire length: 128.3
Longest M3 wire length: 158.6
Longest M4 wire length: 2.4
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1151215 1288029 1151315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1151215 1288025 1151315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  129  Alloctr  131  Proc 2454 
[SPCL ECO: CDR] Elapsed real time: 0:00:03 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  129  Alloctr  131  Proc 2454 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	32
Checked	19/484 Partitions, Violations =	32
Checked	38/484 Partitions, Violations =	34
Checked	57/484 Partitions, Violations =	36
Checked	76/484 Partitions, Violations =	44
Checked	95/484 Partitions, Violations =	44
Checked	114/484 Partitions, Violations =	44
Checked	133/484 Partitions, Violations =	44
Checked	152/484 Partitions, Violations =	44
Checked	171/484 Partitions, Violations =	44
Checked	190/484 Partitions, Violations =	51
Checked	209/484 Partitions, Violations =	67
Checked	228/484 Partitions, Violations =	67
Checked	247/484 Partitions, Violations =	72
Checked	266/484 Partitions, Violations =	72
Checked	285/484 Partitions, Violations =	72
Checked	304/484 Partitions, Violations =	72
Checked	323/484 Partitions, Violations =	72
Checked	342/484 Partitions, Violations =	72
Checked	361/484 Partitions, Violations =	72
Checked	380/484 Partitions, Violations =	72
Checked	399/484 Partitions, Violations =	72
Checked	418/484 Partitions, Violations =	72
Checked	437/484 Partitions, Violations =	72
Checked	456/484 Partitions, Violations =	83
Checked	475/484 Partitions, Violations =	90

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	90

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  146  Alloctr  147  Proc 2454 

Total Wire Length =                    1188135 micron
Total Number of Contacts =             272405
Total Number of Wires =                217786
Total Number of PtConns =              4763
Total Number of Routed Wires =       217786
Total Routed Wire Length =           1187481 micron
Total Number of Routed Contacts =       272405
	Layer             M1 :      21023 micron
	Layer             M2 :     328292 micron
	Layer             M3 :     503631 micron
	Layer             M4 :     187195 micron
	Layer             B1 :     101989 micron
	Layer             B2 :      36436 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        120
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        258
	Via         via4_1x2 :       5999
	Via         via4_2x1 :        503
	Via             via3 :        710
	Via   via3v(rot)_2x1 :       1633
	Via        via3v_1x2 :          1
	Via         via3_2x1 :      26084
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2143
	Via             via2 :       5381
	Via            via2v :         15
	Via            via2h :         15
	Via         via2_1x2 :      88791
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18532
	Via        via2v_1x2 :        556
	Via   via2v(rot)_2x1 :        169
	Via   via2v(rot)_1x2 :         49
	Via        via2v_2x1 :          1
	Via             via1 :      19461
	Via        via1(rot) :       3888
	Via            via1v :      11898
	Via            via1h :       2012
	Via       via1h(rot) :      24904
	Via         via1_2x1 :       8283
	Via    via1(rot)_1x2 :       2455
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       6987
	Via        via1v_1x2 :      34362
	Via   via1v(rot)_2x1 :       1818
	Via   via1v(rot)_1x2 :       2349
	Via        via1v_2x1 :        217

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.77% (203678 / 272405 vias)
 
    Layer V1         = 47.62% (56514  / 118677  vias)
        Weight 1     = 47.62% (56514   vias)
        Un-optimized = 52.38% (62163   vias)
    Layer V2         = 95.23% (108107 / 113518  vias)
        Weight 1     = 95.23% (108107  vias)
        Un-optimized =  4.77% (5411    vias)
    Layer V3         = 97.68% (29862  / 30572   vias)
        Weight 1     = 97.68% (29862   vias)
        Un-optimized =  2.32% (710     vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
        Weight 1     = 96.18% (6502    vias)
        Un-optimized =  3.82% (258     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.77% (203678 / 272405 vias)
 
    Layer V1         = 47.62% (56514  / 118677  vias)
    Layer V2         = 95.23% (108107 / 113518  vias)
    Layer V3         = 97.68% (29862  / 30572   vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.77% (203678 / 272405 vias)
 
    Layer V1         = 47.62% (56514  / 118677  vias)
        Weight 1     = 47.62% (56514   vias)
        Un-optimized = 52.38% (62163   vias)
    Layer V2         = 95.23% (108107 / 113518  vias)
        Weight 1     = 95.23% (108107  vias)
        Un-optimized =  4.77% (5411    vias)
    Layer V3         = 97.68% (29862  / 30572   vias)
        Weight 1     = 97.68% (29862   vias)
        Un-optimized =  2.32% (710     vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
        Weight 1     = 96.18% (6502    vias)
        Un-optimized =  3.82% (258     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  146  Alloctr  147  Proc 2454 
Total number of nets = 33732, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/21 Partitions, Violations =	81
Routed	2/21 Partitions, Violations =	74
Routed	3/21 Partitions, Violations =	67
Routed	4/21 Partitions, Violations =	59
Routed	5/21 Partitions, Violations =	52
Routed	6/21 Partitions, Violations =	47
Routed	7/21 Partitions, Violations =	41
Routed	8/21 Partitions, Violations =	40
Routed	9/21 Partitions, Violations =	40
Routed	10/21 Partitions, Violations =	40
Routed	11/21 Partitions, Violations =	39
Routed	12/21 Partitions, Violations =	40
Routed	13/21 Partitions, Violations =	39
Routed	14/21 Partitions, Violations =	39
Routed	15/21 Partitions, Violations =	40
Routed	16/21 Partitions, Violations =	39
Routed	17/21 Partitions, Violations =	38
Routed	18/21 Partitions, Violations =	36
Routed	19/21 Partitions, Violations =	35
Routed	20/21 Partitions, Violations =	34
Routed	21/21 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 2
	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  146  Alloctr  147  Proc 2454 

End DR iteration 0 with 21 parts

Start DR iteration 1: non-uniform partition
Routed	1/19 Partitions, Violations =	33
Routed	2/19 Partitions, Violations =	33
Routed	3/19 Partitions, Violations =	33
Routed	4/19 Partitions, Violations =	33
Routed	5/19 Partitions, Violations =	32
Routed	6/19 Partitions, Violations =	32
Routed	7/19 Partitions, Violations =	32
Routed	8/19 Partitions, Violations =	33
Routed	9/19 Partitions, Violations =	34
Routed	10/19 Partitions, Violations =	35
Routed	11/19 Partitions, Violations =	36
Routed	12/19 Partitions, Violations =	38
Routed	13/19 Partitions, Violations =	40
Routed	14/19 Partitions, Violations =	40
Routed	15/19 Partitions, Violations =	40
Routed	16/19 Partitions, Violations =	40
Routed	17/19 Partitions, Violations =	40
Routed	18/19 Partitions, Violations =	40
Routed	19/19 Partitions, Violations =	40

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	40
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 2
	Less than minimum edge length : 13
	Less than minimum width : 12
	Short : 13

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  146  Alloctr  147  Proc 2454 

End DR iteration 1 with 19 parts

Start DR iteration 2: non-uniform partition
Routed	1/19 Partitions, Violations =	39
Routed	2/19 Partitions, Violations =	38
Routed	3/19 Partitions, Violations =	38
Routed	4/19 Partitions, Violations =	38
Routed	5/19 Partitions, Violations =	36
Routed	6/19 Partitions, Violations =	36
Routed	7/19 Partitions, Violations =	35
Routed	8/19 Partitions, Violations =	34
Routed	9/19 Partitions, Violations =	34
Routed	10/19 Partitions, Violations =	34
Routed	11/19 Partitions, Violations =	34
Routed	12/19 Partitions, Violations =	33
Routed	13/19 Partitions, Violations =	34
Routed	14/19 Partitions, Violations =	34
Routed	15/19 Partitions, Violations =	34
Routed	16/19 Partitions, Violations =	34
Routed	17/19 Partitions, Violations =	34
Routed	18/19 Partitions, Violations =	34
Routed	19/19 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 2
	Less than minimum edge length : 12
	Less than minimum width : 7
	Short : 13

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  146  Alloctr  147  Proc 2454 

End DR iteration 2 with 19 parts

Start DR iteration 3: non-uniform partition
Routed	1/19 Partitions, Violations =	34
Routed	2/19 Partitions, Violations =	34
Routed	3/19 Partitions, Violations =	34
Routed	4/19 Partitions, Violations =	34
Routed	5/19 Partitions, Violations =	33
Routed	6/19 Partitions, Violations =	33
Routed	7/19 Partitions, Violations =	31
Routed	8/19 Partitions, Violations =	32
Routed	9/19 Partitions, Violations =	33
Routed	10/19 Partitions, Violations =	33
Routed	11/19 Partitions, Violations =	33
Routed	12/19 Partitions, Violations =	33
Routed	13/19 Partitions, Violations =	35
Routed	14/19 Partitions, Violations =	35
Routed	15/19 Partitions, Violations =	35
Routed	16/19 Partitions, Violations =	35
Routed	17/19 Partitions, Violations =	35
Routed	18/19 Partitions, Violations =	35
Routed	19/19 Partitions, Violations =	35

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 2
	Less than minimum edge length : 12
	Less than minimum width : 8
	Short : 13

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  146  Alloctr  147  Proc 2454 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	33
Routed	2/19 Partitions, Violations =	33
Routed	3/19 Partitions, Violations =	32
Routed	4/19 Partitions, Violations =	32
Routed	5/19 Partitions, Violations =	30
Routed	6/19 Partitions, Violations =	30
Routed	7/19 Partitions, Violations =	30
Routed	8/19 Partitions, Violations =	30
Routed	9/19 Partitions, Violations =	30
Routed	10/19 Partitions, Violations =	31
Routed	11/19 Partitions, Violations =	30
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	33
Routed	14/19 Partitions, Violations =	33
Routed	15/19 Partitions, Violations =	33
Routed	16/19 Partitions, Violations =	33
Routed	17/19 Partitions, Violations =	33
Routed	18/19 Partitions, Violations =	33
Routed	19/19 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 2
	Less than minimum edge length : 10
	Less than minimum width : 8
	Short : 13

[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  146  Alloctr  147  Proc 2454 

End DR iteration 4 with 19 parts

Start DR iteration 5: non-uniform partition
Routed	1/19 Partitions, Violations =	33
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	32
Routed	4/19 Partitions, Violations =	30
Routed	5/19 Partitions, Violations =	28
Routed	6/19 Partitions, Violations =	28
Routed	7/19 Partitions, Violations =	28
Routed	8/19 Partitions, Violations =	27
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	29
Routed	11/19 Partitions, Violations =	31
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 2
	Less than minimum edge length : 10
	Less than minimum width : 7
	Short : 13

[Iter 5] Elapsed real time: 0:00:04 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  146  Alloctr  147  Proc 2454 

End DR iteration 5 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/iir_hpf/add/n565
Net 2 = TIEHIMTR_U210_net
Net 3 = TIEHIMTR_U211_net
Net 4 = TIEHIMTR_U212_net
Net 5 = TIEHIMTR_U213_net
Net 6 = TIEHIMTR_U214_net
Net 7 = TIEHIMTR_U205_net
Net 8 = TIEHIMTR_U206_net
Net 9 = TIEHIMTR_U208_net
Net 10 = khu_sensor_top/ads1292_filter/iir_lpf/add/n207
Net 11 = khu_sensor_top/ads1292_filter/iir_lpf/add/n81
Net 12 = khu_sensor_top/ads1292_filter/iir_lpf/add/n100
Net 13 = khu_sensor_top/ads1292_filter/iir_lpf/add/n109
Net 14 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n114
Net 15 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n195
Net 16 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n30
Net 17 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n183
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n44
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n78
Net 20 = khu_sensor_top/ads1292_filter/iir_hpf/add/n448
Net 21 = khu_sensor_top/ads1292_filter/iir_hpf/add/n465
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/n650
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/n626
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/n230
Net 25 = khu_sensor_top/ads1292_filter/converter_f2i/n158
Net 26 = khu_sensor_top/ads1292_controller/spi_master/n67
Net 27 = khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/n29
Net 28 = khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_46_228_9786/n29
Net 29 = khu_sensor_top/ads1292_filter/iir_lpf/add/n39
Net 30 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n30
Net 31 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n34
Net 32 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n40
Net 33 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n46
Net 34 = i_CLK
Net 35 = khu_sensor_top/ads1292_filter/iir_lpf/add/n847
Net 36 = khu_sensor_top/ads1292_filter/iir_lpf/add/n910
Net 37 = khu_sensor_top/ads1292_filter/iir_lpf/add/a[18]
Net 38 = khu_sensor_top/ads1292_filter/iir_lpf/add/n284
Net 39 = khu_sensor_top/ads1292_filter/iir_lpf/add/n320
Net 40 = khu_sensor_top/ads1292_filter/iir_lpf/add/n172
Net 41 = khu_sensor_top/ads1292_filter/iir_lpf/add/n346
Net 42 = khu_sensor_top/ads1292_filter/iir_lpf/add/n178
Net 43 = khu_sensor_top/ads1292_filter/iir_lpf/add/n361
Net 44 = khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/n54
Net 45 = khu_sensor_top/ads1292_filter/iir_lpf/add/C2_Z_1
Net 46 = khu_sensor_top/ads1292_filter/iir_lpf/add/b_m[17]
Net 47 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[21]
Net 48 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n199
Net 49 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[3]
Net 50 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n57
Net 51 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n54
Net 52 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[22]
Net 53 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n130
Net 54 = khu_sensor_top/ads1292_filter/iir_lpf/add/b_m[7]
Net 55 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n3
Net 56 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n5
Net 57 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n4
Net 58 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n19
Net 59 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n53
Net 60 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n55
Net 61 = khu_sensor_top/ads1292_filter/iir_notch/r_x_data[58]
Net 62 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n1173
Net 63 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n194
Net 64 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n1035
Net 65 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n361
Net 66 = khu_sensor_top/ads1292_filter/iir_notch/add_2/a_s
Net 67 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n1034
Net 68 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n269
Net 69 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n805
Net 70 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n807
Net 71 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n713
Net 72 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n358
Net 73 = khu_sensor_top/ads1292_filter/iir_notch/add_2/z_m[6]
Net 74 = khu_sensor_top/ads1292_filter/iir_notch/add_2/z_m[7]
Net 75 = khu_sensor_top/ads1292_filter/iir_notch/add_2/C2_Z_7
Net 76 = khu_sensor_top/ads1292_filter/iir_notch/add_2/C3_Z_19
Net 77 = khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_46_228_9786/n45
Net 78 = khu_sensor_top/ads1292_filter/iir_notch/add_2/a_m[9]
Net 79 = khu_sensor_top/ads1292_filter/iir_notch/add_2/a_m[11]
Net 80 = khu_sensor_top/ads1292_filter/iir_notch/add_2/DP_OP_46_228_9786/n32
Net 81 = khu_sensor_top/ads1292_filter/iir_notch/add_2/C3_Z_25
Net 82 = khu_sensor_top/ads1292_filter/iir_notch/add_2/b_m[0]
Net 83 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n109
Net 84 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n119
Net 85 = khu_sensor_top/ads1292_filter/iir_notch/add_2/b_m[11]
Net 86 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n102
Net 87 = khu_sensor_top/ads1292_filter/iir_notch/add_2/a_m[1]
Net 88 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n59
Net 89 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n60
Net 90 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n38
Net 91 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n52
Net 92 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n56
Net 93 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n108
Net 94 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n68
Net 95 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n54
Net 96 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1432
Net 97 = khu_sensor_top/ads1292_filter/iir_hpf/add/n942
Net 98 = khu_sensor_top/ads1292_filter/iir_hpf/add/n1243
Net 99 = khu_sensor_top/ads1292_filter/iir_hpf/add/n872
Net 100 = khu_sensor_top/ads1292_filter/iir_hpf/add/z_m[5]
.... and 11 other nets
Total number of changed nets = 111 (out of 33732)

[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  129  Alloctr  131  Proc 2454 
[SPCL ECO: DR] Elapsed real time: 0:00:07 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  129  Alloctr  131  Proc 2454 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 32 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Diff net via-cut spacing : 2
	Less than minimum edge length : 10
	Less than minimum width : 7
	Short : 13



Total Wire Length =                    1188134 micron
Total Number of Contacts =             272411
Total Number of Wires =                217798
Total Number of PtConns =              4766
Total Number of Routed Wires =       217798
Total Routed Wire Length =           1187479 micron
Total Number of Routed Contacts =       272411
	Layer             M1 :      21023 micron
	Layer             M2 :     328291 micron
	Layer             M3 :     503630 micron
	Layer             M4 :     187195 micron
	Layer             B1 :     101989 micron
	Layer             B2 :      36436 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        120
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        258
	Via         via4_1x2 :       5999
	Via         via4_2x1 :        503
	Via             via3 :        710
	Via   via3v(rot)_2x1 :       1633
	Via        via3v_1x2 :          1
	Via         via3_2x1 :      26084
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2143
	Via             via2 :       5385
	Via            via2v :         16
	Via            via2h :         16
	Via         via2_1x2 :      88791
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18532
	Via        via2v_1x2 :        556
	Via   via2v(rot)_2x1 :        169
	Via   via2v(rot)_1x2 :         49
	Via        via2v_2x1 :          1
	Via             via1 :      19461
	Via        via1(rot) :       3888
	Via            via1v :      11898
	Via            via1h :       2012
	Via       via1h(rot) :      24904
	Via         via1_2x1 :       8283
	Via    via1(rot)_1x2 :       2455
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       6987
	Via        via1v_1x2 :      34362
	Via   via1v(rot)_2x1 :       1818
	Via   via1v(rot)_1x2 :       2349
	Via        via1v_2x1 :        217

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.77% (203678 / 272411 vias)
 
    Layer V1         = 47.62% (56514  / 118677  vias)
        Weight 1     = 47.62% (56514   vias)
        Un-optimized = 52.38% (62163   vias)
    Layer V2         = 95.23% (108107 / 113524  vias)
        Weight 1     = 95.23% (108107  vias)
        Un-optimized =  4.77% (5417    vias)
    Layer V3         = 97.68% (29862  / 30572   vias)
        Weight 1     = 97.68% (29862   vias)
        Un-optimized =  2.32% (710     vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
        Weight 1     = 96.18% (6502    vias)
        Un-optimized =  3.82% (258     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.77% (203678 / 272411 vias)
 
    Layer V1         = 47.62% (56514  / 118677  vias)
    Layer V2         = 95.23% (108107 / 113524  vias)
    Layer V3         = 97.68% (29862  / 30572   vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.77% (203678 / 272411 vias)
 
    Layer V1         = 47.62% (56514  / 118677  vias)
        Weight 1     = 47.62% (56514   vias)
        Un-optimized = 52.38% (62163   vias)
    Layer V2         = 95.23% (108107 / 113524  vias)
        Weight 1     = 95.23% (108107  vias)
        Un-optimized =  4.77% (5417    vias)
    Layer V3         = 97.68% (29862  / 30572   vias)
        Weight 1     = 97.68% (29862   vias)
        Un-optimized =  2.32% (710     vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
        Weight 1     = 96.18% (6502    vias)
        Un-optimized =  3.82% (258     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 

Total number of nets = 33732
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 32
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1188134 micron
Total Number of Contacts =             272411
Total Number of Wires =                217798
Total Number of PtConns =              4766
Total Number of Routed Wires =       217798
Total Routed Wire Length =           1187479 micron
Total Number of Routed Contacts =       272411
	Layer             M1 :      21023 micron
	Layer             M2 :     328291 micron
	Layer             M3 :     503630 micron
	Layer             M4 :     187195 micron
	Layer             B1 :     101989 micron
	Layer             B2 :      36436 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        120
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        258
	Via         via4_1x2 :       5999
	Via         via4_2x1 :        503
	Via             via3 :        710
	Via   via3v(rot)_2x1 :       1633
	Via        via3v_1x2 :          1
	Via         via3_2x1 :      26084
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2143
	Via             via2 :       5385
	Via            via2v :         16
	Via            via2h :         16
	Via         via2_1x2 :      88791
	Via    via2(rot)_2x1 :          5
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18532
	Via        via2v_1x2 :        556
	Via   via2v(rot)_2x1 :        169
	Via   via2v(rot)_1x2 :         49
	Via        via2v_2x1 :          1
	Via             via1 :      19461
	Via        via1(rot) :       3888
	Via            via1v :      11898
	Via            via1h :       2012
	Via       via1h(rot) :      24904
	Via         via1_2x1 :       8283
	Via    via1(rot)_1x2 :       2455
	Via    via1(rot)_2x1 :         43
	Via         via1_1x2 :       6987
	Via        via1v_1x2 :      34362
	Via   via1v(rot)_2x1 :       1818
	Via   via1v(rot)_1x2 :       2349
	Via        via1v_2x1 :        217

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.77% (203678 / 272411 vias)
 
    Layer V1         = 47.62% (56514  / 118677  vias)
        Weight 1     = 47.62% (56514   vias)
        Un-optimized = 52.38% (62163   vias)
    Layer V2         = 95.23% (108107 / 113524  vias)
        Weight 1     = 95.23% (108107  vias)
        Un-optimized =  4.77% (5417    vias)
    Layer V3         = 97.68% (29862  / 30572   vias)
        Weight 1     = 97.68% (29862   vias)
        Un-optimized =  2.32% (710     vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
        Weight 1     = 96.18% (6502    vias)
        Un-optimized =  3.82% (258     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.77% (203678 / 272411 vias)
 
    Layer V1         = 47.62% (56514  / 118677  vias)
    Layer V2         = 95.23% (108107 / 113524  vias)
    Layer V3         = 97.68% (29862  / 30572   vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.77% (203678 / 272411 vias)
 
    Layer V1         = 47.62% (56514  / 118677  vias)
        Weight 1     = 47.62% (56514   vias)
        Un-optimized = 52.38% (62163   vias)
    Layer V2         = 95.23% (108107 / 113524  vias)
        Weight 1     = 95.23% (108107  vias)
        Un-optimized =  4.77% (5417    vias)
    Layer V3         = 97.68% (29862  / 30572   vias)
        Weight 1     = 97.68% (29862   vias)
        Un-optimized =  2.32% (710     vias)
    Layer W0         = 96.18% (6502   / 6760    vias)
        Weight 1     = 96.18% (6502    vias)
        Un-optimized =  3.82% (258     vias)
    Layer W1         = 95.37% (2471   / 2591    vias)
        Weight 1     = 95.37% (2471    vias)
        Un-optimized =  4.63% (120     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:08 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  129  Alloctr  131  Proc 2454 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
[ECO: End] Elapsed real time: 0:00:38 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:39
[ECO: End] Stage (MB): Used    3  Alloctr    4  Proc    0 
[ECO: End] Total (MB): Used   16  Alloctr   18  Proc 2454 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Nov 19 20:02:25 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 21.26 seconds
EKL_MT: elapsed time 21 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:03:17 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          4.39
  Critical Path Slack:           0.03
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.85
  Critical Path Slack:           4.28
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.05
  Critical Path Slack:          -0.40
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -0.88
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          5.25
  Critical Path Slack:          -0.24
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -1.46
  No. of Violating Paths:       18.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.01
  No. of Hold Violations:        3.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.17
  Critical Path Slack:           1.48
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          1.71
  Critical Path Slack:           3.15
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.49
  Critical Path Slack:           4.31
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.25
  Critical Path Slack:           2.50
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          2.13
  Critical Path Slack:           2.96
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.78
  Critical Path Slack:           3.54
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31660
  Buf/Inv Cell Count:            6965
  Buf Cell Count:                2364
  Inv Cell Count:                4601
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26256
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    82994.879553
  Noncombinational Area: 46412.160410
  Buf/Inv Area:          12680.959979
  Total Buffer Area:          4781.76
  Total Inverter Area:        7899.20
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      654550.25
  Net YLength        :      558073.12
  -----------------------------------
  Cell Area:            129407.039963
  Design Area:          129407.039963
  Net Length        :      1212623.38


  Design Rules
  -----------------------------------
  Total Number of Nets:         34108
  Nets With Violations:            19
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              359.80
  -----------------------------------------
  Overall Compile Time:              363.45
  Overall Compile Wall Clock Time:   364.80

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.40  TNS: 2.34  Number of Violating Paths: 22  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 2.34  Number of Violating Paths: 22  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.00  TNS: 0.01  Number of Violating Paths: 3  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.00  TNS: 0.01  Number of Violating Paths: 4  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3964 TNS: 2.3446  Number of Violating Path: 22
ROPT:    (HOLD) WNS: 0.0045 TNS: 0.0083  Number of Violating Path: 4
ROPT:    Number of DRC Violating Nets: 19
ROPT:    Number of Route Violation: 38 
1
# incremental route optimization
route_opt -incremental -effort high
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:03:19 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          4.39
  Critical Path Slack:           0.03
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.85
  Critical Path Slack:           4.28
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.05
  Critical Path Slack:          -0.40
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -0.88
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          5.25
  Critical Path Slack:          -0.24
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -1.46
  No. of Violating Paths:       18.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.01
  No. of Hold Violations:        3.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.17
  Critical Path Slack:           1.48
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          1.71
  Critical Path Slack:           3.15
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.49
  Critical Path Slack:           4.31
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.25
  Critical Path Slack:           2.50
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          2.13
  Critical Path Slack:           2.96
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.78
  Critical Path Slack:           3.54
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31660
  Buf/Inv Cell Count:            6965
  Buf Cell Count:                2364
  Inv Cell Count:                4601
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26256
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    82994.879553
  Noncombinational Area: 46412.160410
  Buf/Inv Area:          12680.959979
  Total Buffer Area:          4781.76
  Total Inverter Area:        7899.20
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      654550.25
  Net YLength        :      558073.12
  -----------------------------------
  Cell Area:            129407.039963
  Design Area:          129407.039963
  Net Length        :      1212623.38


  Design Rules
  -----------------------------------
  Total Number of Nets:         34108
  Nets With Violations:            19
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              359.80
  -----------------------------------------
  Overall Compile Time:              363.45
  Overall Compile Wall Clock Time:   364.80

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.40  TNS: 2.34  Number of Violating Paths: 22  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 2.34  Number of Violating Paths: 22  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.00  TNS: 0.01  Number of Violating Paths: 3  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.00  TNS: 0.01  Number of Violating Paths: 4  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3964 TNS: 2.3446  Number of Violating Path: 22
ROPT:    (HOLD) WNS: 0.0045 TNS: 0.0083  Number of Violating Path: 4
ROPT:    Number of DRC Violating Nets: 19
ROPT:    Number of Route Violation: 38 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Nov 19 20:03:19 2020

  Scenario: func1_wst   WNS: 0.40  TNS: 2.34  Number of Violating Paths: 22  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 2.34  Number of Violating Paths: 22  (with Crosstalk delta delays)

  Nets with DRC Violations: 19
  Total moveable cell area: 126921.9
  Total fixed cell area: 308581.1
  Total physical cell area: 435503.0
  Core area: (182410 182410 1217410 1216010)


Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:09  129413.8      0.40       2.4    2467.1                               -0.01  
    0:00:09  129413.8      0.40       2.4    2467.1                               -0.01  
    0:00:09  129413.8      0.40       2.4    2467.1                               -0.01  
    0:00:09  129413.8      0.40       2.4    2467.1                               -0.01  
    0:00:09  129413.8      0.40       2.4    2467.1                               -0.01  
    0:00:09  129423.0      0.40       2.3    2467.1                               -0.01  
    0:00:09  129423.0      0.40       2.3    2467.1                               -0.01  
    0:00:09  129423.0      0.40       2.3    2467.1                               -0.01  
    0:00:09  129423.0      0.40       2.3    2467.1                               -0.01  
    0:00:09  129423.0      0.40       2.3    2467.1                               -0.01  
    0:00:09  129441.3      0.40       2.2    2467.1                               -0.01  
    0:00:09  129441.3      0.40       2.2    2467.1                               -0.01  
    0:00:09  129449.3      0.40       2.2    2467.1                               -0.01  
    0:00:09  129449.3      0.40       2.2    2467.1                               -0.01  
    0:00:09  129449.3      0.40       2.2    2467.1                               -0.01  
    0:00:09  129449.3      0.40       2.2    2467.1                               -0.01  
    0:00:09  129453.1      0.40       2.2    2467.1                               -0.01  
    0:00:09  129453.1      0.40       2.2    2467.1                               -0.01  
    0:00:09  129453.1      0.40       2.2    2467.1                               -0.01  
    0:00:09  129456.6      0.40       2.1    2467.1                               -0.01  
    0:00:09  129456.6      0.40       2.1    2467.1                               -0.01  
    0:00:09  129456.6      0.40       2.1    2467.1                               -0.01  
    0:00:09  129456.6      0.40       2.1    2467.1                               -0.01  
    0:00:09  129456.6      0.40       2.1    2467.1                               -0.01  
    0:00:09  129462.1      0.40       2.1    2467.1                               -0.01  
    0:00:09  129462.1      0.40       2.1    2467.1                               -0.01  
    0:00:09  129462.1      0.40       2.1    2467.1                               -0.01  
    0:00:09  129462.1      0.40       2.1    2467.1                               -0.01  
    0:00:09  129462.1      0.40       2.1    2467.1                               -0.01  
    0:00:09  129464.0      0.40       2.1    2467.1                               -0.01  
    0:00:09  129464.0      0.40       2.1    2467.1                               -0.01  
    0:00:09  129464.0      0.40       2.1    2467.1                               -0.01  
    0:00:09  129465.6      0.40       2.1    2467.1                               -0.01  
    0:00:09  129465.6      0.40       2.1    2467.1                               -0.01  
    0:00:09  129465.6      0.40       2.1    2467.1                               -0.01  
    0:00:09  129471.4      0.40       2.1    2467.1                               -0.01  
    0:00:09  129471.4      0.40       2.1    2467.1                               -0.01  
    0:00:09  129471.4      0.40       2.1    2467.1                               -0.01  
    0:00:09  129471.4      0.40       2.1    2467.1                               -0.01  
    0:00:09  129472.6      0.40       2.1    2467.1                               -0.01  
    0:00:09  129472.6      0.40       2.1    2467.1                               -0.01  
    0:00:09  129476.8      0.40       2.1    2467.1                               -0.01  
    0:00:09  129476.8      0.40       2.1    2467.1                               -0.01  
    0:00:09  129476.8      0.40       2.1    2467.1                               -0.01  
    0:00:09  129476.8      0.40       2.1    2467.1                               -0.01  
    0:00:09  129476.8      0.40       2.1    2467.1                               -0.01  
    0:00:09  129479.0      0.40       2.0    2467.1                               -0.01  
    0:00:09  129479.0      0.40       2.0    2467.1                               -0.01  
    0:00:09  129479.0      0.40       2.0    2467.1                               -0.01  
    0:00:10  129484.8      0.40       2.0    2467.1                               -0.01  
    0:00:10  129484.8      0.40       2.0    2467.1                               -0.01  
    0:00:10  129484.8      0.40       2.0    2467.1                               -0.01  
    0:00:10  129484.8      0.40       2.0    2467.1                               -0.01  
    0:00:10  129484.8      0.40       2.0    2467.1                               -0.01  
    0:00:10  129484.8      0.40       2.0    2467.1                               -0.01  
    0:00:10  129484.8      0.40       2.0    2467.1                               -0.01  
    0:00:10  129484.8      0.40       2.0    2467.1                               -0.01  
    0:00:10  129485.8      0.40       2.0    2467.1                               -0.01  
    0:00:10  129485.8      0.40       2.0    2467.1                               -0.01  
    0:00:10  129485.8      0.40       2.0    2467.1                               -0.01  
    0:00:11  129486.4      0.40       2.0    2467.1                               -0.01  

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:11  129488.6      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:11  129488.6      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:11  129490.6      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:11  129493.8      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:11  129493.8      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:11  129496.6      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129497.9      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129499.5      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129500.5      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129502.1      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129503.0      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129505.0      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129507.5      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129508.8      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129509.8      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129511.0      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129512.3      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129512.6      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129512.6      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  
    0:00:12  129512.6      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.01  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:12  129513.9      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_5_/D     -0.01  
    0:00:13  129515.2      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_90_/D     -0.00  
    0:00:13  129516.5      0.40       2.0    2467.1 khu_sensor_top/ads1292_filter/iir_hpf/mult/o_Z_reg_5_/D     -0.00  

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:13  129515.2      0.40       2.0    2467.1                               -0.00  
    0:00:13  129513.9      0.40       2.0    2467.1                               -0.00  
    0:00:15  129512.6      0.40       2.0    2467.1                               -0.00  
    0:00:15  129511.4      0.40       2.0    2467.1                               -0.00  
    0:00:16  129510.1      0.40       2.0    2467.1                               -0.00  
    0:00:17  129508.8      0.40       2.0    2467.1                               -0.00  
    0:00:18  129506.9      0.40       2.0    2467.1                               -0.00  
    0:00:18  129506.9      0.40       2.0    2467.1                               -0.00  
    0:00:18  129500.5      0.40       2.0    2467.1                               -0.00  
    0:00:18  129500.5      0.40       2.0    2467.1                               -0.00  
    0:00:18  129498.6      0.40       2.0    2467.1                               -0.00  
    0:00:18  129498.6      0.40       2.0    2467.1                               -0.00  
    0:00:19  129496.6      0.40       2.0    2467.1                               -0.00  
    0:00:19  129494.7      0.40       2.0    2467.1                               -0.00  
    0:00:20  129493.4      0.40       2.0    2467.1                               -0.00  
    0:00:20  129491.5      0.40       2.0    2467.1                               -0.00  
    0:00:20  129490.9      0.40       2.0    2467.1                               -0.00  
    0:00:21  129489.0      0.40       2.0    2467.1                               -0.00  
    0:00:21  129489.0      0.40       2.0    2467.1                               -0.00  
    0:00:21  129487.7      0.40       2.0    2467.1                               -0.00  
    0:00:21  129487.7      0.40       2.0    2467.1                               -0.00  
    0:00:21  129484.5      0.40       2.0    2467.1                               -0.00  
    0:00:21  129484.5      0.40       2.0    2467.1                               -0.00  
    0:00:21  129479.0      0.40       2.0    2467.1                               -0.00  
    0:00:21  129475.8      0.40       2.0    2467.1                               -0.00  
    0:00:21  129474.6      0.40       2.0    2467.1                               -0.00  
    0:00:21  129474.2      0.40       2.0    2467.1                               -0.00  
    0:00:21  129474.2      0.40       2.0    2467.1                               -0.00  
    0:00:21  129472.3      0.40       2.0    2467.1                               -0.00  
    0:00:21  129468.2      0.40       2.0    2467.1                               -0.00  
    0:00:21  129467.5      0.40       2.0    2467.1                               -0.00  
    0:00:22  129466.2      0.40       2.0    2467.1                               -0.00  
    0:00:22  129463.0      0.40       2.0    2467.1                               -0.00  
    0:00:22  129461.1      0.40       2.0    2467.1                               -0.00  
    0:00:22  129456.0      0.40       2.0    2467.1                               -0.00  
    0:00:22  129452.8      0.40       2.0    2467.1                               -0.00  
    0:00:22  129451.5      0.40       2.0    2467.1                               -0.00  
    0:00:22  129448.3      0.40       2.0    2467.1                               -0.00  
    0:00:22  129444.8      0.40       2.0    2467.1                               -0.00  
    0:00:22  129441.6      0.40       2.0    2467.1                               -0.00  
    0:00:22  129441.6      0.40       2.0    2467.1                               -0.00  
    0:00:22  129438.4      0.40       2.0    2467.1                               -0.00  
    0:00:22  129438.4      0.40       2.0    2467.1                               -0.00  
    0:00:22  129438.4      0.40       2.0    2467.1                               -0.00  
    0:00:22  129433.9      0.40       2.0    2467.1                               -0.00  
    0:00:23  129433.6      0.40       2.0    2467.1                               -0.00  
    0:00:23  129433.6      0.40       2.0    2467.1                               -0.00  
    0:00:23  129429.8      0.40       2.0    2467.1                               -0.00  
    0:00:23  129428.2      0.40       2.0    2467.1                               -0.00  
    0:00:23  129426.2      0.40       2.0    2467.1                               -0.00  
    0:00:23  129423.7      0.40       2.0    2467.1                               -0.00  
    0:00:24  129422.4      0.40       2.0    2467.1                               -0.00  
    0:00:24  129422.1      0.40       2.0    2467.1                               -0.00  
    0:00:24  129421.1      0.40       2.0    2467.1                               -0.00  
    0:00:24  129420.2      0.40       2.0    2467.1                               -0.00  
    0:00:24  129418.6      0.40       2.0    2467.1                               -0.00  
    0:00:24  129418.6      0.40       2.0    2467.1                               -0.00  
    0:00:25  129415.4      0.40       2.0    2467.1                               -0.00  
    0:00:25  129415.4      0.40       2.0    2467.1                               -0.00  
    0:00:25  129415.0      0.40       2.0    2467.1                               -0.00  
    0:00:25  129414.7      0.40       2.0    2467.1                               -0.00  
    0:00:26  129413.4      0.40       2.0    2467.1                               -0.00  
    0:00:26  129413.4      0.40       2.0    2467.1                               -0.00  
    0:00:26  129410.6      0.40       2.0    2467.1                               -0.00  
    0:00:26  129406.4      0.40       2.0    2467.1                               -0.00  
    0:00:26  129406.4      0.40       2.0    2467.1                               -0.00  
    0:00:26  129406.4      0.40       2.0    2467.1                               -0.00  
    0:00:26  129405.1      0.40       2.0    2467.1                               -0.00  
    0:00:26  129405.1      0.40       2.0    2467.1                               -0.00  
    0:00:26  129402.9      0.40       2.0    2467.1                               -0.00  
    0:00:26  129399.7      0.40       2.0    2467.1                               -0.00  
    0:00:27  129397.4      0.40       2.0    2467.1                               -0.00  
    0:00:27  129394.2      0.40       2.0    2467.1                               -0.00  
    0:00:28  129387.5      0.40       2.0    2467.1                               -0.00  
    0:00:28  129387.5      0.40       2.0    2467.1                               -0.00  
    0:00:28  129385.3      0.40       2.0    2467.1                               -0.00  
    0:00:28  129384.3      0.40       2.0    2467.1                               -0.00  
    0:00:28  129384.0      0.40       2.0    2467.1                               -0.00  
    0:00:28  129383.0      0.40       2.0    2467.1                               -0.00  
    0:00:28  129379.2      0.40       2.0    2467.1                               -0.00  
    0:00:28  129379.2      0.40       2.0    2467.1                               -0.00  
    0:00:28  129379.2      0.40       2.0    2467.1                               -0.00  
    0:00:28  129374.1      0.40       2.0    2467.1                               -0.00  
    0:00:28  129374.1      0.40       2.0    2467.1                               -0.00  
    0:00:28  129374.1      0.40       2.0    2467.1                               -0.00  
    0:00:29  129371.2      0.40       2.0    2467.1                               -0.00  
    0:00:29  129369.3      0.40       2.0    2467.1                               -0.00  
    0:00:29  129368.3      0.40       2.0    2467.1                               -0.00  
    0:00:29  129366.1      0.40       2.0    2467.1                               -0.00  
    0:00:30  129365.1      0.40       2.0    2467.1                               -0.00  
    0:00:30  129364.8      0.40       2.0    2467.1                               -0.00  
    0:00:30  129363.2      0.40       2.0    2467.1                               -0.00  
    0:00:30  129363.2      0.40       2.0    2467.1                               -0.00  
    0:00:31  129362.6      0.40       2.0    2467.1                               -0.00  
    0:00:31  129361.3      0.40       2.0    2467.1                               -0.00  
    0:00:31  129358.7      0.40       2.0    2467.1                               -0.00  
    0:00:31  129355.5      0.40       2.0    2467.1                               -0.00  
    0:00:31  129355.5      0.40       2.0    2467.1                               -0.00  
    0:00:31  129354.2      0.40       2.0    2467.1                               -0.00  
    0:00:31  129353.0      0.40       2.0    2467.1                               -0.00  
    0:00:31  129352.0      0.40       2.0    2467.1                               -0.00  
    0:00:31  129351.0      0.40       2.0    2467.1                               -0.00  
    0:00:31  129350.7      0.40       2.0    2467.1                               -0.00  
    0:00:31  129346.2      0.40       2.0    2467.1                               -0.00  
    0:00:31  129346.2      0.40       2.0    2467.1                               -0.00  
    0:00:31  129343.4      0.40       2.0    2467.1                               -0.00  
    0:00:31  129343.4      0.40       2.0    2467.1                               -0.00  
    0:00:32  129343.0      0.40       2.0    2467.1                               -0.00  
    0:00:32  129342.7      0.40       2.0    2467.1                               -0.00  
    0:00:32  129340.5      0.40       2.0    2467.1                               -0.00  
    0:00:32  129339.5      0.40       2.0    2467.1                               -0.00  
    0:00:33  129337.9      0.40       2.0    2467.1                               -0.00  
    0:00:33  129335.7      0.40       2.0    2467.1                               -0.00  
    0:00:33  129331.8      0.40       2.0    2467.1                               -0.00  
    0:00:33  129331.8      0.40       2.0    2467.1                               -0.00  
    0:00:33  129330.9      0.40       2.0    2467.1                               -0.00  
    0:00:33  129329.9      0.40       2.0    2467.1                               -0.00  
    0:00:33  129328.3      0.40       2.0    2467.1                               -0.00  
    0:00:33  129326.7      0.40       2.0    2467.1                               -0.00  
    0:00:33  129325.1      0.40       2.0    2467.1                               -0.00  
    0:00:34  129322.9      0.40       2.0    2467.1                               -0.00  
    0:00:35  129321.6      0.40       2.0    2467.1                               -0.00  
    0:00:35  129315.5      0.40       2.0    2467.1                               -0.00  
    0:00:35  129315.5      0.40       2.0    2467.1                               -0.00  
    0:00:35  129315.5      0.40       2.0    2467.1                               -0.00  
    0:00:35  129314.2      0.40       2.0    2467.1                               -0.00  
    0:00:35  129313.3      0.40       2.0    2467.1                               -0.00  
    0:00:36  129312.3      0.40       2.0    2467.1                               -0.00  
    0:00:36  129311.4      0.40       2.0    2467.1                               -0.00  
    0:00:36  129309.4      0.40       2.0    2467.1                               -0.00  
    0:00:37  129308.5      0.40       2.0    2467.1                               -0.00  
    0:00:37  129307.5      0.40       2.0    2467.1                               -0.00  
    0:00:37  129305.9      0.40       2.0    2467.1                               -0.00  
    0:00:37  129305.9      0.40       2.0    2467.1                               -0.00  
    0:00:37  129305.0      0.40       2.0    2467.1                               -0.00  
    0:00:37  129300.5      0.40       2.0    2467.1                               -0.00  
    0:00:38  129285.4      0.40       2.0    2467.1                               -0.00  
    0:00:38  129257.6      0.40       2.0    2467.1                               -0.00  
    0:00:38  129257.6      0.40       2.0    2467.1                               -0.00  
    0:00:38  129253.8      0.40       2.0    2467.1                               -0.00  
    0:00:38  129253.8      0.40       2.0    2467.1                               -0.00  
    0:00:38  129249.9      0.40       2.0    2467.1                               -0.00  
    0:00:39  129243.2      0.40       2.0    2467.1                               -0.00  
    0:00:39  129242.2      0.40       2.0    2467.1                               -0.00  
    0:00:39  129240.0      0.40       2.0    2467.1                               -0.00  
    0:00:39  129225.0      0.40       2.0    2467.1                               -0.00  
    0:00:39  129220.5      0.40       2.0    2467.1                               -0.00  
    0:00:39  129205.4      0.40       2.0    2467.1                               -0.00  
    0:00:40  129175.4      0.40       2.0    2467.1                               -0.00  
    0:00:40  129175.4      0.40       2.0    2467.1                               -0.00  
    0:00:40  129160.3      0.40       2.0    2467.1                               -0.00  
    0:00:40  129147.5      0.40       2.0    2467.1                               -0.00  
    0:00:41  129132.5      0.40       2.0    2467.1                               -0.00  
    0:00:41  129128.0      0.40       2.0    2467.1                               -0.00  
    0:00:42  129124.8      0.40       2.0    2467.1                               -0.00  
    0:00:42  129124.8      0.40       2.0    2467.1                               -0.00  
    0:00:42  129122.9      0.40       2.0    2467.1                               -0.00  
    0:00:42  129122.9      0.40       2.0    2467.1                               -0.00  
    0:00:43  129118.7      0.40       2.0    2467.1                               -0.00  
    0:00:43  129118.7      0.40       2.0    2467.1                               -0.00  
    0:00:43  129105.9      0.40       2.0    2467.1                               -0.00  
    0:00:43  129090.9      0.40       2.0    2467.1                               -0.00  
    0:00:43  129075.8      0.40       2.0    2467.1                               -0.00  
    0:00:43  129071.4      0.40       2.0    2467.1                               -0.00  
    0:00:43  129071.4      0.40       2.0    2467.1                               -0.00  
    0:00:44  129069.1      0.40       2.0    2467.1                               -0.00  
    0:00:44  129068.2      0.40       2.0    2467.1                               -0.00  
    0:00:45  129065.9      0.40       2.0    2467.1                               -0.00  
    0:00:45  129065.9      0.40       2.0    2467.1                               -0.00  
    0:00:45  129063.7      0.40       2.0    2467.1                               -0.00  
    0:00:45  129059.2      0.40       2.0    2467.1                               -0.00  
    0:00:45  129059.2      0.40       2.0    2467.1                               -0.00  
    0:00:46  129056.6      0.40       2.0    2467.1                               -0.00  
    0:00:46  129049.9      0.40       2.0    2467.1                               -0.00  
    0:00:46  129034.9      0.40       2.0    2467.1                               -0.00  
    0:00:46  129019.8      0.40       2.0    2467.1                               -0.00  
    0:00:47  129015.4      0.40       2.0    2467.1                               -0.00  
    0:00:47  129002.6      0.40       2.0    2467.1                               -0.00  
    0:00:47  128989.8      0.40       2.0    2467.1                               -0.00  
    0:00:47  128955.2      0.40       2.0    2467.1                               -0.00  
    0:00:47  128955.2      0.40       2.0    2467.1                               -0.00  
    0:00:47  128955.2      0.40       2.0    2467.1                               -0.00  
    0:00:47  128955.2      0.40       2.0    2467.1                               -0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:04:10 2020
****************************************
Std cell utilization: 12.05%  (402985/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 11.95%  (395219/(3343050-36270))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        402985   sites, (non-fixed:395219 fixed:7766)
                      31556    cells, (non-fixed:31055  fixed:501)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36270    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       254 
Avg. std cell width:  2.97 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:04:10 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---

Total 85 (out of 31055) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:04:10 2020
****************************************

avg cell displacement:    0.329 um ( 0.21 row height)
max cell displacement:    1.600 um ( 1.00 row height)
std deviation:            0.517 um ( 0.32 row height)
number of cell moved:        24 cells (out of 31055 cells)

Total 0 cells has large displacement (e.g. > 4.800 um or 3 row height)

Legalizing 55 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:04:10 2020
****************************************

avg cell displacement:    1.283 um ( 0.80 row height)
max cell displacement:    8.000 um ( 5.00 row height)
std deviation:            2.276 um ( 1.42 row height)
number of cell moved:        46 cells (out of 31055 cells)

Largest displacement cells:
  Cell: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/U618 (ADDFHX2MTR)
    Input location: (322.810 316.810)
    Legal location: (322.810 308.810)
    Displacement: 8.000 um, e.g. 5.00 row height.

Total 1 cells has large displacement (e.g. > 4.800 um or 3 row height)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Successfully merge 23 nets of total 23 nets.
Updating the database ...
Information: Updating database...
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Split 20 nets of total 20 nets.
Updating the database ...
ROPT:    Main Optimization Done             Thu Nov 19 20:04:17 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Nov 19 20:04:21 2020
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Warning: Net i_CLK is unroutable due to layer constraint settings. Routing will leave this net open.  (ZRT-131)
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   89  Alloctr   88  Proc    0 
[ECO: Extraction] Total (MB): Used  112  Alloctr  113  Proc 2460 
Num of eco nets = 33684
Num of open eco nets = 493
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used  101  Alloctr   99  Proc    0 
[ECO: Init] Total (MB): Used  123  Alloctr  124  Proc 2460 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  128  Alloctr  129  Proc 2460 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  187  Alloctr  189  Proc 2460 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 493
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
484 nets are partially connected,
 of which 484 are detail routed and 0 are global routed.
33184 nets are fully connected,
 of which 33184 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  198  Alloctr  200  Proc 2460 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  196  Alloctr  213  Proc 2460 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  199  Alloctr  216  Proc 2460 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  199  Alloctr  216  Proc 2460 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  199  Alloctr  216  Proc 2460 
Initial. Routing result:
Initial. Both Dirs: Overflow =   294 Max = 4 GRCs =   241 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.00%)
Initial. V routing: Overflow =   291 Max = 4 (GRCs =  5) GRCs =   237 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =   287 Max = 4 (GRCs =  5) GRCs =   233 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.38 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.6 22.7 10.1 3.48 0.22 1.27 0.40 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.6 13.0 2.35 0.72 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.8 0.00 8.09 0.46 0.00 0.52 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.3 0.00 3.50 0.04 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.4 7.27 3.91 0.83 0.03 0.43 0.07 0.02 0.00 0.00 0.03 0.00 0.00 0.00


Initial. Total Wire Length = 1289.60
Initial. Layer M1 wire length = 121.11
Initial. Layer M2 wire length = 167.73
Initial. Layer M3 wire length = 673.32
Initial. Layer M4 wire length = 150.96
Initial. Layer B1 wire length = 100.07
Initial. Layer B2 wire length = 76.41
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 715
Initial. Via via1 count = 337
Initial. Via via2 count = 334
Initial. Via via3 count = 28
Initial. Via via4 count = 12
Initial. Via via5 count = 4
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  199  Alloctr  216  Proc 2460 
phase1. Routing result:
phase1. Both Dirs: Overflow =   294 Max = 4 GRCs =   241 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.00%)
phase1. V routing: Overflow =   291 Max = 4 (GRCs =  5) GRCs =   237 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M2         Overflow =   287 Max = 4 (GRCs =  5) GRCs =   233 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.38 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.6 22.7 10.1 3.48 0.22 1.27 0.40 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.6 13.0 2.35 0.72 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.8 0.00 8.09 0.46 0.00 0.52 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.3 0.00 3.50 0.04 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.4 7.27 3.91 0.83 0.03 0.43 0.07 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase1. Total Wire Length = 1289.60
phase1. Layer M1 wire length = 121.11
phase1. Layer M2 wire length = 167.73
phase1. Layer M3 wire length = 673.32
phase1. Layer M4 wire length = 150.96
phase1. Layer B1 wire length = 100.07
phase1. Layer B2 wire length = 76.41
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 715
phase1. Via via1 count = 337
phase1. Via via2 count = 334
phase1. Via via3 count = 28
phase1. Via via4 count = 12
phase1. Via via5 count = 4
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  199  Alloctr  216  Proc 2460 
phase2. Routing result:
phase2. Both Dirs: Overflow =   294 Max = 4 GRCs =   241 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.00%)
phase2. V routing: Overflow =   291 Max = 4 (GRCs =  5) GRCs =   237 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M2         Overflow =   287 Max = 4 (GRCs =  5) GRCs =   233 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.38 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.6 22.7 10.1 3.48 0.22 1.27 0.40 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.6 13.0 2.35 0.72 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.8 0.00 8.09 0.46 0.00 0.52 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.3 0.00 3.50 0.04 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.4 7.27 3.91 0.83 0.03 0.43 0.07 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase2. Total Wire Length = 1289.60
phase2. Layer M1 wire length = 121.11
phase2. Layer M2 wire length = 167.73
phase2. Layer M3 wire length = 673.32
phase2. Layer M4 wire length = 150.96
phase2. Layer B1 wire length = 100.07
phase2. Layer B2 wire length = 76.41
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 715
phase2. Via via1 count = 337
phase2. Via via2 count = 334
phase2. Via via3 count = 28
phase2. Via via4 count = 12
phase2. Via via5 count = 4
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  199  Alloctr  216  Proc 2460 

Congestion utilization per direction:
Average vertical track utilization   =  3.84 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.42 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -54  Proc    0 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 2460 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used   56  Alloctr   56  Proc    0 
[GR: Done] Total (MB): Used  184  Alloctr  186  Proc 2460 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 2460 
[ECO: GR] Elapsed real time: 0:00:09 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[ECO: GR] Stage (MB): Used  111  Alloctr  110  Proc    0 
[ECO: GR] Total (MB): Used  134  Alloctr  135  Proc 2460 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  134  Alloctr  135  Proc 2460 

Start initial assignment
Routed partition 1/69      
Routed partition 2/69      
Routed partition 3/69      
Routed partition 4/69      
Routed partition 5/69      
Routed partition 6/69      
Routed partition 7/69      
Routed partition 8/69      
Routed partition 9/69      
Routed partition 10/69     
Routed partition 11/69     
Routed partition 12/69     
Routed partition 13/69     
Routed partition 14/69     
Routed partition 15/69     
Routed partition 16/69     
Routed partition 17/69     
Routed partition 18/69     
Routed partition 19/69     
Routed partition 20/69     
Routed partition 21/69     
Routed partition 22/69     
Routed partition 23/69     
Routed partition 24/69     
Routed partition 25/69     
Routed partition 26/69     
Routed partition 27/69     
Routed partition 28/69     
Routed partition 29/69     
Routed partition 30/69     
Routed partition 31/69     
Routed partition 32/69     
Routed partition 33/69     
Routed partition 34/69     
Routed partition 35/69     
Routed partition 36/69     
Routed partition 37/69     
Routed partition 38/69     
Routed partition 39/69     
Routed partition 40/69     
Routed partition 41/69     
Routed partition 42/69     
Routed partition 43/69     
Routed partition 44/69     
Routed partition 45/69     
Routed partition 46/69     
Routed partition 47/69     
Routed partition 48/69     
Routed partition 49/69     
Routed partition 50/69     
Routed partition 51/69     
Routed partition 52/69     
Routed partition 53/69     
Routed partition 54/69     
Routed partition 55/69     
Routed partition 56/69     
Routed partition 57/69     
Routed partition 58/69     
Routed partition 59/69     
Routed partition 60/69     
Routed partition 61/69     
Routed partition 62/69     
Routed partition 63/69     
Routed partition 64/69     
Routed partition 65/69     
Routed partition 66/69     
Routed partition 67/69     
Routed partition 68/69     
Routed partition 69/69     

Number of wires with overlap after iteration 0 = 809 of 1634


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  136  Alloctr  137  Proc 2460 

Reroute to fix overlaps
Routed partition 1/69      
Routed partition 2/69      
Routed partition 3/69      
Routed partition 4/69      
Routed partition 5/69      
Routed partition 6/69      
Routed partition 7/69      
Routed partition 8/69      
Routed partition 9/69      
Routed partition 10/69     
Routed partition 11/69     
Routed partition 12/69     
Routed partition 13/69     
Routed partition 14/69     
Routed partition 15/69     
Routed partition 16/69     
Routed partition 17/69     
Routed partition 18/69     
Routed partition 19/69     
Routed partition 20/69     
Routed partition 21/69     
Routed partition 22/69     
Routed partition 23/69     
Routed partition 24/69     
Routed partition 25/69     
Routed partition 26/69     
Routed partition 27/69     
Routed partition 28/69     
Routed partition 29/69     
Routed partition 30/69     
Routed partition 31/69     
Routed partition 32/69     
Routed partition 33/69     
Routed partition 34/69     
Routed partition 35/69     
Routed partition 36/69     
Routed partition 37/69     
Routed partition 38/69     
Routed partition 39/69     
Routed partition 40/69     
Routed partition 41/69     
Routed partition 42/69     
Routed partition 43/69     
Routed partition 44/69     
Routed partition 45/69     
Routed partition 46/69     
Routed partition 47/69     
Routed partition 48/69     
Routed partition 49/69     
Routed partition 50/69     
Routed partition 51/69     
Routed partition 52/69     
Routed partition 53/69     
Routed partition 54/69     
Routed partition 55/69     
Routed partition 56/69     
Routed partition 57/69     
Routed partition 58/69     
Routed partition 59/69     
Routed partition 60/69     
Routed partition 61/69     
Routed partition 62/69     
Routed partition 63/69     
Routed partition 64/69     
Routed partition 65/69     
Routed partition 66/69     
Routed partition 67/69     
Routed partition 68/69     
Routed partition 69/69     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  136  Alloctr  137  Proc 2460 

Number of wires with overlap after iteration 1 = 474 of 1182


Wire length and via report:
---------------------------
Number of M1 wires: 112 		 CONT1: 0
Number of M2 wires: 578 		 via1: 671
Number of M3 wires: 452 		 via2: 639
Number of M4 wires: 27 		 via3: 50
Number of B1 wires: 10 		 via4: 18
Number of B2 wires: 3 		 via5: 6
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 1182 		 vias: 1384

Total M1 wire length: 96.1
Total M2 wire length: 264.3
Total M3 wire length: 808.6
Total M4 wire length: 163.3
Total B1 wire length: 121.4
Total B2 wire length: 87.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 1540.8

Longest M1 wire length: 8.6
Longest M2 wire length: 21.6
Longest M3 wire length: 24.2
Longest M4 wire length: 39.2
Longest B1 wire length: 52.4
Longest B2 wire length: 41.4
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  130  Alloctr  131  Proc 2460 
[ECO: CDR] Elapsed real time: 0:00:11 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[ECO: CDR] Stage (MB): Used  107  Alloctr  106  Proc    0 
[ECO: CDR] Total (MB): Used  130  Alloctr  131  Proc 2460 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	0
Checked	19/484 Partitions, Violations =	0
Checked	38/484 Partitions, Violations =	9
Checked	57/484 Partitions, Violations =	11
Checked	76/484 Partitions, Violations =	73
Checked	95/484 Partitions, Violations =	226
Checked	114/484 Partitions, Violations =	235
Checked	133/484 Partitions, Violations =	323
Checked	152/484 Partitions, Violations =	400
Checked	171/484 Partitions, Violations =	518
Checked	190/484 Partitions, Violations =	616
Checked	209/484 Partitions, Violations =	698
Checked	228/484 Partitions, Violations =	1300
Checked	247/484 Partitions, Violations =	1417
Checked	266/484 Partitions, Violations =	1425
Checked	285/484 Partitions, Violations =	1571
Checked	304/484 Partitions, Violations =	1723
Checked	323/484 Partitions, Violations =	1751
Checked	342/484 Partitions, Violations =	1827
Checked	361/484 Partitions, Violations =	1964
Checked	380/484 Partitions, Violations =	2157
Checked	399/484 Partitions, Violations =	2295
Checked	418/484 Partitions, Violations =	2536
Checked	437/484 Partitions, Violations =	2536
Checked	456/484 Partitions, Violations =	2539
Checked	475/484 Partitions, Violations =	2540

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2540

[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  155  Alloctr  156  Proc 2460 

Total Wire Length =                    1188771 micron
Total Number of Contacts =             272850
Total Number of Wires =                218198
Total Number of PtConns =              4759
Total Number of Routed Wires =       218198
Total Routed Wire Length =           1188118 micron
Total Number of Routed Contacts =       272850
	Layer             M1 :      21119 micron
	Layer             M2 :     328250 micron
	Layer             M3 :     503989 micron
	Layer             M4 :     187227 micron
	Layer             B1 :     102093 micron
	Layer             B2 :      36523 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        126
	Via         via5_2x1 :       2462
	Via         via5_1x2 :          9
	Via             via4 :        274
	Via         via4_1x2 :       5999
	Via         via4_2x1 :        503
	Via             via3 :        754
	Via         via3_2x1 :      26068
	Via    via3(rot)_2x1 :          1
	Via         via3_1x2 :       2142
	Via   via3v(rot)_2x1 :       1632
	Via        via3v_1x2 :          1
	Via             via2 :       5906
	Via            via2v :         16
	Via            via2h :         15
	Via         via2_2x1 :      18494
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          5
	Via         via2_1x2 :      88582
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         49
	Via        via2v_2x1 :          1
	Via             via1 :      19655
	Via        via1(rot) :       3873
	Via            via1v :      11860
	Via            via1h :       2004
	Via       via1h(rot) :      25100
	Via         via1_2x1 :       8232
	Via    via1(rot)_1x2 :       2450
	Via    via1(rot)_2x1 :         42
	Via         via1_1x2 :       6972
	Via        via1v_1x2 :      34247
	Via   via1v(rot)_2x1 :       1805
	Via   via1v(rot)_1x2 :       2345
	Via        via1v_2x1 :        213

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.47% (203202 / 272850 vias)
 
    Layer V1         = 47.40% (56306  / 118798  vias)
        Weight 1     = 47.40% (56306   vias)
        Un-optimized = 52.60% (62492   vias)
    Layer V2         = 94.78% (107857 / 113794  vias)
        Weight 1     = 94.78% (107857  vias)
        Un-optimized =  5.22% (5937    vias)
    Layer V3         = 97.54% (29844  / 30598   vias)
        Weight 1     = 97.54% (29844   vias)
        Un-optimized =  2.46% (754     vias)
    Layer W0         = 95.96% (6502   / 6776    vias)
        Weight 1     = 95.96% (6502    vias)
        Un-optimized =  4.04% (274     vias)
    Layer W1         = 95.15% (2471   / 2597    vias)
        Weight 1     = 95.15% (2471    vias)
        Un-optimized =  4.85% (126     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.47% (203202 / 272850 vias)
 
    Layer V1         = 47.40% (56306  / 118798  vias)
    Layer V2         = 94.78% (107857 / 113794  vias)
    Layer V3         = 97.54% (29844  / 30598   vias)
    Layer W0         = 95.96% (6502   / 6776    vias)
    Layer W1         = 95.15% (2471   / 2597    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.47% (203202 / 272850 vias)
 
    Layer V1         = 47.40% (56306  / 118798  vias)
        Weight 1     = 47.40% (56306   vias)
        Un-optimized = 52.60% (62492   vias)
    Layer V2         = 94.78% (107857 / 113794  vias)
        Weight 1     = 94.78% (107857  vias)
        Un-optimized =  5.22% (5937    vias)
    Layer V3         = 97.54% (29844  / 30598   vias)
        Weight 1     = 97.54% (29844   vias)
        Un-optimized =  2.46% (754     vias)
    Layer W0         = 95.96% (6502   / 6776    vias)
        Weight 1     = 95.96% (6502    vias)
        Un-optimized =  4.04% (274     vias)
    Layer W1         = 95.15% (2471   / 2597    vias)
        Weight 1     = 95.15% (2471    vias)
        Un-optimized =  4.85% (126     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1771; Net top lay B1
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_add_1_B_reg_31_; master port D
		Antenna/diode mode 1/6; wlay M3; gArea 0.02460000; allowed ratio/ratio 270.00000000/309.32925415
Found 7 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  155  Alloctr  157  Proc 2460 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/208 Partitions, Violations =	2280
Routed	2/208 Partitions, Violations =	2223
Routed	3/208 Partitions, Violations =	2137
Routed	4/208 Partitions, Violations =	2106
Routed	5/208 Partitions, Violations =	2064
Routed	6/208 Partitions, Violations =	2003
Routed	7/208 Partitions, Violations =	1980
Routed	8/208 Partitions, Violations =	1945
Routed	9/208 Partitions, Violations =	1930
Routed	10/208 Partitions, Violations =	1908
Routed	11/208 Partitions, Violations =	1883
Routed	12/208 Partitions, Violations =	1870
Routed	13/208 Partitions, Violations =	1832
Routed	14/208 Partitions, Violations =	1801
Routed	15/208 Partitions, Violations =	1747
Routed	16/208 Partitions, Violations =	1731
Routed	17/208 Partitions, Violations =	1709
Routed	18/208 Partitions, Violations =	1696
Routed	19/208 Partitions, Violations =	1677
Routed	20/208 Partitions, Violations =	1650
Routed	21/208 Partitions, Violations =	1634
Routed	22/208 Partitions, Violations =	1618
Routed	23/208 Partitions, Violations =	1604
Routed	24/208 Partitions, Violations =	1595
Routed	25/208 Partitions, Violations =	1552
Routed	26/208 Partitions, Violations =	1536
Routed	27/208 Partitions, Violations =	1508
Routed	28/208 Partitions, Violations =	1481
Routed	29/208 Partitions, Violations =	1463
Routed	30/208 Partitions, Violations =	1425
Routed	31/208 Partitions, Violations =	1405
Routed	32/208 Partitions, Violations =	1381
Routed	33/208 Partitions, Violations =	1360
Routed	34/208 Partitions, Violations =	1344
Routed	35/208 Partitions, Violations =	1317
Routed	36/208 Partitions, Violations =	1278
Routed	37/208 Partitions, Violations =	1266
Routed	38/208 Partitions, Violations =	1240
Routed	39/208 Partitions, Violations =	1216
Routed	40/208 Partitions, Violations =	1201
Routed	41/208 Partitions, Violations =	1170
Routed	42/208 Partitions, Violations =	1150
Routed	43/208 Partitions, Violations =	1135
Routed	44/208 Partitions, Violations =	1090
Routed	45/208 Partitions, Violations =	1067
Routed	46/208 Partitions, Violations =	1048
Routed	47/208 Partitions, Violations =	1020
Routed	48/208 Partitions, Violations =	1011
Routed	49/208 Partitions, Violations =	1003
Routed	50/208 Partitions, Violations =	995
Routed	51/208 Partitions, Violations =	971
Routed	52/208 Partitions, Violations =	958
Routed	53/208 Partitions, Violations =	945
Routed	54/208 Partitions, Violations =	919
Routed	55/208 Partitions, Violations =	908
Routed	56/208 Partitions, Violations =	897
Routed	57/208 Partitions, Violations =	887
Routed	58/208 Partitions, Violations =	875
Routed	59/208 Partitions, Violations =	852
Routed	60/208 Partitions, Violations =	840
Routed	61/208 Partitions, Violations =	826
Routed	62/208 Partitions, Violations =	810
Routed	63/208 Partitions, Violations =	784
Routed	64/208 Partitions, Violations =	773
Routed	65/208 Partitions, Violations =	758
Routed	66/208 Partitions, Violations =	742
Routed	67/208 Partitions, Violations =	721
Routed	68/208 Partitions, Violations =	715
Routed	69/208 Partitions, Violations =	709
Routed	70/208 Partitions, Violations =	700
Routed	71/208 Partitions, Violations =	693
Routed	72/208 Partitions, Violations =	688
Routed	73/208 Partitions, Violations =	678
Routed	74/208 Partitions, Violations =	669
Routed	75/208 Partitions, Violations =	665
Routed	76/208 Partitions, Violations =	655
Routed	77/208 Partitions, Violations =	654
Routed	78/208 Partitions, Violations =	652
Routed	79/208 Partitions, Violations =	652
Routed	80/208 Partitions, Violations =	652
Routed	81/208 Partitions, Violations =	651
Routed	82/208 Partitions, Violations =	651
Routed	83/208 Partitions, Violations =	650
Routed	84/208 Partitions, Violations =	631
Routed	85/208 Partitions, Violations =	621
Routed	86/208 Partitions, Violations =	612
Routed	87/208 Partitions, Violations =	604
Routed	88/208 Partitions, Violations =	581
Routed	89/208 Partitions, Violations =	574
Routed	90/208 Partitions, Violations =	565
Routed	91/208 Partitions, Violations =	560
Routed	92/208 Partitions, Violations =	555
Routed	93/208 Partitions, Violations =	550
Routed	94/208 Partitions, Violations =	545
Routed	95/208 Partitions, Violations =	540
Routed	96/208 Partitions, Violations =	535
Routed	97/208 Partitions, Violations =	523
Routed	98/208 Partitions, Violations =	517
Routed	99/208 Partitions, Violations =	511
Routed	100/208 Partitions, Violations =	506
Routed	101/208 Partitions, Violations =	502
Routed	102/208 Partitions, Violations =	493
Routed	103/208 Partitions, Violations =	491
Routed	104/208 Partitions, Violations =	461
Routed	105/208 Partitions, Violations =	458
Routed	106/208 Partitions, Violations =	459
Routed	107/208 Partitions, Violations =	460
Routed	108/208 Partitions, Violations =	461
Routed	109/208 Partitions, Violations =	444
Routed	110/208 Partitions, Violations =	432
Routed	111/208 Partitions, Violations =	419
Routed	112/208 Partitions, Violations =	400
Routed	113/208 Partitions, Violations =	393
Routed	114/208 Partitions, Violations =	387
Routed	115/208 Partitions, Violations =	382
Routed	116/208 Partitions, Violations =	376
Routed	117/208 Partitions, Violations =	361
Routed	118/208 Partitions, Violations =	350
Routed	119/208 Partitions, Violations =	346
Routed	120/208 Partitions, Violations =	344
Routed	121/208 Partitions, Violations =	340
Routed	122/208 Partitions, Violations =	328
Routed	123/208 Partitions, Violations =	325
Routed	124/208 Partitions, Violations =	323
Routed	125/208 Partitions, Violations =	324
Routed	126/208 Partitions, Violations =	324
Routed	127/208 Partitions, Violations =	325
Routed	128/208 Partitions, Violations =	314
Routed	129/208 Partitions, Violations =	303
Routed	130/208 Partitions, Violations =	296
Routed	131/208 Partitions, Violations =	287
Routed	132/208 Partitions, Violations =	281
Routed	133/208 Partitions, Violations =	269
Routed	134/208 Partitions, Violations =	261
Routed	135/208 Partitions, Violations =	250
Routed	136/208 Partitions, Violations =	244
Routed	137/208 Partitions, Violations =	235
Routed	138/208 Partitions, Violations =	230
Routed	139/208 Partitions, Violations =	225
Routed	140/208 Partitions, Violations =	220
Routed	141/208 Partitions, Violations =	216
Routed	142/208 Partitions, Violations =	212
Routed	143/208 Partitions, Violations =	207
Routed	144/208 Partitions, Violations =	203
Routed	145/208 Partitions, Violations =	198
Routed	146/208 Partitions, Violations =	195
Routed	147/208 Partitions, Violations =	192
Routed	148/208 Partitions, Violations =	189
Routed	149/208 Partitions, Violations =	188
Routed	150/208 Partitions, Violations =	188
Routed	151/208 Partitions, Violations =	185
Routed	152/208 Partitions, Violations =	177
Routed	153/208 Partitions, Violations =	169
Routed	154/208 Partitions, Violations =	166
Routed	155/208 Partitions, Violations =	162
Routed	156/208 Partitions, Violations =	159
Routed	157/208 Partitions, Violations =	153
Routed	158/208 Partitions, Violations =	148
Routed	159/208 Partitions, Violations =	143
Routed	160/208 Partitions, Violations =	141
Routed	161/208 Partitions, Violations =	137
Routed	162/208 Partitions, Violations =	135
Routed	163/208 Partitions, Violations =	131
Routed	164/208 Partitions, Violations =	126
Routed	165/208 Partitions, Violations =	124
Routed	166/208 Partitions, Violations =	121
Routed	167/208 Partitions, Violations =	119
Routed	168/208 Partitions, Violations =	115
Routed	169/208 Partitions, Violations =	109
Routed	170/208 Partitions, Violations =	107
Routed	171/208 Partitions, Violations =	103
Routed	172/208 Partitions, Violations =	101
Routed	173/208 Partitions, Violations =	99
Routed	174/208 Partitions, Violations =	97
Routed	175/208 Partitions, Violations =	94
Routed	176/208 Partitions, Violations =	91
Routed	177/208 Partitions, Violations =	89
Routed	178/208 Partitions, Violations =	87
Routed	179/208 Partitions, Violations =	85
Routed	180/208 Partitions, Violations =	81
Routed	181/208 Partitions, Violations =	79
Routed	182/208 Partitions, Violations =	76
Routed	183/208 Partitions, Violations =	74
Routed	184/208 Partitions, Violations =	73
Routed	185/208 Partitions, Violations =	72
Routed	186/208 Partitions, Violations =	70
Routed	187/208 Partitions, Violations =	70
Routed	188/208 Partitions, Violations =	69
Routed	189/208 Partitions, Violations =	68
Routed	190/208 Partitions, Violations =	67
Routed	191/208 Partitions, Violations =	67
Routed	192/208 Partitions, Violations =	66
Routed	193/208 Partitions, Violations =	65
Routed	194/208 Partitions, Violations =	63
Routed	195/208 Partitions, Violations =	62
Routed	196/208 Partitions, Violations =	61
Routed	197/208 Partitions, Violations =	60
Routed	198/208 Partitions, Violations =	59
Routed	199/208 Partitions, Violations =	58
Routed	200/208 Partitions, Violations =	58
Routed	201/208 Partitions, Violations =	56
Routed	202/208 Partitions, Violations =	55
Routed	203/208 Partitions, Violations =	54
Routed	204/208 Partitions, Violations =	53
Routed	205/208 Partitions, Violations =	53
Routed	206/208 Partitions, Violations =	52
Routed	207/208 Partitions, Violations =	51
Routed	208/208 Partitions, Violations =	49

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	49
	@@@@ Total number of instance ports with antenna violations =	7

	Connection not within pin : 1
	Diff net via-cut spacing : 9
	Less than minimum area : 2
	Less than minimum edge length : 11
	Less than minimum width : 6
	Short : 13
	Internal-only types : 7

[Iter 0] Elapsed real time: 0:00:18 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 0] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 0] Total (MB): Used  155  Alloctr  157  Proc 2460 

End DR iteration 0 with 208 parts

Start DR iteration 1: non-uniform partition
Routed	1/36 Partitions, Violations =	49
Routed	2/36 Partitions, Violations =	48
Routed	3/36 Partitions, Violations =	47
Routed	4/36 Partitions, Violations =	45
Routed	5/36 Partitions, Violations =	45
Routed	6/36 Partitions, Violations =	45
Routed	7/36 Partitions, Violations =	45
Routed	8/36 Partitions, Violations =	44
Routed	9/36 Partitions, Violations =	44
Routed	10/36 Partitions, Violations =	45
Routed	11/36 Partitions, Violations =	44
Routed	12/36 Partitions, Violations =	46
Routed	13/36 Partitions, Violations =	48
Routed	14/36 Partitions, Violations =	48
Routed	15/36 Partitions, Violations =	48
Routed	16/36 Partitions, Violations =	48
Routed	17/36 Partitions, Violations =	48
Routed	18/36 Partitions, Violations =	48
Routed	19/36 Partitions, Violations =	48
Routed	20/36 Partitions, Violations =	48
Routed	21/36 Partitions, Violations =	45
Routed	22/36 Partitions, Violations =	44
Routed	23/36 Partitions, Violations =	44
Routed	24/36 Partitions, Violations =	43
Routed	25/36 Partitions, Violations =	42
Routed	26/36 Partitions, Violations =	42
Routed	27/36 Partitions, Violations =	41
Routed	28/36 Partitions, Violations =	40
Routed	29/36 Partitions, Violations =	40
Routed	30/36 Partitions, Violations =	39
Routed	31/36 Partitions, Violations =	38
Routed	32/36 Partitions, Violations =	37
Routed	33/36 Partitions, Violations =	37
Routed	34/36 Partitions, Violations =	37
Routed	35/36 Partitions, Violations =	37
Routed	36/36 Partitions, Violations =	36

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	36
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 7
	Less than minimum edge length : 10
	Less than minimum width : 6
	Short : 13

[Iter 1] Elapsed real time: 0:00:19 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 1] Total (MB): Used  155  Alloctr  157  Proc 2460 

End DR iteration 1 with 36 parts

Start DR iteration 2: non-uniform partition
Routed	1/26 Partitions, Violations =	35
Routed	2/26 Partitions, Violations =	33
Routed	3/26 Partitions, Violations =	31
Routed	4/26 Partitions, Violations =	31
Routed	5/26 Partitions, Violations =	29
Routed	6/26 Partitions, Violations =	29
Routed	7/26 Partitions, Violations =	28
Routed	8/26 Partitions, Violations =	29
Routed	9/26 Partitions, Violations =	29
Routed	10/26 Partitions, Violations =	29
Routed	11/26 Partitions, Violations =	31
Routed	12/26 Partitions, Violations =	33
Routed	13/26 Partitions, Violations =	33
Routed	14/26 Partitions, Violations =	33
Routed	15/26 Partitions, Violations =	33
Routed	16/26 Partitions, Violations =	33
Routed	17/26 Partitions, Violations =	33
Routed	18/26 Partitions, Violations =	33
Routed	19/26 Partitions, Violations =	33
Routed	20/26 Partitions, Violations =	32
Routed	21/26 Partitions, Violations =	31
Routed	22/26 Partitions, Violations =	30
Routed	23/26 Partitions, Violations =	29
Routed	24/26 Partitions, Violations =	28
Routed	25/26 Partitions, Violations =	27
Routed	26/26 Partitions, Violations =	26

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	26
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 8
	Less than minimum width : 5
	Short : 13

[Iter 2] Elapsed real time: 0:00:20 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[Iter 2] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 2] Total (MB): Used  155  Alloctr  157  Proc 2460 

End DR iteration 2 with 26 parts

Start DR iteration 3: non-uniform partition
Routed	1/19 Partitions, Violations =	26
Routed	2/19 Partitions, Violations =	26
Routed	3/19 Partitions, Violations =	26
Routed	4/19 Partitions, Violations =	26
Routed	5/19 Partitions, Violations =	26
Routed	6/19 Partitions, Violations =	26
Routed	7/19 Partitions, Violations =	25
Routed	8/19 Partitions, Violations =	25
Routed	9/19 Partitions, Violations =	26
Routed	10/19 Partitions, Violations =	28
Routed	11/19 Partitions, Violations =	30
Routed	12/19 Partitions, Violations =	30
Routed	13/19 Partitions, Violations =	30
Routed	14/19 Partitions, Violations =	30
Routed	15/19 Partitions, Violations =	30
Routed	16/19 Partitions, Violations =	30
Routed	17/19 Partitions, Violations =	30
Routed	18/19 Partitions, Violations =	30
Routed	19/19 Partitions, Violations =	30

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	30
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 10
	Less than minimum width : 7
	Short : 13

[Iter 3] Elapsed real time: 0:00:20 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[Iter 3] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 3] Total (MB): Used  155  Alloctr  157  Proc 2460 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	28
Routed	2/19 Partitions, Violations =	28
Routed	3/19 Partitions, Violations =	27
Routed	4/19 Partitions, Violations =	27
Routed	5/19 Partitions, Violations =	25
Routed	6/19 Partitions, Violations =	25
Routed	7/19 Partitions, Violations =	24
Routed	8/19 Partitions, Violations =	24
Routed	9/19 Partitions, Violations =	25
Routed	10/19 Partitions, Violations =	25
Routed	11/19 Partitions, Violations =	27
Routed	12/19 Partitions, Violations =	29
Routed	13/19 Partitions, Violations =	31
Routed	14/19 Partitions, Violations =	31
Routed	15/19 Partitions, Violations =	31
Routed	16/19 Partitions, Violations =	31
Routed	17/19 Partitions, Violations =	31
Routed	18/19 Partitions, Violations =	31
Routed	19/19 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 4] Elapsed real time: 0:00:21 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[Iter 4] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 4] Total (MB): Used  155  Alloctr  157  Proc 2460 

End DR iteration 4 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


DR finished with 31 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13


Total Wire Length =                    1188770 micron
Total Number of Contacts =             272505
Total Number of Wires =                218190
Total Number of PtConns =              5005
Total Number of Routed Wires =       218190
Total Routed Wire Length =           1188071 micron
Total Number of Routed Contacts =       272505
	Layer             M1 :      21063 micron
	Layer             M2 :     328278 micron
	Layer             M3 :     503991 micron
	Layer             M4 :     187259 micron
	Layer             B1 :     102097 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        281
	Via         via4_1x2 :       5994
	Via         via4_2x1 :        503
	Via             via3 :        783
	Via         via3_2x1 :      26048
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2139
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5955
	Via            via2v :         16
	Via            via2h :         17
	Via         via2_2x1 :      18470
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          6
	Via         via2_1x2 :      88390
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         49
	Via        via2v_2x1 :          1
	Via             via1 :      19528
	Via        via1(rot) :       3977
	Via            via1v :      12011
	Via            via1h :       2019
	Via       via1h(rot) :      24953
	Via         via1_2x1 :       8203
	Via    via1(rot)_1x2 :       2446
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6953
	Via        via1v_1x2 :      34150
	Via   via1v(rot)_2x1 :       1782
	Via   via1v(rot)_1x2 :       2340
	Via        via1v_2x1 :        210

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.41% (202772 / 272505 vias)
 
    Layer V1         = 47.32% (56124  / 118612  vias)
        Weight 1     = 47.32% (56124   vias)
        Un-optimized = 52.68% (62488   vias)
    Layer V2         = 94.73% (107642 / 113630  vias)
        Weight 1     = 94.73% (107642  vias)
        Un-optimized =  5.27% (5988    vias)
    Layer V3         = 97.44% (29820  / 30603   vias)
        Weight 1     = 97.44% (29820   vias)
        Un-optimized =  2.56% (783     vias)
    Layer W0         = 95.85% (6497   / 6778    vias)
        Weight 1     = 95.85% (6497    vias)
        Un-optimized =  4.15% (281     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.41% (202772 / 272505 vias)
 
    Layer V1         = 47.32% (56124  / 118612  vias)
    Layer V2         = 94.73% (107642 / 113630  vias)
    Layer V3         = 97.44% (29820  / 30603   vias)
    Layer W0         = 95.85% (6497   / 6778    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.41% (202772 / 272505 vias)
 
    Layer V1         = 47.32% (56124  / 118612  vias)
        Weight 1     = 47.32% (56124   vias)
        Un-optimized = 52.68% (62488   vias)
    Layer V2         = 94.73% (107642 / 113630  vias)
        Weight 1     = 94.73% (107642  vias)
        Un-optimized =  5.27% (5988    vias)
    Layer V3         = 97.44% (29820  / 30603   vias)
        Weight 1     = 97.44% (29820   vias)
        Un-optimized =  2.56% (783     vias)
    Layer W0         = 95.85% (6497   / 6778    vias)
        Weight 1     = 95.85% (6497    vias)
        Un-optimized =  4.15% (281     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:21 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used  148  Alloctr  149  Proc 2460 

Begin timing soft drc check ...

Created 96 soft drcs

Information: Merged away 34 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	93
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  149  Alloctr  150  Proc 2460 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/18 Partitions, Violations =	31
Routed	2/18 Partitions, Violations =	31
Routed	3/18 Partitions, Violations =	31
Routed	4/18 Partitions, Violations =	31
Routed	5/18 Partitions, Violations =	31
Routed	6/18 Partitions, Violations =	31
Routed	7/18 Partitions, Violations =	31
Routed	8/18 Partitions, Violations =	32
Routed	9/18 Partitions, Violations =	32
Routed	10/18 Partitions, Violations =	32
Routed	11/18 Partitions, Violations =	32
Routed	12/18 Partitions, Violations =	32
Routed	13/18 Partitions, Violations =	32
Routed	14/18 Partitions, Violations =	32
Routed	15/18 Partitions, Violations =	32
Routed	16/18 Partitions, Violations =	32
Routed	17/18 Partitions, Violations =	33
Routed	18/18 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	36
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13
	Internal Soft Spacing types : 3

[Iter 0] Elapsed real time: 0:00:22 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 0] Total (MB): Used  157  Alloctr  158  Proc 2460 

End DR iteration 0 with 18 parts

Start DR iteration 1: non-uniform partition
Routed	1/2 Partitions, Violations =	33
Routed	2/2 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13
	Internal Soft Spacing types : 1

[Iter 1] Elapsed real time: 0:00:22 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[Iter 1] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 1] Total (MB): Used  157  Alloctr  158  Proc 2460 

End DR iteration 1 with 2 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


Begin revisit internal-only type DRCs ...

Checked	1/1 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  157  Alloctr  158  Proc 2460 
[DR] Elapsed real time: 0:00:22 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[DR] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR] Total (MB): Used  140  Alloctr  141  Proc 2460 
[DR: Done] Elapsed real time: 0:00:22 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[DR: Done] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR: Done] Total (MB): Used  140  Alloctr  141  Proc 2460 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Net 9 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n411
Net 10 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n413
Net 11 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n417
Net 12 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n15
Net 13 = khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/n28
Net 14 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n309
Net 15 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n315
Net 16 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n348
Net 17 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n102
Net 18 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n119
Net 19 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n122
Net 20 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n18
Net 21 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n20
Net 22 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n76
Net 23 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n885
Net 24 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n8
Net 25 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n413
Net 26 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n452
Net 27 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n317
Net 28 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n348
Net 29 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n382
Net 30 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n97
Net 31 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n20
Net 32 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n27
Net 33 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n54
Net 34 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n15
Net 35 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n870
Net 36 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n944
Net 37 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n345
Net 38 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n347
Net 39 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n348
Net 40 = khu_sensor_top/ads1292_filter/iir_notch/n746
Net 41 = khu_sensor_top/ads1292_filter/iir_notch/n749
Net 42 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n127
Net 43 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n128
Net 44 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n176
Net 45 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n203
Net 46 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n95
Net 47 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n101
Net 48 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n105
Net 49 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n111
Net 50 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n6
Net 51 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n22
Net 52 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n24
Net 53 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n42
Net 54 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n52
Net 55 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n66
Net 56 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n1193
Net 57 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n446
Net 58 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n468
Net 59 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n486
Net 60 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n510
Net 61 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n979
Net 62 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n307
Net 63 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n309
Net 64 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n325
Net 65 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n411
Net 66 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n421
Net 67 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n121
Net 68 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n221
Net 69 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n66
Net 70 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n85
Net 71 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n107
Net 72 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n108
Net 73 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n109
Net 74 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n111
Net 75 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n1037
Net 76 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n22
Net 77 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n34
Net 78 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n40
Net 79 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n42
Net 80 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n885
Net 81 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n295
Net 82 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n377
Net 83 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n388
Net 84 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n406
Net 85 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n415
Net 86 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n419
Net 87 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n113
Net 88 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n115
Net 89 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n126
Net 90 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n189
Net 91 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n195
Net 92 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n219
Net 93 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n58
Net 94 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n68
Net 95 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n82
Net 96 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n83
Net 97 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n89
Net 98 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n103
Net 99 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n34
Net 100 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n409
.... and 624 other nets
Total number of changed nets = 724 (out of 33684)

[DR: Done] Elapsed real time: 0:00:22 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[DR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  139  Alloctr  140  Proc 2460 
[ECO: DR] Elapsed real time: 0:00:34 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:34
[ECO: DR] Stage (MB): Used  116  Alloctr  115  Proc    0 
[ECO: DR] Total (MB): Used  139  Alloctr  140  Proc 2460 

ECO Route finished with 1 open nets, of which 0 are frozen

ECO Route finished with 32 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Diff net via-cut spacing : 1
	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13



Total Wire Length =                    1188775 micron
Total Number of Contacts =             272506
Total Number of Wires =                218198
Total Number of PtConns =              5010
Total Number of Routed Wires =       218198
Total Routed Wire Length =           1188073 micron
Total Number of Routed Contacts =       272506
	Layer             M1 :      21063 micron
	Layer             M2 :     328261 micron
	Layer             M3 :     503970 micron
	Layer             M4 :     187282 micron
	Layer             B1 :     102116 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        286
	Via         via4_1x2 :       5993
	Via         via4_2x1 :        503
	Via             via3 :        799
	Via         via3_2x1 :      26043
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2139
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5971
	Via            via2v :         16
	Via            via2h :         17
	Via         via2_2x1 :      18465
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          6
	Via         via2_1x2 :      88366
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19536
	Via        via1(rot) :       3981
	Via            via1v :      12029
	Via            via1h :       2021
	Via       via1h(rot) :      24946
	Via         via1_2x1 :       8198
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6953
	Via        via1v_1x2 :      34137
	Via   via1v(rot)_2x1 :       1778
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        210

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.39% (202711 / 272506 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
        Weight 1     = 47.30% (56099   vias)
        Un-optimized = 52.70% (62513   vias)
    Layer V2         = 94.72% (107612 / 113616  vias)
        Weight 1     = 94.72% (107612  vias)
        Un-optimized =  5.28% (6004    vias)
    Layer V3         = 97.39% (29815  / 30614   vias)
        Weight 1     = 97.39% (29815   vias)
        Un-optimized =  2.61% (799     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.39% (202711 / 272506 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
    Layer V2         = 94.72% (107612 / 113616  vias)
    Layer V3         = 97.39% (29815  / 30614   vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.39% (202711 / 272506 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
        Weight 1     = 47.30% (56099   vias)
        Un-optimized = 52.70% (62513   vias)
    Layer V2         = 94.72% (107612 / 113616  vias)
        Weight 1     = 94.72% (107612  vias)
        Un-optimized =  5.28% (6004    vias)
    Layer V3         = 97.39% (29815  / 30614   vias)
        Weight 1     = 97.39% (29815   vias)
        Un-optimized =  2.61% (799     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 32
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1188775 micron
Total Number of Contacts =             272506
Total Number of Wires =                218198
Total Number of PtConns =              5010
Total Number of Routed Wires =       218198
Total Routed Wire Length =           1188073 micron
Total Number of Routed Contacts =       272506
	Layer             M1 :      21063 micron
	Layer             M2 :     328261 micron
	Layer             M3 :     503970 micron
	Layer             M4 :     187282 micron
	Layer             B1 :     102116 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        286
	Via         via4_1x2 :       5993
	Via         via4_2x1 :        503
	Via             via3 :        799
	Via         via3_2x1 :      26043
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2139
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5971
	Via            via2v :         16
	Via            via2h :         17
	Via         via2_2x1 :      18465
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          6
	Via         via2_1x2 :      88366
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19536
	Via        via1(rot) :       3981
	Via            via1v :      12029
	Via            via1h :       2021
	Via       via1h(rot) :      24946
	Via         via1_2x1 :       8198
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6953
	Via        via1v_1x2 :      34137
	Via   via1v(rot)_2x1 :       1778
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        210

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.39% (202711 / 272506 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
        Weight 1     = 47.30% (56099   vias)
        Un-optimized = 52.70% (62513   vias)
    Layer V2         = 94.72% (107612 / 113616  vias)
        Weight 1     = 94.72% (107612  vias)
        Un-optimized =  5.28% (6004    vias)
    Layer V3         = 97.39% (29815  / 30614   vias)
        Weight 1     = 97.39% (29815   vias)
        Un-optimized =  2.61% (799     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.39% (202711 / 272506 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
    Layer V2         = 94.72% (107612 / 113616  vias)
    Layer V3         = 97.39% (29815  / 30614   vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.39% (202711 / 272506 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
        Weight 1     = 47.30% (56099   vias)
        Un-optimized = 52.70% (62513   vias)
    Layer V2         = 94.72% (107612 / 113616  vias)
        Weight 1     = 94.72% (107612  vias)
        Un-optimized =  5.28% (6004    vias)
    Layer V3         = 97.39% (29815  / 30614   vias)
        Weight 1     = 97.39% (29815   vias)
        Un-optimized =  2.61% (799     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  139  Alloctr  140  Proc 2460 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  143  Alloctr  144  Proc 2460 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  197  Alloctr  199  Proc 2460 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33668 nets are fully connected,
 of which 33668 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  208  Alloctr  210  Proc 2460 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  206  Alloctr  223  Proc 2460 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  209  Alloctr  226  Proc 2460 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  209  Alloctr  226  Proc 2460 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  209  Alloctr  226  Proc 2460 
Initial. Routing result:
Initial. Both Dirs: Overflow =   300 Max = 4 GRCs =   239 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   297 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   293 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2084.74
Initial. Layer M1 wire length = 184.00
Initial. Layer M2 wire length = 830.73
Initial. Layer M3 wire length = 1066.83
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 37
Initial. Via via1 count = 7
Initial. Via via2 count = 27
Initial. Via via3 count = 3
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  209  Alloctr  226  Proc 2460 
phase1. Routing result:
phase1. Both Dirs: Overflow =   300 Max = 4 GRCs =   239 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   297 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   293 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2084.74
phase1. Layer M1 wire length = 184.00
phase1. Layer M2 wire length = 830.73
phase1. Layer M3 wire length = 1066.83
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 37
phase1. Via via1 count = 7
phase1. Via via2 count = 27
phase1. Via via3 count = 3
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  209  Alloctr  226  Proc 2460 
phase2. Routing result:
phase2. Both Dirs: Overflow =   300 Max = 4 GRCs =   239 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   297 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   293 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2084.74
phase2. Layer M1 wire length = 184.00
phase2. Layer M2 wire length = 830.73
phase2. Layer M3 wire length = 1066.83
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 37
phase2. Via via1 count = 7
phase2. Via via2 count = 27
phase2. Via via3 count = 3
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  209  Alloctr  226  Proc 2460 

Congestion utilization per direction:
Average vertical track utilization   =  4.10 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.68 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  194  Alloctr  195  Proc 2460 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  194  Alloctr  195  Proc 2460 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  144  Alloctr  145  Proc 2460 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  144  Alloctr  145  Proc 2460 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  144  Alloctr  145  Proc 2460 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 64 of 121


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  145  Alloctr  146  Proc 2460 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  145  Alloctr  146  Proc 2460 

Number of wires with overlap after iteration 1 = 26 of 94


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 51 		 via1: 7
Number of M3 wires: 39 		 via2: 46
Number of M4 wires: 3 		 via3: 5
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 94 		 vias: 58

Total M1 wire length: 183.0
Total M2 wire length: 833.3
Total M3 wire length: 1063.3
Total M4 wire length: 5.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2084.9

Longest M1 wire length: 183.0
Longest M2 wire length: 128.3
Longest M3 wire length: 158.6
Longest M4 wire length: 2.4
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1151215 1288029 1151315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1151215 1288025 1151315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Warning: Shape {1003215 1288029 1003315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1003215 1288025 1003315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  140  Alloctr  141  Proc 2460 
[SPCL ECO: CDR] Elapsed real time: 0:00:04 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  140  Alloctr  141  Proc 2460 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	32
Checked	19/484 Partitions, Violations =	32
Checked	38/484 Partitions, Violations =	33
Checked	57/484 Partitions, Violations =	33
Checked	76/484 Partitions, Violations =	42
Checked	95/484 Partitions, Violations =	42
Checked	114/484 Partitions, Violations =	42
Checked	133/484 Partitions, Violations =	42
Checked	152/484 Partitions, Violations =	42
Checked	171/484 Partitions, Violations =	43
Checked	190/484 Partitions, Violations =	49
Checked	209/484 Partitions, Violations =	66
Checked	228/484 Partitions, Violations =	66
Checked	247/484 Partitions, Violations =	71
Checked	266/484 Partitions, Violations =	71
Checked	285/484 Partitions, Violations =	71
Checked	304/484 Partitions, Violations =	71
Checked	323/484 Partitions, Violations =	71
Checked	342/484 Partitions, Violations =	71
Checked	361/484 Partitions, Violations =	71
Checked	380/484 Partitions, Violations =	71
Checked	399/484 Partitions, Violations =	71
Checked	418/484 Partitions, Violations =	71
Checked	437/484 Partitions, Violations =	71
Checked	456/484 Partitions, Violations =	87
Checked	475/484 Partitions, Violations =	96

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	96

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  156  Alloctr  157  Proc 2460 

Total Wire Length =                    1188774 micron
Total Number of Contacts =             272504
Total Number of Wires =                218189
Total Number of PtConns =              5005
Total Number of Routed Wires =       218189
Total Routed Wire Length =           1188073 micron
Total Number of Routed Contacts =       272504
	Layer             M1 :      21063 micron
	Layer             M2 :     328261 micron
	Layer             M3 :     503970 micron
	Layer             M4 :     187281 micron
	Layer             B1 :     102116 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        286
	Via         via4_1x2 :       5993
	Via         via4_2x1 :        503
	Via             via3 :        799
	Via         via3_2x1 :      26042
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2139
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5971
	Via            via2v :         15
	Via            via2h :         17
	Via         via2_2x1 :      18465
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          6
	Via         via2_1x2 :      88366
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19536
	Via        via1(rot) :       3981
	Via            via1v :      12029
	Via            via1h :       2021
	Via       via1h(rot) :      24946
	Via         via1_2x1 :       8198
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6953
	Via        via1v_1x2 :      34137
	Via   via1v(rot)_2x1 :       1778
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        210

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.39% (202710 / 272504 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
        Weight 1     = 47.30% (56099   vias)
        Un-optimized = 52.70% (62513   vias)
    Layer V2         = 94.72% (107612 / 113615  vias)
        Weight 1     = 94.72% (107612  vias)
        Un-optimized =  5.28% (6003    vias)
    Layer V3         = 97.39% (29814  / 30613   vias)
        Weight 1     = 97.39% (29814   vias)
        Un-optimized =  2.61% (799     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.39% (202710 / 272504 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
    Layer V2         = 94.72% (107612 / 113615  vias)
    Layer V3         = 97.39% (29814  / 30613   vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.39% (202710 / 272504 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
        Weight 1     = 47.30% (56099   vias)
        Un-optimized = 52.70% (62513   vias)
    Layer V2         = 94.72% (107612 / 113615  vias)
        Weight 1     = 94.72% (107612  vias)
        Un-optimized =  5.28% (6003    vias)
    Layer V3         = 97.39% (29814  / 30613   vias)
        Weight 1     = 97.39% (29814   vias)
        Un-optimized =  2.61% (799     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  156  Alloctr  158  Proc 2460 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/21 Partitions, Violations =	87
Routed	2/21 Partitions, Violations =	80
Routed	3/21 Partitions, Violations =	72
Routed	4/21 Partitions, Violations =	65
Routed	5/21 Partitions, Violations =	57
Routed	6/21 Partitions, Violations =	50
Routed	7/21 Partitions, Violations =	45
Routed	8/21 Partitions, Violations =	41
Routed	9/21 Partitions, Violations =	40
Routed	10/21 Partitions, Violations =	39
Routed	11/21 Partitions, Violations =	39
Routed	12/21 Partitions, Violations =	39
Routed	13/21 Partitions, Violations =	38
Routed	14/21 Partitions, Violations =	38
Routed	15/21 Partitions, Violations =	38
Routed	16/21 Partitions, Violations =	38
Routed	17/21 Partitions, Violations =	37
Routed	18/21 Partitions, Violations =	36
Routed	19/21 Partitions, Violations =	34
Routed	20/21 Partitions, Violations =	33
Routed	21/21 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 12
	Less than minimum width : 6
	Short : 13

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  156  Alloctr  157  Proc 2460 

End DR iteration 0 with 21 parts

Start DR iteration 1: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	32
Routed	4/19 Partitions, Violations =	31
Routed	5/19 Partitions, Violations =	31
Routed	6/19 Partitions, Violations =	31
Routed	7/19 Partitions, Violations =	31
Routed	8/19 Partitions, Violations =	31
Routed	9/19 Partitions, Violations =	32
Routed	10/19 Partitions, Violations =	32
Routed	11/19 Partitions, Violations =	32
Routed	12/19 Partitions, Violations =	33
Routed	13/19 Partitions, Violations =	34
Routed	14/19 Partitions, Violations =	34
Routed	15/19 Partitions, Violations =	34
Routed	16/19 Partitions, Violations =	34
Routed	17/19 Partitions, Violations =	34
Routed	18/19 Partitions, Violations =	34
Routed	19/19 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 13
	Less than minimum width : 7
	Short : 13

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  156  Alloctr  157  Proc 2460 

End DR iteration 1 with 19 parts

Start DR iteration 2: non-uniform partition
Routed	1/19 Partitions, Violations =	34
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	30
Routed	5/19 Partitions, Violations =	30
Routed	6/19 Partitions, Violations =	30
Routed	7/19 Partitions, Violations =	30
Routed	8/19 Partitions, Violations =	31
Routed	9/19 Partitions, Violations =	32
Routed	10/19 Partitions, Violations =	33
Routed	11/19 Partitions, Violations =	34
Routed	12/19 Partitions, Violations =	35
Routed	13/19 Partitions, Violations =	36
Routed	14/19 Partitions, Violations =	36
Routed	15/19 Partitions, Violations =	36
Routed	16/19 Partitions, Violations =	36
Routed	17/19 Partitions, Violations =	36
Routed	18/19 Partitions, Violations =	36
Routed	19/19 Partitions, Violations =	36

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	36
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 11
	Less than minimum width : 11
	Short : 13

[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  156  Alloctr  157  Proc 2460 

End DR iteration 2 with 19 parts

Start DR iteration 3: non-uniform partition
Routed	1/19 Partitions, Violations =	36
Routed	2/19 Partitions, Violations =	36
Routed	3/19 Partitions, Violations =	35
Routed	4/19 Partitions, Violations =	35
Routed	5/19 Partitions, Violations =	35
Routed	6/19 Partitions, Violations =	35
Routed	7/19 Partitions, Violations =	35
Routed	8/19 Partitions, Violations =	34
Routed	9/19 Partitions, Violations =	34
Routed	10/19 Partitions, Violations =	32
Routed	11/19 Partitions, Violations =	32
Routed	12/19 Partitions, Violations =	33
Routed	13/19 Partitions, Violations =	34
Routed	14/19 Partitions, Violations =	34
Routed	15/19 Partitions, Violations =	34
Routed	16/19 Partitions, Violations =	34
Routed	17/19 Partitions, Violations =	34
Routed	18/19 Partitions, Violations =	34
Routed	19/19 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 12
	Less than minimum width : 8
	Short : 13

[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  156  Alloctr  157  Proc 2460 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	29
Routed	5/19 Partitions, Violations =	29
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	29
Routed	8/19 Partitions, Violations =	29
Routed	9/19 Partitions, Violations =	30
Routed	10/19 Partitions, Violations =	29
Routed	11/19 Partitions, Violations =	28
Routed	12/19 Partitions, Violations =	29
Routed	13/19 Partitions, Violations =	31
Routed	14/19 Partitions, Violations =	31
Routed	15/19 Partitions, Violations =	31
Routed	16/19 Partitions, Violations =	31
Routed	17/19 Partitions, Violations =	31
Routed	18/19 Partitions, Violations =	31
Routed	19/19 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 9
	Less than minimum width : 8
	Short : 13

[Iter 4] Elapsed real time: 0:00:04 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  156  Alloctr  157  Proc 2460 

End DR iteration 4 with 19 parts

Start DR iteration 5: non-uniform partition
Routed	1/19 Partitions, Violations =	31
Routed	2/19 Partitions, Violations =	31
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	30
Routed	5/19 Partitions, Violations =	29
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	29
Routed	8/19 Partitions, Violations =	29
Routed	9/19 Partitions, Violations =	30
Routed	10/19 Partitions, Violations =	32
Routed	11/19 Partitions, Violations =	34
Routed	12/19 Partitions, Violations =	36
Routed	13/19 Partitions, Violations =	37
Routed	14/19 Partitions, Violations =	37
Routed	15/19 Partitions, Violations =	37
Routed	16/19 Partitions, Violations =	37
Routed	17/19 Partitions, Violations =	37
Routed	18/19 Partitions, Violations =	37
Routed	19/19 Partitions, Violations =	37

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	37
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 13
	Less than minimum width : 10
	Short : 13

[Iter 5] Elapsed real time: 0:00:04 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  156  Alloctr  157  Proc 2460 

End DR iteration 5 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Net 9 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n411
Net 10 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n413
Net 11 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n417
Net 12 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n15
Net 13 = khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/n28
Net 14 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n309
Net 15 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n315
Net 16 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n348
Net 17 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n102
Net 18 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n119
Net 19 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n122
Net 20 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n18
Net 21 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n20
Net 22 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n76
Net 23 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n885
Net 24 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n8
Net 25 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n413
Net 26 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n452
Net 27 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n317
Net 28 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n348
Net 29 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n382
Net 30 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n97
Net 31 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n20
Net 32 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n27
Net 33 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n54
Net 34 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n15
Net 35 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n870
Net 36 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n944
Net 37 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n345
Net 38 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n347
Net 39 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n348
Net 40 = khu_sensor_top/ads1292_filter/iir_notch/n746
Net 41 = khu_sensor_top/ads1292_filter/iir_notch/n749
Net 42 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n127
Net 43 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n128
Net 44 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n176
Net 45 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n203
Net 46 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n95
Net 47 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n101
Net 48 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n105
Net 49 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n111
Net 50 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n6
Net 51 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n22
Net 52 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n24
Net 53 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n42
Net 54 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n52
Net 55 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n66
Net 56 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n1193
Net 57 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n446
Net 58 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n468
Net 59 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n486
Net 60 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n510
Net 61 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n979
Net 62 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n307
Net 63 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n309
Net 64 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n325
Net 65 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n411
Net 66 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n421
Net 67 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n121
Net 68 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n221
Net 69 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n66
Net 70 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n85
Net 71 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n107
Net 72 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n108
Net 73 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n109
Net 74 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n111
Net 75 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n1037
Net 76 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n22
Net 77 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n34
Net 78 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n40
Net 79 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n42
Net 80 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n885
Net 81 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n295
Net 82 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n377
Net 83 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n388
Net 84 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n406
Net 85 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n415
Net 86 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n419
Net 87 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n113
Net 88 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n115
Net 89 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n126
Net 90 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n189
Net 91 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n195
Net 92 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n219
Net 93 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n58
Net 94 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n68
Net 95 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n82
Net 96 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n83
Net 97 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n89
Net 98 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n103
Net 99 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n34
Net 100 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n409
.... and 624 other nets
Total number of changed nets = 724 (out of 33684)

[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  140  Alloctr  141  Proc 2460 
[SPCL ECO: DR] Elapsed real time: 0:00:09 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  140  Alloctr  141  Proc 2460 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 37 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	37
	Diff net via-cut spacing : 1
	Less than minimum edge length : 13
	Less than minimum width : 10
	Short : 13



Total Wire Length =                    1188773 micron
Total Number of Contacts =             272507
Total Number of Wires =                218198
Total Number of PtConns =              5008
Total Number of Routed Wires =       218198
Total Routed Wire Length =           1188071 micron
Total Number of Routed Contacts =       272507
	Layer             M1 :      21063 micron
	Layer             M2 :     328259 micron
	Layer             M3 :     503970 micron
	Layer             M4 :     187282 micron
	Layer             B1 :     102116 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        286
	Via         via4_1x2 :       5993
	Via         via4_2x1 :        503
	Via             via3 :        799
	Via         via3_2x1 :      26042
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2139
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5973
	Via            via2v :         16
	Via            via2h :         17
	Via         via2_2x1 :      18465
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          6
	Via         via2_1x2 :      88366
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19536
	Via        via1(rot) :       3981
	Via            via1v :      12029
	Via            via1h :       2021
	Via       via1h(rot) :      24946
	Via         via1_2x1 :       8198
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6953
	Via        via1v_1x2 :      34137
	Via   via1v(rot)_2x1 :       1778
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        210

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.39% (202710 / 272507 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
        Weight 1     = 47.30% (56099   vias)
        Un-optimized = 52.70% (62513   vias)
    Layer V2         = 94.71% (107612 / 113618  vias)
        Weight 1     = 94.71% (107612  vias)
        Un-optimized =  5.29% (6006    vias)
    Layer V3         = 97.39% (29814  / 30613   vias)
        Weight 1     = 97.39% (29814   vias)
        Un-optimized =  2.61% (799     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.39% (202710 / 272507 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
    Layer V2         = 94.71% (107612 / 113618  vias)
    Layer V3         = 97.39% (29814  / 30613   vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.39% (202710 / 272507 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
        Weight 1     = 47.30% (56099   vias)
        Un-optimized = 52.70% (62513   vias)
    Layer V2         = 94.71% (107612 / 113618  vias)
        Weight 1     = 94.71% (107612  vias)
        Un-optimized =  5.29% (6006    vias)
    Layer V3         = 97.39% (29814  / 30613   vias)
        Weight 1     = 97.39% (29814   vias)
        Un-optimized =  2.61% (799     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 37
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1188773 micron
Total Number of Contacts =             272507
Total Number of Wires =                218198
Total Number of PtConns =              5008
Total Number of Routed Wires =       218198
Total Routed Wire Length =           1188071 micron
Total Number of Routed Contacts =       272507
	Layer             M1 :      21063 micron
	Layer             M2 :     328259 micron
	Layer             M3 :     503970 micron
	Layer             M4 :     187282 micron
	Layer             B1 :     102116 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        286
	Via         via4_1x2 :       5993
	Via         via4_2x1 :        503
	Via             via3 :        799
	Via         via3_2x1 :      26042
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2139
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5973
	Via            via2v :         16
	Via            via2h :         17
	Via         via2_2x1 :      18465
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          6
	Via         via2_1x2 :      88366
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19536
	Via        via1(rot) :       3981
	Via            via1v :      12029
	Via            via1h :       2021
	Via       via1h(rot) :      24946
	Via         via1_2x1 :       8198
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6953
	Via        via1v_1x2 :      34137
	Via   via1v(rot)_2x1 :       1778
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        210

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.39% (202710 / 272507 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
        Weight 1     = 47.30% (56099   vias)
        Un-optimized = 52.70% (62513   vias)
    Layer V2         = 94.71% (107612 / 113618  vias)
        Weight 1     = 94.71% (107612  vias)
        Un-optimized =  5.29% (6006    vias)
    Layer V3         = 97.39% (29814  / 30613   vias)
        Weight 1     = 97.39% (29814   vias)
        Un-optimized =  2.61% (799     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.39% (202710 / 272507 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
    Layer V2         = 94.71% (107612 / 113618  vias)
    Layer V3         = 97.39% (29814  / 30613   vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.39% (202710 / 272507 vias)
 
    Layer V1         = 47.30% (56099  / 118612  vias)
        Weight 1     = 47.30% (56099   vias)
        Un-optimized = 52.70% (62513   vias)
    Layer V2         = 94.71% (107612 / 113618  vias)
        Weight 1     = 94.71% (107612  vias)
        Un-optimized =  5.29% (6006    vias)
    Layer V3         = 97.39% (29814  / 30613   vias)
        Weight 1     = 97.39% (29814   vias)
        Un-optimized =  2.61% (799     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:09 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  140  Alloctr  141  Proc 2460 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
[ECO: End] Elapsed real time: 0:00:45 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:44 total=0:00:45
[ECO: End] Stage (MB): Used    3  Alloctr    4  Proc    0 
[ECO: End] Total (MB): Used   26  Alloctr   29  Proc 2460 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Nov 19 20:05:06 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 21.27 seconds
EKL_MT: elapsed time 21 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:05:59 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          4.39
  Critical Path Slack:           0.03
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.85
  Critical Path Slack:           4.28
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.05
  Critical Path Slack:          -0.40
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -0.88
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          5.25
  Critical Path Slack:          -0.23
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -1.35
  No. of Violating Paths:       17.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.17
  Critical Path Slack:           1.48
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          1.71
  Critical Path Slack:           3.15
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.49
  Critical Path Slack:           4.31
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.25
  Critical Path Slack:           2.50
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          2.13
  Critical Path Slack:           2.96
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.78
  Critical Path Slack:           3.54
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31612
  Buf/Inv Cell Count:            6917
  Buf Cell Count:                2354
  Inv Cell Count:                4563
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26208
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    82543.039552
  Noncombinational Area: 46412.160410
  Buf/Inv Area:          12541.759979
  Total Buffer Area:          4756.48
  Total Inverter Area:        7785.28
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      655044.25
  Net YLength        :      558115.12
  -----------------------------------
  Cell Area:            128955.199962
  Design Area:          128955.199962
  Net Length        :      1213159.38


  Design Rules
  -----------------------------------
  Total Number of Nets:         34060
  Nets With Violations:            20
  Max Trans Violations:             1
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              404.39
  -----------------------------------------
  Overall Compile Time:              409.12
  Overall Compile Wall Clock Time:   410.71

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.40  TNS: 2.24  Number of Violating Paths: 21  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 2.24  Number of Violating Paths: 21  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3963 TNS: 2.2353  Number of Violating Path: 21
ROPT:    (HOLD) WNS: 0.0015 TNS: 0.0015  Number of Violating Path: 1
ROPT:    Number of DRC Violating Nets: 20
ROPT:    Number of Route Violation: 43 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Nov 19 20:06:00 2020

  Scenario: func1_wst   WNS: 0.40  TNS: 2.24  Number of Violating Paths: 21  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 2.24  Number of Violating Paths: 21  (with Crosstalk delta delays)

  Nets with DRC Violations: 20
  Total moveable cell area: 126470.1
  Total fixed cell area: 308581.1
  Total physical cell area: 435051.2
  Core area: (182410 182410 1217410 1216010)


Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:09  128956.2      0.40       2.2    2467.1 khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D     -0.00  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10  128956.2      0.40       2.2    2467.1 khu_sensor_top/ads1292_filter/iir_notch/n1771     -0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10  128956.8      0.40       2.2    2467.1 khu_sensor_top/ads1292_filter/iir_notch/add_2/sum_reg_26_/D     -0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:06:13 2020
****************************************
Std cell utilization: 12.05%  (402990/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 11.95%  (395224/(3343050-36270))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        402990   sites, (non-fixed:395224 fixed:7766)
                      31556    cells, (non-fixed:31055  fixed:501)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36270    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       254 
Avg. std cell width:  2.97 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:06:13 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---

Total 0 (out of 31055) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:06:13 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Nov 19 20:06:17 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Nov 19 20:06:21 2020
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Warning: Net i_CLK is unroutable due to layer constraint settings. Routing will leave this net open.  (ZRT-131)
[ECO: Extraction] Elapsed real time: 0:00:03 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Extraction] Stage (MB): Used   89  Alloctr   87  Proc    0 
[ECO: Extraction] Total (MB): Used  115  Alloctr  117  Proc 2472 
Num of eco nets = 33684
Num of open eco nets = 4
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: Init] Stage (MB): Used  100  Alloctr   98  Proc    0 
[ECO: Init] Total (MB): Used  127  Alloctr  128  Proc 2472 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  131  Alloctr  132  Proc 2472 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  191  Alloctr  192  Proc 2472 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 4
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
3 nets are partially connected,
 of which 3 are detail routed and 0 are global routed.
33673 nets are fully connected,
 of which 33673 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  202  Alloctr  203  Proc 2472 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   12  Proc    0 
[End of Build Congestion map] Total (MB): Used  199  Alloctr  216  Proc 2472 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  202  Alloctr  219  Proc 2472 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  202  Alloctr  219  Proc 2472 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  202  Alloctr  219  Proc 2472 
Initial. Routing result:
Initial. Both Dirs: Overflow =   291 Max = 4 GRCs =   236 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   288 Max = 4 (GRCs =  5) GRCs =   233 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   284 Max = 4 (GRCs =  5) GRCs =   229 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.38 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.6 22.7 10.1 3.48 0.22 1.27 0.41 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.6 13.0 2.35 0.72 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.8 0.00 8.09 0.46 0.00 0.52 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.3 0.00 3.50 0.04 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.4 7.27 3.91 0.83 0.03 0.43 0.07 0.02 0.00 0.00 0.03 0.00 0.00 0.00


Initial. Total Wire Length = 0.60
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.60
Initial. Layer M4 wire length = 0.00
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 2
Initial. Via via1 count = 1
Initial. Via via2 count = 1
Initial. Via via3 count = 0
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  202  Alloctr  219  Proc 2472 
phase1. Routing result:
phase1. Both Dirs: Overflow =   291 Max = 4 GRCs =   236 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   288 Max = 4 (GRCs =  5) GRCs =   233 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   284 Max = 4 (GRCs =  5) GRCs =   229 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.38 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.6 22.7 10.1 3.48 0.22 1.27 0.41 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.6 13.0 2.35 0.72 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.8 0.00 8.09 0.46 0.00 0.52 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.3 0.00 3.50 0.04 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.4 7.27 3.91 0.83 0.03 0.43 0.07 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase1. Total Wire Length = 0.60
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.60
phase1. Layer M4 wire length = 0.00
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 2
phase1. Via via1 count = 1
phase1. Via via2 count = 1
phase1. Via via3 count = 0
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  202  Alloctr  219  Proc 2472 
phase2. Routing result:
phase2. Both Dirs: Overflow =   291 Max = 4 GRCs =   236 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   288 Max = 4 (GRCs =  5) GRCs =   233 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   284 Max = 4 (GRCs =  5) GRCs =   229 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.38 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.6 22.7 10.1 3.48 0.22 1.27 0.41 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.6 13.0 2.35 0.72 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.8 0.00 8.09 0.46 0.00 0.52 0.03 0.03 0.00 0.00 0.00 0.00 0.00 0.00
B2       96.3 0.00 3.50 0.04 0.00 0.08 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.4 7.27 3.91 0.83 0.03 0.43 0.07 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase2. Total Wire Length = 0.60
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.60
phase2. Layer M4 wire length = 0.00
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 2
phase2. Via via1 count = 1
phase2. Via via2 count = 1
phase2. Via via3 count = 0
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  202  Alloctr  219  Proc 2472 

Congestion utilization per direction:
Average vertical track utilization   =  3.84 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.42 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -54  Proc    0 
[GR: Done] Total (MB): Used  188  Alloctr  189  Proc 2472 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used   56  Alloctr   56  Proc    0 
[GR: Done] Total (MB): Used  188  Alloctr  189  Proc 2472 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Global Routing] Total (MB): Used  137  Alloctr  138  Proc 2472 
[ECO: GR] Elapsed real time: 0:00:09 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[ECO: GR] Stage (MB): Used  111  Alloctr  109  Proc    0 
[ECO: GR] Total (MB): Used  137  Alloctr  138  Proc 2472 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  137  Alloctr  139  Proc 2472 

Start initial assignment
Routed partition 1/2       
Routed partition 2/2       

Number of wires with overlap after iteration 0 = 3 of 7


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  137  Alloctr  139  Proc 2472 

Reroute to fix overlaps
Routed partition 1/2       
Routed partition 2/2       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  137  Alloctr  139  Proc 2472 

Number of wires with overlap after iteration 1 = 1 of 6


Wire length and via report:
---------------------------
Number of M1 wires: 0 		 CONT1: 0
Number of M2 wires: 3 		 via1: 5
Number of M3 wires: 3 		 via2: 3
Number of M4 wires: 0 		 via3: 0
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 6 		 vias: 8

Total M1 wire length: 0.0
Total M2 wire length: 0.5
Total M3 wire length: 1.3
Total M4 wire length: 0.0
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 1.8

Longest M1 wire length: 0.0
Longest M2 wire length: 0.2
Longest M3 wire length: 0.8
Longest M4 wire length: 0.0
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  133  Alloctr  134  Proc 2472 
[ECO: CDR] Elapsed real time: 0:00:09 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[ECO: CDR] Stage (MB): Used  107  Alloctr  105  Proc    0 
[ECO: CDR] Total (MB): Used  133  Alloctr  134  Proc 2472 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	0
Checked	19/484 Partitions, Violations =	0
Checked	38/484 Partitions, Violations =	9
Checked	57/484 Partitions, Violations =	12
Checked	76/484 Partitions, Violations =	15
Checked	95/484 Partitions, Violations =	15
Checked	114/484 Partitions, Violations =	15
Checked	133/484 Partitions, Violations =	15
Checked	152/484 Partitions, Violations =	15
Checked	171/484 Partitions, Violations =	18
Checked	190/484 Partitions, Violations =	21
Checked	209/484 Partitions, Violations =	23
Checked	228/484 Partitions, Violations =	37
Checked	247/484 Partitions, Violations =	39
Checked	266/484 Partitions, Violations =	40
Checked	285/484 Partitions, Violations =	47
Checked	304/484 Partitions, Violations =	47
Checked	323/484 Partitions, Violations =	63
Checked	342/484 Partitions, Violations =	63
Checked	361/484 Partitions, Violations =	66
Checked	380/484 Partitions, Violations =	66
Checked	399/484 Partitions, Violations =	66
Checked	418/484 Partitions, Violations =	66
Checked	437/484 Partitions, Violations =	66
Checked	456/484 Partitions, Violations =	71
Checked	475/484 Partitions, Violations =	74

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	74

[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  158  Alloctr  160  Proc 2472 

Total Wire Length =                    1188778 micron
Total Number of Contacts =             272508
Total Number of Wires =                218175
Total Number of PtConns =              5023
Total Number of Routed Wires =       218175
Total Routed Wire Length =           1188076 micron
Total Number of Routed Contacts =       272508
	Layer             M1 :      21063 micron
	Layer             M2 :     328263 micron
	Layer             M3 :     503972 micron
	Layer             M4 :     187282 micron
	Layer             B1 :     102116 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        286
	Via         via4_2x1 :        503
	Via         via4_1x2 :       5993
	Via             via3 :        799
	Via         via3_2x1 :      26042
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2139
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5975
	Via            via2v :         16
	Via            via2h :         17
	Via         via2_1x2 :      88365
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18465
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19537
	Via        via1(rot) :       3981
	Via            via1v :      12029
	Via            via1h :       2021
	Via       via1h(rot) :      24947
	Via         via1_2x1 :       8198
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6953
	Via        via1v_2x1 :        210
	Via   via1v(rot)_1x2 :       2338
	Via   via1v(rot)_2x1 :       1778
	Via        via1v_1x2 :      34135

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.39% (202707 / 272508 vias)
 
    Layer V1         = 47.29% (56097  / 118612  vias)
        Weight 1     = 47.29% (56097   vias)
        Un-optimized = 52.71% (62515   vias)
    Layer V2         = 94.71% (107611 / 113619  vias)
        Weight 1     = 94.71% (107611  vias)
        Un-optimized =  5.29% (6008    vias)
    Layer V3         = 97.39% (29814  / 30613   vias)
        Weight 1     = 97.39% (29814   vias)
        Un-optimized =  2.61% (799     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.39% (202707 / 272508 vias)
 
    Layer V1         = 47.29% (56097  / 118612  vias)
    Layer V2         = 94.71% (107611 / 113619  vias)
    Layer V3         = 97.39% (29814  / 30613   vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.39% (202707 / 272508 vias)
 
    Layer V1         = 47.29% (56097  / 118612  vias)
        Weight 1     = 47.29% (56097   vias)
        Un-optimized = 52.71% (62515   vias)
    Layer V2         = 94.71% (107611 / 113619  vias)
        Weight 1     = 94.71% (107611  vias)
        Un-optimized =  5.29% (6008    vias)
    Layer V3         = 97.39% (29814  / 30613   vias)
        Weight 1     = 97.39% (29814   vias)
        Un-optimized =  2.61% (799     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  159  Alloctr  160  Proc 2472 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/17 Partitions, Violations =	59
Routed	2/17 Partitions, Violations =	52
Routed	3/17 Partitions, Violations =	50
Routed	4/17 Partitions, Violations =	50
Routed	5/17 Partitions, Violations =	50
Routed	6/17 Partitions, Violations =	50
Routed	7/17 Partitions, Violations =	48
Routed	8/17 Partitions, Violations =	48
Routed	9/17 Partitions, Violations =	48
Routed	10/17 Partitions, Violations =	48
Routed	11/17 Partitions, Violations =	47
Routed	12/17 Partitions, Violations =	47
Routed	13/17 Partitions, Violations =	47
Routed	14/17 Partitions, Violations =	48
Routed	15/17 Partitions, Violations =	49
Routed	16/17 Partitions, Violations =	35
Routed	17/17 Partitions, Violations =	35

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 2
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 0] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 0] Total (MB): Used  158  Alloctr  160  Proc 2472 

End DR iteration 0 with 17 parts

Start DR iteration 1: non-uniform partition
Routed	1/21 Partitions, Violations =	35
Routed	2/21 Partitions, Violations =	34
Routed	3/21 Partitions, Violations =	33
Routed	4/21 Partitions, Violations =	31
Routed	5/21 Partitions, Violations =	29
Routed	6/21 Partitions, Violations =	28
Routed	7/21 Partitions, Violations =	28
Routed	8/21 Partitions, Violations =	28
Routed	9/21 Partitions, Violations =	28
Routed	10/21 Partitions, Violations =	29
Routed	11/21 Partitions, Violations =	30
Routed	12/21 Partitions, Violations =	32
Routed	13/21 Partitions, Violations =	32
Routed	14/21 Partitions, Violations =	32
Routed	15/21 Partitions, Violations =	32
Routed	16/21 Partitions, Violations =	32
Routed	17/21 Partitions, Violations =	32
Routed	18/21 Partitions, Violations =	32
Routed	19/21 Partitions, Violations =	32
Routed	20/21 Partitions, Violations =	32
Routed	21/21 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 2
	Less than minimum edge length : 10
	Less than minimum width : 7
	Short : 13

[Iter 1] Elapsed real time: 0:00:16 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 1] Total (MB): Used  158  Alloctr  160  Proc 2472 

End DR iteration 1 with 21 parts

Start DR iteration 2: non-uniform partition
Routed	1/21 Partitions, Violations =	31
Routed	2/21 Partitions, Violations =	31
Routed	3/21 Partitions, Violations =	31
Routed	4/21 Partitions, Violations =	29
Routed	5/21 Partitions, Violations =	28
Routed	6/21 Partitions, Violations =	27
Routed	7/21 Partitions, Violations =	27
Routed	8/21 Partitions, Violations =	28
Routed	9/21 Partitions, Violations =	29
Routed	10/21 Partitions, Violations =	29
Routed	11/21 Partitions, Violations =	29
Routed	12/21 Partitions, Violations =	31
Routed	13/21 Partitions, Violations =	31
Routed	14/21 Partitions, Violations =	31
Routed	15/21 Partitions, Violations =	31
Routed	16/21 Partitions, Violations =	31
Routed	17/21 Partitions, Violations =	31
Routed	18/21 Partitions, Violations =	31
Routed	19/21 Partitions, Violations =	31
Routed	20/21 Partitions, Violations =	30
Routed	21/21 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 10
	Less than minimum width : 6
	Short : 13

[Iter 2] Elapsed real time: 0:00:16 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 2] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 2] Total (MB): Used  158  Alloctr  160  Proc 2472 

End DR iteration 2 with 21 parts

Start DR iteration 3: non-uniform partition
Routed	1/19 Partitions, Violations =	29
Routed	2/19 Partitions, Violations =	27
Routed	3/19 Partitions, Violations =	26
Routed	4/19 Partitions, Violations =	25
Routed	5/19 Partitions, Violations =	24
Routed	6/19 Partitions, Violations =	24
Routed	7/19 Partitions, Violations =	25
Routed	8/19 Partitions, Violations =	25
Routed	9/19 Partitions, Violations =	26
Routed	10/19 Partitions, Violations =	26
Routed	11/19 Partitions, Violations =	26
Routed	12/19 Partitions, Violations =	27
Routed	13/19 Partitions, Violations =	29
Routed	14/19 Partitions, Violations =	29
Routed	15/19 Partitions, Violations =	29
Routed	16/19 Partitions, Violations =	29
Routed	17/19 Partitions, Violations =	29
Routed	18/19 Partitions, Violations =	29
Routed	19/19 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 5
	Short : 13

[Iter 3] Elapsed real time: 0:00:17 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Iter 3] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 3] Total (MB): Used  158  Alloctr  160  Proc 2472 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	28
Routed	2/19 Partitions, Violations =	26
Routed	3/19 Partitions, Violations =	26
Routed	4/19 Partitions, Violations =	26
Routed	5/19 Partitions, Violations =	26
Routed	6/19 Partitions, Violations =	27
Routed	7/19 Partitions, Violations =	28
Routed	8/19 Partitions, Violations =	29
Routed	9/19 Partitions, Violations =	30
Routed	10/19 Partitions, Violations =	30
Routed	11/19 Partitions, Violations =	31
Routed	12/19 Partitions, Violations =	33
Routed	13/19 Partitions, Violations =	35
Routed	14/19 Partitions, Violations =	35
Routed	15/19 Partitions, Violations =	35
Routed	16/19 Partitions, Violations =	35
Routed	17/19 Partitions, Violations =	35
Routed	18/19 Partitions, Violations =	35
Routed	19/19 Partitions, Violations =	35

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 12
	Less than minimum width : 10
	Short : 13

[Iter 4] Elapsed real time: 0:00:17 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Iter 4] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 4] Total (MB): Used  158  Alloctr  160  Proc 2472 

End DR iteration 4 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


DR finished with 35 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	Less than minimum edge length : 12
	Less than minimum width : 10
	Short : 13


Total Wire Length =                    1188776 micron
Total Number of Contacts =             272506
Total Number of Wires =                218171
Total Number of PtConns =              5025
Total Number of Routed Wires =       218171
Total Routed Wire Length =           1188074 micron
Total Number of Routed Contacts =       272506
	Layer             M1 :      21062 micron
	Layer             M2 :     328257 micron
	Layer             M3 :     503971 micron
	Layer             M4 :     187287 micron
	Layer             B1 :     102116 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        286
	Via         via4_2x1 :        503
	Via         via4_1x2 :       5993
	Via             via3 :        803
	Via         via3_2x1 :      26042
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5976
	Via            via2v :         16
	Via            via2h :         17
	Via         via2_1x2 :      88362
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18464
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19538
	Via        via1(rot) :       3983
	Via            via1v :      12032
	Via            via1h :       2025
	Via       via1h(rot) :      24946
	Via         via1_2x1 :       8195
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6951
	Via        via1v_2x1 :        210
	Via   via1v(rot)_1x2 :       2338
	Via   via1v(rot)_2x1 :       1777
	Via        via1v_1x2 :      34130

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.38% (202691 / 272506 vias)
 
    Layer V1         = 47.29% (56086  / 118610  vias)
        Weight 1     = 47.29% (56086   vias)
        Un-optimized = 52.71% (62524   vias)
    Layer V2         = 94.71% (107607 / 113616  vias)
        Weight 1     = 94.71% (107607  vias)
        Un-optimized =  5.29% (6009    vias)
    Layer V3         = 97.38% (29813  / 30616   vias)
        Weight 1     = 97.38% (29813   vias)
        Un-optimized =  2.62% (803     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.38% (202691 / 272506 vias)
 
    Layer V1         = 47.29% (56086  / 118610  vias)
    Layer V2         = 94.71% (107607 / 113616  vias)
    Layer V3         = 97.38% (29813  / 30616   vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.38% (202691 / 272506 vias)
 
    Layer V1         = 47.29% (56086  / 118610  vias)
        Weight 1     = 47.29% (56086   vias)
        Un-optimized = 52.71% (62524   vias)
    Layer V2         = 94.71% (107607 / 113616  vias)
        Weight 1     = 94.71% (107607  vias)
        Un-optimized =  5.29% (6009    vias)
    Layer V3         = 97.38% (29813  / 30616   vias)
        Weight 1     = 97.38% (29813   vias)
        Un-optimized =  2.62% (803     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:18 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used  151  Alloctr  153  Proc 2472 

Begin timing soft drc check ...

Created 25 soft drcs

Information: Merged away 7 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	53
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  152  Alloctr  153  Proc 2472 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/8 Partitions, Violations =	35
Routed	2/8 Partitions, Violations =	35
Routed	3/8 Partitions, Violations =	35
Routed	4/8 Partitions, Violations =	35
Routed	5/8 Partitions, Violations =	35
Routed	6/8 Partitions, Violations =	36
Routed	7/8 Partitions, Violations =	36
Routed	8/8 Partitions, Violations =	36

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	38
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 12
	Less than minimum width : 10
	Short : 13
	Internal Soft Spacing types : 2

[Iter 0] Elapsed real time: 0:00:18 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 0] Total (MB): Used  160  Alloctr  161  Proc 2472 

End DR iteration 0 with 8 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	36

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	37
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 12
	Less than minimum width : 10
	Short : 13
	Internal Soft Spacing types : 1

[Iter 1] Elapsed real time: 0:00:19 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[Iter 1] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 1] Total (MB): Used  160  Alloctr  161  Proc 2472 

End DR iteration 1 with 1 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:19 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[DR] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR] Total (MB): Used  143  Alloctr  144  Proc 2472 
[DR: Done] Elapsed real time: 0:00:19 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[DR: Done] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR: Done] Total (MB): Used  143  Alloctr  144  Proc 2472 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Net 9 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n195
Net 10 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n78
Net 11 = khu_sensor_top/ads1292_filter/iir_lpf/add/n39
Net 12 = i_CLK
Net 13 = khu_sensor_top/ads1292_filter/iir_lpf/add/n284
Net 14 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[15]
Net 15 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n123
Net 16 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n59
Net 17 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n55
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/n1445
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/n1441
Net 20 = khu_sensor_top/ads1292_filter/iir_notch/n1443
Net 21 = khu_sensor_top/ads1292_filter/iir_notch/n1442
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/n1771
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/r_counter[1]
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/n3
Net 25 = khu_sensor_top/ads1292_filter/iir_notch/add_2/a_m[7]
Net 26 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n115
Net 27 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n83
Net 28 = khu_sensor_top/ads1292_filter/iir_notch/n30
Net 29 = khu_sensor_top/ads1292_controller/r_clk_counter[3]
Net 30 = khu_sensor_top/ads1292_controller/r_clk_counter[4]
Net 31 = khu_sensor_top/ads1292_controller/r_clk_counter[5]
Total number of changed nets = 31 (out of 33684)

[DR: Done] Elapsed real time: 0:00:19 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[DR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  142  Alloctr  143  Proc 2472 
[ECO: DR] Elapsed real time: 0:00:28 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[ECO: DR] Stage (MB): Used  116  Alloctr  114  Proc    0 
[ECO: DR] Total (MB): Used  142  Alloctr  143  Proc 2472 

ECO Route finished with 1 open nets, of which 0 are frozen

ECO Route finished with 36 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	36
	Diff net via-cut spacing : 1
	Less than minimum edge length : 12
	Less than minimum width : 10
	Short : 13



Total Wire Length =                    1188778 micron
Total Number of Contacts =             272506
Total Number of Wires =                218174
Total Number of PtConns =              5026
Total Number of Routed Wires =       218174
Total Routed Wire Length =           1188075 micron
Total Number of Routed Contacts =       272506
	Layer             M1 :      21062 micron
	Layer             M2 :     328259 micron
	Layer             M3 :     503970 micron
	Layer             M4 :     187287 micron
	Layer             B1 :     102116 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        286
	Via         via4_2x1 :        503
	Via         via4_1x2 :       5993
	Via             via3 :        803
	Via         via3_2x1 :      26042
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5974
	Via            via2v :         16
	Via            via2h :         17
	Via         via2_1x2 :      88362
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18464
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19540
	Via        via1(rot) :       3983
	Via            via1v :      12032
	Via            via1h :       2025
	Via       via1h(rot) :      24946
	Via         via1_2x1 :       8195
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6951
	Via        via1v_2x1 :        210
	Via   via1v(rot)_1x2 :       2338
	Via   via1v(rot)_2x1 :       1777
	Via        via1v_1x2 :      34130

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.38% (202691 / 272506 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
        Weight 1     = 47.29% (56086   vias)
        Un-optimized = 52.71% (62526   vias)
    Layer V2         = 94.71% (107607 / 113614  vias)
        Weight 1     = 94.71% (107607  vias)
        Un-optimized =  5.29% (6007    vias)
    Layer V3         = 97.38% (29813  / 30616   vias)
        Weight 1     = 97.38% (29813   vias)
        Un-optimized =  2.62% (803     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.38% (202691 / 272506 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
    Layer V2         = 94.71% (107607 / 113614  vias)
    Layer V3         = 97.38% (29813  / 30616   vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.38% (202691 / 272506 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
        Weight 1     = 47.29% (56086   vias)
        Un-optimized = 52.71% (62526   vias)
    Layer V2         = 94.71% (107607 / 113614  vias)
        Weight 1     = 94.71% (107607  vias)
        Un-optimized =  5.29% (6007    vias)
    Layer V3         = 97.38% (29813  / 30616   vias)
        Weight 1     = 97.38% (29813   vias)
        Un-optimized =  2.62% (803     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 36
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1188778 micron
Total Number of Contacts =             272506
Total Number of Wires =                218174
Total Number of PtConns =              5026
Total Number of Routed Wires =       218174
Total Routed Wire Length =           1188075 micron
Total Number of Routed Contacts =       272506
	Layer             M1 :      21062 micron
	Layer             M2 :     328259 micron
	Layer             M3 :     503970 micron
	Layer             M4 :     187287 micron
	Layer             B1 :     102116 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        286
	Via         via4_2x1 :        503
	Via         via4_1x2 :       5993
	Via             via3 :        803
	Via         via3_2x1 :      26042
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5974
	Via            via2v :         16
	Via            via2h :         17
	Via         via2_1x2 :      88362
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18464
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19540
	Via        via1(rot) :       3983
	Via            via1v :      12032
	Via            via1h :       2025
	Via       via1h(rot) :      24946
	Via         via1_2x1 :       8195
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6951
	Via        via1v_2x1 :        210
	Via   via1v(rot)_1x2 :       2338
	Via   via1v(rot)_2x1 :       1777
	Via        via1v_1x2 :      34130

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.38% (202691 / 272506 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
        Weight 1     = 47.29% (56086   vias)
        Un-optimized = 52.71% (62526   vias)
    Layer V2         = 94.71% (107607 / 113614  vias)
        Weight 1     = 94.71% (107607  vias)
        Un-optimized =  5.29% (6007    vias)
    Layer V3         = 97.38% (29813  / 30616   vias)
        Weight 1     = 97.38% (29813   vias)
        Un-optimized =  2.62% (803     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.38% (202691 / 272506 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
    Layer V2         = 94.71% (107607 / 113614  vias)
    Layer V3         = 97.38% (29813  / 30616   vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.38% (202691 / 272506 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
        Weight 1     = 47.29% (56086   vias)
        Un-optimized = 52.71% (62526   vias)
    Layer V2         = 94.71% (107607 / 113614  vias)
        Weight 1     = 94.71% (107607  vias)
        Un-optimized =  5.29% (6007    vias)
    Layer V3         = 97.38% (29813  / 30616   vias)
        Weight 1     = 97.38% (29813   vias)
        Un-optimized =  2.62% (803     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  142  Alloctr  143  Proc 2472 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  146  Alloctr  148  Proc 2472 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  200  Alloctr  202  Proc 2472 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33668 nets are fully connected,
 of which 33668 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  211  Alloctr  213  Proc 2472 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  209  Alloctr  227  Proc 2472 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  212  Alloctr  229  Proc 2472 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  212  Alloctr  229  Proc 2472 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  212  Alloctr  229  Proc 2472 
Initial. Routing result:
Initial. Both Dirs: Overflow =   300 Max = 4 GRCs =   239 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   297 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   293 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2084.74
Initial. Layer M1 wire length = 184.00
Initial. Layer M2 wire length = 830.73
Initial. Layer M3 wire length = 1066.83
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 37
Initial. Via via1 count = 7
Initial. Via via2 count = 27
Initial. Via via3 count = 3
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  212  Alloctr  229  Proc 2472 
phase1. Routing result:
phase1. Both Dirs: Overflow =   300 Max = 4 GRCs =   239 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   297 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   293 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2084.74
phase1. Layer M1 wire length = 184.00
phase1. Layer M2 wire length = 830.73
phase1. Layer M3 wire length = 1066.83
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 37
phase1. Via via1 count = 7
phase1. Via via2 count = 27
phase1. Via via3 count = 3
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  212  Alloctr  229  Proc 2472 
phase2. Routing result:
phase2. Both Dirs: Overflow =   300 Max = 4 GRCs =   239 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   297 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   293 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2084.74
phase2. Layer M1 wire length = 184.00
phase2. Layer M2 wire length = 830.73
phase2. Layer M3 wire length = 1066.83
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 37
phase2. Via via1 count = 7
phase2. Via via2 count = 27
phase2. Via via3 count = 3
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  212  Alloctr  229  Proc 2472 

Congestion utilization per direction:
Average vertical track utilization   =  4.10 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.68 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  197  Alloctr  198  Proc 2472 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  197  Alloctr  198  Proc 2472 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  147  Alloctr  148  Proc 2472 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  147  Alloctr  148  Proc 2472 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  147  Alloctr  149  Proc 2472 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 64 of 121


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  148  Alloctr  149  Proc 2472 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  148  Alloctr  149  Proc 2472 

Number of wires with overlap after iteration 1 = 26 of 94


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 51 		 via1: 7
Number of M3 wires: 39 		 via2: 46
Number of M4 wires: 3 		 via3: 5
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 94 		 vias: 58

Total M1 wire length: 183.0
Total M2 wire length: 833.3
Total M3 wire length: 1063.3
Total M4 wire length: 5.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2084.9

Longest M1 wire length: 183.0
Longest M2 wire length: 128.3
Longest M3 wire length: 158.6
Longest M4 wire length: 2.4
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1151215 1288029 1151315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1151215 1288025 1151315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Warning: Shape {1003215 1288029 1003315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1003215 1288025 1003315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  143  Alloctr  144  Proc 2472 
[SPCL ECO: CDR] Elapsed real time: 0:00:03 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  143  Alloctr  144  Proc 2472 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	36
Checked	19/484 Partitions, Violations =	36
Checked	38/484 Partitions, Violations =	37
Checked	57/484 Partitions, Violations =	37
Checked	76/484 Partitions, Violations =	45
Checked	95/484 Partitions, Violations =	45
Checked	114/484 Partitions, Violations =	45
Checked	133/484 Partitions, Violations =	45
Checked	152/484 Partitions, Violations =	45
Checked	171/484 Partitions, Violations =	45
Checked	190/484 Partitions, Violations =	51
Checked	209/484 Partitions, Violations =	68
Checked	228/484 Partitions, Violations =	68
Checked	247/484 Partitions, Violations =	73
Checked	266/484 Partitions, Violations =	73
Checked	285/484 Partitions, Violations =	73
Checked	304/484 Partitions, Violations =	73
Checked	323/484 Partitions, Violations =	73
Checked	342/484 Partitions, Violations =	73
Checked	361/484 Partitions, Violations =	73
Checked	380/484 Partitions, Violations =	73
Checked	399/484 Partitions, Violations =	73
Checked	418/484 Partitions, Violations =	73
Checked	437/484 Partitions, Violations =	73
Checked	456/484 Partitions, Violations =	89
Checked	475/484 Partitions, Violations =	96

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	96

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  159  Alloctr  161  Proc 2472 

Total Wire Length =                    1188779 micron
Total Number of Contacts =             272501
Total Number of Wires =                218167
Total Number of PtConns =              5021
Total Number of Routed Wires =       218167
Total Routed Wire Length =           1188077 micron
Total Number of Routed Contacts =       272501
	Layer             M1 :      21062 micron
	Layer             M2 :     328267 micron
	Layer             M3 :     503969 micron
	Layer             M4 :     187281 micron
	Layer             B1 :     102116 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        286
	Via         via4_2x1 :        503
	Via         via4_1x2 :       5993
	Via             via3 :        801
	Via         via3_2x1 :      26042
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5972
	Via            via2v :         15
	Via            via2h :         17
	Via         via2_1x2 :      88362
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18464
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19540
	Via        via1(rot) :       3983
	Via            via1v :      12032
	Via            via1h :       2025
	Via       via1h(rot) :      24946
	Via         via1_2x1 :       8195
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6951
	Via        via1v_2x1 :        210
	Via   via1v(rot)_1x2 :       2338
	Via   via1v(rot)_2x1 :       1777
	Via        via1v_1x2 :      34130

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.38% (202691 / 272501 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
        Weight 1     = 47.29% (56086   vias)
        Un-optimized = 52.71% (62526   vias)
    Layer V2         = 94.72% (107607 / 113611  vias)
        Weight 1     = 94.72% (107607  vias)
        Un-optimized =  5.28% (6004    vias)
    Layer V3         = 97.38% (29813  / 30614   vias)
        Weight 1     = 97.38% (29813   vias)
        Un-optimized =  2.62% (801     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.38% (202691 / 272501 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
    Layer V2         = 94.72% (107607 / 113611  vias)
    Layer V3         = 97.38% (29813  / 30614   vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.38% (202691 / 272501 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
        Weight 1     = 47.29% (56086   vias)
        Un-optimized = 52.71% (62526   vias)
    Layer V2         = 94.72% (107607 / 113611  vias)
        Weight 1     = 94.72% (107607  vias)
        Un-optimized =  5.28% (6004    vias)
    Layer V3         = 97.38% (29813  / 30614   vias)
        Weight 1     = 97.38% (29813   vias)
        Un-optimized =  2.62% (801     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  159  Alloctr  161  Proc 2472 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/21 Partitions, Violations =	87
Routed	2/21 Partitions, Violations =	80
Routed	3/21 Partitions, Violations =	72
Routed	4/21 Partitions, Violations =	65
Routed	5/21 Partitions, Violations =	57
Routed	6/21 Partitions, Violations =	50
Routed	7/21 Partitions, Violations =	45
Routed	8/21 Partitions, Violations =	41
Routed	9/21 Partitions, Violations =	40
Routed	10/21 Partitions, Violations =	39
Routed	11/21 Partitions, Violations =	39
Routed	12/21 Partitions, Violations =	39
Routed	13/21 Partitions, Violations =	38
Routed	14/21 Partitions, Violations =	38
Routed	15/21 Partitions, Violations =	38
Routed	16/21 Partitions, Violations =	38
Routed	17/21 Partitions, Violations =	37
Routed	18/21 Partitions, Violations =	36
Routed	19/21 Partitions, Violations =	34
Routed	20/21 Partitions, Violations =	33
Routed	21/21 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 12
	Less than minimum width : 6
	Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  159  Alloctr  161  Proc 2472 

End DR iteration 0 with 21 parts

Start DR iteration 1: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	32
Routed	4/19 Partitions, Violations =	31
Routed	5/19 Partitions, Violations =	31
Routed	6/19 Partitions, Violations =	31
Routed	7/19 Partitions, Violations =	31
Routed	8/19 Partitions, Violations =	31
Routed	9/19 Partitions, Violations =	32
Routed	10/19 Partitions, Violations =	32
Routed	11/19 Partitions, Violations =	32
Routed	12/19 Partitions, Violations =	33
Routed	13/19 Partitions, Violations =	34
Routed	14/19 Partitions, Violations =	34
Routed	15/19 Partitions, Violations =	34
Routed	16/19 Partitions, Violations =	34
Routed	17/19 Partitions, Violations =	34
Routed	18/19 Partitions, Violations =	34
Routed	19/19 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 13
	Less than minimum width : 7
	Short : 13

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  159  Alloctr  161  Proc 2472 

End DR iteration 1 with 19 parts

Start DR iteration 2: non-uniform partition
Routed	1/19 Partitions, Violations =	34
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	30
Routed	5/19 Partitions, Violations =	30
Routed	6/19 Partitions, Violations =	30
Routed	7/19 Partitions, Violations =	30
Routed	8/19 Partitions, Violations =	31
Routed	9/19 Partitions, Violations =	32
Routed	10/19 Partitions, Violations =	33
Routed	11/19 Partitions, Violations =	34
Routed	12/19 Partitions, Violations =	35
Routed	13/19 Partitions, Violations =	36
Routed	14/19 Partitions, Violations =	36
Routed	15/19 Partitions, Violations =	36
Routed	16/19 Partitions, Violations =	36
Routed	17/19 Partitions, Violations =	36
Routed	18/19 Partitions, Violations =	36
Routed	19/19 Partitions, Violations =	36

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	36
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 11
	Less than minimum width : 11
	Short : 13

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  159  Alloctr  161  Proc 2472 

End DR iteration 2 with 19 parts

Start DR iteration 3: non-uniform partition
Routed	1/19 Partitions, Violations =	36
Routed	2/19 Partitions, Violations =	36
Routed	3/19 Partitions, Violations =	35
Routed	4/19 Partitions, Violations =	35
Routed	5/19 Partitions, Violations =	35
Routed	6/19 Partitions, Violations =	35
Routed	7/19 Partitions, Violations =	35
Routed	8/19 Partitions, Violations =	34
Routed	9/19 Partitions, Violations =	34
Routed	10/19 Partitions, Violations =	32
Routed	11/19 Partitions, Violations =	32
Routed	12/19 Partitions, Violations =	33
Routed	13/19 Partitions, Violations =	34
Routed	14/19 Partitions, Violations =	34
Routed	15/19 Partitions, Violations =	34
Routed	16/19 Partitions, Violations =	34
Routed	17/19 Partitions, Violations =	34
Routed	18/19 Partitions, Violations =	34
Routed	19/19 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 12
	Less than minimum width : 8
	Short : 13

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  159  Alloctr  161  Proc 2472 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	29
Routed	5/19 Partitions, Violations =	29
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	29
Routed	8/19 Partitions, Violations =	29
Routed	9/19 Partitions, Violations =	30
Routed	10/19 Partitions, Violations =	29
Routed	11/19 Partitions, Violations =	28
Routed	12/19 Partitions, Violations =	29
Routed	13/19 Partitions, Violations =	31
Routed	14/19 Partitions, Violations =	31
Routed	15/19 Partitions, Violations =	31
Routed	16/19 Partitions, Violations =	31
Routed	17/19 Partitions, Violations =	31
Routed	18/19 Partitions, Violations =	31
Routed	19/19 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 9
	Less than minimum width : 8
	Short : 13

[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  159  Alloctr  161  Proc 2472 

End DR iteration 4 with 19 parts

Start DR iteration 5: non-uniform partition
Routed	1/19 Partitions, Violations =	31
Routed	2/19 Partitions, Violations =	31
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	30
Routed	5/19 Partitions, Violations =	29
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	29
Routed	8/19 Partitions, Violations =	29
Routed	9/19 Partitions, Violations =	30
Routed	10/19 Partitions, Violations =	32
Routed	11/19 Partitions, Violations =	34
Routed	12/19 Partitions, Violations =	36
Routed	13/19 Partitions, Violations =	37
Routed	14/19 Partitions, Violations =	37
Routed	15/19 Partitions, Violations =	37
Routed	16/19 Partitions, Violations =	37
Routed	17/19 Partitions, Violations =	37
Routed	18/19 Partitions, Violations =	37
Routed	19/19 Partitions, Violations =	37

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	37
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 13
	Less than minimum width : 10
	Short : 13

[Iter 5] Elapsed real time: 0:00:04 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  159  Alloctr  161  Proc 2472 

End DR iteration 5 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Net 9 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n195
Net 10 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n78
Net 11 = khu_sensor_top/ads1292_filter/iir_lpf/add/n39
Net 12 = i_CLK
Net 13 = khu_sensor_top/ads1292_filter/iir_lpf/add/n284
Net 14 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[15]
Net 15 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n123
Net 16 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n59
Net 17 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n55
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/n1445
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/n1441
Net 20 = khu_sensor_top/ads1292_filter/iir_notch/n1443
Net 21 = khu_sensor_top/ads1292_filter/iir_notch/n1442
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/n1771
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/r_counter[1]
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/n3
Net 25 = khu_sensor_top/ads1292_filter/iir_notch/add_2/a_m[7]
Net 26 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n115
Net 27 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n83
Net 28 = khu_sensor_top/ads1292_filter/iir_notch/n30
Net 29 = khu_sensor_top/ads1292_controller/r_clk_counter[3]
Net 30 = khu_sensor_top/ads1292_controller/r_clk_counter[4]
Net 31 = khu_sensor_top/ads1292_controller/r_clk_counter[5]
Total number of changed nets = 31 (out of 33684)

[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  143  Alloctr  144  Proc 2472 
[SPCL ECO: DR] Elapsed real time: 0:00:08 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  143  Alloctr  144  Proc 2472 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 37 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	37
	Diff net via-cut spacing : 1
	Less than minimum edge length : 13
	Less than minimum width : 10
	Short : 13



Total Wire Length =                    1188777 micron
Total Number of Contacts =             272504
Total Number of Wires =                218176
Total Number of PtConns =              5024
Total Number of Routed Wires =       218176
Total Routed Wire Length =           1188075 micron
Total Number of Routed Contacts =       272504
	Layer             M1 :      21062 micron
	Layer             M2 :     328266 micron
	Layer             M3 :     503969 micron
	Layer             M4 :     187282 micron
	Layer             B1 :     102116 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        286
	Via         via4_2x1 :        503
	Via         via4_1x2 :       5993
	Via             via3 :        801
	Via         via3_2x1 :      26042
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5974
	Via            via2v :         16
	Via            via2h :         17
	Via         via2_1x2 :      88362
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18464
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19540
	Via        via1(rot) :       3983
	Via            via1v :      12032
	Via            via1h :       2025
	Via       via1h(rot) :      24946
	Via         via1_2x1 :       8195
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6951
	Via        via1v_2x1 :        210
	Via   via1v(rot)_1x2 :       2338
	Via   via1v(rot)_2x1 :       1777
	Via        via1v_1x2 :      34130

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.38% (202691 / 272504 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
        Weight 1     = 47.29% (56086   vias)
        Un-optimized = 52.71% (62526   vias)
    Layer V2         = 94.71% (107607 / 113614  vias)
        Weight 1     = 94.71% (107607  vias)
        Un-optimized =  5.29% (6007    vias)
    Layer V3         = 97.38% (29813  / 30614   vias)
        Weight 1     = 97.38% (29813   vias)
        Un-optimized =  2.62% (801     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.38% (202691 / 272504 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
    Layer V2         = 94.71% (107607 / 113614  vias)
    Layer V3         = 97.38% (29813  / 30614   vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.38% (202691 / 272504 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
        Weight 1     = 47.29% (56086   vias)
        Un-optimized = 52.71% (62526   vias)
    Layer V2         = 94.71% (107607 / 113614  vias)
        Weight 1     = 94.71% (107607  vias)
        Un-optimized =  5.29% (6007    vias)
    Layer V3         = 97.38% (29813  / 30614   vias)
        Weight 1     = 97.38% (29813   vias)
        Un-optimized =  2.62% (801     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 37
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1188777 micron
Total Number of Contacts =             272504
Total Number of Wires =                218176
Total Number of PtConns =              5024
Total Number of Routed Wires =       218176
Total Routed Wire Length =           1188075 micron
Total Number of Routed Contacts =       272504
	Layer             M1 :      21062 micron
	Layer             M2 :     328266 micron
	Layer             M3 :     503969 micron
	Layer             M4 :     187282 micron
	Layer             B1 :     102116 micron
	Layer             B2 :      36514 micron
	Layer             EA :       9569 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :         65
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :        128
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        286
	Via         via4_2x1 :        503
	Via         via4_1x2 :       5993
	Via             via3 :        801
	Via         via3_2x1 :      26042
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       5974
	Via            via2v :         16
	Via            via2h :         17
	Via         via2_1x2 :      88362
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18464
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19540
	Via        via1(rot) :       3983
	Via            via1v :      12032
	Via            via1h :       2025
	Via       via1h(rot) :      24946
	Via         via1_2x1 :       8195
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6951
	Via        via1v_2x1 :        210
	Via   via1v(rot)_1x2 :       2338
	Via   via1v(rot)_2x1 :       1777
	Via        via1v_1x2 :      34130

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 74.38% (202691 / 272504 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
        Weight 1     = 47.29% (56086   vias)
        Un-optimized = 52.71% (62526   vias)
    Layer V2         = 94.71% (107607 / 113614  vias)
        Weight 1     = 94.71% (107607  vias)
        Un-optimized =  5.29% (6007    vias)
    Layer V3         = 97.38% (29813  / 30614   vias)
        Weight 1     = 97.38% (29813   vias)
        Un-optimized =  2.62% (801     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
  Total double via conversion rate    = 74.38% (202691 / 272504 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
    Layer V2         = 94.71% (107607 / 113614  vias)
    Layer V3         = 97.38% (29813  / 30614   vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
    Layer YT         = 77.35% (222    / 287     vias)
 
  The optimized via conversion rate based on total routed via count = 74.38% (202691 / 272504 vias)
 
    Layer V1         = 47.29% (56086  / 118612  vias)
        Weight 1     = 47.29% (56086   vias)
        Un-optimized = 52.71% (62526   vias)
    Layer V2         = 94.71% (107607 / 113614  vias)
        Weight 1     = 94.71% (107607  vias)
        Un-optimized =  5.29% (6007    vias)
    Layer V3         = 97.38% (29813  / 30614   vias)
        Weight 1     = 97.38% (29813   vias)
        Un-optimized =  2.62% (801     vias)
    Layer W0         = 95.78% (6496   / 6782    vias)
        Weight 1     = 95.78% (6496    vias)
        Un-optimized =  4.22% (286     vias)
    Layer W1         = 95.07% (2467   / 2595    vias)
        Weight 1     = 95.07% (2467    vias)
        Un-optimized =  4.93% (128     vias)
    Layer YT         = 77.35% (222    / 287     vias)
        Weight 1     = 77.35% (222     vias)
        Un-optimized = 22.65% (65      vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:08 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  143  Alloctr  144  Proc 2472 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
[ECO: End] Elapsed real time: 0:00:38 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:38
[ECO: End] Stage (MB): Used    3  Alloctr    3  Proc    0 
[ECO: End] Total (MB): Used   29  Alloctr   33  Proc 2472 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Nov 19 20:06:59 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 21.22 seconds
EKL_MT: elapsed time 21 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:07:51 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          4.39
  Critical Path Slack:           0.03
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.85
  Critical Path Slack:           4.28
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.05
  Critical Path Slack:          -0.40
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -0.88
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          5.24
  Critical Path Slack:          -0.22
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -1.32
  No. of Violating Paths:       17.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.17
  Critical Path Slack:           1.48
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          1.71
  Critical Path Slack:           3.15
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.49
  Critical Path Slack:           4.31
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.25
  Critical Path Slack:           2.50
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          2.13
  Critical Path Slack:           2.96
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.78
  Critical Path Slack:           3.54
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31612
  Buf/Inv Cell Count:            6917
  Buf Cell Count:                2354
  Inv Cell Count:                4563
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26208
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    82544.639552
  Noncombinational Area: 46412.160410
  Buf/Inv Area:          12541.759979
  Total Buffer Area:          4756.48
  Total Inverter Area:        7785.28
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      655040.88
  Net YLength        :      558112.81
  -----------------------------------
  Cell Area:            128956.799962
  Design Area:          128956.799962
  Net Length        :      1213153.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         34060
  Nets With Violations:            19
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              411.48
  -----------------------------------------
  Overall Compile Time:              417.40
  Overall Compile Wall Clock Time:   419.25

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.40  TNS: 2.20  Number of Violating Paths: 21  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.40  TNS: 2.20  Number of Violating Paths: 21  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3963 TNS: 2.1997  Number of Violating Path: 21
ROPT:    (HOLD) WNS: 0.0015 TNS: 0.0015  Number of Violating Path: 1
ROPT:    Number of DRC Violating Nets: 19
ROPT:    Number of Route Violation: 43 
1
# Intermediate Save
save_mw_cel -as 01_before_shield
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named 01_before_shield. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Shielding
create_zrt_shield -with $MW_R_GROUND_NET -ignore_shielding_net_pins true
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used   94  Alloctr   97  Proc 2476 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

[Start Shield Trimming] Elapsed real time: 0:00:00 
[Start Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Trimming] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Trimming] Total (MB): Used  154  Alloctr  155  Proc 2476 
Shld Trimmed	1/6400 Partitions, Violations =	10133
Shld Trimmed	32/6400 Partitions, Violations =	10133
Shld Trimmed	64/6400 Partitions, Violations =	10133
Shld Trimmed	96/6400 Partitions, Violations =	10133
Shld Trimmed	128/6400 Partitions, Violations =	10133
Shld Trimmed	160/6400 Partitions, Violations =	10133
Shld Trimmed	192/6400 Partitions, Violations =	10133
Shld Trimmed	224/6400 Partitions, Violations =	10133
Shld Trimmed	256/6400 Partitions, Violations =	10133
Shld Trimmed	288/6400 Partitions, Violations =	10133
Shld Trimmed	320/6400 Partitions, Violations =	10133
Shld Trimmed	352/6400 Partitions, Violations =	10133
Shld Trimmed	384/6400 Partitions, Violations =	10133
Shld Trimmed	416/6400 Partitions, Violations =	10133
Shld Trimmed	448/6400 Partitions, Violations =	10133
Shld Trimmed	480/6400 Partitions, Violations =	10133
Shld Trimmed	512/6400 Partitions, Violations =	10133
Shld Trimmed	544/6400 Partitions, Violations =	10133
Shld Trimmed	576/6400 Partitions, Violations =	10133
Shld Trimmed	608/6400 Partitions, Violations =	10133
Shld Trimmed	640/6400 Partitions, Violations =	10133
Shld Trimmed	672/6400 Partitions, Violations =	10133
Shld Trimmed	704/6400 Partitions, Violations =	10133
Shld Trimmed	736/6400 Partitions, Violations =	10133
Shld Trimmed	768/6400 Partitions, Violations =	10133
Shld Trimmed	800/6400 Partitions, Violations =	10133
Shld Trimmed	832/6400 Partitions, Violations =	10133
Shld Trimmed	864/6400 Partitions, Violations =	10133
Shld Trimmed	896/6400 Partitions, Violations =	10133
Shld Trimmed	928/6400 Partitions, Violations =	10133
Shld Trimmed	960/6400 Partitions, Violations =	10129
Shld Trimmed	992/6400 Partitions, Violations =	10129
Shld Trimmed	1024/6400 Partitions, Violations =	10012
Shld Trimmed	1056/6400 Partitions, Violations =	10012
Shld Trimmed	1088/6400 Partitions, Violations =	9954
Shld Trimmed	1120/6400 Partitions, Violations =	9867
Shld Trimmed	1152/6400 Partitions, Violations =	9850
Shld Trimmed	1184/6400 Partitions, Violations =	9723
Shld Trimmed	1216/6400 Partitions, Violations =	9707
Shld Trimmed	1248/6400 Partitions, Violations =	9695
Shld Trimmed	1280/6400 Partitions, Violations =	9461
Shld Trimmed	1312/6400 Partitions, Violations =	9419
Shld Trimmed	1344/6400 Partitions, Violations =	9297
Shld Trimmed	1376/6400 Partitions, Violations =	9297
Shld Trimmed	1408/6400 Partitions, Violations =	9268
Shld Trimmed	1440/6400 Partitions, Violations =	9171
Shld Trimmed	1472/6400 Partitions, Violations =	9147
Shld Trimmed	1504/6400 Partitions, Violations =	8974
Shld Trimmed	1536/6400 Partitions, Violations =	8973
Shld Trimmed	1568/6400 Partitions, Violations =	8809
Shld Trimmed	1600/6400 Partitions, Violations =	8672
Shld Trimmed	1632/6400 Partitions, Violations =	8631
Shld Trimmed	1664/6400 Partitions, Violations =	8552
Shld Trimmed	1696/6400 Partitions, Violations =	8511
Shld Trimmed	1728/6400 Partitions, Violations =	8393
Shld Trimmed	1760/6400 Partitions, Violations =	8337
Shld Trimmed	1792/6400 Partitions, Violations =	8275
Shld Trimmed	1824/6400 Partitions, Violations =	8205
Shld Trimmed	1856/6400 Partitions, Violations =	8205
Shld Trimmed	1888/6400 Partitions, Violations =	8119
Shld Trimmed	1920/6400 Partitions, Violations =	8038
Shld Trimmed	1952/6400 Partitions, Violations =	8028
Shld Trimmed	1984/6400 Partitions, Violations =	7877
Shld Trimmed	2016/6400 Partitions, Violations =	7877
Shld Trimmed	2048/6400 Partitions, Violations =	7521
Shld Trimmed	2080/6400 Partitions, Violations =	7485
Shld Trimmed	2112/6400 Partitions, Violations =	7479
Shld Trimmed	2144/6400 Partitions, Violations =	7327
Shld Trimmed	2176/6400 Partitions, Violations =	7300
Shld Trimmed	2208/6400 Partitions, Violations =	7264
Shld Trimmed	2240/6400 Partitions, Violations =	7197
Shld Trimmed	2272/6400 Partitions, Violations =	7181
Shld Trimmed	2304/6400 Partitions, Violations =	7017
Shld Trimmed	2336/6400 Partitions, Violations =	6971
Shld Trimmed	2368/6400 Partitions, Violations =	6919
Shld Trimmed	2400/6400 Partitions, Violations =	6682
Shld Trimmed	2432/6400 Partitions, Violations =	6678
Shld Trimmed	2464/6400 Partitions, Violations =	6600
Shld Trimmed	2496/6400 Partitions, Violations =	6590
Shld Trimmed	2528/6400 Partitions, Violations =	6497
Shld Trimmed	2560/6400 Partitions, Violations =	6480
Shld Trimmed	2592/6400 Partitions, Violations =	6408
Shld Trimmed	2624/6400 Partitions, Violations =	6247
Shld Trimmed	2656/6400 Partitions, Violations =	6236
Shld Trimmed	2688/6400 Partitions, Violations =	6076
Shld Trimmed	2720/6400 Partitions, Violations =	5835
Shld Trimmed	2752/6400 Partitions, Violations =	5829
Shld Trimmed	2784/6400 Partitions, Violations =	5654
Shld Trimmed	2816/6400 Partitions, Violations =	5630
Shld Trimmed	2848/6400 Partitions, Violations =	5516
Shld Trimmed	2880/6400 Partitions, Violations =	5428
Shld Trimmed	2912/6400 Partitions, Violations =	5419
Shld Trimmed	2944/6400 Partitions, Violations =	5304
Shld Trimmed	2976/6400 Partitions, Violations =	5276
Shld Trimmed	3008/6400 Partitions, Violations =	5047
Shld Trimmed	3040/6400 Partitions, Violations =	4982
Shld Trimmed	3072/6400 Partitions, Violations =	4933
Shld Trimmed	3104/6400 Partitions, Violations =	4855
Shld Trimmed	3136/6400 Partitions, Violations =	4855
Shld Trimmed	3168/6400 Partitions, Violations =	4806
Shld Trimmed	3200/6400 Partitions, Violations =	4754
Shld Trimmed	3232/6400 Partitions, Violations =	4742
Shld Trimmed	3264/6400 Partitions, Violations =	4669
Shld Trimmed	3296/6400 Partitions, Violations =	4669
Shld Trimmed	3328/6400 Partitions, Violations =	4613
Shld Trimmed	3360/6400 Partitions, Violations =	4591
Shld Trimmed	3392/6400 Partitions, Violations =	4543
Shld Trimmed	3424/6400 Partitions, Violations =	4468
Shld Trimmed	3456/6400 Partitions, Violations =	4468
Shld Trimmed	3488/6400 Partitions, Violations =	4454
Shld Trimmed	3520/6400 Partitions, Violations =	4407
Shld Trimmed	3552/6400 Partitions, Violations =	4390
Shld Trimmed	3584/6400 Partitions, Violations =	4325
Shld Trimmed	3616/6400 Partitions, Violations =	4325
Shld Trimmed	3648/6400 Partitions, Violations =	4271
Shld Trimmed	3680/6400 Partitions, Violations =	4191
Shld Trimmed	3712/6400 Partitions, Violations =	4187
Shld Trimmed	3744/6400 Partitions, Violations =	4128
Shld Trimmed	3776/6400 Partitions, Violations =	4128
Shld Trimmed	3808/6400 Partitions, Violations =	4020
Shld Trimmed	3840/6400 Partitions, Violations =	3915
Shld Trimmed	3872/6400 Partitions, Violations =	3904
Shld Trimmed	3904/6400 Partitions, Violations =	3764
Shld Trimmed	3936/6400 Partitions, Violations =	3728
Shld Trimmed	3968/6400 Partitions, Violations =	3671
Shld Trimmed	4000/6400 Partitions, Violations =	3596
Shld Trimmed	4032/6400 Partitions, Violations =	3531
Shld Trimmed	4064/6400 Partitions, Violations =	3435
Shld Trimmed	4096/6400 Partitions, Violations =	3397
Shld Trimmed	4128/6400 Partitions, Violations =	3325
Shld Trimmed	4160/6400 Partitions, Violations =	3201
Shld Trimmed	4192/6400 Partitions, Violations =	3179
Shld Trimmed	4224/6400 Partitions, Violations =	3002
Shld Trimmed	4256/6400 Partitions, Violations =	2993
Shld Trimmed	4288/6400 Partitions, Violations =	2956
Shld Trimmed	4320/6400 Partitions, Violations =	2859
Shld Trimmed	4352/6400 Partitions, Violations =	2844
Shld Trimmed	4384/6400 Partitions, Violations =	2643
Shld Trimmed	4416/6400 Partitions, Violations =	2633
Shld Trimmed	4448/6400 Partitions, Violations =	2565
Shld Trimmed	4480/6400 Partitions, Violations =	2507
Shld Trimmed	4512/6400 Partitions, Violations =	2422
Shld Trimmed	4544/6400 Partitions, Violations =	2324
Shld Trimmed	4576/6400 Partitions, Violations =	2320
Shld Trimmed	4608/6400 Partitions, Violations =	2029
Shld Trimmed	4640/6400 Partitions, Violations =	2019
Shld Trimmed	4672/6400 Partitions, Violations =	1747
Shld Trimmed	4704/6400 Partitions, Violations =	1457
Shld Trimmed	4736/6400 Partitions, Violations =	1393
Shld Trimmed	4768/6400 Partitions, Violations =	1300
Shld Trimmed	4800/6400 Partitions, Violations =	1274
Shld Trimmed	4832/6400 Partitions, Violations =	1240
Shld Trimmed	4864/6400 Partitions, Violations =	1219
Shld Trimmed	4896/6400 Partitions, Violations =	1214
Shld Trimmed	4928/6400 Partitions, Violations =	1080
Shld Trimmed	4960/6400 Partitions, Violations =	1072
Shld Trimmed	4992/6400 Partitions, Violations =	994
Shld Trimmed	5024/6400 Partitions, Violations =	847
Shld Trimmed	5056/6400 Partitions, Violations =	843
Shld Trimmed	5088/6400 Partitions, Violations =	776
Shld Trimmed	5120/6400 Partitions, Violations =	734
Shld Trimmed	5152/6400 Partitions, Violations =	689
Shld Trimmed	5184/6400 Partitions, Violations =	592
Shld Trimmed	5216/6400 Partitions, Violations =	588
Shld Trimmed	5248/6400 Partitions, Violations =	452
Shld Trimmed	5280/6400 Partitions, Violations =	446
Shld Trimmed	5312/6400 Partitions, Violations =	439
Shld Trimmed	5344/6400 Partitions, Violations =	404
Shld Trimmed	5376/6400 Partitions, Violations =	390
Shld Trimmed	5408/6400 Partitions, Violations =	349
Shld Trimmed	5440/6400 Partitions, Violations =	349
Shld Trimmed	5472/6400 Partitions, Violations =	349
Shld Trimmed	5504/6400 Partitions, Violations =	344
Shld Trimmed	5536/6400 Partitions, Violations =	344
Shld Trimmed	5568/6400 Partitions, Violations =	344
Shld Trimmed	5600/6400 Partitions, Violations =	344
Shld Trimmed	5632/6400 Partitions, Violations =	344
Shld Trimmed	5664/6400 Partitions, Violations =	344
Shld Trimmed	5696/6400 Partitions, Violations =	344
Shld Trimmed	5728/6400 Partitions, Violations =	344
Shld Trimmed	5760/6400 Partitions, Violations =	344
Shld Trimmed	5792/6400 Partitions, Violations =	344
Shld Trimmed	5824/6400 Partitions, Violations =	344
Shld Trimmed	5856/6400 Partitions, Violations =	344
Shld Trimmed	5888/6400 Partitions, Violations =	344
Shld Trimmed	5920/6400 Partitions, Violations =	344
Shld Trimmed	5952/6400 Partitions, Violations =	344
Shld Trimmed	5984/6400 Partitions, Violations =	344
Shld Trimmed	6016/6400 Partitions, Violations =	344
Shld Trimmed	6048/6400 Partitions, Violations =	344
Shld Trimmed	6080/6400 Partitions, Violations =	344
Shld Trimmed	6112/6400 Partitions, Violations =	344
Shld Trimmed	6144/6400 Partitions, Violations =	344
Shld Trimmed	6176/6400 Partitions, Violations =	344
Shld Trimmed	6208/6400 Partitions, Violations =	344
Shld Trimmed	6240/6400 Partitions, Violations =	344
Shld Trimmed	6272/6400 Partitions, Violations =	344
Shld Trimmed	6304/6400 Partitions, Violations =	344
Shld Trimmed	6336/6400 Partitions, Violations =	344
Shld Trimmed	6368/6400 Partitions, Violations =	344
Shld Trimmed	6400/6400 Partitions, Violations =	344
Shld Trimmed	1/79 Partitions, Violations =	335
Shld Trimmed	2/79 Partitions, Violations =	313
Shld Trimmed	3/79 Partitions, Violations =	309
Shld Trimmed	4/79 Partitions, Violations =	305
Shld Trimmed	5/79 Partitions, Violations =	301
Shld Trimmed	6/79 Partitions, Violations =	295
Shld Trimmed	7/79 Partitions, Violations =	275
Shld Trimmed	8/79 Partitions, Violations =	262
Shld Trimmed	9/79 Partitions, Violations =	250
Shld Trimmed	10/79 Partitions, Violations =	246
Shld Trimmed	11/79 Partitions, Violations =	231
Shld Trimmed	12/79 Partitions, Violations =	228
Shld Trimmed	13/79 Partitions, Violations =	225
Shld Trimmed	14/79 Partitions, Violations =	222
Shld Trimmed	15/79 Partitions, Violations =	219
Shld Trimmed	16/79 Partitions, Violations =	216
Shld Trimmed	17/79 Partitions, Violations =	213
Shld Trimmed	18/79 Partitions, Violations =	210
Shld Trimmed	19/79 Partitions, Violations =	204
Shld Trimmed	20/79 Partitions, Violations =	201
Shld Trimmed	21/79 Partitions, Violations =	198
Shld Trimmed	22/79 Partitions, Violations =	184
Shld Trimmed	23/79 Partitions, Violations =	162
Shld Trimmed	24/79 Partitions, Violations =	159
Shld Trimmed	25/79 Partitions, Violations =	156
Shld Trimmed	26/79 Partitions, Violations =	153
Shld Trimmed	27/79 Partitions, Violations =	150
Shld Trimmed	28/79 Partitions, Violations =	147
Shld Trimmed	29/79 Partitions, Violations =	144
Shld Trimmed	30/79 Partitions, Violations =	141
Shld Trimmed	31/79 Partitions, Violations =	131
Shld Trimmed	32/79 Partitions, Violations =	118
Shld Trimmed	33/79 Partitions, Violations =	111
Shld Trimmed	34/79 Partitions, Violations =	103
Shld Trimmed	35/79 Partitions, Violations =	96
Shld Trimmed	36/79 Partitions, Violations =	89
Shld Trimmed	37/79 Partitions, Violations =	78
Shld Trimmed	38/79 Partitions, Violations =	73
Shld Trimmed	39/79 Partitions, Violations =	68
Shld Trimmed	40/79 Partitions, Violations =	63
Shld Trimmed	41/79 Partitions, Violations =	59
Shld Trimmed	42/79 Partitions, Violations =	56
Shld Trimmed	43/79 Partitions, Violations =	52
Shld Trimmed	44/79 Partitions, Violations =	49
Shld Trimmed	45/79 Partitions, Violations =	46
Shld Trimmed	46/79 Partitions, Violations =	44
Shld Trimmed	47/79 Partitions, Violations =	41
Shld Trimmed	48/79 Partitions, Violations =	37
Shld Trimmed	49/79 Partitions, Violations =	36
Shld Trimmed	50/79 Partitions, Violations =	35
Shld Trimmed	51/79 Partitions, Violations =	34
Shld Trimmed	52/79 Partitions, Violations =	33
Shld Trimmed	53/79 Partitions, Violations =	32
Shld Trimmed	54/79 Partitions, Violations =	30
Shld Trimmed	55/79 Partitions, Violations =	29
Shld Trimmed	56/79 Partitions, Violations =	28
Shld Trimmed	57/79 Partitions, Violations =	25
Shld Trimmed	58/79 Partitions, Violations =	24
Shld Trimmed	59/79 Partitions, Violations =	22
Shld Trimmed	60/79 Partitions, Violations =	21
Shld Trimmed	61/79 Partitions, Violations =	20
Shld Trimmed	62/79 Partitions, Violations =	19
Shld Trimmed	63/79 Partitions, Violations =	18
Shld Trimmed	64/79 Partitions, Violations =	17
Shld Trimmed	65/79 Partitions, Violations =	16
Shld Trimmed	66/79 Partitions, Violations =	15
Shld Trimmed	67/79 Partitions, Violations =	14
Shld Trimmed	68/79 Partitions, Violations =	13
Shld Trimmed	69/79 Partitions, Violations =	12
Shld Trimmed	70/79 Partitions, Violations =	11
Shld Trimmed	71/79 Partitions, Violations =	9
Shld Trimmed	72/79 Partitions, Violations =	7
Shld Trimmed	73/79 Partitions, Violations =	6
Shld Trimmed	74/79 Partitions, Violations =	5
Shld Trimmed	75/79 Partitions, Violations =	4
Shld Trimmed	76/79 Partitions, Violations =	3
Shld Trimmed	77/79 Partitions, Violations =	2
Shld Trimmed	78/79 Partitions, Violations =	1
Shld Trimmed	79/79 Partitions, Violations =	0
[End Shield Trimming] Elapsed real time: 0:00:07 
[End Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End Shield Trimming] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End Shield Trimming] Total (MB): Used  156  Alloctr  157  Proc 2476 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  152  Alloctr  153  Proc 2476 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   51  Alloctr   51  Proc    0 
[End of Build Tech Data] Total (MB): Used  204  Alloctr  205  Proc 2476 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 1
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build All Nets] Total (MB): Used  211  Alloctr  213  Proc 2476 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   12  Proc    0 
[End of Build Congestion map] Total (MB): Used  208  Alloctr  225  Proc 2476 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   55  Alloctr   71  Proc    0 
[End of Build Data] Total (MB): Used  208  Alloctr  225  Proc 2476 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  225  Proc 2476 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  208  Alloctr  225  Proc 2476 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 126.42
Initial. Layer M1 wire length = 3.20
Initial. Layer M2 wire length = 13.20
Initial. Layer M3 wire length = 54.80
Initial. Layer M4 wire length = 0.00
Initial. Layer B1 wire length = 54.23
Initial. Layer B2 wire length = 1.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 497
Initial. Via via1 count = 166
Initial. Via via2 count = 166
Initial. Via via3 count = 60
Initial. Via via4 count = 45
Initial. Via via5 count = 56
Initial. Via via6 count = 4
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  208  Alloctr  225  Proc 2476 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 126.42
phase1. Layer M1 wire length = 3.20
phase1. Layer M2 wire length = 13.20
phase1. Layer M3 wire length = 54.80
phase1. Layer M4 wire length = 0.00
phase1. Layer B1 wire length = 54.23
phase1. Layer B2 wire length = 1.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 497
phase1. Via via1 count = 166
phase1. Via via2 count = 166
phase1. Via via3 count = 60
phase1. Via via4 count = 45
phase1. Via via5 count = 56
phase1. Via via6 count = 4
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  208  Alloctr  225  Proc 2476 
phase2. Routing result:
phase2. Both Dirs: Overflow =     2 Max = 1 GRCs =     6 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     5 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B2         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 126.42
phase2. Layer M1 wire length = 3.20
phase2. Layer M2 wire length = 13.20
phase2. Layer M3 wire length = 54.80
phase2. Layer M4 wire length = 0.00
phase2. Layer B1 wire length = 54.23
phase2. Layer B2 wire length = 1.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 497
phase2. Via via1 count = 166
phase2. Via via2 count = 166
phase2. Via via3 count = 60
phase2. Via via4 count = 45
phase2. Via via5 count = 56
phase2. Via via6 count = 4
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   56  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  208  Alloctr  225  Proc 2476 

Congestion utilization per direction:
Average vertical track utilization   =  0.12 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.12 %
Peak    horizontal track utilization = 42.86 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -38  Alloctr  -52  Proc    0 
[GR: Done] Total (MB): Used  199  Alloctr  200  Proc 2476 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   46  Alloctr   46  Proc    0 
[GR: Done] Total (MB): Used  199  Alloctr  200  Proc 2476 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  153  Alloctr  154  Proc 2476 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  157  Alloctr  159  Proc 2476 

Start initial assignment
Routed partition 1/104     
Routed partition 2/104     
Routed partition 3/104     
Routed partition 4/104     
Routed partition 5/104     
Routed partition 6/104     
Routed partition 7/104     
Routed partition 8/104     
Routed partition 9/104     
Routed partition 10/104    
Routed partition 11/104    
Routed partition 12/104    
Routed partition 13/104    
Routed partition 14/104    
Routed partition 15/104    
Routed partition 16/104    
Routed partition 17/104    
Routed partition 18/104    
Routed partition 19/104    
Routed partition 20/104    
Routed partition 21/104    
Routed partition 22/104    
Routed partition 23/104    
Routed partition 24/104    
Routed partition 25/104    
Routed partition 26/104    
Routed partition 27/104    
Routed partition 28/104    
Routed partition 29/104    
Routed partition 30/104    
Routed partition 31/104    
Routed partition 32/104    
Routed partition 33/104    
Routed partition 34/104    
Routed partition 35/104    
Routed partition 36/104    
Routed partition 37/104    
Routed partition 38/104    
Routed partition 39/104    
Routed partition 40/104    
Routed partition 41/104    
Routed partition 42/104    
Routed partition 43/104    
Routed partition 44/104    
Routed partition 45/104    
Routed partition 46/104    
Routed partition 47/104    
Routed partition 48/104    
Routed partition 49/104    
Routed partition 50/104    
Routed partition 51/104    
Routed partition 52/104    
Routed partition 53/104    
Routed partition 54/104    
Routed partition 55/104    
Routed partition 56/104    
Routed partition 57/104    
Routed partition 58/104    
Routed partition 59/104    
Routed partition 60/104    
Routed partition 61/104    
Routed partition 62/104    
Routed partition 63/104    
Routed partition 64/104    
Routed partition 65/104    
Routed partition 66/104    
Routed partition 67/104    
Routed partition 68/104    
Routed partition 69/104    
Routed partition 70/104    
Routed partition 71/104    
Routed partition 72/104    
Routed partition 73/104    
Routed partition 74/104    
Routed partition 75/104    
Routed partition 76/104    
Routed partition 77/104    
Routed partition 78/104    
Routed partition 79/104    
Routed partition 80/104    
Routed partition 81/104    
Routed partition 82/104    
Routed partition 83/104    
Routed partition 84/104    
Routed partition 85/104    
Routed partition 86/104    
Routed partition 87/104    
Routed partition 88/104    
Routed partition 89/104    
Routed partition 90/104    
Routed partition 91/104    
Routed partition 92/104    
Routed partition 93/104    
Routed partition 94/104    
Routed partition 95/104    
Routed partition 96/104    
Routed partition 97/104    
Routed partition 98/104    
Routed partition 99/104    
Routed partition 100/104   
Routed partition 101/104   
Routed partition 102/104   
Routed partition 103/104   
Routed partition 104/104   

Number of wires with overlap after iteration 0 = 510 of 694


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  158  Alloctr  159  Proc 2476 

Reroute to fix overlaps
Routed partition 1/104     
Routed partition 2/104     
Routed partition 3/104     
Routed partition 4/104     
Routed partition 5/104     
Routed partition 6/104     
Routed partition 7/104     
Routed partition 8/104     
Routed partition 9/104     
Routed partition 10/104    
Routed partition 11/104    
Routed partition 12/104    
Routed partition 13/104    
Routed partition 14/104    
Routed partition 15/104    
Routed partition 16/104    
Routed partition 17/104    
Routed partition 18/104    
Routed partition 19/104    
Routed partition 20/104    
Routed partition 21/104    
Routed partition 22/104    
Routed partition 23/104    
Routed partition 24/104    
Routed partition 25/104    
Routed partition 26/104    
Routed partition 27/104    
Routed partition 28/104    
Routed partition 29/104    
Routed partition 30/104    
Routed partition 31/104    
Routed partition 32/104    
Routed partition 33/104    
Routed partition 34/104    
Routed partition 35/104    
Routed partition 36/104    
Routed partition 37/104    
Routed partition 38/104    
Routed partition 39/104    
Routed partition 40/104    
Routed partition 41/104    
Routed partition 42/104    
Routed partition 43/104    
Routed partition 44/104    
Routed partition 45/104    
Routed partition 46/104    
Routed partition 47/104    
Routed partition 48/104    
Routed partition 49/104    
Routed partition 50/104    
Routed partition 51/104    
Routed partition 52/104    
Routed partition 53/104    
Routed partition 54/104    
Routed partition 55/104    
Routed partition 56/104    
Routed partition 57/104    
Routed partition 58/104    
Routed partition 59/104    
Routed partition 60/104    
Routed partition 61/104    
Routed partition 62/104    
Routed partition 63/104    
Routed partition 64/104    
Routed partition 65/104    
Routed partition 66/104    
Routed partition 67/104    
Routed partition 68/104    
Routed partition 69/104    
Routed partition 70/104    
Routed partition 71/104    
Routed partition 72/104    
Routed partition 73/104    
Routed partition 74/104    
Routed partition 75/104    
Routed partition 76/104    
Routed partition 77/104    
Routed partition 78/104    
Routed partition 79/104    
Routed partition 80/104    
Routed partition 81/104    
Routed partition 82/104    
Routed partition 83/104    
Routed partition 84/104    
Routed partition 85/104    
Routed partition 86/104    
Routed partition 87/104    
Routed partition 88/104    
Routed partition 89/104    
Routed partition 90/104    
Routed partition 91/104    
Routed partition 92/104    
Routed partition 93/104    
Routed partition 94/104    
Routed partition 95/104    
Routed partition 96/104    
Routed partition 97/104    
Routed partition 98/104    
Routed partition 99/104    
Routed partition 100/104   
Routed partition 101/104   
Routed partition 102/104   
Routed partition 103/104   
Routed partition 104/104   

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  158  Alloctr  159  Proc 2476 

Number of wires with overlap after iteration 1 = 264 of 437


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 157 		 via1: 168
Number of M3 wires: 122 		 via2: 166
Number of M4 wires: 33 		 via3: 86
Number of B1 wires: 109 		 via4: 65
Number of B2 wires: 12 		 via5: 54
Number of EA wires: 3 		 via6: 10
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 437 		 vias: 549

Total M1 wire length: 3.7
Total M2 wire length: 141.9
Total M3 wire length: 84.9
Total M4 wire length: 14.8
Total B1 wire length: 58.9
Total B2 wire length: 2.3
Total EA wire length: 6.2
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 312.8

Longest M1 wire length: 3.7
Longest M2 wire length: 2.6
Longest M3 wire length: 53.6
Longest M4 wire length: 1.6
Longest B1 wire length: 4.9
Longest B2 wire length: 0.4
Longest EA wire length: 2.7
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used   -2  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  151  Alloctr  154  Proc 2476 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used  156  Alloctr  159  Proc 2476 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 1 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/154 Partitions, Violations =	2060
Routed	2/154 Partitions, Violations =	2038
Routed	3/154 Partitions, Violations =	2006
Routed	4/154 Partitions, Violations =	1985
Routed	5/154 Partitions, Violations =	1964
Routed	6/154 Partitions, Violations =	1943
Routed	7/154 Partitions, Violations =	1926
Routed	8/154 Partitions, Violations =	1909
Routed	9/154 Partitions, Violations =	1892
Routed	10/154 Partitions, Violations =	1865
Routed	11/154 Partitions, Violations =	1824
Routed	12/154 Partitions, Violations =	1808
Routed	13/154 Partitions, Violations =	1792
Routed	14/154 Partitions, Violations =	1776
Routed	15/154 Partitions, Violations =	1760
Routed	16/154 Partitions, Violations =	1744
Routed	17/154 Partitions, Violations =	1720
Routed	18/154 Partitions, Violations =	1690
Routed	19/154 Partitions, Violations =	1658
Routed	20/154 Partitions, Violations =	1631
Routed	21/154 Partitions, Violations =	1615
Routed	22/154 Partitions, Violations =	1599
Routed	23/154 Partitions, Violations =	1583
Routed	24/154 Partitions, Violations =	1567
Routed	25/154 Partitions, Violations =	1511
Routed	26/154 Partitions, Violations =	1495
Routed	27/154 Partitions, Violations =	1471
Routed	28/154 Partitions, Violations =	1455
Routed	29/154 Partitions, Violations =	1439
Routed	30/154 Partitions, Violations =	1425
Routed	31/154 Partitions, Violations =	1398
Routed	32/154 Partitions, Violations =	1384
Routed	33/154 Partitions, Violations =	1356
Routed	34/154 Partitions, Violations =	1342
Routed	35/154 Partitions, Violations =	1328
Routed	36/154 Partitions, Violations =	1314
Routed	37/154 Partitions, Violations =	1292
Routed	38/154 Partitions, Violations =	1278
Routed	39/154 Partitions, Violations =	1256
Routed	40/154 Partitions, Violations =	1242
Routed	41/154 Partitions, Violations =	1220
Routed	42/154 Partitions, Violations =	1206
Routed	43/154 Partitions, Violations =	1192
Routed	44/154 Partitions, Violations =	1164
Routed	45/154 Partitions, Violations =	1142
Routed	46/154 Partitions, Violations =	1128
Routed	47/154 Partitions, Violations =	1114
Routed	48/154 Partitions, Violations =	1100
Routed	49/154 Partitions, Violations =	1086
Routed	50/154 Partitions, Violations =	1072
Routed	51/154 Partitions, Violations =	1058
Routed	52/154 Partitions, Violations =	1044
Routed	53/154 Partitions, Violations =	1030
Routed	54/154 Partitions, Violations =	1010
Routed	55/154 Partitions, Violations =	996
Routed	56/154 Partitions, Violations =	982
Routed	57/154 Partitions, Violations =	968
Routed	58/154 Partitions, Violations =	952
Routed	59/154 Partitions, Violations =	939
Routed	60/154 Partitions, Violations =	926
Routed	61/154 Partitions, Violations =	897
Routed	62/154 Partitions, Violations =	886
Routed	63/154 Partitions, Violations =	853
Routed	64/154 Partitions, Violations =	842
Routed	65/154 Partitions, Violations =	831
Routed	66/154 Partitions, Violations =	817
Routed	67/154 Partitions, Violations =	806
Routed	68/154 Partitions, Violations =	795
Routed	69/154 Partitions, Violations =	784
Routed	70/154 Partitions, Violations =	773
Routed	71/154 Partitions, Violations =	751
Routed	72/154 Partitions, Violations =	729
Routed	73/154 Partitions, Violations =	718
Routed	74/154 Partitions, Violations =	707
Routed	75/154 Partitions, Violations =	697
Routed	76/154 Partitions, Violations =	689
Routed	77/154 Partitions, Violations =	681
Routed	78/154 Partitions, Violations =	673
Routed	79/154 Partitions, Violations =	662
Routed	80/154 Partitions, Violations =	646
Routed	81/154 Partitions, Violations =	638
Routed	82/154 Partitions, Violations =	630
Routed	83/154 Partitions, Violations =	622
Routed	84/154 Partitions, Violations =	614
Routed	85/154 Partitions, Violations =	606
Routed	86/154 Partitions, Violations =	598
Routed	87/154 Partitions, Violations =	581
Routed	88/154 Partitions, Violations =	573
Routed	89/154 Partitions, Violations =	565
Routed	90/154 Partitions, Violations =	557
Routed	91/154 Partitions, Violations =	549
Routed	92/154 Partitions, Violations =	541
Routed	93/154 Partitions, Violations =	533
Routed	94/154 Partitions, Violations =	525
Routed	95/154 Partitions, Violations =	517
Routed	96/154 Partitions, Violations =	509
Routed	97/154 Partitions, Violations =	501
Routed	98/154 Partitions, Violations =	477
Routed	99/154 Partitions, Violations =	469
Routed	100/154 Partitions, Violations =	453
Routed	101/154 Partitions, Violations =	445
Routed	102/154 Partitions, Violations =	413
Routed	103/154 Partitions, Violations =	405
Routed	104/154 Partitions, Violations =	389
Routed	105/154 Partitions, Violations =	381
Routed	106/154 Partitions, Violations =	373
Routed	107/154 Partitions, Violations =	365
Routed	108/154 Partitions, Violations =	357
Routed	109/154 Partitions, Violations =	349
Routed	110/154 Partitions, Violations =	341
Routed	111/154 Partitions, Violations =	333
Routed	112/154 Partitions, Violations =	301
Routed	113/154 Partitions, Violations =	285
Routed	114/154 Partitions, Violations =	277
Routed	115/154 Partitions, Violations =	269
Routed	116/154 Partitions, Violations =	253
Routed	117/154 Partitions, Violations =	245
Routed	118/154 Partitions, Violations =	237
Routed	119/154 Partitions, Violations =	221
Routed	120/154 Partitions, Violations =	213
Routed	121/154 Partitions, Violations =	197
Routed	122/154 Partitions, Violations =	189
Routed	123/154 Partitions, Violations =	181
Routed	124/154 Partitions, Violations =	173
Routed	125/154 Partitions, Violations =	165
Routed	126/154 Partitions, Violations =	157
Routed	127/154 Partitions, Violations =	150
Routed	128/154 Partitions, Violations =	143
Routed	129/154 Partitions, Violations =	137
Routed	130/154 Partitions, Violations =	128
Routed	131/154 Partitions, Violations =	122
Routed	132/154 Partitions, Violations =	116
Routed	133/154 Partitions, Violations =	110
Routed	134/154 Partitions, Violations =	105
Routed	135/154 Partitions, Violations =	100
Routed	136/154 Partitions, Violations =	95
Routed	137/154 Partitions, Violations =	90
Routed	138/154 Partitions, Violations =	81
Routed	139/154 Partitions, Violations =	76
Routed	140/154 Partitions, Violations =	71
Routed	141/154 Partitions, Violations =	66
Routed	142/154 Partitions, Violations =	61
Routed	143/154 Partitions, Violations =	56
Routed	144/154 Partitions, Violations =	50
Routed	145/154 Partitions, Violations =	45
Routed	146/154 Partitions, Violations =	39
Routed	147/154 Partitions, Violations =	33
Routed	148/154 Partitions, Violations =	25
Routed	149/154 Partitions, Violations =	19
Routed	150/154 Partitions, Violations =	13
Routed	151/154 Partitions, Violations =	9
Routed	152/154 Partitions, Violations =	3
Routed	153/154 Partitions, Violations =	0
Routed	154/154 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  164  Alloctr  167  Proc 2476 

End DR iteration 0 with 154 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  164  Alloctr  167  Proc 2476 

End DR iteration 1 with 0 parts

Start DR iteration 2: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  164  Alloctr  167  Proc 2476 

End DR iteration 2 with 0 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations

[End Shield Detailed Routing] Elapsed real time: 0:00:02 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End Shield Detailed Routing] Stage (MB): Used   -8  Alloctr   -8  Proc    0 
[End Shield Detailed Routing] Total (MB): Used  147  Alloctr  150  Proc 2476 

Shielding finished with 2 open nets, of which 1 are frozen

Shielding finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    1234015 micron
Total Number of Contacts =             275942
Total Number of Wires =                227113
Total Number of PtConns =              5639
Total Number of Routed Wires =       227113
Total Routed Wire Length =           1234015 micron
Total Number of Routed Contacts =       275942
	Layer             M1 :      21062 micron
	Layer             M2 :     327779 micron
	Layer             M3 :     506249 micron
	Layer             M4 :     190039 micron
	Layer             B1 :     124395 micron
	Layer             B2 :      54919 micron
	Layer             EA :       9572 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2413
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        471
	Via         via4_1x2 :       5993
	Via         via4_2x1 :        503
	Via             via3 :       1134
	Via         via3_1x2 :       2138
	Via    via3(rot)_2x1 :          2
	Via         via3_2x1 :      26042
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       6121
	Via            via2v :         16
	Via            via2h :         17
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88362
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18464
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19669
	Via        via1(rot) :       3983
	Via            via1v :      12037
	Via            via1h :       2025
	Via       via1h(rot) :      24946
	Via     via1_fat_1x4 :          1
	Via        via1v_1x2 :      34130
	Via   via1v(rot)_2x1 :       1777
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        210
	Via         via1_2x1 :       8195
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6951

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.45% (202693 / 275942 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
        Weight 1     = 47.23% (56087   vias)
        Un-optimized = 52.77% (62660   vias)
    Layer V2         = 94.59% (107608 / 113762  vias)
        Weight 1     = 94.59% (107608  vias)
        Un-optimized =  5.41% (6154    vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
        Weight 1     = 96.34% (29813   vias)
        Un-optimized =  3.66% (1134    vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
        Weight 1     = 93.24% (6496    vias)
        Un-optimized =  6.76% (471     vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
        Weight 1     = 50.55% (2467    vias)
        Un-optimized = 49.45% (2413    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.45% (202693 / 275942 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
    Layer V2         = 94.59% (107608 / 113762  vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.45% (202693 / 275942 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
        Weight 1     = 47.23% (56087   vias)
        Un-optimized = 52.77% (62660   vias)
    Layer V2         = 94.59% (107608 / 113762  vias)
        Weight 1     = 94.59% (107608  vias)
        Un-optimized =  5.41% (6154    vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
        Weight 1     = 96.34% (29813   vias)
        Un-optimized =  3.66% (1134    vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
        Weight 1     = 93.24% (6496    vias)
        Un-optimized =  6.76% (471     vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
        Weight 1     = 50.55% (2467    vias)
        Un-optimized = 49.45% (2413    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used  152  Alloctr  153  Proc 2476 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 2, of which 1 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/686 Partitions, Violations =	7616
Routed	3/686 Partitions, Violations =	7579
Routed	6/686 Partitions, Violations =	7489
Routed	9/686 Partitions, Violations =	7368
Routed	12/686 Partitions, Violations =	7310
Routed	15/686 Partitions, Violations =	7170
Routed	18/686 Partitions, Violations =	7112
Routed	21/686 Partitions, Violations =	7039
Routed	24/686 Partitions, Violations =	6981
Routed	27/686 Partitions, Violations =	6912
Routed	30/686 Partitions, Violations =	6854
Routed	33/686 Partitions, Violations =	6767
Routed	36/686 Partitions, Violations =	6644
Routed	39/686 Partitions, Violations =	6543
Routed	42/686 Partitions, Violations =	6499
Routed	45/686 Partitions, Violations =	6400
Routed	48/686 Partitions, Violations =	6352
Routed	51/686 Partitions, Violations =	6316
Routed	54/686 Partitions, Violations =	6272
Routed	57/686 Partitions, Violations =	6234
Routed	60/686 Partitions, Violations =	6127
Routed	63/686 Partitions, Violations =	6088
Routed	66/686 Partitions, Violations =	6043
Routed	69/686 Partitions, Violations =	5971
Routed	72/686 Partitions, Violations =	5908
Routed	75/686 Partitions, Violations =	5863
Routed	78/686 Partitions, Violations =	5775
Routed	81/686 Partitions, Violations =	5727
Routed	84/686 Partitions, Violations =	5682
Routed	87/686 Partitions, Violations =	5598
Routed	90/686 Partitions, Violations =	5534
Routed	93/686 Partitions, Violations =	5474
Routed	96/686 Partitions, Violations =	5434
Routed	99/686 Partitions, Violations =	5371
Routed	102/686 Partitions, Violations =	5347
Routed	105/686 Partitions, Violations =	5289
Routed	108/686 Partitions, Violations =	5265
Routed	111/686 Partitions, Violations =	5233
Routed	114/686 Partitions, Violations =	5147
Routed	117/686 Partitions, Violations =	5091
Routed	120/686 Partitions, Violations =	5061
Routed	123/686 Partitions, Violations =	4984
Routed	126/686 Partitions, Violations =	4918
Routed	129/686 Partitions, Violations =	4845
Routed	132/686 Partitions, Violations =	4817
Routed	135/686 Partitions, Violations =	4761
Routed	138/686 Partitions, Violations =	4715
Routed	141/686 Partitions, Violations =	4639
Routed	144/686 Partitions, Violations =	4571
Routed	147/686 Partitions, Violations =	4538
Routed	150/686 Partitions, Violations =	4500
Routed	153/686 Partitions, Violations =	4446
Routed	156/686 Partitions, Violations =	4393
Routed	159/686 Partitions, Violations =	4359
Routed	162/686 Partitions, Violations =	4296
Routed	165/686 Partitions, Violations =	4231
Routed	168/686 Partitions, Violations =	4196
Routed	171/686 Partitions, Violations =	4126
Routed	174/686 Partitions, Violations =	4070
Routed	177/686 Partitions, Violations =	4040
Routed	180/686 Partitions, Violations =	3994
Routed	183/686 Partitions, Violations =	3947
Routed	186/686 Partitions, Violations =	3909
Routed	189/686 Partitions, Violations =	3863
Routed	192/686 Partitions, Violations =	3824
Routed	195/686 Partitions, Violations =	3803
Routed	198/686 Partitions, Violations =	3756
Routed	201/686 Partitions, Violations =	3721
Routed	204/686 Partitions, Violations =	3694
Routed	207/686 Partitions, Violations =	3664
Routed	210/686 Partitions, Violations =	3636
Routed	213/686 Partitions, Violations =	3604
Routed	216/686 Partitions, Violations =	3550
Routed	219/686 Partitions, Violations =	3510
Routed	222/686 Partitions, Violations =	3464
Routed	225/686 Partitions, Violations =	3433
Routed	228/686 Partitions, Violations =	3389
Routed	231/686 Partitions, Violations =	3371
Routed	234/686 Partitions, Violations =	3319
Routed	237/686 Partitions, Violations =	3269
Routed	240/686 Partitions, Violations =	3237
Routed	243/686 Partitions, Violations =	3203
Routed	246/686 Partitions, Violations =	3171
Routed	249/686 Partitions, Violations =	3135
Routed	252/686 Partitions, Violations =	3095
Routed	255/686 Partitions, Violations =	3059
Routed	258/686 Partitions, Violations =	3017
Routed	261/686 Partitions, Violations =	2965
Routed	264/686 Partitions, Violations =	2935
Routed	267/686 Partitions, Violations =	2905
Routed	270/686 Partitions, Violations =	2873
Routed	273/686 Partitions, Violations =	2825
Routed	276/686 Partitions, Violations =	2797
Routed	279/686 Partitions, Violations =	2765
Routed	282/686 Partitions, Violations =	2735
Routed	285/686 Partitions, Violations =	2685
Routed	288/686 Partitions, Violations =	2655
Routed	291/686 Partitions, Violations =	2619
Routed	294/686 Partitions, Violations =	2585
Routed	297/686 Partitions, Violations =	2553
Routed	300/686 Partitions, Violations =	2507
Routed	303/686 Partitions, Violations =	2463
Routed	306/686 Partitions, Violations =	2423
Routed	309/686 Partitions, Violations =	2377
Routed	312/686 Partitions, Violations =	2339
Routed	315/686 Partitions, Violations =	2267
Routed	318/686 Partitions, Violations =	2233
Routed	321/686 Partitions, Violations =	2214
Routed	324/686 Partitions, Violations =	2177
Routed	327/686 Partitions, Violations =	2143
Routed	330/686 Partitions, Violations =	2117
Routed	333/686 Partitions, Violations =	2091
Routed	336/686 Partitions, Violations =	2061
Routed	339/686 Partitions, Violations =	2047
Routed	342/686 Partitions, Violations =	2019
Routed	345/686 Partitions, Violations =	1973
Routed	348/686 Partitions, Violations =	1943
Routed	351/686 Partitions, Violations =	1921
Routed	354/686 Partitions, Violations =	1863
Routed	357/686 Partitions, Violations =	1843
Routed	360/686 Partitions, Violations =	1811
Routed	363/686 Partitions, Violations =	1785
Routed	366/686 Partitions, Violations =	1777
Routed	369/686 Partitions, Violations =	1735
Routed	372/686 Partitions, Violations =	1721
Routed	375/686 Partitions, Violations =	1695
Routed	378/686 Partitions, Violations =	1673
Routed	381/686 Partitions, Violations =	1625
Routed	384/686 Partitions, Violations =	1595
Routed	387/686 Partitions, Violations =	1583
Routed	390/686 Partitions, Violations =	1561
Routed	393/686 Partitions, Violations =	1537
Routed	396/686 Partitions, Violations =	1507
Routed	399/686 Partitions, Violations =	1491
Routed	402/686 Partitions, Violations =	1447
Routed	405/686 Partitions, Violations =	1403
Routed	408/686 Partitions, Violations =	1359
Routed	411/686 Partitions, Violations =	1337
Routed	414/686 Partitions, Violations =	1307
Routed	417/686 Partitions, Violations =	1281
Routed	420/686 Partitions, Violations =	1239
Routed	423/686 Partitions, Violations =	1201
Routed	426/686 Partitions, Violations =	1171
Routed	429/686 Partitions, Violations =	1145
Routed	432/686 Partitions, Violations =	1119
Routed	435/686 Partitions, Violations =	1099
Routed	438/686 Partitions, Violations =	1061
Routed	441/686 Partitions, Violations =	1017
Routed	444/686 Partitions, Violations =	992
Routed	447/686 Partitions, Violations =	963
Routed	450/686 Partitions, Violations =	951
Routed	453/686 Partitions, Violations =	898
Routed	456/686 Partitions, Violations =	872
Routed	459/686 Partitions, Violations =	810
Routed	462/686 Partitions, Violations =	780
Routed	465/686 Partitions, Violations =	756
Routed	468/686 Partitions, Violations =	734
Routed	471/686 Partitions, Violations =	722
Routed	474/686 Partitions, Violations =	700
Routed	477/686 Partitions, Violations =	670
Routed	480/686 Partitions, Violations =	656
Routed	483/686 Partitions, Violations =	634
Routed	486/686 Partitions, Violations =	628
Routed	489/686 Partitions, Violations =	621
Routed	492/686 Partitions, Violations =	613
Routed	495/686 Partitions, Violations =	603
Routed	498/686 Partitions, Violations =	591
Routed	501/686 Partitions, Violations =	581
Routed	504/686 Partitions, Violations =	569
Routed	507/686 Partitions, Violations =	557
Routed	510/686 Partitions, Violations =	551
Routed	513/686 Partitions, Violations =	543
Routed	516/686 Partitions, Violations =	535
Routed	519/686 Partitions, Violations =	525
Routed	522/686 Partitions, Violations =	511
Routed	525/686 Partitions, Violations =	497
Routed	528/686 Partitions, Violations =	491
Routed	531/686 Partitions, Violations =	479
Routed	534/686 Partitions, Violations =	467
Routed	537/686 Partitions, Violations =	455
Routed	540/686 Partitions, Violations =	445
Routed	543/686 Partitions, Violations =	439
Routed	546/686 Partitions, Violations =	429
Routed	549/686 Partitions, Violations =	417
Routed	552/686 Partitions, Violations =	409
Routed	555/686 Partitions, Violations =	401
Routed	558/686 Partitions, Violations =	391
Routed	561/686 Partitions, Violations =	379
Routed	564/686 Partitions, Violations =	373
Routed	567/686 Partitions, Violations =	365
Routed	570/686 Partitions, Violations =	359
Routed	573/686 Partitions, Violations =	351
Routed	576/686 Partitions, Violations =	341
Routed	579/686 Partitions, Violations =	331
Routed	582/686 Partitions, Violations =	325
Routed	585/686 Partitions, Violations =	315
Routed	588/686 Partitions, Violations =	309
Routed	591/686 Partitions, Violations =	297
Routed	594/686 Partitions, Violations =	285
Routed	597/686 Partitions, Violations =	271
Routed	600/686 Partitions, Violations =	263
Routed	603/686 Partitions, Violations =	249
Routed	606/686 Partitions, Violations =	243
Routed	609/686 Partitions, Violations =	235
Routed	612/686 Partitions, Violations =	227
Routed	615/686 Partitions, Violations =	221
Routed	618/686 Partitions, Violations =	209
Routed	621/686 Partitions, Violations =	197
Routed	624/686 Partitions, Violations =	189
Routed	627/686 Partitions, Violations =	181
Routed	630/686 Partitions, Violations =	175
Routed	633/686 Partitions, Violations =	167
Routed	636/686 Partitions, Violations =	155
Routed	639/686 Partitions, Violations =	147
Routed	642/686 Partitions, Violations =	139
Routed	645/686 Partitions, Violations =	129
Routed	648/686 Partitions, Violations =	113
Routed	651/686 Partitions, Violations =	101
Routed	654/686 Partitions, Violations =	91
Routed	657/686 Partitions, Violations =	77
Routed	660/686 Partitions, Violations =	69
Routed	663/686 Partitions, Violations =	55
Routed	666/686 Partitions, Violations =	49
Routed	669/686 Partitions, Violations =	43
Routed	672/686 Partitions, Violations =	35
Routed	675/686 Partitions, Violations =	29
Routed	678/686 Partitions, Violations =	17
Routed	681/686 Partitions, Violations =	9
Routed	684/686 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   12  Alloctr   10  Proc    0 
[Iter 0] Total (MB): Used  159  Alloctr  161  Proc 2476 

End DR iteration 0 with 686 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used   12  Alloctr   10  Proc    0 
[Iter 1] Total (MB): Used  159  Alloctr  161  Proc 2476 

End DR iteration 1 with 0 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations

[End Shield Detailed Routing] Elapsed real time: 0:00:04 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End Shield Detailed Routing] Stage (MB): Used   -8  Alloctr   -8  Proc    0 
[End Shield Detailed Routing] Total (MB): Used  143  Alloctr  145  Proc 2476 
Total shielding edges - 9512
Deleted 1 floating shielding edges
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_guard_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_s_reg/n2)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B5I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I2)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B7I1)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_guard_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_guard_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg/n2)
Shielded 93% side-wall of (khu_sensor_top/w_clk_p_G2B7I2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I3)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I5)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I6)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I7)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_guard_reg/n2)
Shielded 97% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_reg/n4)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I8)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B5I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B5I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/clk_gate_phy_rx_data_reg_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B4I2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B4I3)
Shielded 99% side-wall of (khu_sensor_top/w_clk_p_G2B1I1)
Shielded 100% side-wall of (khu_sensor_top/CTS_clk_CTO_delay1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_2_A_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I10)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B5I3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B4I1)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I114)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_1/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_B_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I111)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_hpf_x_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_lpf_x_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I110)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I18)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I12)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/divider_by_2/o_CLK_DIV_2_G3IP1)
Shielded 100% side-wall of (khu_sensor_top/divider_by_2/o_CLK_DIV_2_G3IP)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/n133)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n456)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n459)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n493)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n495)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n559)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n590)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n608)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n426)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/n210)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/n228)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B2I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1129)
Shielded 89% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1251)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B6I4)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B6I9)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/net18353)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n988)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1055)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1059)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1061)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1130)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I11)
Shielded 88% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1129)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1251)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/net18375)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n5)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n78_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/net18342)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1251)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1129)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/net18364)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_reg/n4_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_reg/n2_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1536)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1533)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1645)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1784)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1854)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1862)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1132)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n343)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n347)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n81)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n128)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n134)
Shielded 100% side-wall of (w_clk_p)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n569)
Shielded 228 nets with average ratio as follows.
	1) 99.83%		(total shield ratio/number of shielded nets)
	2) 99.65%		(total shield length/total shielded net length)
Updating the database ...
[Shielding: End] Elapsed real time: 0:00:24 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[Shielding: End] Stage (MB): Used  -62  Alloctr  -60  Proc    0 
[Shielding: End] Total (MB): Used   32  Alloctr   36  Proc 2476 
Information: RC extraction has been freed. (PSYN-503)
1
set_route_zrt_common_options -reshield_modified_nets reshield
1
# Set variable after shielding
set_extraction_options -virtual_shield_extraction FALSE
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)


Start checking for open nets ... 

net(i_CLK) has floating ports (dbId = 1036043 numNodes = 4 numEdges = 1 numCmps = 3)
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

Check 33684 nets, 1 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  124  Alloctr  126  Proc 2476 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	25/484 Partitions, Violations =	0
Checked	26/484 Partitions, Violations =	0
Checked	38/484 Partitions, Violations =	9
Checked	57/484 Partitions, Violations =	12
Checked	76/484 Partitions, Violations =	15
Checked	95/484 Partitions, Violations =	15
Checked	114/484 Partitions, Violations =	15
Checked	134/484 Partitions, Violations =	15
Checked	152/484 Partitions, Violations =	15
Checked	171/484 Partitions, Violations =	18
Checked	190/484 Partitions, Violations =	21
Checked	209/484 Partitions, Violations =	23
Checked	228/484 Partitions, Violations =	23
Checked	247/484 Partitions, Violations =	25
Checked	267/484 Partitions, Violations =	26
Checked	289/484 Partitions, Violations =	26
Checked	304/484 Partitions, Violations =	26
Checked	323/484 Partitions, Violations =	26
Checked	342/484 Partitions, Violations =	26
Checked	361/484 Partitions, Violations =	29
Checked	380/484 Partitions, Violations =	29
Checked	399/484 Partitions, Violations =	29
Checked	421/484 Partitions, Violations =	29
Checked	437/484 Partitions, Violations =	29
Checked	456/484 Partitions, Violations =	34
[DRC CHECK] Elapsed real time: 0:00:15 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  161  Alloctr  162  Proc 2476 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  161  Alloctr  163  Proc 2476 

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	37
	Diff net via-cut spacing : 1
	Less than minimum edge length : 13
	Less than minimum width : 10
	Short : 13


Total Wire Length =                    1234978 micron
Total Number of Contacts =             275942
Total Number of Wires =                227176
Total Number of PtConns =              5615
Total Number of Routed Wires =       227176
Total Routed Wire Length =           1234007 micron
Total Number of Routed Contacts =       275942
	Layer             M1 :      21062 micron
	Layer             M2 :     328383 micron
	Layer             M3 :     506369 micron
	Layer             M4 :     190074 micron
	Layer             B1 :     124578 micron
	Layer             B2 :      54941 micron
	Layer             EA :       9572 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2413
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        471
	Via         via4_1x2 :       5993
	Via         via4_2x1 :        503
	Via             via3 :       1134
	Via         via3_1x2 :       2138
	Via    via3(rot)_2x1 :          2
	Via         via3_2x1 :      26042
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       6121
	Via            via2v :         16
	Via            via2h :         17
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88362
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18464
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19669
	Via        via1(rot) :       3983
	Via            via1v :      12037
	Via            via1h :       2025
	Via       via1h(rot) :      24946
	Via     via1_fat_1x4 :          1
	Via        via1v_1x2 :      34130
	Via   via1v(rot)_2x1 :       1777
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        210
	Via         via1_2x1 :       8195
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6951

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.45% (202693 / 275942 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
        Weight 1     = 47.23% (56087   vias)
        Un-optimized = 52.77% (62660   vias)
    Layer V2         = 94.59% (107608 / 113762  vias)
        Weight 1     = 94.59% (107608  vias)
        Un-optimized =  5.41% (6154    vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
        Weight 1     = 96.34% (29813   vias)
        Un-optimized =  3.66% (1134    vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
        Weight 1     = 93.24% (6496    vias)
        Un-optimized =  6.76% (471     vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
        Weight 1     = 50.55% (2467    vias)
        Un-optimized = 49.45% (2413    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.45% (202693 / 275942 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
    Layer V2         = 94.59% (107608 / 113762  vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.45% (202693 / 275942 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
        Weight 1     = 47.23% (56087   vias)
        Un-optimized = 52.77% (62660   vias)
    Layer V2         = 94.59% (107608 / 113762  vias)
        Weight 1     = 94.59% (107608  vias)
        Un-optimized =  5.41% (6154    vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
        Weight 1     = 96.34% (29813   vias)
        Un-optimized =  3.66% (1134    vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
        Weight 1     = 93.24% (6496    vias)
        Un-optimized =  6.76% (471     vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
        Weight 1     = 50.55% (2467    vias)
        Un-optimized = 49.45% (2413    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 


Verify Summary:

Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 37
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 21.47 seconds
EKL_MT: elapsed time 21 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:09:33 2020
****************************************

Information: Some cells in the scenario are using inferred operating conditions.

 * Some/all delay information is back-annotated.
	Scenario            : func1_bst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40

Information: Percent of Arnoldi-based delays = 96.07% on scenario func1_bst

  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        1.68       1.68      
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_/CK (DFFRQX4MTR)
                                                          0.00       1.68 r    1.32
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_/Q (DFFRQX4MTR)
                                                          0.15 @     1.83 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/A[2] (ads1292_controller_DW01_inc_0)
                                                          0.00       1.83 r    
  khu_sensor_top/ads1292_controller/add_x_8/U30/CO (ADDHX4MTR)
                                                          0.05 @     1.88 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U29/CO (ADDHX1MTR)
                                                          0.05 @     1.93 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U28/CO (ADDHX4MTR)
                                                          0.05 @     1.98 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U27/CO (ADDHX4MTR)
                                                          0.04 @     2.02 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U26/CO (ADDHX4MTR)
                                                          0.04 @     2.06 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U25/CO (ADDHX4MTR)
                                                          0.04 @     2.11 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U24/CO (ADDHX4MTR)
                                                          0.04 @     2.15 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U23/CO (ADDHX4MTR)
                                                          0.05 @     2.20 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U22/CO (ADDHX4MTR)
                                                          0.05 @     2.25 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U21/CO (ADDHX4MTR)
                                                          0.04 @     2.29 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U20/CO (ADDHX1MTR)
                                                          0.05 @     2.34 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U19/CO (ADDHX1MTR)
                                                          0.06 @     2.39 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U18/CO (ADDHX1MTR)
                                                          0.05 @     2.44 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U17/CO (ADDHX1MTR)
                                                          0.05 @     2.49 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U16/CO (ADDHX1MTR)
                                                          0.05 @     2.54 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U15/CO (ADDHX1MTR)
                                                          0.05 @     2.59 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U14/CO (ADDHX1MTR)
                                                          0.05 @     2.64 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U13/CO (ADDHX1MTR)
                                                          0.05 @     2.69 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U12/CO (ADDHX1MTR)
                                                          0.05 @     2.73 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U11/CO (ADDHX1MTR)
                                                          0.06 @     2.79 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U10/CO (ADDHX4MTR)
                                                          0.05 @     2.84 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U9/CO (ADDHX1MTR)
                                                          0.05 @     2.89 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U8/CO (ADDHX1MTR)
                                                          0.05 @     2.94 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U7/CO (ADDHX1MTR)
                                                          0.05 @     2.99 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U6/CO (ADDHX1MTR)
                                                          0.05 @     3.04 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U5/CO (ADDHX4MTR)
                                                          0.05 @     3.09 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U4/CO (ADDHX1MTR)
                                                          0.05 @     3.14 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U3/CO (ADDHX1MTR)
                                                          0.05 @     3.19 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U2/CO (ADDHX1MTR)
                                                          0.06 @     3.25 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U35/Y (XOR2X8MTR)
                                                          0.04 @     3.29 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/SUM[31] (ads1292_controller_DW01_inc_0)
                                                          0.00       3.29 r    
  khu_sensor_top/ads1292_controller/U217/Y (AOI32X4MTR)
                                                          0.05 @     3.34 f    1.32
  khu_sensor_top/ads1292_controller/icc_cpts8/Y (NAND4BBX4MTR)
                                                          0.05 @     3.39 r    1.32
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0)
                                                          0.00       3.39 r    
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00 @     3.39 r    1.32
  data arrival time                                                  3.39      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (propagated)                        1.36       6.76      
  clock reconvergence pessimism                           0.10       6.86      
  clock uncertainty                                      -0.22       6.64      
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       6.64 r    
  clock gating setup time                                -0.11       6.54      
  data required time                                                 6.54      
  ------------------------------------------------------------------------------------
  data required time                                                 6.54      
  data arrival time                                                 -3.39      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.15      


  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  input external delay                                    0.35       6.50 r    
  UART_RXD (in)                                           0.00       6.50 r    
  pad36/PAD (pvhbcudtbrt)                                 0.24 *     6.74 r    3.60 ~
  pad36/Y (pvhbcudtbrt)                                   0.24 @     6.99 r    1.32 ~
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00       6.99 r    
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00       6.99 r    
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00       6.99 r    
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (DFFSQX1MTR)
                                                          0.00 @     6.99 r    1.32
  data arrival time                                                  6.99      

  clock clk_half (rise edge)                             10.80      10.80      
  clock network delay (propagated)                        0.96      11.76      
  clock reconvergence pessimism                           0.00      11.76      
  clock uncertainty                                      -0.43      11.33      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (DFFSQX1MTR)
                                                          0.00      11.33 r    
  library setup time                                     -0.04      11.29      
  data required time                                                11.29      
  ------------------------------------------------------------------------------------
  data required time                                                11.29      
  data arrival time                                                 -6.99      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.30      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_bst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        1.68       1.68      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (DFFHQX8MTR)
                                                          0.00       1.68 r    1.32
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (DFFHQX8MTR)
                                                          0.09 @     1.78 f    1.32
  khu_sensor_top/mpr121_controller/i2c_master/icc_cpts1/Y (INVX24MTR)
                                                          0.03 @     1.80 r    1.32
  khu_sensor_top/mpr121_controller/i2c_master/icc_cpts3/Y (INVX20MTR)
                                                          0.02 @     1.82 f    1.32
  khu_sensor_top/mpr121_controller/i2c_master/scl_o (i2c_master)
                                                          0.00       1.82 f    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_OUT (mpr121_controller)
                                                          0.00       1.82 f    
  khu_sensor_top/MPR121_SCL_OUT (khu_sensor_top)          0.00       1.82 f    
  pad43/PAD (pvhbcudtbrt)                                 1.11 @     2.93 f    3.60 ~
  MPR121_SCL (inout)                                      0.00 *     2.94 f    
  data arrival time                                                  2.94      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  output external delay                                  -0.50       5.43      
  data required time                                                 5.43      
  ------------------------------------------------------------------------------------
  data required time                                                 5.43      
  data arrival time                                                 -2.94      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        2.50      


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        1.73       1.73      
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_10_/CK (DFFHQX4MTR)
                                                          0.00       1.73 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_10_/Q (DFFHQX4MTR)
                                                          0.10 @     1.82 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/B[10] (float_adder_3_DW_cmp_6)
                                                          0.00       1.82 r    
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U125/Y (INVX8MTR)
                                                          0.01 @     1.84 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U71/Y (NOR2X4MTR)
                                                          0.03 @     1.87 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U67/Y (NOR2X6MTR)
                                                          0.02 @     1.89 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/icc_cpts15/Y (AO21X8MTR)
                                                          0.06 @     1.95 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/icc_cpts11/Y (AOI21X8MTR)
                                                          0.03 @     1.98 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/icc_cpts12/Y (INVX5MTR)
                                                          0.02 @     1.99 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U48/Y (AOI21X8MTR)
                                                          0.03 @     2.03 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U182/Y (OAI21X8MTR)
                                                          0.03 @     2.06 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/GE_LT_GT_LE (float_adder_3_DW_cmp_6)
                                                          0.00       2.06 f    
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_cpts74/Y (INVX12MTR)
                                                          0.02 @     2.08 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_cpts65/Y (CLKNAND2X16MTR)
                                                          0.02 @     2.10 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_cpts72/Y (INVX20MTR)
                                                          0.02 @     2.12 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place35/Y (INVX32MTR)
                                                          0.02 @     2.13 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/U909/Y (AOI22X4MTR)
                                                          0.06 @     2.19 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/I2[0] (float_adder_3_DP_OP_46_236_7011_0)
                                                          0.00       2.19 r    
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U83/Y (XOR2X8MTR)
                                                          0.02 @     2.22 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U59/CO (ADDFHX4MTR)
                                                          0.07 @     2.29 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U60/CO (ADDFHX4MTR)
                                                          0.06 @     2.35 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U63/CO (ADDFHX4MTR)
                                                          0.07 @     2.41 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U62/CO (ADDFHX8MTR)
                                                          0.06 @     2.47 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U64/CO (ADDFHX8MTR)
                                                          0.06 @     2.54 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U77/CO (ADDFHX8MTR)
                                                          0.06 @     2.60 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U81/CO (ADDFHX4MTR)
                                                          0.06 @     2.66 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U80/CO (ADDFHX4MTR)
                                                          0.06 @     2.71 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U87/CO (ADDFHX4MTR)
                                                          0.06 @     2.77 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U86/CO (ADDFHX4MTR)
                                                          0.06 @     2.83 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U71/CO (ADDFHX8MTR)
                                                          0.06 @     2.89 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U66/CO (ADDFHX8MTR)
                                                          0.06 @     2.95 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U69/CO (ADDFHX8MTR)
                                                          0.06 @     3.01 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U75/CO (ADDFHX8MTR)
                                                          0.06 @     3.07 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U74/CO (ADDFHX8MTR)
                                                          0.06 @     3.12 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U76/CO (ADDFHX8MTR)
                                                          0.06 @     3.19 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U79/CO (ADDFHX8MTR)
                                                          0.06 @     3.24 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U78/CO (ADDFHX8MTR)
                                                          0.06 @     3.30 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U85/CO (ADDFHX8MTR)
                                                          0.06 @     3.36 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U84/CO (ADDFHX8MTR)
                                                          0.06 @     3.41 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U70/CO (ADDFHX8MTR)
                                                          0.06 @     3.47 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U65/CO (ADDFHX8MTR)
                                                          0.06 @     3.53 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U68/CO (ADDFHX8MTR)
                                                          0.06 @     3.59 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U67/CO (ADDFHX8MTR)
                                                          0.06 @     3.65 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U73/CO (ADDFHX8MTR)
                                                          0.06 @     3.71 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U72/CO (ADDFHX8MTR)
                                                          0.06 @     3.76 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U82/CO (ADDFHX4MTR)
                                                          0.05 @     3.82 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U58/Y (XOR2X2MTR)
                                                          0.03 @     3.85 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/O1[27] (float_adder_3_DP_OP_46_236_7011_0)
                                                          0.00       3.85 f    
  khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D (DFFQX4MTR)
                                                          0.00 @     3.85 f    1.32
  data arrival time                                                  3.85      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (propagated)                        1.56       6.96      
  clock reconvergence pessimism                           0.10       7.06      
  clock uncertainty                                      -0.22       6.84      
  khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/CK (DFFQX4MTR)
                                                          0.00       6.84 r    
  library setup time                                     -0.03       6.81      
  data required time                                                 6.81      
  ------------------------------------------------------------------------------------
  data required time                                                 6.81      
  data arrival time                                                 -3.85      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        2.96      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (propagated)                        1.66       7.06      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       7.06 r    1.32
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.23 @     7.29 f    1.32
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       7.29 f    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       7.29 f    
  khu_sensor_top/sensor_core/U577/Y (AOI22X1MTR)          0.11 @     7.40 r    1.32
  khu_sensor_top/sensor_core/U551/Y (AOI32X1MTR)          0.08 @     7.48 f    1.32
  khu_sensor_top/sensor_core/U550/Y (NOR4X1MTR)           0.12 @     7.60 r    1.32
  khu_sensor_top/sensor_core/U540/Y (OAI211X1MTR)         0.08 @     7.68 f    1.32
  khu_sensor_top/sensor_core/U43/Y (AO2B2X1MTR)           0.16 @     7.84 f    1.32
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/D (DFFRQX1MTR)
                                                          0.00 @     7.84 f    1.32
  data arrival time                                                  7.84      

  clock clk_half (rise edge)                             10.80      10.80      
  clock network delay (propagated)                        0.97      11.77      
  clock reconvergence pessimism                           0.08      11.85      
  clock uncertainty                                      -0.43      11.42      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (DFFRQX1MTR)
                                                          0.00      11.42 r    
  library setup time                                     -0.04      11.38      
  data required time                                                11.38      
  ------------------------------------------------------------------------------------
  data required time                                                11.38      
  data arrival time                                                 -7.84      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.54      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:04 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used  126  Alloctr  122  Proc    0 
[Dr init] Total (MB): Used  160  Alloctr  161  Proc 2482 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 34

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 34: non-uniform partition
Routed	1/20 Partitions, Violations =	37
Routed	2/20 Partitions, Violations =	37
Routed	3/20 Partitions, Violations =	37
Routed	4/20 Partitions, Violations =	37
Routed	5/20 Partitions, Violations =	37
Routed	6/20 Partitions, Violations =	37
Routed	7/20 Partitions, Violations =	37
Routed	8/20 Partitions, Violations =	37
Routed	9/20 Partitions, Violations =	37
Routed	10/20 Partitions, Violations =	37
Routed	11/20 Partitions, Violations =	37
Routed	12/20 Partitions, Violations =	36
Routed	13/20 Partitions, Violations =	36
Routed	14/20 Partitions, Violations =	36
Routed	15/20 Partitions, Violations =	36
Routed	16/20 Partitions, Violations =	36
Routed	17/20 Partitions, Violations =	37
Routed	18/20 Partitions, Violations =	38
Routed	19/20 Partitions, Violations =	38
Routed	20/20 Partitions, Violations =	37

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	37
	@@@@ Total number of instance ports with antenna violations =	7

	Less than minimum edge length : 13
	Less than minimum width : 11
	Short : 13

[Iter 34] Elapsed real time: 0:00:05 
[Iter 34] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 34] Stage (MB): Used  134  Alloctr  130  Proc    0 
[Iter 34] Total (MB): Used  168  Alloctr  169  Proc 2482 

End DR iteration 34 with 20 parts

Start DR iteration 35: non-uniform partition
Routed	1/19 Partitions, Violations =	37
Routed	2/19 Partitions, Violations =	37
Routed	3/19 Partitions, Violations =	37
Routed	4/19 Partitions, Violations =	37
Routed	5/19 Partitions, Violations =	35
Routed	6/19 Partitions, Violations =	35
Routed	7/19 Partitions, Violations =	35
Routed	8/19 Partitions, Violations =	33
Routed	9/19 Partitions, Violations =	33
Routed	10/19 Partitions, Violations =	32
Routed	11/19 Partitions, Violations =	30
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 10
	Less than minimum width : 9
	Short : 13

[Iter 35] Elapsed real time: 0:00:06 
[Iter 35] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 35] Stage (MB): Used  134  Alloctr  130  Proc    0 
[Iter 35] Total (MB): Used  168  Alloctr  169  Proc 2482 

End DR iteration 35 with 19 parts

Start DR iteration 36: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	30
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	30
Routed	5/19 Partitions, Violations =	30
Routed	6/19 Partitions, Violations =	28
Routed	7/19 Partitions, Violations =	27
Routed	8/19 Partitions, Violations =	27
Routed	9/19 Partitions, Violations =	27
Routed	10/19 Partitions, Violations =	28
Routed	11/19 Partitions, Violations =	30
Routed	12/19 Partitions, Violations =	30
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 10
	Less than minimum width : 9
	Short : 13

[Iter 36] Elapsed real time: 0:00:07 
[Iter 36] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[Iter 36] Stage (MB): Used  134  Alloctr  130  Proc    0 
[Iter 36] Total (MB): Used  168  Alloctr  169  Proc 2482 

End DR iteration 36 with 19 parts

Start DR iteration 37: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	32
Routed	4/19 Partitions, Violations =	31
Routed	5/19 Partitions, Violations =	31
Routed	6/19 Partitions, Violations =	30
Routed	7/19 Partitions, Violations =	30
Routed	8/19 Partitions, Violations =	28
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	29
Routed	11/19 Partitions, Violations =	31
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	33
Routed	14/19 Partitions, Violations =	33
Routed	15/19 Partitions, Violations =	33
Routed	16/19 Partitions, Violations =	33
Routed	17/19 Partitions, Violations =	33
Routed	18/19 Partitions, Violations =	33
Routed	19/19 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13

[Iter 37] Elapsed real time: 0:00:08 
[Iter 37] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[Iter 37] Stage (MB): Used  134  Alloctr  130  Proc    0 
[Iter 37] Total (MB): Used  168  Alloctr  169  Proc 2482 

End DR iteration 37 with 19 parts

Start DR iteration 38: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	32
Routed	4/19 Partitions, Violations =	32
Routed	5/19 Partitions, Violations =	30
Routed	6/19 Partitions, Violations =	30
Routed	7/19 Partitions, Violations =	30
Routed	8/19 Partitions, Violations =	30
Routed	9/19 Partitions, Violations =	29
Routed	10/19 Partitions, Violations =	28
Routed	11/19 Partitions, Violations =	29
Routed	12/19 Partitions, Violations =	29
Routed	13/19 Partitions, Violations =	29
Routed	14/19 Partitions, Violations =	29
Routed	15/19 Partitions, Violations =	29
Routed	16/19 Partitions, Violations =	29
Routed	17/19 Partitions, Violations =	29
Routed	18/19 Partitions, Violations =	29
Routed	19/19 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 9
	Less than minimum width : 7
	Short : 13

[Iter 38] Elapsed real time: 0:00:09 
[Iter 38] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 38] Stage (MB): Used  134  Alloctr  130  Proc    0 
[Iter 38] Total (MB): Used  168  Alloctr  169  Proc 2482 

End DR iteration 38 with 19 parts

Start DR iteration 39: non-uniform partition
Routed	1/19 Partitions, Violations =	27
Routed	2/19 Partitions, Violations =	27
Routed	3/19 Partitions, Violations =	27
Routed	4/19 Partitions, Violations =	25
Routed	5/19 Partitions, Violations =	25
Routed	6/19 Partitions, Violations =	24
Routed	7/19 Partitions, Violations =	24
Routed	8/19 Partitions, Violations =	23
Routed	9/19 Partitions, Violations =	24
Routed	10/19 Partitions, Violations =	26
Routed	11/19 Partitions, Violations =	26
Routed	12/19 Partitions, Violations =	27
Routed	13/19 Partitions, Violations =	28
Routed	14/19 Partitions, Violations =	28
Routed	15/19 Partitions, Violations =	28
Routed	16/19 Partitions, Violations =	28
Routed	17/19 Partitions, Violations =	28
Routed	18/19 Partitions, Violations =	28
Routed	19/19 Partitions, Violations =	28

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	28
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 9
	Less than minimum width : 6
	Short : 13

[Iter 39] Elapsed real time: 0:00:10 
[Iter 39] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 39] Stage (MB): Used  134  Alloctr  130  Proc    0 
[Iter 39] Total (MB): Used  168  Alloctr  169  Proc 2482 

End DR iteration 39 with 19 parts

Start DR iteration 40: non-uniform partition
Routed	1/19 Partitions, Violations =	27
Routed	2/19 Partitions, Violations =	27
Routed	3/19 Partitions, Violations =	27
Routed	4/19 Partitions, Violations =	27
Routed	5/19 Partitions, Violations =	27
Routed	6/19 Partitions, Violations =	26
Routed	7/19 Partitions, Violations =	27
Routed	8/19 Partitions, Violations =	27
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	30
Routed	11/19 Partitions, Violations =	32
Routed	12/19 Partitions, Violations =	32
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 40] Elapsed real time: 0:00:11 
[Iter 40] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 40] Stage (MB): Used  134  Alloctr  130  Proc    0 
[Iter 40] Total (MB): Used  168  Alloctr  169  Proc 2482 

End DR iteration 40 with 19 parts

Start DR iteration 41: non-uniform partition
Routed	1/19 Partitions, Violations =	31
Routed	2/19 Partitions, Violations =	31
Routed	3/19 Partitions, Violations =	31
Routed	4/19 Partitions, Violations =	30
Routed	5/19 Partitions, Violations =	28
Routed	6/19 Partitions, Violations =	28
Routed	7/19 Partitions, Violations =	28
Routed	8/19 Partitions, Violations =	28
Routed	9/19 Partitions, Violations =	29
Routed	10/19 Partitions, Violations =	28
Routed	11/19 Partitions, Violations =	27
Routed	12/19 Partitions, Violations =	28
Routed	13/19 Partitions, Violations =	29
Routed	14/19 Partitions, Violations =	29
Routed	15/19 Partitions, Violations =	29
Routed	16/19 Partitions, Violations =	29
Routed	17/19 Partitions, Violations =	29
Routed	18/19 Partitions, Violations =	29
Routed	19/19 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 10
	Less than minimum width : 6
	Short : 13

[Iter 41] Elapsed real time: 0:00:12 
[Iter 41] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 41] Stage (MB): Used  134  Alloctr  130  Proc    0 
[Iter 41] Total (MB): Used  168  Alloctr  169  Proc 2482 

End DR iteration 41 with 19 parts

Start DR iteration 42: non-uniform partition
Routed	1/19 Partitions, Violations =	28
Routed	2/19 Partitions, Violations =	27
Routed	3/19 Partitions, Violations =	26
Routed	4/19 Partitions, Violations =	25
Routed	5/19 Partitions, Violations =	24
Routed	6/19 Partitions, Violations =	24
Routed	7/19 Partitions, Violations =	25
Routed	8/19 Partitions, Violations =	26
Routed	9/19 Partitions, Violations =	27
Routed	10/19 Partitions, Violations =	27
Routed	11/19 Partitions, Violations =	29
Routed	12/19 Partitions, Violations =	29
Routed	13/19 Partitions, Violations =	29
Routed	14/19 Partitions, Violations =	29
Routed	15/19 Partitions, Violations =	29
Routed	16/19 Partitions, Violations =	29
Routed	17/19 Partitions, Violations =	29
Routed	18/19 Partitions, Violations =	29
Routed	19/19 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 5
	Short : 13

[Iter 42] Elapsed real time: 0:00:13 
[Iter 42] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 42] Stage (MB): Used  134  Alloctr  130  Proc    0 
[Iter 42] Total (MB): Used  168  Alloctr  169  Proc 2482 

End DR iteration 42 with 19 parts

Start DR iteration 43: non-uniform partition
Routed	1/19 Partitions, Violations =	29
Routed	2/19 Partitions, Violations =	29
Routed	3/19 Partitions, Violations =	28
Routed	4/19 Partitions, Violations =	28
Routed	5/19 Partitions, Violations =	28
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	70
Routed	8/19 Partitions, Violations =	71
Routed	9/19 Partitions, Violations =	70
Routed	10/19 Partitions, Violations =	69
Routed	11/19 Partitions, Violations =	69
Routed	12/19 Partitions, Violations =	71
Routed	13/19 Partitions, Violations =	73
Routed	14/19 Partitions, Violations =	73
Routed	15/19 Partitions, Violations =	73
Routed	16/19 Partitions, Violations =	73
Routed	17/19 Partitions, Violations =	73
Routed	18/19 Partitions, Violations =	73
Routed	19/19 Partitions, Violations =	73

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	73
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 10
	Less than minimum width : 8
	Short : 13
	Internal-only types : 42

[Iter 43] Elapsed real time: 0:00:14 
[Iter 43] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 43] Stage (MB): Used  134  Alloctr  130  Proc    0 
[Iter 43] Total (MB): Used  168  Alloctr  169  Proc 2482 

End DR iteration 43 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since not converging


Begin revisit internal-only type DRCs ...

Checked	1/1 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31

[REVISIT DRC] Elapsed real time: 0:00:00 
[REVISIT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[REVISIT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[REVISIT DRC] Total (MB): Used  168  Alloctr  169  Proc 2482 
[DR] Elapsed real time: 0:00:14 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR] Stage (MB): Used  117  Alloctr  114  Proc    0 
[DR] Total (MB): Used  152  Alloctr  153  Proc 2482 
[DR: Done] Elapsed real time: 0:00:14 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DR: Done] Stage (MB): Used  117  Alloctr  114  Proc    0 
[DR: Done] Total (MB): Used  152  Alloctr  153  Proc 2482 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 31 violations and 5 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	Less than minimum edge length : 10
	Less than minimum width : 8
	Short : 13



Total Wire Length =                    1234980 micron
Total Number of Contacts =             275937
Total Number of Wires =                226636
Total Number of PtConns =              5614
Total Number of Routed Wires =       226636
Total Routed Wire Length =           1234009 micron
Total Number of Routed Contacts =       275937
	Layer             M1 :      21062 micron
	Layer             M2 :     328384 micron
	Layer             M3 :     506370 micron
	Layer             M4 :     190074 micron
	Layer             B1 :     124578 micron
	Layer             B2 :      54941 micron
	Layer             EA :       9572 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2413
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        471
	Via         via4_1x2 :       5993
	Via         via4_2x1 :        503
	Via             via3 :       1134
	Via         via3_1x2 :       2138
	Via    via3(rot)_2x1 :          2
	Via         via3_2x1 :      26042
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       6115
	Via            via2v :         16
	Via            via2h :         18
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88362
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18464
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19669
	Via        via1(rot) :       3984
	Via            via1v :      12036
	Via            via1h :       2025
	Via       via1h(rot) :      24946
	Via     via1_fat_1x4 :          1
	Via        via1v_1x2 :      34130
	Via   via1v(rot)_2x1 :       1777
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        210
	Via         via1_2x1 :       8195
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6951

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.46% (202693 / 275937 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
        Weight 1     = 47.23% (56087   vias)
        Un-optimized = 52.77% (62660   vias)
    Layer V2         = 94.59% (107608 / 113757  vias)
        Weight 1     = 94.59% (107608  vias)
        Un-optimized =  5.41% (6149    vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
        Weight 1     = 96.34% (29813   vias)
        Un-optimized =  3.66% (1134    vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
        Weight 1     = 93.24% (6496    vias)
        Un-optimized =  6.76% (471     vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
        Weight 1     = 50.55% (2467    vias)
        Un-optimized = 49.45% (2413    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.46% (202693 / 275937 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
    Layer V2         = 94.59% (107608 / 113757  vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.46% (202693 / 275937 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
        Weight 1     = 47.23% (56087   vias)
        Un-optimized = 52.77% (62660   vias)
    Layer V2         = 94.59% (107608 / 113757  vias)
        Weight 1     = 94.59% (107608  vias)
        Un-optimized =  5.41% (6149    vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
        Weight 1     = 96.34% (29813   vias)
        Un-optimized =  3.66% (1134    vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
        Weight 1     = 93.24% (6496    vias)
        Un-optimized =  6.76% (471     vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
        Weight 1     = 50.55% (2467    vias)
        Un-optimized = 49.45% (2413    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 31
Total number of antenna violations = 5
Total number of voltage-area violations = no voltage-areas defined
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  152  Alloctr  153  Proc 2482 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  156  Alloctr  157  Proc 2482 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  210  Alloctr  212  Proc 2482 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 447
Number of nets with min-layer-mode soft-cost-medium = 447
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 409
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33668 nets are fully connected,
 of which 33668 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  221  Alloctr  223  Proc 2482 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  219  Alloctr  236  Proc 2482 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  222  Alloctr  239  Proc 2482 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  222  Alloctr  239  Proc 2482 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  222  Alloctr  239  Proc 2482 
Initial. Routing result:
Initial. Both Dirs: Overflow =   300 Max = 4 GRCs =   239 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   297 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   293 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. 1(12.5 %) of nets did not connect.
Initial. Total Wire Length = 2086.35
Initial. Layer M1 wire length = 180.80
Initial. Layer M2 wire length = 832.34
Initial. Layer M3 wire length = 1070.03
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via via1 count = 7
Initial. Via via2 count = 27
Initial. Via via3 count = 2
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  222  Alloctr  239  Proc 2482 
phase1. Routing result:
phase1. Both Dirs: Overflow =   300 Max = 4 GRCs =   239 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   297 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   293 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. 1(12.5 %) of nets did not connect.
phase1. Total Wire Length = 2088.42
phase1. Layer M1 wire length = 180.80
phase1. Layer M2 wire length = 832.67
phase1. Layer M3 wire length = 1071.76
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 36
phase1. Via via1 count = 7
phase1. Via via2 count = 27
phase1. Via via3 count = 2
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  222  Alloctr  239  Proc 2482 
phase2. Routing result:
phase2. Both Dirs: Overflow =   300 Max = 4 GRCs =   239 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   297 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   293 Max = 4 (GRCs =  5) GRCs =   232 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. 1(12.5 %) of nets did not connect.
phase2. Total Wire Length = 2088.42
phase2. Layer M1 wire length = 180.80
phase2. Layer M2 wire length = 832.67
phase2. Layer M3 wire length = 1071.76
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 36
phase2. Via via1 count = 7
phase2. Via via2 count = 27
phase2. Via via3 count = 2
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  222  Alloctr  239  Proc 2482 

Congestion utilization per direction:
Average vertical track utilization   =  4.20 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.77 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -42  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  207  Alloctr  208  Proc 2482 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  207  Alloctr  208  Proc 2482 
Warning: Shape {1080060 1216660 1080160 1285685} on layer M2 is not on min manufacturing grid. Snap it to {1080060 1216660 1080160 1285690}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Warning: Shape {1080060 1285585 1080160 1287060} on layer M2 is not on min manufacturing grid. Snap it to {1080060 1285585 1080160 1287060}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  157  Alloctr  158  Proc 2482 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  157  Alloctr  158  Proc 2482 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  157  Alloctr  158  Proc 2482 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 64 of 119


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  158  Alloctr  159  Proc 2482 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  158  Alloctr  159  Proc 2482 

Number of wires with overlap after iteration 1 = 24 of 95


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 51 		 via1: 7
Number of M3 wires: 41 		 via2: 46
Number of M4 wires: 2 		 via3: 4
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 95 		 vias: 57

Total M1 wire length: 180.8
Total M2 wire length: 836.1
Total M3 wire length: 1068.0
Total M4 wire length: 3.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2088.2

Longest M1 wire length: 180.8
Longest M2 wire length: 128.3
Longest M3 wire length: 161.6
Longest M4 wire length: 2.8
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1151215 1288029 1151315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1151215 1288025 1151315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  153  Alloctr  154  Proc 2482 
[SPCL ECO: CDR] Elapsed real time: 0:00:04 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  153  Alloctr  154  Proc 2482 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	31
Checked	19/484 Partitions, Violations =	31
Checked	38/484 Partitions, Violations =	32
Checked	57/484 Partitions, Violations =	33
Checked	76/484 Partitions, Violations =	41
Checked	95/484 Partitions, Violations =	41
Checked	114/484 Partitions, Violations =	41
Checked	133/484 Partitions, Violations =	41
Checked	152/484 Partitions, Violations =	41
Checked	171/484 Partitions, Violations =	41
Checked	190/484 Partitions, Violations =	48
Checked	209/484 Partitions, Violations =	65
Checked	228/484 Partitions, Violations =	65
Checked	247/484 Partitions, Violations =	68
Checked	266/484 Partitions, Violations =	68
Checked	285/484 Partitions, Violations =	68
Checked	304/484 Partitions, Violations =	68
Checked	323/484 Partitions, Violations =	68
Checked	342/484 Partitions, Violations =	68
Checked	361/484 Partitions, Violations =	70
Checked	380/484 Partitions, Violations =	70
Checked	399/484 Partitions, Violations =	70
Checked	418/484 Partitions, Violations =	70
Checked	437/484 Partitions, Violations =	70
Checked	456/484 Partitions, Violations =	77
Checked	475/484 Partitions, Violations =	86

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	86

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  169  Alloctr  170  Proc 2482 

Total Wire Length =                    1234982 micron
Total Number of Contacts =             275938
Total Number of Wires =                226653
Total Number of PtConns =              5609
Total Number of Routed Wires =       226653
Total Routed Wire Length =           1234012 micron
Total Number of Routed Contacts =       275938
	Layer             M1 :      21060 micron
	Layer             M2 :     328387 micron
	Layer             M3 :     506373 micron
	Layer             M4 :     190071 micron
	Layer             B1 :     124578 micron
	Layer             B2 :      54941 micron
	Layer             EA :       9572 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2413
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        471
	Via         via4_1x2 :       5993
	Via         via4_2x1 :        503
	Via             via3 :       1133
	Via         via3_1x2 :       2138
	Via    via3(rot)_2x1 :          2
	Via         via3_2x1 :      26042
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       6119
	Via            via2v :         15
	Via            via2h :         17
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88362
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18464
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19669
	Via        via1(rot) :       3984
	Via            via1v :      12036
	Via            via1h :       2025
	Via       via1h(rot) :      24946
	Via     via1_fat_1x4 :          1
	Via        via1v_1x2 :      34130
	Via   via1v(rot)_2x1 :       1777
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        210
	Via         via1_2x1 :       8195
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6951

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.46% (202693 / 275938 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
        Weight 1     = 47.23% (56087   vias)
        Un-optimized = 52.77% (62660   vias)
    Layer V2         = 94.59% (107608 / 113759  vias)
        Weight 1     = 94.59% (107608  vias)
        Un-optimized =  5.41% (6151    vias)
    Layer V3         = 96.34% (29813  / 30946   vias)
        Weight 1     = 96.34% (29813   vias)
        Un-optimized =  3.66% (1133    vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
        Weight 1     = 93.24% (6496    vias)
        Un-optimized =  6.76% (471     vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
        Weight 1     = 50.55% (2467    vias)
        Un-optimized = 49.45% (2413    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.46% (202693 / 275938 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
    Layer V2         = 94.59% (107608 / 113759  vias)
    Layer V3         = 96.34% (29813  / 30946   vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.46% (202693 / 275938 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
        Weight 1     = 47.23% (56087   vias)
        Un-optimized = 52.77% (62660   vias)
    Layer V2         = 94.59% (107608 / 113759  vias)
        Weight 1     = 94.59% (107608  vias)
        Un-optimized =  5.41% (6151    vias)
    Layer V3         = 96.34% (29813  / 30946   vias)
        Weight 1     = 96.34% (29813   vias)
        Un-optimized =  3.66% (1133    vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
        Weight 1     = 93.24% (6496    vias)
        Un-optimized =  6.76% (471     vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
        Weight 1     = 50.55% (2467    vias)
        Un-optimized = 49.45% (2413    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  169  Alloctr  170  Proc 2482 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/20 Partitions, Violations =	76
Routed	2/20 Partitions, Violations =	69
Routed	3/20 Partitions, Violations =	62
Routed	4/20 Partitions, Violations =	54
Routed	5/20 Partitions, Violations =	47
Routed	6/20 Partitions, Violations =	42
Routed	7/20 Partitions, Violations =	39
Routed	8/20 Partitions, Violations =	39
Routed	9/20 Partitions, Violations =	38
Routed	10/20 Partitions, Violations =	37
Routed	11/20 Partitions, Violations =	37
Routed	12/20 Partitions, Violations =	37
Routed	13/20 Partitions, Violations =	37
Routed	14/20 Partitions, Violations =	37
Routed	15/20 Partitions, Violations =	37
Routed	16/20 Partitions, Violations =	38
Routed	17/20 Partitions, Violations =	36
Routed	18/20 Partitions, Violations =	34
Routed	19/20 Partitions, Violations =	33
Routed	20/20 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	2

	Less than minimum edge length : 12
	Less than minimum width : 7
	Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  169  Alloctr  170  Proc 2482 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed	1/14 Partitions, Violations =	32
Routed	2/14 Partitions, Violations =	31
Routed	3/14 Partitions, Violations =	29
Routed	4/14 Partitions, Violations =	28
Routed	5/14 Partitions, Violations =	28
Routed	6/14 Partitions, Violations =	28
Routed	7/14 Partitions, Violations =	28
Routed	8/14 Partitions, Violations =	28
Routed	9/14 Partitions, Violations =	29
Routed	10/14 Partitions, Violations =	29
Routed	11/14 Partitions, Violations =	30
Routed	12/14 Partitions, Violations =	31
Routed	13/14 Partitions, Violations =	31
Routed	14/14 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  169  Alloctr  170  Proc 2482 

End DR iteration 1 with 14 parts

Start DR iteration 2: non-uniform partition
Routed	1/13 Partitions, Violations =	30
Routed	2/13 Partitions, Violations =	30
Routed	3/13 Partitions, Violations =	30
Routed	4/13 Partitions, Violations =	30
Routed	5/13 Partitions, Violations =	30
Routed	6/13 Partitions, Violations =	30
Routed	7/13 Partitions, Violations =	29
Routed	8/13 Partitions, Violations =	30
Routed	9/13 Partitions, Violations =	31
Routed	10/13 Partitions, Violations =	32
Routed	11/13 Partitions, Violations =	32
Routed	12/13 Partitions, Violations =	34
Routed	13/13 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 12
	Less than minimum width : 9
	Short : 13

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  169  Alloctr  170  Proc 2482 

End DR iteration 2 with 13 parts

Start DR iteration 3: non-uniform partition
Routed	1/13 Partitions, Violations =	32
Routed	2/13 Partitions, Violations =	32
Routed	3/13 Partitions, Violations =	32
Routed	4/13 Partitions, Violations =	30
Routed	5/13 Partitions, Violations =	28
Routed	6/13 Partitions, Violations =	27
Routed	7/13 Partitions, Violations =	27
Routed	8/13 Partitions, Violations =	26
Routed	9/13 Partitions, Violations =	26
Routed	10/13 Partitions, Violations =	27
Routed	11/13 Partitions, Violations =	28
Routed	12/13 Partitions, Violations =	29
Routed	13/13 Partitions, Violations =	30

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	30
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 10
	Less than minimum width : 7
	Short : 13

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  169  Alloctr  170  Proc 2482 

End DR iteration 3 with 13 parts

Start DR iteration 4: non-uniform partition
Routed	1/13 Partitions, Violations =	30
Routed	2/13 Partitions, Violations =	30
Routed	3/13 Partitions, Violations =	30
Routed	4/13 Partitions, Violations =	29
Routed	5/13 Partitions, Violations =	27
Routed	6/13 Partitions, Violations =	26
Routed	7/13 Partitions, Violations =	26
Routed	8/13 Partitions, Violations =	27
Routed	9/13 Partitions, Violations =	26
Routed	10/13 Partitions, Violations =	27
Routed	11/13 Partitions, Violations =	28
Routed	12/13 Partitions, Violations =	30
Routed	13/13 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  169  Alloctr  170  Proc 2482 

End DR iteration 4 with 13 parts

Start DR iteration 5: non-uniform partition
Routed	1/13 Partitions, Violations =	32
Routed	2/13 Partitions, Violations =	32
Routed	3/13 Partitions, Violations =	32
Routed	4/13 Partitions, Violations =	32
Routed	5/13 Partitions, Violations =	30
Routed	6/13 Partitions, Violations =	28
Routed	7/13 Partitions, Violations =	28
Routed	8/13 Partitions, Violations =	28
Routed	9/13 Partitions, Violations =	28
Routed	10/13 Partitions, Violations =	28
Routed	11/13 Partitions, Violations =	29
Routed	12/13 Partitions, Violations =	31
Routed	13/13 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 10
	Less than minimum width : 8
	Short : 13

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  169  Alloctr  170  Proc 2482 

End DR iteration 5 with 13 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Total number of changed nets = 8 (out of 33684)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  153  Alloctr  154  Proc 2482 
[SPCL ECO: DR] Elapsed real time: 0:00:06 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  153  Alloctr  154  Proc 2482 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 31 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	Less than minimum edge length : 10
	Less than minimum width : 8
	Short : 13



Total Wire Length =                    1234980 micron
Total Number of Contacts =             275940
Total Number of Wires =                226669
Total Number of PtConns =              5609
Total Number of Routed Wires =       226669
Total Routed Wire Length =           1234010 micron
Total Number of Routed Contacts =       275940
	Layer             M1 :      21060 micron
	Layer             M2 :     328381 micron
	Layer             M3 :     506373 micron
	Layer             M4 :     190075 micron
	Layer             B1 :     124578 micron
	Layer             B2 :      54941 micron
	Layer             EA :       9572 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2413
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        471
	Via         via4_1x2 :       5993
	Via         via4_2x1 :        503
	Via             via3 :       1134
	Via         via3_1x2 :       2138
	Via    via3(rot)_2x1 :          2
	Via         via3_2x1 :      26042
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       6119
	Via            via2v :         15
	Via            via2h :         18
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88362
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18464
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19669
	Via        via1(rot) :       3984
	Via            via1v :      12036
	Via            via1h :       2025
	Via       via1h(rot) :      24946
	Via     via1_fat_1x4 :          1
	Via        via1v_1x2 :      34130
	Via   via1v(rot)_2x1 :       1777
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        210
	Via         via1_2x1 :       8195
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6951

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.46% (202693 / 275940 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
        Weight 1     = 47.23% (56087   vias)
        Un-optimized = 52.77% (62660   vias)
    Layer V2         = 94.59% (107608 / 113760  vias)
        Weight 1     = 94.59% (107608  vias)
        Un-optimized =  5.41% (6152    vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
        Weight 1     = 96.34% (29813   vias)
        Un-optimized =  3.66% (1134    vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
        Weight 1     = 93.24% (6496    vias)
        Un-optimized =  6.76% (471     vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
        Weight 1     = 50.55% (2467    vias)
        Un-optimized = 49.45% (2413    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.46% (202693 / 275940 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
    Layer V2         = 94.59% (107608 / 113760  vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.46% (202693 / 275940 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
        Weight 1     = 47.23% (56087   vias)
        Un-optimized = 52.77% (62660   vias)
    Layer V2         = 94.59% (107608 / 113760  vias)
        Weight 1     = 94.59% (107608  vias)
        Un-optimized =  5.41% (6152    vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
        Weight 1     = 96.34% (29813   vias)
        Un-optimized =  3.66% (1134    vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
        Weight 1     = 93.24% (6496    vias)
        Un-optimized =  6.76% (471     vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
        Weight 1     = 50.55% (2467    vias)
        Un-optimized = 49.45% (2413    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 31
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1234980 micron
Total Number of Contacts =             275940
Total Number of Wires =                226669
Total Number of PtConns =              5609
Total Number of Routed Wires =       226669
Total Routed Wire Length =           1234010 micron
Total Number of Routed Contacts =       275940
	Layer             M1 :      21060 micron
	Layer             M2 :     328381 micron
	Layer             M3 :     506373 micron
	Layer             M4 :     190075 micron
	Layer             B1 :     124578 micron
	Layer             B2 :      54941 micron
	Layer             EA :       9572 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2413
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        471
	Via         via4_1x2 :       5993
	Via         via4_2x1 :        503
	Via             via3 :       1134
	Via         via3_1x2 :       2138
	Via    via3(rot)_2x1 :          2
	Via         via3_2x1 :      26042
	Via   via3v(rot)_2x1 :       1630
	Via        via3v_1x2 :          1
	Via             via2 :       6119
	Via            via2v :         15
	Via            via2h :         18
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88362
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18464
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19669
	Via        via1(rot) :       3984
	Via            via1v :      12036
	Via            via1h :       2025
	Via       via1h(rot) :      24946
	Via     via1_fat_1x4 :          1
	Via        via1v_1x2 :      34130
	Via   via1v(rot)_2x1 :       1777
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        210
	Via         via1_2x1 :       8195
	Via    via1(rot)_1x2 :       2445
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6951

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.46% (202693 / 275940 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
        Weight 1     = 47.23% (56087   vias)
        Un-optimized = 52.77% (62660   vias)
    Layer V2         = 94.59% (107608 / 113760  vias)
        Weight 1     = 94.59% (107608  vias)
        Un-optimized =  5.41% (6152    vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
        Weight 1     = 96.34% (29813   vias)
        Un-optimized =  3.66% (1134    vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
        Weight 1     = 93.24% (6496    vias)
        Un-optimized =  6.76% (471     vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
        Weight 1     = 50.55% (2467    vias)
        Un-optimized = 49.45% (2413    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.46% (202693 / 275940 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
    Layer V2         = 94.59% (107608 / 113760  vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.46% (202693 / 275940 vias)
 
    Layer V1         = 47.23% (56087  / 118747  vias)
        Weight 1     = 47.23% (56087   vias)
        Un-optimized = 52.77% (62660   vias)
    Layer V2         = 94.59% (107608 / 113760  vias)
        Weight 1     = 94.59% (107608  vias)
        Un-optimized =  5.41% (6152    vias)
    Layer V3         = 96.34% (29813  / 30947   vias)
        Weight 1     = 96.34% (29813   vias)
        Un-optimized =  3.66% (1134    vias)
    Layer W0         = 93.24% (6496   / 6967    vias)
        Weight 1     = 93.24% (6496    vias)
        Un-optimized =  6.76% (471     vias)
    Layer W1         = 50.55% (2467   / 4880    vias)
        Weight 1     = 50.55% (2467    vias)
        Un-optimized = 49.45% (2413    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:06 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  153  Alloctr  154  Proc 2482 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# incremental route optimization 2
route_opt -incremental -size_only -effort high
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (route_opt default). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (route_opt default). (ROPT-021)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 21.50 seconds
EKL_MT: elapsed time 22 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:10:53 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          4.39
  Critical Path Slack:           0.04
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.85
  Critical Path Slack:           4.28
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.05
  Critical Path Slack:          -0.39
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -0.86
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          5.24
  Critical Path Slack:          -0.22
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -1.31
  No. of Violating Paths:       17.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.17
  Critical Path Slack:           1.48
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          1.71
  Critical Path Slack:           3.15
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.49
  Critical Path Slack:           4.30
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.25
  Critical Path Slack:           2.50
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          2.13
  Critical Path Slack:           2.96
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.78
  Critical Path Slack:           3.54
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31612
  Buf/Inv Cell Count:            6917
  Buf Cell Count:                2354
  Inv Cell Count:                4563
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26208
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    82544.639552
  Noncombinational Area: 46412.160410
  Buf/Inv Area:          12541.759979
  Total Buffer Area:          4756.48
  Total Inverter Area:        7785.28
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      655048.31
  Net YLength        :      558122.81
  -----------------------------------
  Cell Area:            128956.799962
  Design Area:          128956.799962
  Net Length        :      1213171.12


  Design Rules
  -----------------------------------
  Total Number of Nets:         34060
  Nets With Violations:            19
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              411.48
  -----------------------------------------
  Overall Compile Time:              417.40
  Overall Compile Wall Clock Time:   419.25

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.39  TNS: 2.18  Number of Violating Paths: 21  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.39  TNS: 2.18  Number of Violating Paths: 21  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3920 TNS: 2.1755  Number of Violating Path: 21
ROPT:    (HOLD) WNS: 0.0013 TNS: 0.0013  Number of Violating Path: 1
ROPT:    Number of DRC Violating Nets: 19
ROPT:    Number of Route Violation: 31 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Nov 19 20:10:54 2020

  Scenario: func1_wst   WNS: 0.39  TNS: 2.18  Number of Violating Paths: 21  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.39  TNS: 2.18  Number of Violating Paths: 21  (with Crosstalk delta delays)

  Nets with DRC Violations: 19
  Total moveable cell area: 126471.7
  Total fixed cell area: 308581.1
  Total physical cell area: 435052.8
  Core area: (182410 182410 1217410 1216010)


Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08  128962.2      0.39       2.2    2467.1                               -0.00  
    0:00:08  128962.2      0.39       2.2    2467.1                               -0.00  
    0:00:08  128962.2      0.39       2.2    2467.1                               -0.00  
    0:00:08  128962.2      0.39       2.2    2467.1                               -0.00  
    0:00:08  128962.2      0.39       2.2    2467.1                               -0.00  
    0:00:08  128969.0      0.39       2.1    2467.1                               -0.00  
    0:00:08  128969.0      0.39       2.1    2467.1                               -0.00  
    0:00:08  128969.0      0.39       2.1    2467.1                               -0.00  
    0:00:08  128974.4      0.39       2.1    2467.1                               -0.00  
    0:00:08  128974.4      0.39       2.1    2467.1                               -0.00  
    0:00:08  128974.4      0.39       2.1    2467.1                               -0.00  
    0:00:08  128974.4      0.39       2.1    2467.1                               -0.00  
    0:00:08  128976.6      0.39       2.0    2467.1                               -0.00  
    0:00:08  128977.9      0.39       2.0    2467.1                               -0.00  
    0:00:08  128982.7      0.39       2.0    2467.1                               -0.00  
    0:00:08  128982.7      0.39       2.0    2467.1                               -0.00  
    0:00:08  128982.7      0.39       2.0    2467.1                               -0.00  
    0:00:08  128982.7      0.39       2.0    2467.1                               -0.00  
    0:00:08  128982.7      0.39       2.0    2467.1                               -0.00  
    0:00:08  128985.6      0.39       2.0    2467.1                               -0.00  
    0:00:08  128985.6      0.39       2.0    2467.1                               -0.00  
    0:00:08  128985.6      0.39       2.0    2467.1                               -0.00  
    0:00:08  128986.6      0.39       2.0    2467.1                               -0.00  
    0:00:08  128986.6      0.39       2.0    2467.1                               -0.00  
    0:00:08  128986.6      0.39       2.0    2467.1                               -0.00  
    0:00:08  128987.8      0.39       2.0    2467.1                               -0.00  
    0:00:08  128987.8      0.39       2.0    2467.1                               -0.00  
    0:00:08  128987.8      0.39       2.0    2467.1                               -0.00  
    0:00:08  128987.8      0.39       2.0    2467.1                               -0.00  
    0:00:09  128989.4      0.39       2.0    2467.1                               -0.00  
    0:00:09  128989.4      0.39       2.0    2467.1                               -0.00  
    0:00:09  128989.4      0.39       2.0    2467.1                               -0.00  
    0:00:09  128991.4      0.39       2.0    2467.1                               -0.00  
    0:00:09  128991.4      0.39       2.0    2467.1                               -0.00  
    0:00:09  128991.4      0.39       2.0    2467.1                               -0.00  
    0:00:09  128992.3      0.39       2.0    2467.1                               -0.00  
    0:00:09  128992.3      0.39       2.0    2467.1                               -0.00  
    0:00:09  128992.3      0.39       2.0    2467.1                               -0.00  
    0:00:09  128994.2      0.39       2.0    2467.1                               -0.00  
    0:00:09  128994.2      0.39       2.0    2467.1                               -0.00  
    0:00:09  128994.2      0.39       2.0    2467.1                               -0.00  
    0:00:09  128999.4      0.39       2.0    2467.1                               -0.00  
    0:00:09  128999.4      0.39       2.0    2467.1                               -0.00  
    0:00:09  128999.4      0.39       2.0    2467.1                               -0.00  
    0:00:09  129001.3      0.39       2.0    2467.1                               -0.00  
    0:00:09  129001.3      0.39       2.0    2467.1                               -0.00  
    0:00:09  129001.3      0.39       2.0    2467.1                               -0.00  
    0:00:09  129001.3      0.39       2.0    2467.1                               -0.00  
    0:00:09  129001.3      0.39       2.0    2467.1                               -0.00  
    0:00:09  129002.2      0.39       2.0    2467.1                               -0.00  
    0:00:09  129002.2      0.39       2.0    2467.1                               -0.00  
    0:00:09  129002.6      0.39       2.0    2467.1                               -0.00  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10  128999.7      0.39       2.0    2467.1                               -0.00  
    0:00:10  128993.9      0.39       2.0    2467.1                               -0.00  
    0:00:10  128993.9      0.39       2.0    2467.1                               -0.00  
    0:00:10  128993.3      0.39       2.0    2467.1                               -0.00  
    0:00:10  128992.3      0.39       2.0    2467.1                               -0.00  
    0:00:11  128989.1      0.39       2.0    2467.1                               -0.00  
    0:00:11  128985.9      0.39       2.0    2467.1                               -0.00  
    0:00:11  128983.4      0.39       2.0    2467.1                               -0.00  
    0:00:12  128981.1      0.39       2.0    2467.1                               -0.00  
    0:00:12  128980.2      0.39       2.0    2467.1                               -0.00  
    0:00:13  128977.9      0.39       2.0    2467.1                               -0.00  
    0:00:13  128976.6      0.39       2.0    2467.1                               -0.00  
    0:00:13  128971.2      0.39       2.0    2467.1                               -0.00  
    0:00:13  128971.2      0.39       2.0    2467.1                               -0.00  
    0:00:13  128967.4      0.39       2.0    2467.1                               -0.00  
    0:00:13  128963.5      0.39       2.0    2467.1                               -0.00  
    0:00:13  128957.8      0.39       2.0    2467.1                               -0.00  
    0:00:13  128957.8      0.39       2.0    2467.1                               -0.00  
    0:00:13  128954.6      0.39       2.0    2467.1                               -0.00  
    0:00:13  128951.4      0.39       2.0    2467.1                               -0.00  
    0:00:13  128951.0      0.39       2.0    2467.1                               -0.00  
    0:00:13  128949.8      0.39       2.0    2467.1                               -0.00  
    0:00:13  128949.4      0.39       2.0    2467.1                               -0.00  
    0:00:14  128948.5      0.39       2.0    2467.1                               -0.00  
    0:00:14  128947.5      0.39       2.0    2467.1                               -0.00  
    0:00:15  128946.9      0.39       2.0    2467.1                               -0.00  
    0:00:15  128946.9      0.39       2.0    2467.1                               -0.00  
    0:00:15  128945.9      0.39       2.0    2467.1                               -0.00  
    0:00:15  128945.3      0.39       2.0    2467.1                               -0.00  
    0:00:15  128945.3      0.39       2.0    2467.1                               -0.00  
    0:00:15  128944.6      0.39       2.0    2467.1                               -0.00  
    0:00:16  128943.7      0.39       2.0    2467.1                               -0.00  
    0:00:17  128939.5      0.39       2.0    2467.1                               -0.00  
    0:00:17  128939.5      0.39       2.0    2467.1                               -0.00  
    0:00:17  128938.9      0.39       2.0    2467.1                               -0.00  
    0:00:17  128935.4      0.39       2.0    2467.1                               -0.00  
    0:00:17  128935.4      0.39       2.0    2467.1                               -0.00  
    0:00:18  128934.4      0.39       2.0    2467.1                               -0.00  
    0:00:19  128930.6      0.39       2.0    2467.1                               -0.00  
    0:00:19  128928.0      0.39       2.0    2467.1                               -0.00  
    0:00:20  128925.8      0.39       2.0    2467.1                               -0.00  
    0:00:20  128925.4      0.39       2.0    2467.1                               -0.00  
    0:00:21  128912.6      0.39       2.0    2467.1                               -0.00  
    0:00:21  128899.8      0.39       2.0    2467.1                               -0.00  
    0:00:21  128898.9      0.39       2.0    2467.1                               -0.00  
    0:00:21  128883.8      0.39       2.0    2467.1                               -0.00  
    0:00:21  128879.7      0.39       2.0    2467.1                               -0.00  
    0:00:21  128879.7      0.39       2.0    2467.1                               -0.00  
    0:00:22  128873.0      0.39       2.0    2467.1                               -0.00  
    0:00:22  128857.9      0.39       2.0    2467.1                               -0.00  
    0:00:22  128842.9      0.39       2.0    2467.1                               -0.00  
    0:00:23  128837.4      0.39       2.0    2467.1                               -0.00  
    0:00:23  128822.4      0.39       2.0    2467.1                               -0.00  
    0:00:24  128821.4      0.39       2.0    2467.1                               -0.00  
    0:00:24  128806.1      0.39       2.0    2467.1                               -0.00  
    0:00:24  128806.1      0.39       2.0    2467.1                               -0.00  
    0:00:24  128803.5      0.39       2.0    2467.1                               -0.00  
    0:00:25  128802.9      0.39       2.0    2467.1                               -0.00  
    0:00:25  128801.9      0.39       2.0    2467.1                               -0.00  
    0:00:25  128799.4      0.39       2.0    2467.1                               -0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:11:24 2020
****************************************
Std cell utilization: 12.04%  (402498/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 11.94%  (394732/(3343050-36270))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        402498   sites, (non-fixed:394732 fixed:7766)
                      31556    cells, (non-fixed:31055  fixed:501)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36270    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       254 
Avg. std cell width:  2.97 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:11:24 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---

Total 15 (out of 31055) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:11:24 2020
****************************************

No cell displacement.

Legalizing 15 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:11:24 2020
****************************************

avg cell displacement:    1.685 um ( 1.05 row height)
max cell displacement:    3.200 um ( 2.00 row height)
std deviation:            0.943 um ( 0.59 row height)
number of cell moved:         8 cells (out of 31055 cells)

Total 0 cells has large displacement (e.g. > 4.800 um or 3 row height)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Main Optimization Done             Thu Nov 19 20:11:27 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Nov 19 20:11:31 2020
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Warning: Net i_CLK is unroutable due to layer constraint settings. Routing will leave this net open.  (ZRT-131)
[ECO: Extraction] Elapsed real time: 0:00:04 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Extraction] Stage (MB): Used   92  Alloctr   88  Proc    0 
[ECO: Extraction] Total (MB): Used  129  Alloctr  131  Proc 2488 
Num of eco nets = 33684
Num of open eco nets = 186
[ECO: Init] Elapsed real time: 0:00:04 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Init] Stage (MB): Used  103  Alloctr  100  Proc    0 
[ECO: Init] Total (MB): Used  140  Alloctr  142  Proc 2488 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  145  Alloctr  146  Proc 2488 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  204  Alloctr  206  Proc 2488 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 186
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
185 nets are partially connected,
 of which 185 are detail routed and 0 are global routed.
33491 nets are fully connected,
 of which 33491 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  215  Alloctr  217  Proc 2488 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   12  Proc    0 
[End of Build Congestion map] Total (MB): Used  213  Alloctr  230  Proc 2488 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  216  Alloctr  233  Proc 2488 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  216  Alloctr  233  Proc 2488 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  216  Alloctr  233  Proc 2488 
Initial. Routing result:
Initial. Both Dirs: Overflow =   291 Max = 4 GRCs =   239 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   288 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   284 Max = 4 (GRCs =  5) GRCs =   231 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     5 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.34 0.02 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.5 22.7 10.1 3.52 0.22 1.28 0.41 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.5 12.9 2.45 0.74 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.6 0.00 7.34 0.42 0.00 1.50 0.08 0.04 0.00 0.00 0.00 0.00 0.00 0.00
B2       95.7 0.00 3.18 0.03 0.00 0.96 0.01 0.01 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.2 7.25 3.78 0.83 0.03 0.68 0.08 0.02 0.00 0.00 0.03 0.00 0.00 0.00


Initial. Total Wire Length = 267.31
Initial. Layer M1 wire length = 46.22
Initial. Layer M2 wire length = 39.57
Initial. Layer M3 wire length = 173.77
Initial. Layer M4 wire length = 0.00
Initial. Layer B1 wire length = 7.75
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 202
Initial. Via via1 count = 102
Initial. Via via2 count = 92
Initial. Via via3 count = 4
Initial. Via via4 count = 4
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  216  Alloctr  233  Proc 2488 
phase1. Routing result:
phase1. Both Dirs: Overflow =   291 Max = 4 GRCs =   239 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   288 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   284 Max = 4 (GRCs =  5) GRCs =   231 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     5 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.34 0.02 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.5 22.7 10.1 3.52 0.22 1.28 0.41 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.5 12.9 2.45 0.74 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.6 0.00 7.34 0.42 0.00 1.50 0.08 0.04 0.00 0.00 0.00 0.00 0.00 0.00
B2       95.7 0.00 3.18 0.03 0.00 0.96 0.01 0.01 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.2 7.25 3.78 0.83 0.03 0.68 0.08 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase1. Total Wire Length = 267.31
phase1. Layer M1 wire length = 46.22
phase1. Layer M2 wire length = 39.57
phase1. Layer M3 wire length = 173.77
phase1. Layer M4 wire length = 0.00
phase1. Layer B1 wire length = 7.75
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 202
phase1. Via via1 count = 102
phase1. Via via2 count = 92
phase1. Via via3 count = 4
phase1. Via via4 count = 4
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  216  Alloctr  233  Proc 2488 
phase2. Routing result:
phase2. Both Dirs: Overflow =   291 Max = 4 GRCs =   239 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   288 Max = 4 (GRCs =  5) GRCs =   236 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   284 Max = 4 (GRCs =  5) GRCs =   231 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     5 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.34 0.02 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.5 22.7 10.1 3.52 0.22 1.28 0.41 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.5 12.9 2.45 0.74 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.6 0.00 7.34 0.42 0.00 1.50 0.08 0.04 0.00 0.00 0.00 0.00 0.00 0.00
B2       95.7 0.00 3.18 0.03 0.00 0.96 0.01 0.01 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.2 7.25 3.78 0.83 0.03 0.68 0.08 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase2. Total Wire Length = 267.31
phase2. Layer M1 wire length = 46.22
phase2. Layer M2 wire length = 39.57
phase2. Layer M3 wire length = 173.77
phase2. Layer M4 wire length = 0.00
phase2. Layer B1 wire length = 7.75
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 202
phase2. Via via1 count = 102
phase2. Via via2 count = 92
phase2. Via via3 count = 4
phase2. Via via4 count = 4
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  216  Alloctr  233  Proc 2488 

Congestion utilization per direction:
Average vertical track utilization   =  3.94 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.52 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -54  Proc    0 
[GR: Done] Total (MB): Used  201  Alloctr  203  Proc 2488 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used   56  Alloctr   56  Proc    0 
[GR: Done] Total (MB): Used  201  Alloctr  203  Proc 2488 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Global Routing] Total (MB): Used  151  Alloctr  152  Proc 2488 
[ECO: GR] Elapsed real time: 0:00:09 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[ECO: GR] Stage (MB): Used  114  Alloctr  110  Proc    0 
[ECO: GR] Total (MB): Used  151  Alloctr  152  Proc 2488 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  151  Alloctr  152  Proc 2488 

Start initial assignment
Routed partition 1/43      
Routed partition 2/43      
Routed partition 3/43      
Routed partition 4/43      
Routed partition 5/43      
Routed partition 6/43      
Routed partition 7/43      
Routed partition 8/43      
Routed partition 9/43      
Routed partition 10/43     
Routed partition 11/43     
Routed partition 12/43     
Routed partition 13/43     
Routed partition 14/43     
Routed partition 15/43     
Routed partition 16/43     
Routed partition 17/43     
Routed partition 18/43     
Routed partition 19/43     
Routed partition 20/43     
Routed partition 21/43     
Routed partition 22/43     
Routed partition 23/43     
Routed partition 24/43     
Routed partition 25/43     
Routed partition 26/43     
Routed partition 27/43     
Routed partition 28/43     
Routed partition 29/43     
Routed partition 30/43     
Routed partition 31/43     
Routed partition 32/43     
Routed partition 33/43     
Routed partition 34/43     
Routed partition 35/43     
Routed partition 36/43     
Routed partition 37/43     
Routed partition 38/43     
Routed partition 39/43     
Routed partition 40/43     
Routed partition 41/43     
Routed partition 42/43     
Routed partition 43/43     

Number of wires with overlap after iteration 0 = 278 of 578


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  152  Alloctr  153  Proc 2488 

Reroute to fix overlaps
Routed partition 1/43      
Routed partition 2/43      
Routed partition 3/43      
Routed partition 4/43      
Routed partition 5/43      
Routed partition 6/43      
Routed partition 7/43      
Routed partition 8/43      
Routed partition 9/43      
Routed partition 10/43     
Routed partition 11/43     
Routed partition 12/43     
Routed partition 13/43     
Routed partition 14/43     
Routed partition 15/43     
Routed partition 16/43     
Routed partition 17/43     
Routed partition 18/43     
Routed partition 19/43     
Routed partition 20/43     
Routed partition 21/43     
Routed partition 22/43     
Routed partition 23/43     
Routed partition 24/43     
Routed partition 25/43     
Routed partition 26/43     
Routed partition 27/43     
Routed partition 28/43     
Routed partition 29/43     
Routed partition 30/43     
Routed partition 31/43     
Routed partition 32/43     
Routed partition 33/43     
Routed partition 34/43     
Routed partition 35/43     
Routed partition 36/43     
Routed partition 37/43     
Routed partition 38/43     
Routed partition 39/43     
Routed partition 40/43     
Routed partition 41/43     
Routed partition 42/43     
Routed partition 43/43     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  152  Alloctr  153  Proc 2488 

Number of wires with overlap after iteration 1 = 165 of 426


Wire length and via report:
---------------------------
Number of M1 wires: 57 		 CONT1: 0
Number of M2 wires: 201 		 via1: 236
Number of M3 wires: 161 		 via2: 218
Number of M4 wires: 5 		 via3: 12
Number of B1 wires: 2 		 via4: 6
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 426 		 vias: 472

Total M1 wire length: 48.0
Total M2 wire length: 71.7
Total M3 wire length: 228.1
Total M4 wire length: 3.7
Total B1 wire length: 8.7
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 360.2

Longest M1 wire length: 8.6
Longest M2 wire length: 4.3
Longest M3 wire length: 9.9
Longest M4 wire length: 1.6
Longest B1 wire length: 7.4
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  147  Alloctr  148  Proc 2488 
[ECO: CDR] Elapsed real time: 0:00:11 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[ECO: CDR] Stage (MB): Used  109  Alloctr  106  Proc    0 
[ECO: CDR] Total (MB): Used  147  Alloctr  148  Proc 2488 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	0
Checked	19/484 Partitions, Violations =	0
Checked	38/484 Partitions, Violations =	9
Checked	57/484 Partitions, Violations =	12
Checked	76/484 Partitions, Violations =	28
Checked	95/484 Partitions, Violations =	112
Checked	114/484 Partitions, Violations =	201
Checked	133/484 Partitions, Violations =	201
Checked	152/484 Partitions, Violations =	245
Checked	171/484 Partitions, Violations =	255
Checked	190/484 Partitions, Violations =	316
Checked	209/484 Partitions, Violations =	318
Checked	228/484 Partitions, Violations =	429
Checked	247/484 Partitions, Violations =	501
Checked	266/484 Partitions, Violations =	501
Checked	285/484 Partitions, Violations =	585
Checked	304/484 Partitions, Violations =	608
Checked	323/484 Partitions, Violations =	609
Checked	342/484 Partitions, Violations =	635
Checked	361/484 Partitions, Violations =	690
Checked	380/484 Partitions, Violations =	741
Checked	399/484 Partitions, Violations =	744
Checked	418/484 Partitions, Violations =	859
Checked	437/484 Partitions, Violations =	859
Checked	456/484 Partitions, Violations =	861
Checked	475/484 Partitions, Violations =	864

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	864

[DRC CHECK] Elapsed real time: 0:00:15 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  172  Alloctr  174  Proc 2488 

Total Wire Length =                    1235158 micron
Total Number of Contacts =             276088
Total Number of Wires =                227211
Total Number of PtConns =              5601
Total Number of Routed Wires =       227211
Total Routed Wire Length =           1234188 micron
Total Number of Routed Contacts =       276088
	Layer             M1 :      21107 micron
	Layer             M2 :     328402 micron
	Layer             M3 :     506504 micron
	Layer             M4 :     190074 micron
	Layer             B1 :     124561 micron
	Layer             B2 :      54940 micron
	Layer             EA :       9570 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2407
	Via         via5_2x1 :       2458
	Via         via5_1x2 :          9
	Via             via4 :        475
	Via         via4_1x2 :       5992
	Via         via4_2x1 :        503
	Via             via3 :       1144
	Via         via3_2x1 :      26040
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1629
	Via        via3v_1x2 :          1
	Via             via2 :       6267
	Via            via2v :         15
	Via            via2h :         18
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88315
	Via    via2(rot)_2x1 :          6
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18456
	Via        via2v_1x2 :        554
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19728
	Via        via1(rot) :       3980
	Via            via1v :      12025
	Via            via1h :       2024
	Via       via1h(rot) :      25007
	Via         via1_2x1 :       8177
	Via    via1(rot)_1x2 :       2443
	Via    via1(rot)_2x1 :         40
	Via         via1_1x2 :       6946
	Via        via1v_1x2 :      34112
	Via   via1v(rot)_2x1 :       1769
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        209

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.38% (202581 / 276088 vias)
 
    Layer V1         = 47.17% (56034  / 118798  vias)
        Weight 1     = 47.17% (56034   vias)
        Un-optimized = 52.83% (62764   vias)
    Layer V2         = 94.47% (107553 / 113853  vias)
        Weight 1     = 94.47% (107553  vias)
        Un-optimized =  5.53% (6300    vias)
    Layer V3         = 96.30% (29810  / 30954   vias)
        Weight 1     = 96.30% (29810   vias)
        Un-optimized =  3.70% (1144    vias)
    Layer W0         = 93.19% (6495   / 6970    vias)
        Weight 1     = 93.19% (6495    vias)
        Un-optimized =  6.81% (475     vias)
    Layer W1         = 50.62% (2467   / 4874    vias)
        Weight 1     = 50.62% (2467    vias)
        Un-optimized = 49.38% (2407    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.38% (202581 / 276088 vias)
 
    Layer V1         = 47.17% (56034  / 118798  vias)
    Layer V2         = 94.47% (107553 / 113853  vias)
    Layer V3         = 96.30% (29810  / 30954   vias)
    Layer W0         = 93.19% (6495   / 6970    vias)
    Layer W1         = 50.62% (2467   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.38% (202581 / 276088 vias)
 
    Layer V1         = 47.17% (56034  / 118798  vias)
        Weight 1     = 47.17% (56034   vias)
        Un-optimized = 52.83% (62764   vias)
    Layer V2         = 94.47% (107553 / 113853  vias)
        Weight 1     = 94.47% (107553  vias)
        Un-optimized =  5.53% (6300    vias)
    Layer V3         = 96.30% (29810  / 30954   vias)
        Weight 1     = 96.30% (29810   vias)
        Un-optimized =  3.70% (1144    vias)
    Layer W0         = 93.19% (6495   / 6970    vias)
        Weight 1     = 93.19% (6495    vias)
        Un-optimized =  6.81% (475     vias)
    Layer W1         = 50.62% (2467   / 4874    vias)
        Weight 1     = 50.62% (2467    vias)
        Un-optimized = 49.38% (2407    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  172  Alloctr  174  Proc 2488 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/93 Partitions, Violations =	826
Routed	2/93 Partitions, Violations =	801
Routed	3/93 Partitions, Violations =	774
Routed	4/93 Partitions, Violations =	758
Routed	5/93 Partitions, Violations =	703
Routed	6/93 Partitions, Violations =	689
Routed	7/93 Partitions, Violations =	675
Routed	8/93 Partitions, Violations =	638
Routed	9/93 Partitions, Violations =	616
Routed	10/93 Partitions, Violations =	600
Routed	11/93 Partitions, Violations =	579
Routed	12/93 Partitions, Violations =	558
Routed	13/93 Partitions, Violations =	546
Routed	14/93 Partitions, Violations =	522
Routed	15/93 Partitions, Violations =	492
Routed	16/93 Partitions, Violations =	480
Routed	17/93 Partitions, Violations =	469
Routed	18/93 Partitions, Violations =	460
Routed	19/93 Partitions, Violations =	446
Routed	20/93 Partitions, Violations =	430
Routed	21/93 Partitions, Violations =	417
Routed	22/93 Partitions, Violations =	400
Routed	23/93 Partitions, Violations =	382
Routed	24/93 Partitions, Violations =	346
Routed	25/93 Partitions, Violations =	329
Routed	26/93 Partitions, Violations =	321
Routed	27/93 Partitions, Violations =	306
Routed	28/93 Partitions, Violations =	297
Routed	29/93 Partitions, Violations =	288
Routed	30/93 Partitions, Violations =	281
Routed	31/93 Partitions, Violations =	275
Routed	32/93 Partitions, Violations =	269
Routed	33/93 Partitions, Violations =	263
Routed	34/93 Partitions, Violations =	258
Routed	35/93 Partitions, Violations =	254
Routed	36/93 Partitions, Violations =	254
Routed	37/93 Partitions, Violations =	253
Routed	38/93 Partitions, Violations =	252
Routed	39/93 Partitions, Violations =	252
Routed	40/93 Partitions, Violations =	252
Routed	41/93 Partitions, Violations =	252
Routed	42/93 Partitions, Violations =	243
Routed	43/93 Partitions, Violations =	243
Routed	44/93 Partitions, Violations =	243
Routed	45/93 Partitions, Violations =	236
Routed	46/93 Partitions, Violations =	230
Routed	47/93 Partitions, Violations =	226
Routed	48/93 Partitions, Violations =	221
Routed	49/93 Partitions, Violations =	218
Routed	50/93 Partitions, Violations =	213
Routed	51/93 Partitions, Violations =	210
Routed	52/93 Partitions, Violations =	205
Routed	53/93 Partitions, Violations =	205
Routed	54/93 Partitions, Violations =	206
Routed	55/93 Partitions, Violations =	189
Routed	56/93 Partitions, Violations =	181
Routed	57/93 Partitions, Violations =	175
Routed	58/93 Partitions, Violations =	166
Routed	59/93 Partitions, Violations =	162
Routed	60/93 Partitions, Violations =	159
Routed	61/93 Partitions, Violations =	154
Routed	62/93 Partitions, Violations =	151
Routed	63/93 Partitions, Violations =	149
Routed	64/93 Partitions, Violations =	147
Routed	65/93 Partitions, Violations =	144
Routed	66/93 Partitions, Violations =	141
Routed	67/93 Partitions, Violations =	143
Routed	68/93 Partitions, Violations =	143
Routed	69/93 Partitions, Violations =	145
Routed	70/93 Partitions, Violations =	137
Routed	71/93 Partitions, Violations =	127
Routed	72/93 Partitions, Violations =	116
Routed	73/93 Partitions, Violations =	108
Routed	74/93 Partitions, Violations =	100
Routed	75/93 Partitions, Violations =	92
Routed	76/93 Partitions, Violations =	81
Routed	77/93 Partitions, Violations =	77
Routed	78/93 Partitions, Violations =	73
Routed	79/93 Partitions, Violations =	67
Routed	80/93 Partitions, Violations =	61
Routed	81/93 Partitions, Violations =	59
Routed	82/93 Partitions, Violations =	57
Routed	83/93 Partitions, Violations =	54
Routed	84/93 Partitions, Violations =	52
Routed	85/93 Partitions, Violations =	49
Routed	86/93 Partitions, Violations =	47
Routed	87/93 Partitions, Violations =	46
Routed	88/93 Partitions, Violations =	45
Routed	89/93 Partitions, Violations =	44
Routed	90/93 Partitions, Violations =	42
Routed	91/93 Partitions, Violations =	40
Routed	92/93 Partitions, Violations =	40
Routed	93/93 Partitions, Violations =	39

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	39
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 3
	Less than minimum edge length : 12
	Less than minimum width : 9
	Short : 13
	Internal-only types : 2

[Iter 0] Elapsed real time: 0:00:17 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Iter 0] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 0] Total (MB): Used  172  Alloctr  174  Proc 2488 

End DR iteration 0 with 93 parts

Start DR iteration 1: non-uniform partition
Routed	1/22 Partitions, Violations =	39
Routed	2/22 Partitions, Violations =	38
Routed	3/22 Partitions, Violations =	38
Routed	4/22 Partitions, Violations =	38
Routed	5/22 Partitions, Violations =	38
Routed	6/22 Partitions, Violations =	37
Routed	7/22 Partitions, Violations =	37
Routed	8/22 Partitions, Violations =	36
Routed	9/22 Partitions, Violations =	36
Routed	10/22 Partitions, Violations =	37
Routed	11/22 Partitions, Violations =	37
Routed	12/22 Partitions, Violations =	38
Routed	13/22 Partitions, Violations =	40
Routed	14/22 Partitions, Violations =	40
Routed	15/22 Partitions, Violations =	40
Routed	16/22 Partitions, Violations =	40
Routed	17/22 Partitions, Violations =	40
Routed	18/22 Partitions, Violations =	40
Routed	19/22 Partitions, Violations =	40
Routed	20/22 Partitions, Violations =	39
Routed	21/22 Partitions, Violations =	37
Routed	22/22 Partitions, Violations =	37

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	37
	@@@@ Total number of instance ports with antenna violations =	7

	Diff net via-cut spacing : 2
	Less than minimum edge length : 13
	Less than minimum width : 9
	Short : 13

[Iter 1] Elapsed real time: 0:00:17 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Iter 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 1] Total (MB): Used  172  Alloctr  174  Proc 2488 

End DR iteration 1 with 22 parts

Start DR iteration 2: non-uniform partition
Routed	1/22 Partitions, Violations =	36
Routed	2/22 Partitions, Violations =	34
Routed	3/22 Partitions, Violations =	34
Routed	4/22 Partitions, Violations =	34
Routed	5/22 Partitions, Violations =	34
Routed	6/22 Partitions, Violations =	33
Routed	7/22 Partitions, Violations =	33
Routed	8/22 Partitions, Violations =	33
Routed	9/22 Partitions, Violations =	33
Routed	10/22 Partitions, Violations =	34
Routed	11/22 Partitions, Violations =	35
Routed	12/22 Partitions, Violations =	36
Routed	13/22 Partitions, Violations =	37
Routed	14/22 Partitions, Violations =	37
Routed	15/22 Partitions, Violations =	37
Routed	16/22 Partitions, Violations =	37
Routed	17/22 Partitions, Violations =	37
Routed	18/22 Partitions, Violations =	37
Routed	19/22 Partitions, Violations =	37
Routed	20/22 Partitions, Violations =	37
Routed	21/22 Partitions, Violations =	36
Routed	22/22 Partitions, Violations =	35

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 12
	Less than minimum width : 10
	Short : 13

[Iter 2] Elapsed real time: 0:00:18 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 2] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 2] Total (MB): Used  172  Alloctr  174  Proc 2488 

End DR iteration 2 with 22 parts

Start DR iteration 3: non-uniform partition
Routed	1/19 Partitions, Violations =	35
Routed	2/19 Partitions, Violations =	34
Routed	3/19 Partitions, Violations =	34
Routed	4/19 Partitions, Violations =	34
Routed	5/19 Partitions, Violations =	34
Routed	6/19 Partitions, Violations =	33
Routed	7/19 Partitions, Violations =	33
Routed	8/19 Partitions, Violations =	33
Routed	9/19 Partitions, Violations =	33
Routed	10/19 Partitions, Violations =	33
Routed	11/19 Partitions, Violations =	32
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	33
Routed	14/19 Partitions, Violations =	33
Routed	15/19 Partitions, Violations =	33
Routed	16/19 Partitions, Violations =	33
Routed	17/19 Partitions, Violations =	33
Routed	18/19 Partitions, Violations =	33
Routed	19/19 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13

[Iter 3] Elapsed real time: 0:00:19 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[Iter 3] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 3] Total (MB): Used  172  Alloctr  174  Proc 2488 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	33
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	30
Routed	5/19 Partitions, Violations =	29
Routed	6/19 Partitions, Violations =	28
Routed	7/19 Partitions, Violations =	28
Routed	8/19 Partitions, Violations =	28
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	27
Routed	11/19 Partitions, Violations =	28
Routed	12/19 Partitions, Violations =	30
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 4] Elapsed real time: 0:00:19 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 4] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 4] Total (MB): Used  172  Alloctr  174  Proc 2488 

End DR iteration 4 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


DR finished with 32 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13


Total Wire Length =                    1235174 micron
Total Number of Contacts =             275995
Total Number of Wires =                227215
Total Number of PtConns =              5690
Total Number of Routed Wires =       227215
Total Routed Wire Length =           1234188 micron
Total Number of Routed Contacts =       275995
	Layer             M1 :      21059 micron
	Layer             M2 :     328430 micron
	Layer             M3 :     506541 micron
	Layer             M4 :     190084 micron
	Layer             B1 :     124555 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        474
	Via         via4_1x2 :       5991
	Via         via4_2x1 :        503
	Via             via3 :       1151
	Via         via3_2x1 :      26035
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1629
	Via        via3v_1x2 :          1
	Via             via2 :       6329
	Via            via2v :         15
	Via            via2h :         20
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88234
	Via    via2(rot)_2x1 :          7
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18440
	Via        via2v_1x2 :        553
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19688
	Via        via1(rot) :       4048
	Via            via1v :      12091
	Via            via1h :       2031
	Via       via1h(rot) :      24942
	Via         via1_2x1 :       8143
	Via    via1(rot)_1x2 :       2441
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6937
	Via        via1v_1x2 :      34070
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.33% (202381 / 275995 vias)
 
    Layer V1         = 47.11% (55938  / 118738  vias)
        Weight 1     = 47.11% (55938   vias)
        Un-optimized = 52.89% (62800   vias)
    Layer V2         = 94.41% (107456 / 113820  vias)
        Weight 1     = 94.41% (107456  vias)
        Un-optimized =  5.59% (6364    vias)
    Layer V3         = 96.28% (29805  / 30956   vias)
        Weight 1     = 96.28% (29805   vias)
        Un-optimized =  3.72% (1151    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.33% (202381 / 275995 vias)
 
    Layer V1         = 47.11% (55938  / 118738  vias)
    Layer V2         = 94.41% (107456 / 113820  vias)
    Layer V3         = 96.28% (29805  / 30956   vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.33% (202381 / 275995 vias)
 
    Layer V1         = 47.11% (55938  / 118738  vias)
        Weight 1     = 47.11% (55938   vias)
        Un-optimized = 52.89% (62800   vias)
    Layer V2         = 94.41% (107456 / 113820  vias)
        Weight 1     = 94.41% (107456  vias)
        Un-optimized =  5.59% (6364    vias)
    Layer V3         = 96.28% (29805  / 30956   vias)
        Weight 1     = 96.28% (29805   vias)
        Un-optimized =  3.72% (1151    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:19 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used  165  Alloctr  167  Proc 2488 

Begin timing soft drc check ...

Created 34 soft drcs

Information: Merged away 7 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	59
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  166  Alloctr  167  Proc 2488 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/11 Partitions, Violations =	32
Routed	2/11 Partitions, Violations =	32
Routed	3/11 Partitions, Violations =	32
Routed	4/11 Partitions, Violations =	32
Routed	5/11 Partitions, Violations =	32
Routed	6/11 Partitions, Violations =	33
Routed	7/11 Partitions, Violations =	33
Routed	8/11 Partitions, Violations =	33
Routed	9/11 Partitions, Violations =	33
Routed	10/11 Partitions, Violations =	33
Routed	11/11 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13
	Internal Soft Spacing types : 2

[Iter 0] Elapsed real time: 0:00:20 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[Iter 0] Stage (MB): Used   27  Alloctr   26  Proc    0 
[Iter 0] Total (MB): Used  174  Alloctr  175  Proc 2488 

End DR iteration 0 with 11 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13
	Internal Soft Spacing types : 1

[Iter 1] Elapsed real time: 0:00:20 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[Iter 1] Stage (MB): Used   27  Alloctr   26  Proc    0 
[Iter 1] Total (MB): Used  174  Alloctr  175  Proc 2488 

End DR iteration 1 with 1 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:20 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[DR] Stage (MB): Used   10  Alloctr    9  Proc    0 
[DR] Total (MB): Used  157  Alloctr  158  Proc 2488 
[DR: Done] Elapsed real time: 0:00:21 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[DR: Done] Stage (MB): Used   10  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  157  Alloctr  158  Proc 2488 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Net 9 = khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/n28
Net 10 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n317
Net 11 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n116
Net 12 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n47
Net 13 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n50
Net 14 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n126
Net 15 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n20
Net 16 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n27
Net 17 = khu_sensor_top/ads1292_filter/iir_notch/add_1/gte_x_5/n14
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n348
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n213
Net 20 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n86
Net 21 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n42
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n1002
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n1193
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n885
Net 25 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n912
Net 26 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n317
Net 27 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n338
Net 28 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n227
Net 29 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n86
Net 30 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n8
Net 31 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n14
Net 32 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n115
Net 33 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n84
Net 34 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n10
Net 35 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n486
Net 36 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n348
Net 37 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n116
Net 38 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n82
Net 39 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n37
Net 40 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n210
Net 41 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n195
Net 42 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n55
Net 43 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n105
Net 44 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n78
Net 45 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n80
Net 46 = khu_sensor_top/ads1292_filter/iir_hpf/add/n68
Net 47 = khu_sensor_top/ads1292_filter/iir_notch/n677
Net 48 = khu_sensor_top/ads1292_filter/iir_notch/n678
Net 49 = khu_sensor_top/ads1292_filter/iir_notch/n679
Net 50 = khu_sensor_top/ads1292_filter/iir_notch/n639
Net 51 = khu_sensor_top/ads1292_filter/iir_notch/n640
Net 52 = khu_sensor_top/ads1292_filter/iir_notch/n663
Net 53 = khu_sensor_top/ads1292_filter/iir_notch/n664
Net 54 = khu_sensor_top/ads1292_filter/iir_notch/n666
Net 55 = khu_sensor_top/ads1292_filter/iir_notch/n667
Net 56 = khu_sensor_top/ads1292_filter/iir_notch/n672
Net 57 = khu_sensor_top/ads1292_filter/iir_notch/n673
Net 58 = khu_sensor_top/ads1292_filter/iir_notch/n237
Net 59 = khu_sensor_top/ads1292_filter/iir_notch/n238
Net 60 = khu_sensor_top/ads1292_filter/iir_notch/n265
Net 61 = khu_sensor_top/ads1292_filter/iir_notch/n267
Net 62 = khu_sensor_top/ads1292_filter/iir_notch/n281
Net 63 = khu_sensor_top/ads1292_filter/iir_notch/n283
Net 64 = khu_sensor_top/ads1292_filter/iir_lpf/add/n39
Net 65 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n47
Net 66 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n33
Net 67 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n38
Net 68 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n31
Net 69 = i_CLK
Net 70 = VSS
Net 71 = khu_sensor_top/ads1292_filter/iir_lpf/add/n284
Net 72 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n112
Net 73 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n92
Net 74 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[4]
Net 75 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n97
Net 76 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[3]
Net 77 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n111
Net 78 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1713
Net 79 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m[6]
Net 80 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m[7]
Net 81 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1309
Net 82 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n749
Net 83 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1285
Net 84 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n657
Net 85 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n650
Net 86 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n202
Net 87 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n832
Net 88 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1297
Net 89 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n835
Net 90 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1837
Net 91 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n25
Net 92 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1321
Net 93 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1323
Net 94 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n651
Net 95 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n69
Net 96 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n655
Net 97 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n9
Net 98 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n730
Net 99 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n744
Net 100 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n668
.... and 200 other nets
Total number of changed nets = 300 (out of 33684)

[DR: Done] Elapsed real time: 0:00:21 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[DR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  156  Alloctr  157  Proc 2488 
[ECO: DR] Elapsed real time: 0:00:32 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:32
[ECO: DR] Stage (MB): Used  119  Alloctr  115  Proc    0 
[ECO: DR] Total (MB): Used  156  Alloctr  157  Proc 2488 

ECO Route finished with 1 open nets, of which 0 are frozen

ECO Route finished with 33 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	Diff net via-cut spacing : 1
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13



Total Wire Length =                    1235172 micron
Total Number of Contacts =             275994
Total Number of Wires =                227206
Total Number of PtConns =              5693
Total Number of Routed Wires =       227206
Total Routed Wire Length =           1234185 micron
Total Number of Routed Contacts =       275994
	Layer             M1 :      21059 micron
	Layer             M2 :     328424 micron
	Layer             M3 :     506540 micron
	Layer             M4 :     190089 micron
	Layer             B1 :     124555 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        474
	Via         via4_1x2 :       5991
	Via         via4_2x1 :        503
	Via             via3 :       1154
	Via         via3_2x1 :      26035
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1629
	Via        via3v_1x2 :          1
	Via             via2 :       6328
	Via            via2v :         15
	Via            via2h :         20
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88232
	Via    via2(rot)_2x1 :          7
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18439
	Via        via2v_1x2 :        553
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19688
	Via        via1(rot) :       4050
	Via            via1v :      12092
	Via            via1h :       2031
	Via       via1h(rot) :      24940
	Via         via1_2x1 :       8143
	Via    via1(rot)_1x2 :       2441
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6937
	Via        via1v_1x2 :      34069
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.33% (202377 / 275994 vias)
 
    Layer V1         = 47.11% (55937  / 118738  vias)
        Weight 1     = 47.11% (55937   vias)
        Un-optimized = 52.89% (62801   vias)
    Layer V2         = 94.41% (107453 / 113816  vias)
        Weight 1     = 94.41% (107453  vias)
        Un-optimized =  5.59% (6363    vias)
    Layer V3         = 96.27% (29805  / 30959   vias)
        Weight 1     = 96.27% (29805   vias)
        Un-optimized =  3.73% (1154    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.33% (202377 / 275994 vias)
 
    Layer V1         = 47.11% (55937  / 118738  vias)
    Layer V2         = 94.41% (107453 / 113816  vias)
    Layer V3         = 96.27% (29805  / 30959   vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.33% (202377 / 275994 vias)
 
    Layer V1         = 47.11% (55937  / 118738  vias)
        Weight 1     = 47.11% (55937   vias)
        Un-optimized = 52.89% (62801   vias)
    Layer V2         = 94.41% (107453 / 113816  vias)
        Weight 1     = 94.41% (107453  vias)
        Un-optimized =  5.59% (6363    vias)
    Layer V3         = 96.27% (29805  / 30959   vias)
        Weight 1     = 96.27% (29805   vias)
        Un-optimized =  3.73% (1154    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 33
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1235172 micron
Total Number of Contacts =             275994
Total Number of Wires =                227206
Total Number of PtConns =              5693
Total Number of Routed Wires =       227206
Total Routed Wire Length =           1234185 micron
Total Number of Routed Contacts =       275994
	Layer             M1 :      21059 micron
	Layer             M2 :     328424 micron
	Layer             M3 :     506540 micron
	Layer             M4 :     190089 micron
	Layer             B1 :     124555 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        474
	Via         via4_1x2 :       5991
	Via         via4_2x1 :        503
	Via             via3 :       1154
	Via         via3_2x1 :      26035
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1629
	Via        via3v_1x2 :          1
	Via             via2 :       6328
	Via            via2v :         15
	Via            via2h :         20
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88232
	Via    via2(rot)_2x1 :          7
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18439
	Via        via2v_1x2 :        553
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19688
	Via        via1(rot) :       4050
	Via            via1v :      12092
	Via            via1h :       2031
	Via       via1h(rot) :      24940
	Via         via1_2x1 :       8143
	Via    via1(rot)_1x2 :       2441
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6937
	Via        via1v_1x2 :      34069
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.33% (202377 / 275994 vias)
 
    Layer V1         = 47.11% (55937  / 118738  vias)
        Weight 1     = 47.11% (55937   vias)
        Un-optimized = 52.89% (62801   vias)
    Layer V2         = 94.41% (107453 / 113816  vias)
        Weight 1     = 94.41% (107453  vias)
        Un-optimized =  5.59% (6363    vias)
    Layer V3         = 96.27% (29805  / 30959   vias)
        Weight 1     = 96.27% (29805   vias)
        Un-optimized =  3.73% (1154    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.33% (202377 / 275994 vias)
 
    Layer V1         = 47.11% (55937  / 118738  vias)
    Layer V2         = 94.41% (107453 / 113816  vias)
    Layer V3         = 96.27% (29805  / 30959   vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.33% (202377 / 275994 vias)
 
    Layer V1         = 47.11% (55937  / 118738  vias)
        Weight 1     = 47.11% (55937   vias)
        Un-optimized = 52.89% (62801   vias)
    Layer V2         = 94.41% (107453 / 113816  vias)
        Weight 1     = 94.41% (107453  vias)
        Un-optimized =  5.59% (6363    vias)
    Layer V3         = 96.27% (29805  / 30959   vias)
        Weight 1     = 96.27% (29805   vias)
        Un-optimized =  3.73% (1154    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  156  Alloctr  157  Proc 2488 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  160  Alloctr  162  Proc 2488 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  214  Alloctr  216  Proc 2488 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33668 nets are fully connected,
 of which 33668 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  225  Alloctr  227  Proc 2488 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   12  Proc    0 
[End of Build Congestion map] Total (MB): Used  223  Alloctr  240  Proc 2488 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  226  Alloctr  243  Proc 2488 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  226  Alloctr  243  Proc 2488 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  226  Alloctr  243  Proc 2488 
Initial. Routing result:
Initial. Both Dirs: Overflow =   301 Max = 4 GRCs =   240 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   298 Max = 4 (GRCs =  5) GRCs =   237 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   294 Max = 4 (GRCs =  5) GRCs =   233 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2084.62
Initial. Layer M1 wire length = 255.10
Initial. Layer M2 wire length = 831.50
Initial. Layer M3 wire length = 994.83
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 39
Initial. Via via1 count = 9
Initial. Via via2 count = 27
Initial. Via via3 count = 3
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  226  Alloctr  243  Proc 2488 
phase1. Routing result:
phase1. Both Dirs: Overflow =   301 Max = 4 GRCs =   240 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   298 Max = 4 (GRCs =  5) GRCs =   237 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   294 Max = 4 (GRCs =  5) GRCs =   233 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2084.62
phase1. Layer M1 wire length = 255.10
phase1. Layer M2 wire length = 831.50
phase1. Layer M3 wire length = 994.83
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 39
phase1. Via via1 count = 9
phase1. Via via2 count = 27
phase1. Via via3 count = 3
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  226  Alloctr  243  Proc 2488 
phase2. Routing result:
phase2. Both Dirs: Overflow =   301 Max = 4 GRCs =   240 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   298 Max = 4 (GRCs =  5) GRCs =   237 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   294 Max = 4 (GRCs =  5) GRCs =   233 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2084.62
phase2. Layer M1 wire length = 255.10
phase2. Layer M2 wire length = 831.50
phase2. Layer M3 wire length = 994.83
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 39
phase2. Via via1 count = 9
phase2. Via via2 count = 27
phase2. Via via3 count = 3
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  226  Alloctr  243  Proc 2488 

Congestion utilization per direction:
Average vertical track utilization   =  4.20 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.77 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  211  Alloctr  212  Proc 2488 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  211  Alloctr  212  Proc 2488 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  161  Alloctr  162  Proc 2488 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  161  Alloctr  162  Proc 2488 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  161  Alloctr  162  Proc 2488 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 65 of 121


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  162  Alloctr  163  Proc 2488 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  162  Alloctr  163  Proc 2488 

Number of wires with overlap after iteration 1 = 27 of 96


Wire length and via report:
---------------------------
Number of M1 wires: 2 		 CONT1: 0
Number of M2 wires: 54 		 via1: 9
Number of M3 wires: 37 		 via2: 46
Number of M4 wires: 3 		 via3: 5
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 96 		 vias: 60

Total M1 wire length: 254.2
Total M2 wire length: 834.7
Total M3 wire length: 991.9
Total M4 wire length: 5.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2086.1

Longest M1 wire length: 183.0
Longest M2 wire length: 128.3
Longest M3 wire length: 158.6
Longest M4 wire length: 2.4
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1151215 1288029 1151315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1151215 1288025 1151315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)
Warning: Shape {1003215 1288029 1003315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1003215 1288025 1003315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  157  Alloctr  158  Proc 2488 
[SPCL ECO: CDR] Elapsed real time: 0:00:04 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  157  Alloctr  158  Proc 2488 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	33
Checked	19/484 Partitions, Violations =	33
Checked	38/484 Partitions, Violations =	36
Checked	57/484 Partitions, Violations =	36
Checked	76/484 Partitions, Violations =	44
Checked	95/484 Partitions, Violations =	44
Checked	114/484 Partitions, Violations =	44
Checked	133/484 Partitions, Violations =	44
Checked	152/484 Partitions, Violations =	44
Checked	171/484 Partitions, Violations =	44
Checked	190/484 Partitions, Violations =	51
Checked	209/484 Partitions, Violations =	67
Checked	228/484 Partitions, Violations =	67
Checked	247/484 Partitions, Violations =	72
Checked	266/484 Partitions, Violations =	72
Checked	285/484 Partitions, Violations =	72
Checked	304/484 Partitions, Violations =	72
Checked	323/484 Partitions, Violations =	72
Checked	342/484 Partitions, Violations =	72
Checked	361/484 Partitions, Violations =	72
Checked	380/484 Partitions, Violations =	72
Checked	399/484 Partitions, Violations =	72
Checked	418/484 Partitions, Violations =	72
Checked	437/484 Partitions, Violations =	72
Checked	456/484 Partitions, Violations =	89
Checked	475/484 Partitions, Violations =	96

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	96

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  173  Alloctr  174  Proc 2488 

Total Wire Length =                    1235169 micron
Total Number of Contacts =             275987
Total Number of Wires =                227195
Total Number of PtConns =              5691
Total Number of Routed Wires =       227195
Total Routed Wire Length =           1234182 micron
Total Number of Routed Contacts =       275987
	Layer             M1 :      21132 micron
	Layer             M2 :     328429 micron
	Layer             M3 :     506465 micron
	Layer             M4 :     190082 micron
	Layer             B1 :     124555 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        474
	Via         via4_1x2 :       5991
	Via         via4_2x1 :        503
	Via             via3 :       1152
	Via         via3_2x1 :      26035
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1629
	Via        via3v_1x2 :          1
	Via             via2 :       6322
	Via            via2v :         15
	Via            via2h :         20
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88232
	Via    via2(rot)_2x1 :          7
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18439
	Via        via2v_1x2 :        553
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19689
	Via        via1(rot) :       4050
	Via            via1v :      12092
	Via            via1h :       2031
	Via       via1h(rot) :      24940
	Via         via1_2x1 :       8143
	Via    via1(rot)_1x2 :       2441
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6937
	Via        via1v_1x2 :      34069
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.33% (202377 / 275987 vias)
 
    Layer V1         = 47.11% (55937  / 118739  vias)
        Weight 1     = 47.11% (55937   vias)
        Un-optimized = 52.89% (62802   vias)
    Layer V2         = 94.41% (107453 / 113810  vias)
        Weight 1     = 94.41% (107453  vias)
        Un-optimized =  5.59% (6357    vias)
    Layer V3         = 96.28% (29805  / 30957   vias)
        Weight 1     = 96.28% (29805   vias)
        Un-optimized =  3.72% (1152    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.33% (202377 / 275987 vias)
 
    Layer V1         = 47.11% (55937  / 118739  vias)
    Layer V2         = 94.41% (107453 / 113810  vias)
    Layer V3         = 96.28% (29805  / 30957   vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.33% (202377 / 275987 vias)
 
    Layer V1         = 47.11% (55937  / 118739  vias)
        Weight 1     = 47.11% (55937   vias)
        Un-optimized = 52.89% (62802   vias)
    Layer V2         = 94.41% (107453 / 113810  vias)
        Weight 1     = 94.41% (107453  vias)
        Un-optimized =  5.59% (6357    vias)
    Layer V3         = 96.28% (29805  / 30957   vias)
        Weight 1     = 96.28% (29805   vias)
        Un-optimized =  3.72% (1152    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
Start net based rule analysis
Antenna DRC for net TIEHIMTR_U213_net; Net top lay M3
	ICell pad43; master port CLTCH
		Antenna/diode mode 1/6; wlay M2; gArea 0.02000000; allowed ratio/ratio 270.00000000/363.83850098
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 7 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  173  Alloctr  175  Proc 2488 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/21 Partitions, Violations =	87
Routed	2/21 Partitions, Violations =	80
Routed	3/21 Partitions, Violations =	73
Routed	4/21 Partitions, Violations =	66
Routed	5/21 Partitions, Violations =	58
Routed	6/21 Partitions, Violations =	51
Routed	7/21 Partitions, Violations =	46
Routed	8/21 Partitions, Violations =	42
Routed	9/21 Partitions, Violations =	42
Routed	10/21 Partitions, Violations =	42
Routed	11/21 Partitions, Violations =	42
Routed	12/21 Partitions, Violations =	42
Routed	13/21 Partitions, Violations =	43
Routed	14/21 Partitions, Violations =	44
Routed	15/21 Partitions, Violations =	45
Routed	16/21 Partitions, Violations =	45
Routed	17/21 Partitions, Violations =	44
Routed	18/21 Partitions, Violations =	43
Routed	19/21 Partitions, Violations =	41
Routed	20/21 Partitions, Violations =	40
Routed	21/21 Partitions, Violations =	39

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	39
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 13
	Less than minimum width : 12
	Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  173  Alloctr  174  Proc 2488 

End DR iteration 0 with 21 parts

Start DR iteration 1: non-uniform partition
Routed	1/19 Partitions, Violations =	39
Routed	2/19 Partitions, Violations =	39
Routed	3/19 Partitions, Violations =	37
Routed	4/19 Partitions, Violations =	36
Routed	5/19 Partitions, Violations =	36
Routed	6/19 Partitions, Violations =	36
Routed	7/19 Partitions, Violations =	36
Routed	8/19 Partitions, Violations =	36
Routed	9/19 Partitions, Violations =	36
Routed	10/19 Partitions, Violations =	36
Routed	11/19 Partitions, Violations =	35
Routed	12/19 Partitions, Violations =	34
Routed	13/19 Partitions, Violations =	35
Routed	14/19 Partitions, Violations =	35
Routed	15/19 Partitions, Violations =	35
Routed	16/19 Partitions, Violations =	35
Routed	17/19 Partitions, Violations =	35
Routed	18/19 Partitions, Violations =	35
Routed	19/19 Partitions, Violations =	35

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 12
	Less than minimum width : 9
	Short : 13

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  173  Alloctr  174  Proc 2488 

End DR iteration 1 with 19 parts

Start DR iteration 2: non-uniform partition
Routed	1/19 Partitions, Violations =	34
Routed	2/19 Partitions, Violations =	33
Routed	3/19 Partitions, Violations =	33
Routed	4/19 Partitions, Violations =	33
Routed	5/19 Partitions, Violations =	31
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	28
Routed	8/19 Partitions, Violations =	28
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	29
Routed	11/19 Partitions, Violations =	28
Routed	12/19 Partitions, Violations =	27
Routed	13/19 Partitions, Violations =	27
Routed	14/19 Partitions, Violations =	27
Routed	15/19 Partitions, Violations =	27
Routed	16/19 Partitions, Violations =	27
Routed	17/19 Partitions, Violations =	27
Routed	18/19 Partitions, Violations =	27
Routed	19/19 Partitions, Violations =	27

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	27
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 8
	Less than minimum width : 5
	Short : 13

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  173  Alloctr  174  Proc 2488 

End DR iteration 2 with 19 parts

Start DR iteration 3: non-uniform partition
Routed	1/19 Partitions, Violations =	27
Routed	2/19 Partitions, Violations =	27
Routed	3/19 Partitions, Violations =	27
Routed	4/19 Partitions, Violations =	27
Routed	5/19 Partitions, Violations =	27
Routed	6/19 Partitions, Violations =	28
Routed	7/19 Partitions, Violations =	29
Routed	8/19 Partitions, Violations =	29
Routed	9/19 Partitions, Violations =	31
Routed	10/19 Partitions, Violations =	31
Routed	11/19 Partitions, Violations =	32
Routed	12/19 Partitions, Violations =	32
Routed	13/19 Partitions, Violations =	34
Routed	14/19 Partitions, Violations =	34
Routed	15/19 Partitions, Violations =	34
Routed	16/19 Partitions, Violations =	34
Routed	17/19 Partitions, Violations =	34
Routed	18/19 Partitions, Violations =	34
Routed	19/19 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 11
	Less than minimum width : 9
	Short : 13

[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  173  Alloctr  174  Proc 2488 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	31
Routed	4/19 Partitions, Violations =	30
Routed	5/19 Partitions, Violations =	30
Routed	6/19 Partitions, Violations =	30
Routed	7/19 Partitions, Violations =	30
Routed	8/19 Partitions, Violations =	30
Routed	9/19 Partitions, Violations =	29
Routed	10/19 Partitions, Violations =	28
Routed	11/19 Partitions, Violations =	28
Routed	12/19 Partitions, Violations =	30
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  173  Alloctr  174  Proc 2488 

End DR iteration 4 with 19 parts

Start DR iteration 5: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	31
Routed	3/19 Partitions, Violations =	29
Routed	4/19 Partitions, Violations =	29
Routed	5/19 Partitions, Violations =	29
Routed	6/19 Partitions, Violations =	28
Routed	7/19 Partitions, Violations =	27
Routed	8/19 Partitions, Violations =	28
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	28
Routed	11/19 Partitions, Violations =	29
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 12
	Less than minimum width : 6
	Short : 13

[Iter 5] Elapsed real time: 0:00:04 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  173  Alloctr  174  Proc 2488 

End DR iteration 5 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Net 9 = khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/n28
Net 10 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n317
Net 11 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n116
Net 12 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n47
Net 13 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n50
Net 14 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n126
Net 15 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n20
Net 16 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n27
Net 17 = khu_sensor_top/ads1292_filter/iir_notch/add_1/gte_x_5/n14
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n348
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n213
Net 20 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n86
Net 21 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n42
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n1002
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n1193
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n885
Net 25 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n912
Net 26 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n317
Net 27 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n338
Net 28 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n227
Net 29 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n86
Net 30 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n8
Net 31 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n14
Net 32 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n115
Net 33 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n84
Net 34 = khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n10
Net 35 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n486
Net 36 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n348
Net 37 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n116
Net 38 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n82
Net 39 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n37
Net 40 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n210
Net 41 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n195
Net 42 = khu_sensor_top/ads1292_filter/iir_notch/add_1/n55
Net 43 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n105
Net 44 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n78
Net 45 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n80
Net 46 = khu_sensor_top/ads1292_filter/iir_hpf/add/n68
Net 47 = khu_sensor_top/ads1292_filter/iir_notch/n677
Net 48 = khu_sensor_top/ads1292_filter/iir_notch/n678
Net 49 = khu_sensor_top/ads1292_filter/iir_notch/n679
Net 50 = khu_sensor_top/ads1292_filter/iir_notch/n639
Net 51 = khu_sensor_top/ads1292_filter/iir_notch/n640
Net 52 = khu_sensor_top/ads1292_filter/iir_notch/n663
Net 53 = khu_sensor_top/ads1292_filter/iir_notch/n664
Net 54 = khu_sensor_top/ads1292_filter/iir_notch/n666
Net 55 = khu_sensor_top/ads1292_filter/iir_notch/n667
Net 56 = khu_sensor_top/ads1292_filter/iir_notch/n672
Net 57 = khu_sensor_top/ads1292_filter/iir_notch/n673
Net 58 = khu_sensor_top/ads1292_filter/iir_notch/n237
Net 59 = khu_sensor_top/ads1292_filter/iir_notch/n238
Net 60 = khu_sensor_top/ads1292_filter/iir_notch/n265
Net 61 = khu_sensor_top/ads1292_filter/iir_notch/n267
Net 62 = khu_sensor_top/ads1292_filter/iir_notch/n281
Net 63 = khu_sensor_top/ads1292_filter/iir_notch/n283
Net 64 = khu_sensor_top/ads1292_filter/iir_lpf/add/n39
Net 65 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n47
Net 66 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n33
Net 67 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n38
Net 68 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n31
Net 69 = i_CLK
Net 70 = VSS
Net 71 = khu_sensor_top/ads1292_filter/iir_lpf/add/n284
Net 72 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n112
Net 73 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n92
Net 74 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[4]
Net 75 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n97
Net 76 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[3]
Net 77 = khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/n111
Net 78 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1713
Net 79 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m[6]
Net 80 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m[7]
Net 81 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1309
Net 82 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n749
Net 83 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1285
Net 84 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n657
Net 85 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n650
Net 86 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n202
Net 87 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n832
Net 88 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1297
Net 89 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n835
Net 90 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1837
Net 91 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n25
Net 92 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1321
Net 93 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n1323
Net 94 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n651
Net 95 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n69
Net 96 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n655
Net 97 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n9
Net 98 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n730
Net 99 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n744
Net 100 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n668
.... and 200 other nets
Total number of changed nets = 300 (out of 33684)

[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  157  Alloctr  158  Proc 2488 
[SPCL ECO: DR] Elapsed real time: 0:00:08 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  157  Alloctr  158  Proc 2488 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 32 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Diff net via-cut spacing : 1
	Less than minimum edge length : 12
	Less than minimum width : 6
	Short : 13



Total Wire Length =                    1235170 micron
Total Number of Contacts =             275988
Total Number of Wires =                227204
Total Number of PtConns =              5694
Total Number of Routed Wires =       227204
Total Routed Wire Length =           1234182 micron
Total Number of Routed Contacts =       275988
	Layer             M1 :      21133 micron
	Layer             M2 :     328429 micron
	Layer             M3 :     506465 micron
	Layer             M4 :     190082 micron
	Layer             B1 :     124555 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        474
	Via         via4_1x2 :       5991
	Via         via4_2x1 :        503
	Via             via3 :       1152
	Via         via3_2x1 :      26035
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1629
	Via        via3v_1x2 :          1
	Via             via2 :       6322
	Via            via2v :         16
	Via            via2h :         20
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88232
	Via    via2(rot)_2x1 :          7
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18439
	Via        via2v_1x2 :        553
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19689
	Via        via1(rot) :       4050
	Via            via1v :      12092
	Via            via1h :       2031
	Via       via1h(rot) :      24940
	Via         via1_2x1 :       8143
	Via    via1(rot)_1x2 :       2441
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6937
	Via        via1v_1x2 :      34069
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.33% (202377 / 275988 vias)
 
    Layer V1         = 47.11% (55937  / 118739  vias)
        Weight 1     = 47.11% (55937   vias)
        Un-optimized = 52.89% (62802   vias)
    Layer V2         = 94.41% (107453 / 113811  vias)
        Weight 1     = 94.41% (107453  vias)
        Un-optimized =  5.59% (6358    vias)
    Layer V3         = 96.28% (29805  / 30957   vias)
        Weight 1     = 96.28% (29805   vias)
        Un-optimized =  3.72% (1152    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.33% (202377 / 275988 vias)
 
    Layer V1         = 47.11% (55937  / 118739  vias)
    Layer V2         = 94.41% (107453 / 113811  vias)
    Layer V3         = 96.28% (29805  / 30957   vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.33% (202377 / 275988 vias)
 
    Layer V1         = 47.11% (55937  / 118739  vias)
        Weight 1     = 47.11% (55937   vias)
        Un-optimized = 52.89% (62802   vias)
    Layer V2         = 94.41% (107453 / 113811  vias)
        Weight 1     = 94.41% (107453  vias)
        Un-optimized =  5.59% (6358    vias)
    Layer V3         = 96.28% (29805  / 30957   vias)
        Weight 1     = 96.28% (29805   vias)
        Un-optimized =  3.72% (1152    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 32
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1235170 micron
Total Number of Contacts =             275988
Total Number of Wires =                227204
Total Number of PtConns =              5694
Total Number of Routed Wires =       227204
Total Routed Wire Length =           1234182 micron
Total Number of Routed Contacts =       275988
	Layer             M1 :      21133 micron
	Layer             M2 :     328429 micron
	Layer             M3 :     506465 micron
	Layer             M4 :     190082 micron
	Layer             B1 :     124555 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        474
	Via         via4_1x2 :       5991
	Via         via4_2x1 :        503
	Via             via3 :       1152
	Via         via3_2x1 :      26035
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1629
	Via        via3v_1x2 :          1
	Via             via2 :       6322
	Via            via2v :         16
	Via            via2h :         20
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      88232
	Via    via2(rot)_2x1 :          7
	Via    via2(rot)_1x2 :          4
	Via         via2_2x1 :      18439
	Via        via2v_1x2 :        553
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19689
	Via        via1(rot) :       4050
	Via            via1v :      12092
	Via            via1h :       2031
	Via       via1h(rot) :      24940
	Via         via1_2x1 :       8143
	Via    via1(rot)_1x2 :       2441
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6937
	Via        via1v_1x2 :      34069
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.33% (202377 / 275988 vias)
 
    Layer V1         = 47.11% (55937  / 118739  vias)
        Weight 1     = 47.11% (55937   vias)
        Un-optimized = 52.89% (62802   vias)
    Layer V2         = 94.41% (107453 / 113811  vias)
        Weight 1     = 94.41% (107453  vias)
        Un-optimized =  5.59% (6358    vias)
    Layer V3         = 96.28% (29805  / 30957   vias)
        Weight 1     = 96.28% (29805   vias)
        Un-optimized =  3.72% (1152    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.33% (202377 / 275988 vias)
 
    Layer V1         = 47.11% (55937  / 118739  vias)
    Layer V2         = 94.41% (107453 / 113811  vias)
    Layer V3         = 96.28% (29805  / 30957   vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.33% (202377 / 275988 vias)
 
    Layer V1         = 47.11% (55937  / 118739  vias)
        Weight 1     = 47.11% (55937   vias)
        Un-optimized = 52.89% (62802   vias)
    Layer V2         = 94.41% (107453 / 113811  vias)
        Weight 1     = 94.41% (107453  vias)
        Un-optimized =  5.59% (6358    vias)
    Layer V3         = 96.28% (29805  / 30957   vias)
        Weight 1     = 96.28% (29805   vias)
        Un-optimized =  3.72% (1152    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:08 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  157  Alloctr  158  Proc 2488 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
[ECO: End] Elapsed real time: 0:00:43 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:42 total=0:00:43
[ECO: End] Stage (MB): Used    3  Alloctr    3  Proc    0 
[ECO: End] Total (MB): Used   40  Alloctr   45  Proc 2488 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Nov 19 20:12:14 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 21.27 seconds
EKL_MT: elapsed time 22 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:13:06 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          4.41
  Critical Path Slack:           0.01
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.85
  Critical Path Slack:           4.28
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.05
  Critical Path Slack:          -0.39
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -0.86
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          5.24
  Critical Path Slack:          -0.22
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -1.14
  No. of Violating Paths:       13.00
  Worst Hold Violation:         -0.10
  Total Hold Violation:         -0.27
  No. of Hold Violations:        4.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.17
  Critical Path Slack:           1.48
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          1.72
  Critical Path Slack:           3.14
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.49
  Critical Path Slack:           4.30
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.25
  Critical Path Slack:           2.50
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          2.13
  Critical Path Slack:           2.96
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.78
  Critical Path Slack:           3.54
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31612
  Buf/Inv Cell Count:            6917
  Buf Cell Count:                2354
  Inv Cell Count:                4563
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26208
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    82387.199553
  Noncombinational Area: 46412.160410
  Buf/Inv Area:          12503.679979
  Total Buffer Area:          4752.96
  Total Inverter Area:        7750.72
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      655200.12
  Net YLength        :      558134.56
  -----------------------------------
  Cell Area:            128799.359963
  Design Area:          128799.359963
  Net Length        :      1213334.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         34060
  Nets With Violations:            20
  Max Trans Violations:             1
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              435.42
  -----------------------------------------
  Overall Compile Time:              442.42
  Overall Compile Wall Clock Time:   444.52

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.39  TNS: 2.01  Number of Violating Paths: 17  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.39  TNS: 2.01  Number of Violating Paths: 17  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.10  TNS: 0.27  Number of Violating Paths: 4  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.10  TNS: 0.27  Number of Violating Paths: 5  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3923 TNS: 2.0053  Number of Violating Path: 17
ROPT:    (HOLD) WNS: 0.0974 TNS: 0.2716  Number of Violating Path: 5
ROPT:    Number of DRC Violating Nets: 20
ROPT:    Number of Route Violation: 38 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Nov 19 20:13:08 2020

  Scenario: func1_wst   WNS: 0.39  TNS: 2.01  Number of Violating Paths: 17  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.39  TNS: 2.01  Number of Violating Paths: 17  (with Crosstalk delta delays)

  Nets with DRC Violations: 20
  Total moveable cell area: 126314.2
  Total fixed cell area: 308581.1
  Total physical cell area: 434895.4
  Core area: (182410 182410 1217410 1216010)


Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.



  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10  128808.3      0.39       2.0    2466.7 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_70_/D     -0.21  
    0:00:10  128809.6      0.39       2.0    2466.7 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_70_/D     -0.18  
    0:00:10  128816.0      0.39       2.0    2466.7 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_75_/D     -0.17  
    0:00:10  128825.0      0.39       2.0    2466.7 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_79_/D     -0.14  
    0:00:11  128828.2      0.39       2.0    2466.7 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_79_/D     -0.07  
    0:00:11  128837.1      0.39       2.0    2466.7 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_96_/D     -0.04  
    0:00:11  128839.4      0.39       2.0    2466.7 khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_96_/D     -0.00  

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:11  128840.0      0.39       2.0    2466.7 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/product[25]     -0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:13:21 2020
****************************************
Std cell utilization: 12.04%  (402625/(3343050-0))
(Non-fixed + Fixed)
Std cell utilization: 11.94%  (394859/(3343050-36270))
(Non-fixed only)
Chip area:            3343050  sites, bbox (182.41 182.41 1217.41 1216.01) um
Std cell area:        402625   sites, (non-fixed:394859 fixed:7766)
                      31556    cells, (non-fixed:31055  fixed:501)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      36270    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       254 
Avg. std cell width:  2.97 um 
Site array:           unit     (width: 0.20 um, height: 1.60 um, rows: 646)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:13:21 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         partial     3.20        0.80        via additive      ---
M3         partial     10000.00    10000.00    via additive      ---
M4         partial     10000.00    10000.00    via additive      ---
B1         partial     10000.00    10000.00    via additive      ---
B2         partial     10000.00    10000.00    via additive      ---
EA         partial     10000.00    10000.00    via additive      ---
OA         partial     10000.00    10000.00    via additive      ---
LB         partial     10000.00    10000.00    via additive      ---

Total 2 (out of 31055) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:13:21 2020
****************************************

No cell displacement.

Legalizing 2 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Thu Nov 19 20:13:22 2020
****************************************

avg cell displacement:    1.600 um ( 1.00 row height)
max cell displacement:    1.600 um ( 1.00 row height)
std deviation:            0.000 um ( 0.00 row height)
number of cell moved:         1 cells (out of 31055 cells)

Total 0 cells has large displacement (e.g. > 4.800 um or 3 row height)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
...100%

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 646 horizontal rows
    802 pre-routes for placement blockage/checking
    1523 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 96 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Nov 19 20:13:25 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Nov 19 20:13:29 2020
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Warning: Net i_CLK is unroutable due to layer constraint settings. Routing will leave this net open.  (ZRT-131)
[ECO: Extraction] Elapsed real time: 0:00:04 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Extraction] Stage (MB): Used   92  Alloctr   88  Proc    0 
[ECO: Extraction] Total (MB): Used  132  Alloctr  134  Proc 2495 
Num of eco nets = 33684
Num of open eco nets = 16
[ECO: Init] Elapsed real time: 0:00:04 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Init] Stage (MB): Used  103  Alloctr   99  Proc    0 
[ECO: Init] Total (MB): Used  144  Alloctr  145  Proc 2495 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  148  Alloctr  149  Proc 2495 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  208  Alloctr  210  Proc 2495 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 16
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
15 nets are partially connected,
 of which 15 are detail routed and 0 are global routed.
33661 nets are fully connected,
 of which 33661 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  219  Alloctr  221  Proc 2495 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   12  Proc    0 
[End of Build Congestion map] Total (MB): Used  216  Alloctr  233  Proc 2495 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  220  Alloctr  236  Proc 2495 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  220  Alloctr  236  Proc 2495 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  220  Alloctr  236  Proc 2495 
Initial. Routing result:
Initial. Both Dirs: Overflow =   292 Max = 4 GRCs =   237 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   289 Max = 4 (GRCs =  5) GRCs =   234 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   285 Max = 4 (GRCs =  5) GRCs =   230 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.38 0.01 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.6 22.7 10.1 3.52 0.22 1.28 0.41 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.5 12.9 2.45 0.74 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.6 0.00 7.34 0.42 0.00 1.50 0.08 0.04 0.00 0.00 0.00 0.00 0.00 0.00
B2       95.7 0.00 3.18 0.03 0.00 0.96 0.01 0.01 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.2 7.25 3.78 0.83 0.03 0.69 0.08 0.02 0.00 0.00 0.03 0.00 0.00 0.00


Initial. Total Wire Length = 12.86
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 4.74
Initial. Layer M3 wire length = 8.12
Initial. Layer M4 wire length = 0.00
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 15
Initial. Via via1 count = 9
Initial. Via via2 count = 6
Initial. Via via3 count = 0
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  220  Alloctr  236  Proc 2495 
phase1. Routing result:
phase1. Both Dirs: Overflow =   292 Max = 4 GRCs =   237 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   289 Max = 4 (GRCs =  5) GRCs =   234 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   285 Max = 4 (GRCs =  5) GRCs =   230 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.38 0.01 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.6 22.7 10.1 3.52 0.22 1.28 0.41 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.5 12.9 2.45 0.74 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.6 0.00 7.34 0.42 0.00 1.50 0.08 0.04 0.00 0.00 0.00 0.00 0.00 0.00
B2       95.7 0.00 3.18 0.03 0.00 0.96 0.01 0.01 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.2 7.25 3.78 0.83 0.03 0.69 0.08 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase1. Total Wire Length = 12.86
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 4.74
phase1. Layer M3 wire length = 8.12
phase1. Layer M4 wire length = 0.00
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 15
phase1. Via via1 count = 9
phase1. Via via2 count = 6
phase1. Via via3 count = 0
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  220  Alloctr  236  Proc 2495 
phase2. Routing result:
phase2. Both Dirs: Overflow =   292 Max = 4 GRCs =   237 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   289 Max = 4 (GRCs =  5) GRCs =   234 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   285 Max = 4 (GRCs =  5) GRCs =   230 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       97.5 2.38 0.01 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       69.4 21.2 6.60 2.04 0.03 0.44 0.14 0.01 0.00 0.00 0.09 0.01 0.00 0.02
M3       61.6 22.7 10.1 3.52 0.22 1.28 0.41 0.12 0.02 0.00 0.00 0.00 0.00 0.00
M4       83.5 12.9 2.45 0.74 0.02 0.12 0.04 0.00 0.00 0.00 0.09 0.00 0.00 0.00
B1       90.6 0.00 7.34 0.42 0.00 1.50 0.08 0.04 0.00 0.00 0.00 0.00 0.00 0.00
B2       95.7 0.00 3.18 0.03 0.00 0.96 0.01 0.01 0.00 0.00 0.02 0.00 0.00 0.00
EA       99.0 0.00 0.00 0.00 0.00 0.96 0.00 0.00 0.00 0.00 0.01 0.00 0.00 0.00
OA       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
LB       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    87.2 7.25 3.78 0.83 0.03 0.69 0.08 0.02 0.00 0.00 0.03 0.00 0.00 0.00


phase2. Total Wire Length = 12.86
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 4.74
phase2. Layer M3 wire length = 8.12
phase2. Layer M4 wire length = 0.00
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 15
phase2. Via via1 count = 9
phase2. Via via2 count = 6
phase2. Via via3 count = 0
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  220  Alloctr  236  Proc 2495 

Congestion utilization per direction:
Average vertical track utilization   =  3.94 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.52 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -54  Proc    0 
[GR: Done] Total (MB): Used  205  Alloctr  206  Proc 2495 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used   56  Alloctr   56  Proc    0 
[GR: Done] Total (MB): Used  205  Alloctr  206  Proc 2495 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Global Routing] Total (MB): Used  154  Alloctr  156  Proc 2495 
[ECO: GR] Elapsed real time: 0:00:09 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[ECO: GR] Stage (MB): Used  114  Alloctr  110  Proc    0 
[ECO: GR] Total (MB): Used  154  Alloctr  156  Proc 2495 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  155  Alloctr  156  Proc 2495 

Start initial assignment
Routed partition 1/4       
Routed partition 2/4       
Routed partition 3/4       
Routed partition 4/4       

Number of wires with overlap after iteration 0 = 16 of 39


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  155  Alloctr  156  Proc 2495 

Reroute to fix overlaps
Routed partition 1/4       
Routed partition 2/4       
Routed partition 3/4       
Routed partition 4/4       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  155  Alloctr  156  Proc 2495 

Number of wires with overlap after iteration 1 = 12 of 26


Wire length and via report:
---------------------------
Number of M1 wires: 2 		 CONT1: 0
Number of M2 wires: 11 		 via1: 19
Number of M3 wires: 12 		 via2: 16
Number of M4 wires: 1 		 via3: 2
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 26 		 vias: 37

Total M1 wire length: 0.4
Total M2 wire length: 4.4
Total M3 wire length: 12.5
Total M4 wire length: 1.5
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 18.7

Longest M1 wire length: 0.2
Longest M2 wire length: 1.3
Longest M3 wire length: 4.2
Longest M4 wire length: 1.5
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  150  Alloctr  152  Proc 2495 
[ECO: CDR] Elapsed real time: 0:00:10 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[ECO: CDR] Stage (MB): Used  109  Alloctr  106  Proc    0 
[ECO: CDR] Total (MB): Used  150  Alloctr  152  Proc 2495 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	0
Checked	19/484 Partitions, Violations =	0
Checked	38/484 Partitions, Violations =	9
Checked	57/484 Partitions, Violations =	11
Checked	76/484 Partitions, Violations =	14
Checked	95/484 Partitions, Violations =	14
Checked	114/484 Partitions, Violations =	14
Checked	133/484 Partitions, Violations =	14
Checked	152/484 Partitions, Violations =	14
Checked	171/484 Partitions, Violations =	16
Checked	190/484 Partitions, Violations =	38
Checked	209/484 Partitions, Violations =	41
Checked	228/484 Partitions, Violations =	41
Checked	247/484 Partitions, Violations =	43
Checked	266/484 Partitions, Violations =	44
Checked	285/484 Partitions, Violations =	87
Checked	304/484 Partitions, Violations =	88
Checked	323/484 Partitions, Violations =	88
Checked	342/484 Partitions, Violations =	88
Checked	361/484 Partitions, Violations =	90
Checked	380/484 Partitions, Violations =	90
Checked	399/484 Partitions, Violations =	90
Checked	418/484 Partitions, Violations =	91
Checked	437/484 Partitions, Violations =	91
Checked	456/484 Partitions, Violations =	94
Checked	475/484 Partitions, Violations =	97

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	97

[DRC CHECK] Elapsed real time: 0:00:15 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  175  Alloctr  177  Proc 2495 

Total Wire Length =                    1235182 micron
Total Number of Contacts =             275998
Total Number of Wires =                227193
Total Number of PtConns =              5700
Total Number of Routed Wires =       227193
Total Routed Wire Length =           1234195 micron
Total Number of Routed Contacts =       275998
	Layer             M1 :      21133 micron
	Layer             M2 :     328432 micron
	Layer             M3 :     506473 micron
	Layer             M4 :     190084 micron
	Layer             B1 :     124556 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        474
	Via         via4_1x2 :       5991
	Via         via4_2x1 :        503
	Via             via3 :       1154
	Via         via3_2x1 :      26035
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1629
	Via        via3v_1x2 :          1
	Via             via2 :       6331
	Via            via2v :         16
	Via            via2h :         20
	Via     via2_fat_1x4 :          1
	Via         via2_2x1 :      18439
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          7
	Via         via2_1x2 :      88229
	Via        via2v_1x2 :        553
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19690
	Via        via1(rot) :       4050
	Via            via1v :      12089
	Via            via1h :       2031
	Via       via1h(rot) :      24949
	Via         via1_2x1 :       8143
	Via    via1(rot)_1x2 :       2441
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6937
	Via        via1v_1x2 :      34064
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.32% (202369 / 275998 vias)
 
    Layer V1         = 47.10% (55932  / 118741  vias)
        Weight 1     = 47.10% (55932   vias)
        Un-optimized = 52.90% (62809   vias)
    Layer V2         = 94.41% (107450 / 113817  vias)
        Weight 1     = 94.41% (107450  vias)
        Un-optimized =  5.59% (6367    vias)
    Layer V3         = 96.27% (29805  / 30959   vias)
        Weight 1     = 96.27% (29805   vias)
        Un-optimized =  3.73% (1154    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.32% (202369 / 275998 vias)
 
    Layer V1         = 47.10% (55932  / 118741  vias)
    Layer V2         = 94.41% (107450 / 113817  vias)
    Layer V3         = 96.27% (29805  / 30959   vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.32% (202369 / 275998 vias)
 
    Layer V1         = 47.10% (55932  / 118741  vias)
        Weight 1     = 47.10% (55932   vias)
        Un-optimized = 52.90% (62809   vias)
    Layer V2         = 94.41% (107450 / 113817  vias)
        Weight 1     = 94.41% (107450  vias)
        Un-optimized =  5.59% (6367    vias)
    Layer V3         = 96.27% (29805  / 30959   vias)
        Weight 1     = 96.27% (29805   vias)
        Un-optimized =  3.73% (1154    vias)
    Layer W0         = 93.20% (6494   / 6968    vias)
        Weight 1     = 93.20% (6494    vias)
        Un-optimized =  6.80% (474     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  176  Alloctr  177  Proc 2495 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/22 Partitions, Violations =	77
Routed	2/22 Partitions, Violations =	67
Routed	3/22 Partitions, Violations =	58
Routed	4/22 Partitions, Violations =	50
Routed	5/22 Partitions, Violations =	50
Routed	6/22 Partitions, Violations =	50
Routed	7/22 Partitions, Violations =	49
Routed	8/22 Partitions, Violations =	49
Routed	9/22 Partitions, Violations =	49
Routed	10/22 Partitions, Violations =	49
Routed	11/22 Partitions, Violations =	45
Routed	12/22 Partitions, Violations =	34
Routed	13/22 Partitions, Violations =	35
Routed	14/22 Partitions, Violations =	36
Routed	15/22 Partitions, Violations =	37
Routed	16/22 Partitions, Violations =	36
Routed	17/22 Partitions, Violations =	37
Routed	18/22 Partitions, Violations =	36
Routed	19/22 Partitions, Violations =	38
Routed	20/22 Partitions, Violations =	37
Routed	21/22 Partitions, Violations =	37
Routed	22/22 Partitions, Violations =	36

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	36
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 2
	Less than minimum edge length : 11
	Less than minimum width : 10
	Short : 13

[Iter 0] Elapsed real time: 0:00:16 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 0] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 0] Total (MB): Used  175  Alloctr  177  Proc 2495 

End DR iteration 0 with 22 parts

Start DR iteration 1: non-uniform partition
Routed	1/21 Partitions, Violations =	36
Routed	2/21 Partitions, Violations =	36
Routed	3/21 Partitions, Violations =	36
Routed	4/21 Partitions, Violations =	36
Routed	5/21 Partitions, Violations =	35
Routed	6/21 Partitions, Violations =	34
Routed	7/21 Partitions, Violations =	34
Routed	8/21 Partitions, Violations =	34
Routed	9/21 Partitions, Violations =	33
Routed	10/21 Partitions, Violations =	31
Routed	11/21 Partitions, Violations =	32
Routed	12/21 Partitions, Violations =	32
Routed	13/21 Partitions, Violations =	32
Routed	14/21 Partitions, Violations =	32
Routed	15/21 Partitions, Violations =	32
Routed	16/21 Partitions, Violations =	32
Routed	17/21 Partitions, Violations =	32
Routed	18/21 Partitions, Violations =	32
Routed	19/21 Partitions, Violations =	32
Routed	20/21 Partitions, Violations =	32
Routed	21/21 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 10
	Less than minimum width : 7
	Short : 13
	Internal-only types : 1

[Iter 1] Elapsed real time: 0:00:16 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 1] Total (MB): Used  175  Alloctr  177  Proc 2495 

End DR iteration 1 with 21 parts

Start DR iteration 2: non-uniform partition
Routed	1/21 Partitions, Violations =	31
Routed	2/21 Partitions, Violations =	30
Routed	3/21 Partitions, Violations =	30
Routed	4/21 Partitions, Violations =	30
Routed	5/21 Partitions, Violations =	30
Routed	6/21 Partitions, Violations =	30
Routed	7/21 Partitions, Violations =	29
Routed	8/21 Partitions, Violations =	28
Routed	9/21 Partitions, Violations =	27
Routed	10/21 Partitions, Violations =	27
Routed	11/21 Partitions, Violations =	28
Routed	12/21 Partitions, Violations =	29
Routed	13/21 Partitions, Violations =	29
Routed	14/21 Partitions, Violations =	29
Routed	15/21 Partitions, Violations =	29
Routed	16/21 Partitions, Violations =	29
Routed	17/21 Partitions, Violations =	29
Routed	18/21 Partitions, Violations =	29
Routed	19/21 Partitions, Violations =	29
Routed	20/21 Partitions, Violations =	28
Routed	21/21 Partitions, Violations =	27

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	27
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 10
	Less than minimum width : 4
	Short : 13

[Iter 2] Elapsed real time: 0:00:17 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Iter 2] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 2] Total (MB): Used  175  Alloctr  177  Proc 2495 

End DR iteration 2 with 21 parts

Start DR iteration 3: non-uniform partition
Routed	1/19 Partitions, Violations =	26
Routed	2/19 Partitions, Violations =	26
Routed	3/19 Partitions, Violations =	25
Routed	4/19 Partitions, Violations =	24
Routed	5/19 Partitions, Violations =	24
Routed	6/19 Partitions, Violations =	25
Routed	7/19 Partitions, Violations =	25
Routed	8/19 Partitions, Violations =	26
Routed	9/19 Partitions, Violations =	27
Routed	10/19 Partitions, Violations =	28
Routed	11/19 Partitions, Violations =	29
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	33
Routed	14/19 Partitions, Violations =	33
Routed	15/19 Partitions, Violations =	33
Routed	16/19 Partitions, Violations =	33
Routed	17/19 Partitions, Violations =	33
Routed	18/19 Partitions, Violations =	33
Routed	19/19 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 13
	Less than minimum width : 7
	Short : 13

[Iter 3] Elapsed real time: 0:00:17 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
[Iter 3] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 3] Total (MB): Used  175  Alloctr  177  Proc 2495 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	31
Routed	4/19 Partitions, Violations =	31
Routed	5/19 Partitions, Violations =	31
Routed	6/19 Partitions, Violations =	31
Routed	7/19 Partitions, Violations =	30
Routed	8/19 Partitions, Violations =	31
Routed	9/19 Partitions, Violations =	32
Routed	10/19 Partitions, Violations =	32
Routed	11/19 Partitions, Violations =	32
Routed	12/19 Partitions, Violations =	33
Routed	13/19 Partitions, Violations =	34
Routed	14/19 Partitions, Violations =	34
Routed	15/19 Partitions, Violations =	34
Routed	16/19 Partitions, Violations =	34
Routed	17/19 Partitions, Violations =	34
Routed	18/19 Partitions, Violations =	34
Routed	19/19 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 13
	Less than minimum width : 8
	Short : 13

[Iter 4] Elapsed real time: 0:00:18 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 4] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 4] Total (MB): Used  175  Alloctr  177  Proc 2495 

End DR iteration 4 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


DR finished with 34 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	Less than minimum edge length : 13
	Less than minimum width : 8
	Short : 13


Total Wire Length =                    1235182 micron
Total Number of Contacts =             275998
Total Number of Wires =                227196
Total Number of PtConns =              5705
Total Number of Routed Wires =       227196
Total Routed Wire Length =           1234193 micron
Total Number of Routed Contacts =       275998
	Layer             M1 :      21133 micron
	Layer             M2 :     328426 micron
	Layer             M3 :     506473 micron
	Layer             M4 :     190090 micron
	Layer             B1 :     124556 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        475
	Via         via4_1x2 :       5990
	Via         via4_2x1 :        503
	Via             via3 :       1156
	Via         via3_2x1 :      26034
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1628
	Via        via3v_1x2 :          1
	Via             via2 :       6335
	Via            via2v :         16
	Via            via2h :         20
	Via     via2_fat_1x4 :          1
	Via         via2_2x1 :      18439
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          7
	Via         via2_1x2 :      88227
	Via        via2v_1x2 :        553
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19692
	Via        via1(rot) :       4055
	Via            via1v :      12090
	Via            via1h :       2030
	Via       via1h(rot) :      24940
	Via         via1_2x1 :       8143
	Via    via1(rot)_1x2 :       2440
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6938
	Via        via1v_1x2 :      34064
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.32% (202364 / 275998 vias)
 
    Layer V1         = 47.10% (55932  / 118739  vias)
        Weight 1     = 47.10% (55932   vias)
        Un-optimized = 52.90% (62807   vias)
    Layer V2         = 94.40% (107448 / 113819  vias)
        Weight 1     = 94.40% (107448  vias)
        Un-optimized =  5.60% (6371    vias)
    Layer V3         = 96.27% (29803  / 30959   vias)
        Weight 1     = 96.27% (29803   vias)
        Un-optimized =  3.73% (1156    vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
        Weight 1     = 93.18% (6493    vias)
        Un-optimized =  6.82% (475     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.32% (202364 / 275998 vias)
 
    Layer V1         = 47.10% (55932  / 118739  vias)
    Layer V2         = 94.40% (107448 / 113819  vias)
    Layer V3         = 96.27% (29803  / 30959   vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.32% (202364 / 275998 vias)
 
    Layer V1         = 47.10% (55932  / 118739  vias)
        Weight 1     = 47.10% (55932   vias)
        Un-optimized = 52.90% (62807   vias)
    Layer V2         = 94.40% (107448 / 113819  vias)
        Weight 1     = 94.40% (107448  vias)
        Un-optimized =  5.60% (6371    vias)
    Layer V3         = 96.27% (29803  / 30959   vias)
        Weight 1     = 96.27% (29803   vias)
        Un-optimized =  3.73% (1156    vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
        Weight 1     = 93.18% (6493    vias)
        Un-optimized =  6.82% (475     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:18 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used  169  Alloctr  170  Proc 2495 

Begin timing soft drc check ...

Created 23 soft drcs

Information: Merged away 5 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	52
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  169  Alloctr  171  Proc 2495 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/9 Partitions, Violations =	34
Routed	2/9 Partitions, Violations =	34
Routed	3/9 Partitions, Violations =	34
Routed	4/9 Partitions, Violations =	34
Routed	5/9 Partitions, Violations =	34
Routed	6/9 Partitions, Violations =	34
Routed	7/9 Partitions, Violations =	35
Routed	8/9 Partitions, Violations =	35
Routed	9/9 Partitions, Violations =	35

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	37
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 13
	Less than minimum width : 8
	Short : 13
	Internal Soft Spacing types : 2

[Iter 0] Elapsed real time: 0:00:19 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 0] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 0] Total (MB): Used  177  Alloctr  179  Proc 2495 

End DR iteration 0 with 9 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	35

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	36
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 13
	Less than minimum width : 8
	Short : 13
	Internal Soft Spacing types : 1

[Iter 1] Elapsed real time: 0:00:19 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 1] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Iter 1] Total (MB): Used  177  Alloctr  179  Proc 2495 

End DR iteration 1 with 1 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:19 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR] Total (MB): Used  160  Alloctr  162  Proc 2495 
[DR: Done] Elapsed real time: 0:00:19 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR: Done] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR: Done] Total (MB): Used  160  Alloctr  162  Proc 2495 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Net 9 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n195
Net 10 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n78
Net 11 = khu_sensor_top/ads1292_filter/iir_notch/n823
Net 12 = khu_sensor_top/ads1292_filter/iir_notch/n825
Net 13 = khu_sensor_top/ads1292_filter/iir_notch/n826
Net 14 = khu_sensor_top/ads1292_filter/iir_notch/n680
Net 15 = khu_sensor_top/ads1292_filter/iir_notch/n638
Net 16 = khu_sensor_top/ads1292_filter/iir_notch/n640
Net 17 = khu_sensor_top/ads1292_filter/iir_notch/n665
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/n237
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/n238
Net 20 = khu_sensor_top/ads1292_filter/iir_notch/n265
Net 21 = khu_sensor_top/ads1292_filter/iir_notch/n267
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/n273
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/n279
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/n281
Net 25 = khu_sensor_top/ads1292_filter/iir_notch/n283
Net 26 = khu_sensor_top/ads1292_filter/iir_lpf/add/n39
Net 27 = khu_sensor_top/ads1292_filter/iir_notch/n134
Net 28 = i_CLK
Net 29 = VSS
Net 30 = khu_sensor_top/ads1292_filter/iir_lpf/add/n284
Net 31 = khu_sensor_top/ads1292_filter/iir_notch/n1832
Net 32 = khu_sensor_top/ads1292_filter/iir_notch/n194
Net 33 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n28
Net 34 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n32
Net 35 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n30
Net 36 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n129
Net 37 = khu_sensor_top/ads1292_filter/iir_hpf/mult/N184
Net 38 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n272
Net 39 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n153
Net 40 = khu_sensor_top/ads1292_controller/r_clk_counter[3]
Net 41 = khu_sensor_top/ads1292_controller/r_clk_counter[4]
Net 42 = khu_sensor_top/ads1292_controller/r_clk_counter[5]
Total number of changed nets = 42 (out of 33684)

[DR: Done] Elapsed real time: 0:00:19 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR: Done] Stage (MB): Used    9  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  159  Alloctr  161  Proc 2495 
[ECO: DR] Elapsed real time: 0:00:29 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[ECO: DR] Stage (MB): Used  119  Alloctr  115  Proc    0 
[ECO: DR] Total (MB): Used  159  Alloctr  161  Proc 2495 

ECO Route finished with 1 open nets, of which 0 are frozen

ECO Route finished with 35 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	35
	Diff net via-cut spacing : 1
	Less than minimum edge length : 13
	Less than minimum width : 8
	Short : 13



Total Wire Length =                    1235182 micron
Total Number of Contacts =             275996
Total Number of Wires =                227199
Total Number of PtConns =              5706
Total Number of Routed Wires =       227199
Total Routed Wire Length =           1234193 micron
Total Number of Routed Contacts =       275996
	Layer             M1 :      21133 micron
	Layer             M2 :     328427 micron
	Layer             M3 :     506473 micron
	Layer             M4 :     190090 micron
	Layer             B1 :     124556 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        475
	Via         via4_1x2 :       5990
	Via         via4_2x1 :        503
	Via             via3 :       1156
	Via         via3_2x1 :      26034
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1628
	Via        via3v_1x2 :          1
	Via             via2 :       6337
	Via            via2v :         16
	Via            via2h :         20
	Via     via2_fat_1x4 :          1
	Via         via2_2x1 :      18439
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          7
	Via         via2_1x2 :      88224
	Via        via2v_1x2 :        552
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19693
	Via        via1(rot) :       4054
	Via            via1v :      12093
	Via            via1h :       2030
	Via       via1h(rot) :      24940
	Via         via1_2x1 :       8142
	Via    via1(rot)_1x2 :       2440
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6938
	Via        via1v_1x2 :      34062
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.32% (202357 / 275996 vias)
 
    Layer V1         = 47.10% (55929  / 118739  vias)
        Weight 1     = 47.10% (55929   vias)
        Un-optimized = 52.90% (62810   vias)
    Layer V2         = 94.40% (107444 / 113817  vias)
        Weight 1     = 94.40% (107444  vias)
        Un-optimized =  5.60% (6373    vias)
    Layer V3         = 96.27% (29803  / 30959   vias)
        Weight 1     = 96.27% (29803   vias)
        Un-optimized =  3.73% (1156    vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
        Weight 1     = 93.18% (6493    vias)
        Un-optimized =  6.82% (475     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.32% (202357 / 275996 vias)
 
    Layer V1         = 47.10% (55929  / 118739  vias)
    Layer V2         = 94.40% (107444 / 113817  vias)
    Layer V3         = 96.27% (29803  / 30959   vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.32% (202357 / 275996 vias)
 
    Layer V1         = 47.10% (55929  / 118739  vias)
        Weight 1     = 47.10% (55929   vias)
        Un-optimized = 52.90% (62810   vias)
    Layer V2         = 94.40% (107444 / 113817  vias)
        Weight 1     = 94.40% (107444  vias)
        Un-optimized =  5.60% (6373    vias)
    Layer V3         = 96.27% (29803  / 30959   vias)
        Weight 1     = 96.27% (29803   vias)
        Un-optimized =  3.73% (1156    vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
        Weight 1     = 93.18% (6493    vias)
        Un-optimized =  6.82% (475     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 35
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1235182 micron
Total Number of Contacts =             275996
Total Number of Wires =                227199
Total Number of PtConns =              5706
Total Number of Routed Wires =       227199
Total Routed Wire Length =           1234193 micron
Total Number of Routed Contacts =       275996
	Layer             M1 :      21133 micron
	Layer             M2 :     328427 micron
	Layer             M3 :     506473 micron
	Layer             M4 :     190090 micron
	Layer             B1 :     124556 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        475
	Via         via4_1x2 :       5990
	Via         via4_2x1 :        503
	Via             via3 :       1156
	Via         via3_2x1 :      26034
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1628
	Via        via3v_1x2 :          1
	Via             via2 :       6337
	Via            via2v :         16
	Via            via2h :         20
	Via     via2_fat_1x4 :          1
	Via         via2_2x1 :      18439
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          7
	Via         via2_1x2 :      88224
	Via        via2v_1x2 :        552
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19693
	Via        via1(rot) :       4054
	Via            via1v :      12093
	Via            via1h :       2030
	Via       via1h(rot) :      24940
	Via         via1_2x1 :       8142
	Via    via1(rot)_1x2 :       2440
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6938
	Via        via1v_1x2 :      34062
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.32% (202357 / 275996 vias)
 
    Layer V1         = 47.10% (55929  / 118739  vias)
        Weight 1     = 47.10% (55929   vias)
        Un-optimized = 52.90% (62810   vias)
    Layer V2         = 94.40% (107444 / 113817  vias)
        Weight 1     = 94.40% (107444  vias)
        Un-optimized =  5.60% (6373    vias)
    Layer V3         = 96.27% (29803  / 30959   vias)
        Weight 1     = 96.27% (29803   vias)
        Un-optimized =  3.73% (1156    vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
        Weight 1     = 93.18% (6493    vias)
        Un-optimized =  6.82% (475     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.32% (202357 / 275996 vias)
 
    Layer V1         = 47.10% (55929  / 118739  vias)
    Layer V2         = 94.40% (107444 / 113817  vias)
    Layer V3         = 96.27% (29803  / 30959   vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.32% (202357 / 275996 vias)
 
    Layer V1         = 47.10% (55929  / 118739  vias)
        Weight 1     = 47.10% (55929   vias)
        Un-optimized = 52.90% (62810   vias)
    Layer V2         = 94.40% (107444 / 113817  vias)
        Weight 1     = 94.40% (107444  vias)
        Un-optimized =  5.60% (6373    vias)
    Layer V3         = 96.27% (29803  / 30959   vias)
        Weight 1     = 96.27% (29803   vias)
        Un-optimized =  3.73% (1156    vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
        Weight 1     = 93.18% (6493    vias)
        Un-optimized =  6.82% (475     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  159  Alloctr  161  Proc 2495 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  163  Alloctr  165  Proc 2495 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  217  Alloctr  220  Proc 2495 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 446
Number of nets with min-layer-mode soft-cost-medium = 446
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 408
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33668 nets are fully connected,
 of which 33668 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  229  Alloctr  231  Proc 2495 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  226  Alloctr  244  Proc 2495 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  229  Alloctr  246  Proc 2495 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  229  Alloctr  246  Proc 2495 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  229  Alloctr  246  Proc 2495 
Initial. Routing result:
Initial. Both Dirs: Overflow =   301 Max = 4 GRCs =   240 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   298 Max = 4 (GRCs =  5) GRCs =   237 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   294 Max = 4 (GRCs =  5) GRCs =   233 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2084.24
Initial. Layer M1 wire length = 184.00
Initial. Layer M2 wire length = 829.89
Initial. Layer M3 wire length = 1067.16
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 37
Initial. Via via1 count = 7
Initial. Via via2 count = 27
Initial. Via via3 count = 3
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  229  Alloctr  246  Proc 2495 
phase1. Routing result:
phase1. Both Dirs: Overflow =   301 Max = 4 GRCs =   240 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   298 Max = 4 (GRCs =  5) GRCs =   237 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   294 Max = 4 (GRCs =  5) GRCs =   233 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2084.24
phase1. Layer M1 wire length = 184.00
phase1. Layer M2 wire length = 829.89
phase1. Layer M3 wire length = 1067.16
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 37
phase1. Via via1 count = 7
phase1. Via via2 count = 27
phase1. Via via3 count = 3
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  229  Alloctr  246  Proc 2495 
phase2. Routing result:
phase2. Both Dirs: Overflow =   301 Max = 4 GRCs =   240 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   298 Max = 4 (GRCs =  5) GRCs =   237 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   294 Max = 4 (GRCs =  5) GRCs =   233 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2084.24
phase2. Layer M1 wire length = 184.00
phase2. Layer M2 wire length = 829.89
phase2. Layer M3 wire length = 1067.16
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 37
phase2. Via via1 count = 7
phase2. Via via2 count = 27
phase2. Via via3 count = 3
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  229  Alloctr  246  Proc 2495 

Congestion utilization per direction:
Average vertical track utilization   =  4.20 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.77 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  214  Alloctr  215  Proc 2495 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  214  Alloctr  215  Proc 2495 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  164  Alloctr  166  Proc 2495 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  164  Alloctr  166  Proc 2495 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  164  Alloctr  166  Proc 2495 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 64 of 120


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  165  Alloctr  166  Proc 2495 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  165  Alloctr  166  Proc 2495 

Number of wires with overlap after iteration 1 = 24 of 92


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 49 		 via1: 7
Number of M3 wires: 39 		 via2: 46
Number of M4 wires: 3 		 via3: 5
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 92 		 vias: 58

Total M1 wire length: 183.0
Total M2 wire length: 831.9
Total M3 wire length: 1064.6
Total M4 wire length: 5.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2084.8

Longest M1 wire length: 183.0
Longest M2 wire length: 128.3
Longest M3 wire length: 158.6
Longest M4 wire length: 2.4
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0

Warning: Shape {243215 1288029 243315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {243215 1288025 243315 1288260}. The shape belongs to Net: TIEHIMTR_U214_net. (ZRT-543)
Warning: Shape {1151215 1288029 1151315 1288260} on layer M2 is not on min manufacturing grid. Snap it to {1151215 1288025 1151315 1288260}. The shape belongs to Net: TIEHIMTR_U213_net. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  160  Alloctr  162  Proc 2495 
[SPCL ECO: CDR] Elapsed real time: 0:00:03 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  160  Alloctr  162  Proc 2495 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	35
Checked	19/484 Partitions, Violations =	35
Checked	38/484 Partitions, Violations =	36
Checked	57/484 Partitions, Violations =	37
Checked	76/484 Partitions, Violations =	45
Checked	95/484 Partitions, Violations =	45
Checked	114/484 Partitions, Violations =	45
Checked	133/484 Partitions, Violations =	45
Checked	152/484 Partitions, Violations =	45
Checked	171/484 Partitions, Violations =	46
Checked	190/484 Partitions, Violations =	52
Checked	209/484 Partitions, Violations =	69
Checked	228/484 Partitions, Violations =	69
Checked	247/484 Partitions, Violations =	74
Checked	266/484 Partitions, Violations =	74
Checked	285/484 Partitions, Violations =	74
Checked	304/484 Partitions, Violations =	74
Checked	323/484 Partitions, Violations =	74
Checked	342/484 Partitions, Violations =	74
Checked	361/484 Partitions, Violations =	74
Checked	380/484 Partitions, Violations =	74
Checked	399/484 Partitions, Violations =	74
Checked	418/484 Partitions, Violations =	74
Checked	437/484 Partitions, Violations =	74
Checked	456/484 Partitions, Violations =	81
Checked	475/484 Partitions, Violations =	89

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	89

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  176  Alloctr  178  Proc 2495 

Total Wire Length =                    1235180 micron
Total Number of Contacts =             275985
Total Number of Wires =                227186
Total Number of PtConns =              5701
Total Number of Routed Wires =       227186
Total Routed Wire Length =           1234192 micron
Total Number of Routed Contacts =       275985
	Layer             M1 :      21061 micron
	Layer             M2 :     328430 micron
	Layer             M3 :     506545 micron
	Layer             M4 :     190084 micron
	Layer             B1 :     124556 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        475
	Via         via4_1x2 :       5990
	Via         via4_2x1 :        503
	Via             via3 :       1154
	Via         via3_2x1 :      26034
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1628
	Via        via3v_1x2 :          1
	Via             via2 :       6332
	Via            via2v :         15
	Via            via2h :         19
	Via     via2_fat_1x4 :          1
	Via         via2_2x1 :      18439
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          7
	Via         via2_1x2 :      88224
	Via        via2v_1x2 :        552
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19691
	Via        via1(rot) :       4054
	Via            via1v :      12093
	Via            via1h :       2030
	Via       via1h(rot) :      24940
	Via         via1_2x1 :       8142
	Via    via1(rot)_1x2 :       2440
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6938
	Via        via1v_1x2 :      34062
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.32% (202357 / 275985 vias)
 
    Layer V1         = 47.10% (55929  / 118737  vias)
        Weight 1     = 47.10% (55929   vias)
        Un-optimized = 52.90% (62808   vias)
    Layer V2         = 94.41% (107444 / 113810  vias)
        Weight 1     = 94.41% (107444  vias)
        Un-optimized =  5.59% (6366    vias)
    Layer V3         = 96.27% (29803  / 30957   vias)
        Weight 1     = 96.27% (29803   vias)
        Un-optimized =  3.73% (1154    vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
        Weight 1     = 93.18% (6493    vias)
        Un-optimized =  6.82% (475     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.32% (202357 / 275985 vias)
 
    Layer V1         = 47.10% (55929  / 118737  vias)
    Layer V2         = 94.41% (107444 / 113810  vias)
    Layer V3         = 96.27% (29803  / 30957   vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.32% (202357 / 275985 vias)
 
    Layer V1         = 47.10% (55929  / 118737  vias)
        Weight 1     = 47.10% (55929   vias)
        Un-optimized = 52.90% (62808   vias)
    Layer V2         = 94.41% (107444 / 113810  vias)
        Weight 1     = 94.41% (107444  vias)
        Un-optimized =  5.59% (6366    vias)
    Layer V3         = 96.27% (29803  / 30957   vias)
        Weight 1     = 96.27% (29803   vias)
        Un-optimized =  3.73% (1154    vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
        Weight 1     = 93.18% (6493    vias)
        Un-optimized =  6.82% (475     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  177  Alloctr  178  Proc 2495 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/21 Partitions, Violations =	80
Routed	2/21 Partitions, Violations =	73
Routed	3/21 Partitions, Violations =	66
Routed	4/21 Partitions, Violations =	58
Routed	5/21 Partitions, Violations =	51
Routed	6/21 Partitions, Violations =	46
Routed	7/21 Partitions, Violations =	40
Routed	8/21 Partitions, Violations =	39
Routed	9/21 Partitions, Violations =	39
Routed	10/21 Partitions, Violations =	39
Routed	11/21 Partitions, Violations =	38
Routed	12/21 Partitions, Violations =	39
Routed	13/21 Partitions, Violations =	38
Routed	14/21 Partitions, Violations =	38
Routed	15/21 Partitions, Violations =	39
Routed	16/21 Partitions, Violations =	38
Routed	17/21 Partitions, Violations =	37
Routed	18/21 Partitions, Violations =	35
Routed	19/21 Partitions, Violations =	34
Routed	20/21 Partitions, Violations =	33
Routed	21/21 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  176  Alloctr  178  Proc 2495 

End DR iteration 0 with 21 parts

Start DR iteration 1: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	32
Routed	4/19 Partitions, Violations =	32
Routed	5/19 Partitions, Violations =	31
Routed	6/19 Partitions, Violations =	31
Routed	7/19 Partitions, Violations =	31
Routed	8/19 Partitions, Violations =	32
Routed	9/19 Partitions, Violations =	33
Routed	10/19 Partitions, Violations =	34
Routed	11/19 Partitions, Violations =	35
Routed	12/19 Partitions, Violations =	37
Routed	13/19 Partitions, Violations =	39
Routed	14/19 Partitions, Violations =	39
Routed	15/19 Partitions, Violations =	39
Routed	16/19 Partitions, Violations =	39
Routed	17/19 Partitions, Violations =	39
Routed	18/19 Partitions, Violations =	39
Routed	19/19 Partitions, Violations =	39

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	39
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 13
	Less than minimum width : 12
	Short : 13

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  176  Alloctr  178  Proc 2495 

End DR iteration 1 with 19 parts

Start DR iteration 2: non-uniform partition
Routed	1/19 Partitions, Violations =	38
Routed	2/19 Partitions, Violations =	37
Routed	3/19 Partitions, Violations =	37
Routed	4/19 Partitions, Violations =	37
Routed	5/19 Partitions, Violations =	35
Routed	6/19 Partitions, Violations =	35
Routed	7/19 Partitions, Violations =	34
Routed	8/19 Partitions, Violations =	33
Routed	9/19 Partitions, Violations =	33
Routed	10/19 Partitions, Violations =	33
Routed	11/19 Partitions, Violations =	33
Routed	12/19 Partitions, Violations =	32
Routed	13/19 Partitions, Violations =	33
Routed	14/19 Partitions, Violations =	33
Routed	15/19 Partitions, Violations =	33
Routed	16/19 Partitions, Violations =	33
Routed	17/19 Partitions, Violations =	33
Routed	18/19 Partitions, Violations =	33
Routed	19/19 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 12
	Less than minimum width : 7
	Short : 13

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  176  Alloctr  178  Proc 2495 

End DR iteration 2 with 19 parts

Start DR iteration 3: non-uniform partition
Routed	1/19 Partitions, Violations =	33
Routed	2/19 Partitions, Violations =	33
Routed	3/19 Partitions, Violations =	33
Routed	4/19 Partitions, Violations =	33
Routed	5/19 Partitions, Violations =	32
Routed	6/19 Partitions, Violations =	32
Routed	7/19 Partitions, Violations =	30
Routed	8/19 Partitions, Violations =	31
Routed	9/19 Partitions, Violations =	32
Routed	10/19 Partitions, Violations =	32
Routed	11/19 Partitions, Violations =	32
Routed	12/19 Partitions, Violations =	32
Routed	13/19 Partitions, Violations =	34
Routed	14/19 Partitions, Violations =	34
Routed	15/19 Partitions, Violations =	34
Routed	16/19 Partitions, Violations =	34
Routed	17/19 Partitions, Violations =	34
Routed	18/19 Partitions, Violations =	34
Routed	19/19 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 12
	Less than minimum width : 8
	Short : 13

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 3] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 3] Total (MB): Used  176  Alloctr  178  Proc 2495 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	31
Routed	4/19 Partitions, Violations =	31
Routed	5/19 Partitions, Violations =	29
Routed	6/19 Partitions, Violations =	29
Routed	7/19 Partitions, Violations =	29
Routed	8/19 Partitions, Violations =	29
Routed	9/19 Partitions, Violations =	29
Routed	10/19 Partitions, Violations =	30
Routed	11/19 Partitions, Violations =	29
Routed	12/19 Partitions, Violations =	30
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 10
	Less than minimum width : 8
	Short : 13

[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 4] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 4] Total (MB): Used  176  Alloctr  178  Proc 2495 

End DR iteration 4 with 19 parts

Start DR iteration 5: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	31
Routed	3/19 Partitions, Violations =	31
Routed	4/19 Partitions, Violations =	29
Routed	5/19 Partitions, Violations =	27
Routed	6/19 Partitions, Violations =	27
Routed	7/19 Partitions, Violations =	27
Routed	8/19 Partitions, Violations =	26
Routed	9/19 Partitions, Violations =	27
Routed	10/19 Partitions, Violations =	28
Routed	11/19 Partitions, Violations =	30
Routed	12/19 Partitions, Violations =	30
Routed	13/19 Partitions, Violations =	31
Routed	14/19 Partitions, Violations =	31
Routed	15/19 Partitions, Violations =	31
Routed	16/19 Partitions, Violations =	31
Routed	17/19 Partitions, Violations =	31
Routed	18/19 Partitions, Violations =	31
Routed	19/19 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	@@@@ Total number of instance ports with antenna violations =	6

	Diff net via-cut spacing : 1
	Less than minimum edge length : 10
	Less than minimum width : 7
	Short : 13

[Iter 5] Elapsed real time: 0:00:04 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 5] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 5] Total (MB): Used  176  Alloctr  178  Proc 2495 

End DR iteration 5 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Net 9 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n195
Net 10 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n78
Net 11 = khu_sensor_top/ads1292_filter/iir_notch/n823
Net 12 = khu_sensor_top/ads1292_filter/iir_notch/n825
Net 13 = khu_sensor_top/ads1292_filter/iir_notch/n826
Net 14 = khu_sensor_top/ads1292_filter/iir_notch/n680
Net 15 = khu_sensor_top/ads1292_filter/iir_notch/n638
Net 16 = khu_sensor_top/ads1292_filter/iir_notch/n640
Net 17 = khu_sensor_top/ads1292_filter/iir_notch/n665
Net 18 = khu_sensor_top/ads1292_filter/iir_notch/n237
Net 19 = khu_sensor_top/ads1292_filter/iir_notch/n238
Net 20 = khu_sensor_top/ads1292_filter/iir_notch/n265
Net 21 = khu_sensor_top/ads1292_filter/iir_notch/n267
Net 22 = khu_sensor_top/ads1292_filter/iir_notch/n273
Net 23 = khu_sensor_top/ads1292_filter/iir_notch/n279
Net 24 = khu_sensor_top/ads1292_filter/iir_notch/n281
Net 25 = khu_sensor_top/ads1292_filter/iir_notch/n283
Net 26 = khu_sensor_top/ads1292_filter/iir_lpf/add/n39
Net 27 = khu_sensor_top/ads1292_filter/iir_notch/n134
Net 28 = i_CLK
Net 29 = VSS
Net 30 = khu_sensor_top/ads1292_filter/iir_lpf/add/n284
Net 31 = khu_sensor_top/ads1292_filter/iir_notch/n1832
Net 32 = khu_sensor_top/ads1292_filter/iir_notch/n194
Net 33 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n28
Net 34 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n32
Net 35 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n30
Net 36 = khu_sensor_top/ads1292_filter/iir_notch/add_2/gte_x_5/n129
Net 37 = khu_sensor_top/ads1292_filter/iir_hpf/mult/N184
Net 38 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n272
Net 39 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n153
Net 40 = khu_sensor_top/ads1292_controller/r_clk_counter[3]
Net 41 = khu_sensor_top/ads1292_controller/r_clk_counter[4]
Net 42 = khu_sensor_top/ads1292_controller/r_clk_counter[5]
Total number of changed nets = 42 (out of 33684)

[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  160  Alloctr  161  Proc 2495 
[SPCL ECO: DR] Elapsed real time: 0:00:08 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: DR] Total (MB): Used  160  Alloctr  161  Proc 2495 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 31 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	31
	Diff net via-cut spacing : 1
	Less than minimum edge length : 10
	Less than minimum width : 7
	Short : 13



Total Wire Length =                    1235180 micron
Total Number of Contacts =             275991
Total Number of Wires =                227198
Total Number of PtConns =              5704
Total Number of Routed Wires =       227198
Total Routed Wire Length =           1234191 micron
Total Number of Routed Contacts =       275991
	Layer             M1 :      21061 micron
	Layer             M2 :     328430 micron
	Layer             M3 :     506545 micron
	Layer             M4 :     190084 micron
	Layer             B1 :     124556 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        475
	Via         via4_1x2 :       5990
	Via         via4_2x1 :        503
	Via             via3 :       1154
	Via         via3_2x1 :      26034
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1628
	Via        via3v_1x2 :          1
	Via             via2 :       6336
	Via            via2v :         16
	Via            via2h :         20
	Via     via2_fat_1x4 :          1
	Via         via2_2x1 :      18439
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          7
	Via         via2_1x2 :      88224
	Via        via2v_1x2 :        552
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19691
	Via        via1(rot) :       4054
	Via            via1v :      12093
	Via            via1h :       2030
	Via       via1h(rot) :      24940
	Via         via1_2x1 :       8142
	Via    via1(rot)_1x2 :       2440
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6938
	Via        via1v_1x2 :      34062
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.32% (202357 / 275991 vias)
 
    Layer V1         = 47.10% (55929  / 118737  vias)
        Weight 1     = 47.10% (55929   vias)
        Un-optimized = 52.90% (62808   vias)
    Layer V2         = 94.40% (107444 / 113816  vias)
        Weight 1     = 94.40% (107444  vias)
        Un-optimized =  5.60% (6372    vias)
    Layer V3         = 96.27% (29803  / 30957   vias)
        Weight 1     = 96.27% (29803   vias)
        Un-optimized =  3.73% (1154    vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
        Weight 1     = 93.18% (6493    vias)
        Un-optimized =  6.82% (475     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.32% (202357 / 275991 vias)
 
    Layer V1         = 47.10% (55929  / 118737  vias)
    Layer V2         = 94.40% (107444 / 113816  vias)
    Layer V3         = 96.27% (29803  / 30957   vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.32% (202357 / 275991 vias)
 
    Layer V1         = 47.10% (55929  / 118737  vias)
        Weight 1     = 47.10% (55929   vias)
        Un-optimized = 52.90% (62808   vias)
    Layer V2         = 94.40% (107444 / 113816  vias)
        Weight 1     = 94.40% (107444  vias)
        Un-optimized =  5.60% (6372    vias)
    Layer V3         = 96.27% (29803  / 30957   vias)
        Weight 1     = 96.27% (29803   vias)
        Un-optimized =  3.73% (1154    vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
        Weight 1     = 93.18% (6493    vias)
        Un-optimized =  6.82% (475     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 31
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1235180 micron
Total Number of Contacts =             275991
Total Number of Wires =                227198
Total Number of PtConns =              5704
Total Number of Routed Wires =       227198
Total Routed Wire Length =           1234191 micron
Total Number of Routed Contacts =       275991
	Layer             M1 :      21061 micron
	Layer             M2 :     328430 micron
	Layer             M3 :     506545 micron
	Layer             M4 :     190084 micron
	Layer             B1 :     124556 micron
	Layer             B2 :      54937 micron
	Layer             EA :       9568 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        417
	Via         via6_1x2 :        207
	Via         via6_2x1 :         15
	Via             via5 :       2408
	Via         via5_2x1 :       2457
	Via         via5_1x2 :          9
	Via             via4 :        475
	Via         via4_1x2 :       5990
	Via         via4_2x1 :        503
	Via             via3 :       1154
	Via         via3_2x1 :      26034
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2138
	Via   via3v(rot)_2x1 :       1628
	Via        via3v_1x2 :          1
	Via             via2 :       6336
	Via            via2v :         16
	Via            via2h :         20
	Via     via2_fat_1x4 :          1
	Via         via2_2x1 :      18439
	Via    via2(rot)_1x2 :          4
	Via    via2(rot)_2x1 :          7
	Via         via2_1x2 :      88224
	Via        via2v_1x2 :        552
	Via   via2v(rot)_2x1 :        168
	Via   via2v(rot)_1x2 :         48
	Via        via2v_2x1 :          1
	Via             via1 :      19691
	Via        via1(rot) :       4054
	Via            via1v :      12093
	Via            via1h :       2030
	Via       via1h(rot) :      24940
	Via         via1_2x1 :       8142
	Via    via1(rot)_1x2 :       2440
	Via    via1(rot)_2x1 :         39
	Via         via1_1x2 :       6938
	Via        via1v_1x2 :      34062
	Via   via1v(rot)_2x1 :       1762
	Via   via1v(rot)_1x2 :       2338
	Via        via1v_2x1 :        208

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 73.32% (202357 / 275991 vias)
 
    Layer V1         = 47.10% (55929  / 118737  vias)
        Weight 1     = 47.10% (55929   vias)
        Un-optimized = 52.90% (62808   vias)
    Layer V2         = 94.40% (107444 / 113816  vias)
        Weight 1     = 94.40% (107444  vias)
        Un-optimized =  5.60% (6372    vias)
    Layer V3         = 96.27% (29803  / 30957   vias)
        Weight 1     = 96.27% (29803   vias)
        Un-optimized =  3.73% (1154    vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
        Weight 1     = 93.18% (6493    vias)
        Un-optimized =  6.82% (475     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
  Total double via conversion rate    = 73.32% (202357 / 275991 vias)
 
    Layer V1         = 47.10% (55929  / 118737  vias)
    Layer V2         = 94.40% (107444 / 113816  vias)
    Layer V3         = 96.27% (29803  / 30957   vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
    Layer YT         = 34.74% (222    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 73.32% (202357 / 275991 vias)
 
    Layer V1         = 47.10% (55929  / 118737  vias)
        Weight 1     = 47.10% (55929   vias)
        Un-optimized = 52.90% (62808   vias)
    Layer V2         = 94.40% (107444 / 113816  vias)
        Weight 1     = 94.40% (107444  vias)
        Un-optimized =  5.60% (6372    vias)
    Layer V3         = 96.27% (29803  / 30957   vias)
        Weight 1     = 96.27% (29803   vias)
        Un-optimized =  3.73% (1154    vias)
    Layer W0         = 93.18% (6493   / 6968    vias)
        Weight 1     = 93.18% (6493    vias)
        Un-optimized =  6.82% (475     vias)
    Layer W1         = 50.59% (2466   / 4874    vias)
        Weight 1     = 50.59% (2466    vias)
        Un-optimized = 49.41% (2408    vias)
    Layer YT         = 34.74% (222    / 639     vias)
        Weight 1     = 34.74% (222     vias)
        Un-optimized = 65.26% (417     vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:08 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[SPCL ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: End] Total (MB): Used  160  Alloctr  161  Proc 2495 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
[ECO: End] Elapsed real time: 0:00:39 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:39 total=0:00:39
[ECO: End] Stage (MB): Used    3  Alloctr    3  Proc    0 
[ECO: End] Total (MB): Used   44  Alloctr   49  Proc 2495 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Nov 19 20:14:09 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 21.43 seconds
EKL_MT: elapsed time 22 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:15:01 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          4.41
  Critical Path Slack:           0.01
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.85
  Critical Path Slack:           4.28
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.05
  Critical Path Slack:          -0.39
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -0.86
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          5.24
  Critical Path Slack:          -0.22
  Critical Path Clk Period:      5.40
  Total Negative Slack:         -1.14
  No. of Violating Paths:       13.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.17
  Critical Path Slack:           1.48
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          1.72
  Critical Path Slack:           3.14
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.49
  Critical Path Slack:           4.30
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.25
  Critical Path Slack:           2.50
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          2.13
  Critical Path Slack:           2.96
  Critical Path Clk Period:      5.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.00
  Total Hold Violation:         -0.00
  No. of Hold Violations:        1.00
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.78
  Critical Path Slack:           3.54
  Critical Path Clk Period:     10.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31612
  Buf/Inv Cell Count:            6917
  Buf Cell Count:                2354
  Inv Cell Count:                4563
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26208
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    82427.839552
  Noncombinational Area: 46412.160410
  Buf/Inv Area:          12543.679978
  Total Buffer Area:          4786.24
  Total Inverter Area:        7757.44
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      655203.69
  Net YLength        :      558140.50
  -----------------------------------
  Cell Area:            128839.999962
  Design Area:          128839.999962
  Net Length        :      1213344.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         34060
  Nets With Violations:            19
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:              442.42
  -----------------------------------------
  Overall Compile Time:              450.65
  Overall Compile Wall Clock Time:   453.48

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.39  TNS: 2.00  Number of Violating Paths: 17  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.39  TNS: 2.00  Number of Violating Paths: 17  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 1  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.3923 TNS: 2.0045  Number of Violating Path: 17
ROPT:    (HOLD) WNS: 0.0012 TNS: 0.0012  Number of Violating Path: 1
ROPT:    Number of DRC Violating Nets: 19
ROPT:    Number of Route Violation: 37 
1
# Use non-timing driven Duo. If not, runtime will be increased.
set_route_zrt_global_options -timing_driven false
1
set_route_zrt_track_options  -timing_driven false
1
set_route_zrt_detail_options -timing_driven false
1
# Insert duovia
insert_zrt_redundant_vias
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 false               
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used  120  Alloctr  116  Proc    0 
[Dr init] Total (MB): Used  164  Alloctr  165  Proc 2501 

Redundant via optimization will attempt to replace the following vias: 

        via1    ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

        via1(r) ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

        via2    ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

        via2(r) ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

        via3    ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

        via3(r) ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

        via4    ->   via4_1x2      via4_2x1   

        via5    ->   via5_2x1      via5_1x2   

        via6    ->   via6_1x2      via6_2x1   

        via7    ->   via7_2x1      via7_1x2   

       via1r    ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

       via1r(r) ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

       via1v    ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

       via1v(r) ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

       via1h    ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

       via1h(r) ->   via1_2x1     via1v_2x1(r)  via1v_2x1      via1_2x1(r)
                     via1_1x2     via1v_1x2(r)  via1v_1x2      via1_1x2(r)

       via2r    ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

       via2r(r) ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

       via2v    ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

       via2v(r) ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

       via2h    ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

       via2h(r) ->   via2_1x2     via2v_1x2     via2v_1x2(r)   via2_1x2(r)
                     via2_2x1     via2v_2x1     via2v_2x1(r)   via2_2x1(r)

       via3r    ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

       via3r(r) ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

       via3v    ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

       via3v(r) ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

       via3h    ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

       via3h(r) ->   via3_2x1     via3v_2x1(r)  via3v_2x1      via3_2x1(r)
                     via3_1x2     via3v_1x2(r)  via3v_1x2      via3_1x2(r)

      viatop    -> viatop_1x2    viatop_2x1   



	There were 43470 out of 112081 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:03 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Technology Processing] Stage (MB): Used  121  Alloctr  117  Proc    0 
[Technology Processing] Total (MB): Used  165  Alloctr  166  Proc 2501 

Begin Redundant via insertion ...

Routed	26/529 Partitions, Violations =	31
Routed	27/529 Partitions, Violations =	31
Routed	28/529 Partitions, Violations =	31
Routed	29/529 Partitions, Violations =	31
Routed	30/529 Partitions, Violations =	31
Routed	34/529 Partitions, Violations =	31
Routed	35/529 Partitions, Violations =	31
Routed	36/529 Partitions, Violations =	31
Routed	37/529 Partitions, Violations =	31
Routed	38/529 Partitions, Violations =	31
Routed	39/529 Partitions, Violations =	31
Routed	40/529 Partitions, Violations =	31
Routed	41/529 Partitions, Violations =	31
Routed	49/529 Partitions, Violations =	31
Routed	50/529 Partitions, Violations =	31
Routed	51/529 Partitions, Violations =	31
Routed	52/529 Partitions, Violations =	31
Routed	53/529 Partitions, Violations =	31
Routed	54/529 Partitions, Violations =	31
Routed	55/529 Partitions, Violations =	31
Routed	56/529 Partitions, Violations =	31
Routed	57/529 Partitions, Violations =	31
Routed	58/529 Partitions, Violations =	31
Routed	59/529 Partitions, Violations =	31
Routed	60/529 Partitions, Violations =	31
Routed	61/529 Partitions, Violations =	31
Routed	62/529 Partitions, Violations =	31
Routed	63/529 Partitions, Violations =	31
Routed	64/529 Partitions, Violations =	31
Routed	65/529 Partitions, Violations =	31
Routed	66/529 Partitions, Violations =	31
Routed	71/529 Partitions, Violations =	31
Routed	72/529 Partitions, Violations =	31
Routed	73/529 Partitions, Violations =	31
Routed	74/529 Partitions, Violations =	31
Routed	75/529 Partitions, Violations =	31
Routed	76/529 Partitions, Violations =	31
Routed	77/529 Partitions, Violations =	31
Routed	78/529 Partitions, Violations =	31
Routed	79/529 Partitions, Violations =	31
Routed	80/529 Partitions, Violations =	31
Routed	82/529 Partitions, Violations =	31
Routed	84/529 Partitions, Violations =	31
Routed	86/529 Partitions, Violations =	31
Routed	88/529 Partitions, Violations =	31
Routed	94/529 Partitions, Violations =	31
Routed	95/529 Partitions, Violations =	31
Routed	96/529 Partitions, Violations =	31
Routed	97/529 Partitions, Violations =	31
Routed	98/529 Partitions, Violations =	31
Routed	100/529 Partitions, Violations =	31
Routed	102/529 Partitions, Violations =	31
Routed	104/529 Partitions, Violations =	31
Routed	106/529 Partitions, Violations =	31
Routed	108/529 Partitions, Violations =	31
Routed	110/529 Partitions, Violations =	31
Routed	112/529 Partitions, Violations =	31
Routed	118/529 Partitions, Violations =	31
Routed	119/529 Partitions, Violations =	31
Routed	120/529 Partitions, Violations =	31
Routed	121/529 Partitions, Violations =	31
Routed	122/529 Partitions, Violations =	31
Routed	124/529 Partitions, Violations =	31
Routed	126/529 Partitions, Violations =	31
Routed	128/529 Partitions, Violations =	31
Routed	130/529 Partitions, Violations =	31
Routed	132/529 Partitions, Violations =	31
Routed	134/529 Partitions, Violations =	31
Routed	140/529 Partitions, Violations =	31
Routed	141/529 Partitions, Violations =	31
Routed	142/529 Partitions, Violations =	31
Routed	143/529 Partitions, Violations =	31
Routed	144/529 Partitions, Violations =	31
Routed	146/529 Partitions, Violations =	31
Routed	148/529 Partitions, Violations =	31
Routed	150/529 Partitions, Violations =	31
Routed	152/529 Partitions, Violations =	31
Routed	154/529 Partitions, Violations =	31
Routed	156/529 Partitions, Violations =	31
Routed	158/529 Partitions, Violations =	31
Routed	163/529 Partitions, Violations =	31
Routed	164/529 Partitions, Violations =	31
Routed	165/529 Partitions, Violations =	31
Routed	166/529 Partitions, Violations =	31
Routed	168/529 Partitions, Violations =	31
Routed	170/529 Partitions, Violations =	31
Routed	172/529 Partitions, Violations =	31
Routed	174/529 Partitions, Violations =	31
Routed	176/529 Partitions, Violations =	31
Routed	178/529 Partitions, Violations =	31
Routed	180/529 Partitions, Violations =	32
Routed	186/529 Partitions, Violations =	32
Routed	187/529 Partitions, Violations =	32
Routed	188/529 Partitions, Violations =	32
Routed	189/529 Partitions, Violations =	35
Routed	190/529 Partitions, Violations =	32
Routed	192/529 Partitions, Violations =	32
Routed	194/529 Partitions, Violations =	32
Routed	196/529 Partitions, Violations =	32
Routed	198/529 Partitions, Violations =	32
Routed	200/529 Partitions, Violations =	32
Routed	202/529 Partitions, Violations =	32
Routed	204/529 Partitions, Violations =	32
Routed	210/529 Partitions, Violations =	32
Routed	211/529 Partitions, Violations =	32
Routed	212/529 Partitions, Violations =	32
Routed	213/529 Partitions, Violations =	32
Routed	214/529 Partitions, Violations =	32
Routed	216/529 Partitions, Violations =	32
Routed	218/529 Partitions, Violations =	32
Routed	220/529 Partitions, Violations =	32
Routed	222/529 Partitions, Violations =	32
Routed	224/529 Partitions, Violations =	32
Routed	226/529 Partitions, Violations =	32
Routed	228/529 Partitions, Violations =	32
Routed	233/529 Partitions, Violations =	32
Routed	234/529 Partitions, Violations =	32
Routed	235/529 Partitions, Violations =	32
Routed	236/529 Partitions, Violations =	32
Routed	238/529 Partitions, Violations =	32
Routed	240/529 Partitions, Violations =	32
Routed	242/529 Partitions, Violations =	32
Routed	244/529 Partitions, Violations =	32
Routed	246/529 Partitions, Violations =	32
Routed	248/529 Partitions, Violations =	32
Routed	250/529 Partitions, Violations =	32
Routed	256/529 Partitions, Violations =	32
Routed	257/529 Partitions, Violations =	32
Routed	258/529 Partitions, Violations =	32
Routed	259/529 Partitions, Violations =	32
Routed	260/529 Partitions, Violations =	32
Routed	262/529 Partitions, Violations =	32
Routed	264/529 Partitions, Violations =	32
Routed	266/529 Partitions, Violations =	32
Routed	268/529 Partitions, Violations =	32
Routed	270/529 Partitions, Violations =	32
Routed	272/529 Partitions, Violations =	32
Routed	274/529 Partitions, Violations =	32
Routed	279/529 Partitions, Violations =	32
Routed	280/529 Partitions, Violations =	36
Routed	281/529 Partitions, Violations =	36
Routed	282/529 Partitions, Violations =	36
Routed	284/529 Partitions, Violations =	36
Routed	286/529 Partitions, Violations =	36
Routed	288/529 Partitions, Violations =	36
Routed	290/529 Partitions, Violations =	36
Routed	292/529 Partitions, Violations =	36
Routed	294/529 Partitions, Violations =	36
Routed	296/529 Partitions, Violations =	36
Routed	302/529 Partitions, Violations =	36
Routed	303/529 Partitions, Violations =	36
Routed	304/529 Partitions, Violations =	36
Routed	305/529 Partitions, Violations =	36
Routed	306/529 Partitions, Violations =	36
Routed	308/529 Partitions, Violations =	36
Routed	310/529 Partitions, Violations =	36
Routed	312/529 Partitions, Violations =	36
Routed	314/529 Partitions, Violations =	36
Routed	316/529 Partitions, Violations =	36
Routed	318/529 Partitions, Violations =	36
Routed	325/529 Partitions, Violations =	36
Routed	326/529 Partitions, Violations =	36
Routed	327/529 Partitions, Violations =	36
Routed	328/529 Partitions, Violations =	45
Routed	329/529 Partitions, Violations =	36
Routed	330/529 Partitions, Violations =	36
Routed	332/529 Partitions, Violations =	36
Routed	334/529 Partitions, Violations =	36
Routed	336/529 Partitions, Violations =	36
Routed	338/529 Partitions, Violations =	36
Routed	340/529 Partitions, Violations =	36
Routed	342/529 Partitions, Violations =	36
Routed	347/529 Partitions, Violations =	36
Routed	348/529 Partitions, Violations =	36
Routed	349/529 Partitions, Violations =	36
Routed	350/529 Partitions, Violations =	36
Routed	352/529 Partitions, Violations =	36
Routed	354/529 Partitions, Violations =	36
Routed	356/529 Partitions, Violations =	36
Routed	358/529 Partitions, Violations =	36
Routed	360/529 Partitions, Violations =	36
Routed	362/529 Partitions, Violations =	36
Routed	364/529 Partitions, Violations =	36
Routed	370/529 Partitions, Violations =	36
Routed	371/529 Partitions, Violations =	36
Routed	372/529 Partitions, Violations =	36
Routed	373/529 Partitions, Violations =	36
Routed	374/529 Partitions, Violations =	36
Routed	376/529 Partitions, Violations =	36
Routed	378/529 Partitions, Violations =	36
Routed	380/529 Partitions, Violations =	36
Routed	382/529 Partitions, Violations =	36
Routed	384/529 Partitions, Violations =	36
Routed	386/529 Partitions, Violations =	36
Routed	388/529 Partitions, Violations =	36
Routed	394/529 Partitions, Violations =	36
Routed	395/529 Partitions, Violations =	36
Routed	396/529 Partitions, Violations =	36
Routed	397/529 Partitions, Violations =	36
Routed	398/529 Partitions, Violations =	36
Routed	400/529 Partitions, Violations =	36
Routed	402/529 Partitions, Violations =	36
Routed	404/529 Partitions, Violations =	36
Routed	406/529 Partitions, Violations =	36
Routed	408/529 Partitions, Violations =	36
Routed	410/529 Partitions, Violations =	36
Routed	417/529 Partitions, Violations =	36
Routed	418/529 Partitions, Violations =	36
Routed	419/529 Partitions, Violations =	36
Routed	420/529 Partitions, Violations =	36
Routed	421/529 Partitions, Violations =	36
Routed	422/529 Partitions, Violations =	36
Routed	424/529 Partitions, Violations =	36
Routed	426/529 Partitions, Violations =	36
Routed	428/529 Partitions, Violations =	36
Routed	430/529 Partitions, Violations =	36
Routed	432/529 Partitions, Violations =	36
Routed	434/529 Partitions, Violations =	36
Routed	440/529 Partitions, Violations =	36
Routed	441/529 Partitions, Violations =	36
Routed	442/529 Partitions, Violations =	36
Routed	443/529 Partitions, Violations =	36
Routed	444/529 Partitions, Violations =	36
Routed	446/529 Partitions, Violations =	36
Routed	448/529 Partitions, Violations =	36
Routed	450/529 Partitions, Violations =	36
Routed	452/529 Partitions, Violations =	36
Routed	454/529 Partitions, Violations =	36
Routed	456/529 Partitions, Violations =	36
Routed	463/529 Partitions, Violations =	36
Routed	464/529 Partitions, Violations =	36
Routed	465/529 Partitions, Violations =	36
Routed	476/529 Partitions, Violations =	36
Routed	477/529 Partitions, Violations =	36
Routed	478/529 Partitions, Violations =	36
Routed	479/529 Partitions, Violations =	36

RedundantVia finished with 36 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	36
	Diff net via-cut spacing : 1
	Enclosed via spacing : 5
	Less than minimum edge length : 10
	Less than minimum width : 7
	Short : 13


Total Wire Length =                    1234703 micron
Total Number of Contacts =             275965
Total Number of Wires =                226779
Total Number of PtConns =              3720
Total Number of Routed Wires =       226779
Total Routed Wire Length =           1234100 micron
Total Number of Routed Contacts =       275965
	Layer             M1 :      21057 micron
	Layer             M2 :     328107 micron
	Layer             M3 :     506445 micron
	Layer             M4 :     190071 micron
	Layer             B1 :     124532 micron
	Layer             B2 :      54930 micron
	Layer             EA :       9561 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        349
	Via         via6_1x2 :        270
	Via         via6_2x1 :         20
	Via             via5 :       2275
	Via         via5_2x1 :       2581
	Via         via5_1x2 :         18
	Via             via4 :        199
	Via         via4_2x1 :        549
	Via         via4_1x2 :       6220
	Via             via3 :        363
	Via         via3_2x1 :      26704
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2213
	Via   via3v(rot)_2x1 :       1669
	Via        via3v_1x2 :          3
	Via   via3v(rot)_1x2 :          1
	Via             via2 :       1471
	Via            via2h :          2
	Via     via2_fat_1x4 :          1
	Via         via2_1x2 :      91866
	Via    via2(rot)_2x1 :          7
	Via    via2(rot)_1x2 :          5
	Via         via2_2x1 :      19651
	Via        via2v_1x2 :        571
	Via   via2v(rot)_2x1 :        173
	Via   via2v(rot)_1x2 :         55
	Via        via2v_2x1 :          3
	Via             via1 :      18814
	Via        via1(rot) :       3393
	Via            via1v :      11222
	Via            via1h :       1980
	Via       via1h(rot) :      24032
	Via         via1_2x1 :       8769
	Via    via1(rot)_1x2 :       2630
	Via    via1(rot)_2x1 :         52
	Via         via1_1x2 :       7260
	Via        via1v_1x2 :      36045
	Via   via1v(rot)_2x1 :       1858
	Via   via1v(rot)_1x2 :       2432
	Via        via1v_2x1 :        237

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.77% (211865 / 275965 vias)
 
    Layer V1         = 49.93% (59283  / 118724  vias)
        Weight 1     = 49.93% (59283   vias)
        Un-optimized = 50.07% (59441   vias)
    Layer V2         = 98.71% (112332 / 113805  vias)
        Weight 1     = 98.71% (112332  vias)
        Un-optimized =  1.29% (1473    vias)
    Layer V3         = 98.83% (30592  / 30955   vias)
        Weight 1     = 98.83% (30592   vias)
        Un-optimized =  1.17% (363     vias)
    Layer W0         = 97.14% (6769   / 6968    vias)
        Weight 1     = 97.14% (6769    vias)
        Un-optimized =  2.86% (199     vias)
    Layer W1         = 53.32% (2599   / 4874    vias)
        Weight 1     = 53.32% (2599    vias)
        Un-optimized = 46.68% (2275    vias)
    Layer YT         = 45.38% (290    / 639     vias)
        Weight 1     = 45.38% (290     vias)
        Un-optimized = 54.62% (349     vias)
 
  Total double via conversion rate    = 76.77% (211865 / 275965 vias)
 
    Layer V1         = 49.93% (59283  / 118724  vias)
    Layer V2         = 98.71% (112332 / 113805  vias)
    Layer V3         = 98.83% (30592  / 30955   vias)
    Layer W0         = 97.14% (6769   / 6968    vias)
    Layer W1         = 53.32% (2599   / 4874    vias)
    Layer YT         = 45.38% (290    / 639     vias)
 
  The optimized via conversion rate based on total routed via count = 76.77% (211865 / 275965 vias)
 
    Layer V1         = 49.93% (59283  / 118724  vias)
        Weight 1     = 49.93% (59283   vias)
        Un-optimized = 50.07% (59441   vias)
    Layer V2         = 98.71% (112332 / 113805  vias)
        Weight 1     = 98.71% (112332  vias)
        Un-optimized =  1.29% (1473    vias)
    Layer V3         = 98.83% (30592  / 30955   vias)
        Weight 1     = 98.83% (30592   vias)
        Un-optimized =  1.17% (363     vias)
    Layer W0         = 97.14% (6769   / 6968    vias)
        Weight 1     = 97.14% (6769    vias)
        Un-optimized =  2.86% (199     vias)
    Layer W1         = 53.32% (2599   / 4874    vias)
        Weight 1     = 53.32% (2599    vias)
        Un-optimized = 46.68% (2275    vias)
    Layer YT         = 45.38% (290    / 639     vias)
        Weight 1     = 45.38% (290     vias)
        Un-optimized = 54.62% (349     vias)
 

[RedundantVia] Elapsed real time: 0:00:29 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[RedundantVia] Stage (MB): Used  130  Alloctr  126  Proc    0 
[RedundantVia] Total (MB): Used  174  Alloctr  176  Proc 2501 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:29 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[Dr init] Stage (MB): Used  130  Alloctr  126  Proc    0 
[Dr init] Total (MB): Used  174  Alloctr  176  Proc 2501 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 1: non-uniform partition
Routed	1/48 Partitions, Violations =	36
Routed	2/48 Partitions, Violations =	35
Routed	3/48 Partitions, Violations =	34
Routed	4/48 Partitions, Violations =	34
Routed	5/48 Partitions, Violations =	34
Routed	6/48 Partitions, Violations =	34
Routed	7/48 Partitions, Violations =	34
Routed	8/48 Partitions, Violations =	35
Routed	9/48 Partitions, Violations =	36
Routed	10/48 Partitions, Violations =	36
Routed	11/48 Partitions, Violations =	36
Routed	12/48 Partitions, Violations =	37
Routed	13/48 Partitions, Violations =	39
Routed	14/48 Partitions, Violations =	39
Routed	15/48 Partitions, Violations =	39
Routed	16/48 Partitions, Violations =	39
Routed	17/48 Partitions, Violations =	56
Routed	18/48 Partitions, Violations =	56
Routed	19/48 Partitions, Violations =	58
Routed	20/48 Partitions, Violations =	58
Routed	21/48 Partitions, Violations =	58
Routed	22/48 Partitions, Violations =	58
Routed	23/48 Partitions, Violations =	58
Routed	24/48 Partitions, Violations =	58
Routed	25/48 Partitions, Violations =	58
Routed	26/48 Partitions, Violations =	58
Routed	27/48 Partitions, Violations =	58
Routed	28/48 Partitions, Violations =	59
Routed	29/48 Partitions, Violations =	59
Routed	30/48 Partitions, Violations =	59
Routed	31/48 Partitions, Violations =	59
Routed	32/48 Partitions, Violations =	59
Routed	33/48 Partitions, Violations =	59
Routed	34/48 Partitions, Violations =	59
Routed	35/48 Partitions, Violations =	59
Routed	36/48 Partitions, Violations =	59
Routed	37/48 Partitions, Violations =	59
Routed	38/48 Partitions, Violations =	60
Routed	39/48 Partitions, Violations =	61
Routed	40/48 Partitions, Violations =	61
Routed	41/48 Partitions, Violations =	61
Routed	42/48 Partitions, Violations =	61
Routed	43/48 Partitions, Violations =	61
Routed	44/48 Partitions, Violations =	61
Routed	45/48 Partitions, Violations =	61
Routed	46/48 Partitions, Violations =	57
Routed	47/48 Partitions, Violations =	57
Routed	48/48 Partitions, Violations =	56

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7300
	@@@@ Total number of instance ports with antenna violations =	9

	Diff net via-cut spacing : 2
	Less than minimum edge length : 12
	Less than minimum width : 8
	Short : 13
	Internal-only types : 7265

[Iter 1] Elapsed real time: 0:00:30 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[Iter 1] Stage (MB): Used  137  Alloctr  135  Proc    0 
[Iter 1] Total (MB): Used  181  Alloctr  185  Proc 2501 

End DR iteration 1 with 48 parts

Start DR iteration 2: non-uniform partition
Routed	1/682 Partitions, Violations =	7299
Routed	3/682 Partitions, Violations =	7296
Routed	6/682 Partitions, Violations =	7295
Routed	9/682 Partitions, Violations =	7247
Routed	12/682 Partitions, Violations =	7063
Routed	15/682 Partitions, Violations =	6958
Routed	18/682 Partitions, Violations =	6846
Routed	21/682 Partitions, Violations =	6674
Routed	24/682 Partitions, Violations =	6578
Routed	27/682 Partitions, Violations =	6504
Routed	30/682 Partitions, Violations =	6353
Routed	33/682 Partitions, Violations =	6204
Routed	36/682 Partitions, Violations =	6057
Routed	39/682 Partitions, Violations =	5962
Routed	42/682 Partitions, Violations =	5828
Routed	45/682 Partitions, Violations =	5751
Routed	48/682 Partitions, Violations =	5632
Routed	51/682 Partitions, Violations =	5559
Routed	54/682 Partitions, Violations =	5466
Routed	57/682 Partitions, Violations =	5375
Routed	60/682 Partitions, Violations =	5267
Routed	63/682 Partitions, Violations =	5187
Routed	66/682 Partitions, Violations =	5061
Routed	69/682 Partitions, Violations =	4994
Routed	72/682 Partitions, Violations =	4924
Routed	75/682 Partitions, Violations =	4849
Routed	78/682 Partitions, Violations =	4788
Routed	81/682 Partitions, Violations =	4711
Routed	84/682 Partitions, Violations =	4622
Routed	87/682 Partitions, Violations =	4528
Routed	90/682 Partitions, Violations =	4427
Routed	93/682 Partitions, Violations =	4321
Routed	96/682 Partitions, Violations =	4219
Routed	99/682 Partitions, Violations =	4159
Routed	102/682 Partitions, Violations =	4117
Routed	105/682 Partitions, Violations =	4025
Routed	108/682 Partitions, Violations =	3930
Routed	111/682 Partitions, Violations =	3837
Routed	114/682 Partitions, Violations =	3755
Routed	117/682 Partitions, Violations =	3691
Routed	120/682 Partitions, Violations =	3564
Routed	123/682 Partitions, Violations =	3456
Routed	126/682 Partitions, Violations =	3387
Routed	129/682 Partitions, Violations =	3326
Routed	132/682 Partitions, Violations =	3241
Routed	135/682 Partitions, Violations =	3190
Routed	138/682 Partitions, Violations =	3081
Routed	141/682 Partitions, Violations =	3001
Routed	144/682 Partitions, Violations =	2931
Routed	147/682 Partitions, Violations =	2855
Routed	150/682 Partitions, Violations =	2825
Routed	153/682 Partitions, Violations =	2760
Routed	156/682 Partitions, Violations =	2718
Routed	159/682 Partitions, Violations =	2674
Routed	162/682 Partitions, Violations =	2621
Routed	165/682 Partitions, Violations =	2589
Routed	168/682 Partitions, Violations =	2546
Routed	171/682 Partitions, Violations =	2490
Routed	174/682 Partitions, Violations =	2460
Routed	177/682 Partitions, Violations =	2429
Routed	180/682 Partitions, Violations =	2376
Routed	183/682 Partitions, Violations =	2326
Routed	186/682 Partitions, Violations =	2274
Routed	189/682 Partitions, Violations =	2250
Routed	192/682 Partitions, Violations =	2209
Routed	195/682 Partitions, Violations =	2158
Routed	198/682 Partitions, Violations =	2122
Routed	201/682 Partitions, Violations =	2104
Routed	204/682 Partitions, Violations =	2078
Routed	207/682 Partitions, Violations =	2041
Routed	210/682 Partitions, Violations =	1998
Routed	213/682 Partitions, Violations =	1961
Routed	216/682 Partitions, Violations =	1935
Routed	219/682 Partitions, Violations =	1902
Routed	222/682 Partitions, Violations =	1888
Routed	225/682 Partitions, Violations =	1861
Routed	228/682 Partitions, Violations =	1833
Routed	231/682 Partitions, Violations =	1814
Routed	234/682 Partitions, Violations =	1790
Routed	237/682 Partitions, Violations =	1765
Routed	240/682 Partitions, Violations =	1746
Routed	243/682 Partitions, Violations =	1712
Routed	246/682 Partitions, Violations =	1686
Routed	249/682 Partitions, Violations =	1680
Routed	252/682 Partitions, Violations =	1658
Routed	255/682 Partitions, Violations =	1639
Routed	258/682 Partitions, Violations =	1618
Routed	261/682 Partitions, Violations =	1596
Routed	264/682 Partitions, Violations =	1582
Routed	267/682 Partitions, Violations =	1564
Routed	270/682 Partitions, Violations =	1549
Routed	273/682 Partitions, Violations =	1532
Routed	276/682 Partitions, Violations =	1505
Routed	279/682 Partitions, Violations =	1487
Routed	282/682 Partitions, Violations =	1465
Routed	285/682 Partitions, Violations =	1445
Routed	288/682 Partitions, Violations =	1425
Routed	291/682 Partitions, Violations =	1411
Routed	294/682 Partitions, Violations =	1395
Routed	297/682 Partitions, Violations =	1381
Routed	300/682 Partitions, Violations =	1367
Routed	303/682 Partitions, Violations =	1353
Routed	306/682 Partitions, Violations =	1339
Routed	309/682 Partitions, Violations =	1329
Routed	312/682 Partitions, Violations =	1314
Routed	315/682 Partitions, Violations =	1302
Routed	318/682 Partitions, Violations =	1291
Routed	321/682 Partitions, Violations =	1265
Routed	324/682 Partitions, Violations =	1253
Routed	327/682 Partitions, Violations =	1236
Routed	330/682 Partitions, Violations =	1226
Routed	333/682 Partitions, Violations =	1198
Routed	336/682 Partitions, Violations =	1173
Routed	339/682 Partitions, Violations =	1157
Routed	342/682 Partitions, Violations =	1142
Routed	345/682 Partitions, Violations =	1130
Routed	348/682 Partitions, Violations =	1110
Routed	351/682 Partitions, Violations =	1080
Routed	354/682 Partitions, Violations =	1076
Routed	357/682 Partitions, Violations =	1063
Routed	360/682 Partitions, Violations =	1055
Routed	363/682 Partitions, Violations =	1039
Routed	366/682 Partitions, Violations =	1028
Routed	369/682 Partitions, Violations =	1012
Routed	372/682 Partitions, Violations =	998
Routed	375/682 Partitions, Violations =	973
Routed	378/682 Partitions, Violations =	955
Routed	381/682 Partitions, Violations =	938
Routed	384/682 Partitions, Violations =	922
Routed	387/682 Partitions, Violations =	906
Routed	390/682 Partitions, Violations =	889
Routed	393/682 Partitions, Violations =	866
Routed	396/682 Partitions, Violations =	843
Routed	399/682 Partitions, Violations =	829
Routed	402/682 Partitions, Violations =	814
Routed	405/682 Partitions, Violations =	802
Routed	408/682 Partitions, Violations =	796
Routed	411/682 Partitions, Violations =	774
Routed	414/682 Partitions, Violations =	762
Routed	417/682 Partitions, Violations =	749
Routed	420/682 Partitions, Violations =	738
Routed	423/682 Partitions, Violations =	726
Routed	426/682 Partitions, Violations =	718
Routed	429/682 Partitions, Violations =	716
Routed	432/682 Partitions, Violations =	712
Routed	435/682 Partitions, Violations =	710
Routed	438/682 Partitions, Violations =	702
Routed	441/682 Partitions, Violations =	696
Routed	444/682 Partitions, Violations =	686
Routed	447/682 Partitions, Violations =	676
Routed	450/682 Partitions, Violations =	674
Routed	453/682 Partitions, Violations =	673
Routed	456/682 Partitions, Violations =	671
Routed	459/682 Partitions, Violations =	660
Routed	462/682 Partitions, Violations =	656
Routed	465/682 Partitions, Violations =	655
Routed	468/682 Partitions, Violations =	645
Routed	471/682 Partitions, Violations =	639
Routed	474/682 Partitions, Violations =	631
Routed	477/682 Partitions, Violations =	623
Routed	480/682 Partitions, Violations =	621
Routed	483/682 Partitions, Violations =	617
Routed	486/682 Partitions, Violations =	617
Routed	489/682 Partitions, Violations =	612
Routed	492/682 Partitions, Violations =	609
Routed	495/682 Partitions, Violations =	599
Routed	498/682 Partitions, Violations =	595
Routed	501/682 Partitions, Violations =	590
Routed	504/682 Partitions, Violations =	586
Routed	507/682 Partitions, Violations =	581
Routed	510/682 Partitions, Violations =	577
Routed	513/682 Partitions, Violations =	574
Routed	516/682 Partitions, Violations =	567
Routed	519/682 Partitions, Violations =	566
Routed	522/682 Partitions, Violations =	558
Routed	525/682 Partitions, Violations =	557
Routed	528/682 Partitions, Violations =	551
Routed	531/682 Partitions, Violations =	550
Routed	534/682 Partitions, Violations =	542
Routed	537/682 Partitions, Violations =	537
Routed	540/682 Partitions, Violations =	523
Routed	543/682 Partitions, Violations =	513
Routed	546/682 Partitions, Violations =	507
Routed	549/682 Partitions, Violations =	499
Routed	552/682 Partitions, Violations =	493
Routed	555/682 Partitions, Violations =	484
Routed	558/682 Partitions, Violations =	474
Routed	561/682 Partitions, Violations =	469
Routed	564/682 Partitions, Violations =	461
Routed	567/682 Partitions, Violations =	455
Routed	570/682 Partitions, Violations =	447
Routed	573/682 Partitions, Violations =	447
Routed	576/682 Partitions, Violations =	445
Routed	579/682 Partitions, Violations =	437
Routed	582/682 Partitions, Violations =	431
Routed	585/682 Partitions, Violations =	415
Routed	588/682 Partitions, Violations =	411
Routed	591/682 Partitions, Violations =	409
Routed	594/682 Partitions, Violations =	405
Routed	597/682 Partitions, Violations =	402
Routed	600/682 Partitions, Violations =	402
Routed	603/682 Partitions, Violations =	398
Routed	606/682 Partitions, Violations =	395
Routed	609/682 Partitions, Violations =	393
Routed	612/682 Partitions, Violations =	390
Routed	615/682 Partitions, Violations =	387
Routed	618/682 Partitions, Violations =	381
Routed	621/682 Partitions, Violations =	380
Routed	624/682 Partitions, Violations =	379
Routed	627/682 Partitions, Violations =	376
Routed	630/682 Partitions, Violations =	373
Routed	633/682 Partitions, Violations =	370
Routed	636/682 Partitions, Violations =	366
Routed	639/682 Partitions, Violations =	364
Routed	642/682 Partitions, Violations =	364
Routed	645/682 Partitions, Violations =	360
Routed	648/682 Partitions, Violations =	358
Routed	651/682 Partitions, Violations =	354
Routed	654/682 Partitions, Violations =	354
Routed	657/682 Partitions, Violations =	353
Routed	660/682 Partitions, Violations =	350
Routed	663/682 Partitions, Violations =	346
Routed	666/682 Partitions, Violations =	342
Routed	669/682 Partitions, Violations =	339
Routed	672/682 Partitions, Violations =	337
Routed	675/682 Partitions, Violations =	335
Routed	678/682 Partitions, Violations =	335
Routed	681/682 Partitions, Violations =	335

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	334
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum area : 2
	Less than minimum edge length : 11
	Less than minimum width : 6
	Short : 13
	Internal-only types : 302

[Iter 2] Elapsed real time: 0:00:39 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:39
[Iter 2] Stage (MB): Used  137  Alloctr  135  Proc    0 
[Iter 2] Total (MB): Used  181  Alloctr  185  Proc 2501 

End DR iteration 2 with 682 parts

Start DR iteration 3: non-uniform partition
Routed	1/179 Partitions, Violations =	334
Routed	2/179 Partitions, Violations =	332
Routed	3/179 Partitions, Violations =	331
Routed	4/179 Partitions, Violations =	331
Routed	5/179 Partitions, Violations =	330
Routed	6/179 Partitions, Violations =	330
Routed	7/179 Partitions, Violations =	329
Routed	8/179 Partitions, Violations =	330
Routed	9/179 Partitions, Violations =	331
Routed	10/179 Partitions, Violations =	331
Routed	11/179 Partitions, Violations =	332
Routed	12/179 Partitions, Violations =	332
Routed	13/179 Partitions, Violations =	334
Routed	14/179 Partitions, Violations =	334
Routed	15/179 Partitions, Violations =	334
Routed	16/179 Partitions, Violations =	334
Routed	17/179 Partitions, Violations =	334
Routed	18/179 Partitions, Violations =	334
Routed	19/179 Partitions, Violations =	334
Routed	20/179 Partitions, Violations =	330
Routed	21/179 Partitions, Violations =	326
Routed	22/179 Partitions, Violations =	322
Routed	23/179 Partitions, Violations =	320
Routed	24/179 Partitions, Violations =	318
Routed	25/179 Partitions, Violations =	314
Routed	26/179 Partitions, Violations =	312
Routed	27/179 Partitions, Violations =	310
Routed	28/179 Partitions, Violations =	308
Routed	29/179 Partitions, Violations =	306
Routed	30/179 Partitions, Violations =	304
Routed	31/179 Partitions, Violations =	302
Routed	32/179 Partitions, Violations =	299
Routed	33/179 Partitions, Violations =	297
Routed	34/179 Partitions, Violations =	295
Routed	35/179 Partitions, Violations =	293
Routed	36/179 Partitions, Violations =	291
Routed	37/179 Partitions, Violations =	289
Routed	38/179 Partitions, Violations =	287
Routed	39/179 Partitions, Violations =	285
Routed	40/179 Partitions, Violations =	283
Routed	41/179 Partitions, Violations =	281
Routed	42/179 Partitions, Violations =	279
Routed	43/179 Partitions, Violations =	277
Routed	44/179 Partitions, Violations =	275
Routed	45/179 Partitions, Violations =	273
Routed	46/179 Partitions, Violations =	271
Routed	47/179 Partitions, Violations =	269
Routed	48/179 Partitions, Violations =	267
Routed	49/179 Partitions, Violations =	265
Routed	50/179 Partitions, Violations =	261
Routed	51/179 Partitions, Violations =	259
Routed	52/179 Partitions, Violations =	257
Routed	53/179 Partitions, Violations =	255
Routed	54/179 Partitions, Violations =	253
Routed	55/179 Partitions, Violations =	251
Routed	56/179 Partitions, Violations =	249
Routed	57/179 Partitions, Violations =	247
Routed	58/179 Partitions, Violations =	245
Routed	59/179 Partitions, Violations =	243
Routed	60/179 Partitions, Violations =	241
Routed	61/179 Partitions, Violations =	239
Routed	62/179 Partitions, Violations =	237
Routed	63/179 Partitions, Violations =	235
Routed	64/179 Partitions, Violations =	231
Routed	65/179 Partitions, Violations =	229
Routed	66/179 Partitions, Violations =	227
Routed	67/179 Partitions, Violations =	224
Routed	68/179 Partitions, Violations =	222
Routed	69/179 Partitions, Violations =	220
Routed	70/179 Partitions, Violations =	218
Routed	71/179 Partitions, Violations =	214
Routed	72/179 Partitions, Violations =	212
Routed	73/179 Partitions, Violations =	210
Routed	74/179 Partitions, Violations =	208
Routed	75/179 Partitions, Violations =	206
Routed	76/179 Partitions, Violations =	204
Routed	77/179 Partitions, Violations =	200
Routed	78/179 Partitions, Violations =	198
Routed	79/179 Partitions, Violations =	196
Routed	80/179 Partitions, Violations =	192
Routed	81/179 Partitions, Violations =	190
Routed	82/179 Partitions, Violations =	188
Routed	83/179 Partitions, Violations =	186
Routed	84/179 Partitions, Violations =	184
Routed	85/179 Partitions, Violations =	182
Routed	86/179 Partitions, Violations =	182
Routed	87/179 Partitions, Violations =	180
Routed	88/179 Partitions, Violations =	176
Routed	89/179 Partitions, Violations =	175
Routed	90/179 Partitions, Violations =	173
Routed	91/179 Partitions, Violations =	172
Routed	92/179 Partitions, Violations =	170
Routed	93/179 Partitions, Violations =	168
Routed	94/179 Partitions, Violations =	167
Routed	95/179 Partitions, Violations =	166
Routed	96/179 Partitions, Violations =	164
Routed	97/179 Partitions, Violations =	163
Routed	98/179 Partitions, Violations =	159
Routed	99/179 Partitions, Violations =	157
Routed	100/179 Partitions, Violations =	156
Routed	101/179 Partitions, Violations =	155
Routed	102/179 Partitions, Violations =	153
Routed	103/179 Partitions, Violations =	151
Routed	104/179 Partitions, Violations =	150
Routed	105/179 Partitions, Violations =	149
Routed	106/179 Partitions, Violations =	147
Routed	107/179 Partitions, Violations =	145
Routed	108/179 Partitions, Violations =	143
Routed	109/179 Partitions, Violations =	142
Routed	110/179 Partitions, Violations =	141
Routed	111/179 Partitions, Violations =	140
Routed	112/179 Partitions, Violations =	139
Routed	113/179 Partitions, Violations =	138
Routed	114/179 Partitions, Violations =	137
Routed	115/179 Partitions, Violations =	136
Routed	116/179 Partitions, Violations =	134
Routed	117/179 Partitions, Violations =	133
Routed	118/179 Partitions, Violations =	131
Routed	119/179 Partitions, Violations =	130
Routed	120/179 Partitions, Violations =	129
Routed	121/179 Partitions, Violations =	128
Routed	122/179 Partitions, Violations =	127
Routed	123/179 Partitions, Violations =	126
Routed	124/179 Partitions, Violations =	125
Routed	125/179 Partitions, Violations =	124
Routed	126/179 Partitions, Violations =	121
Routed	127/179 Partitions, Violations =	120
Routed	128/179 Partitions, Violations =	119
Routed	129/179 Partitions, Violations =	118
Routed	130/179 Partitions, Violations =	116
Routed	131/179 Partitions, Violations =	113
Routed	132/179 Partitions, Violations =	111
Routed	133/179 Partitions, Violations =	109
Routed	134/179 Partitions, Violations =	107
Routed	135/179 Partitions, Violations =	105
Routed	136/179 Partitions, Violations =	104
Routed	137/179 Partitions, Violations =	103
Routed	138/179 Partitions, Violations =	101
Routed	139/179 Partitions, Violations =	99
Routed	140/179 Partitions, Violations =	97
Routed	141/179 Partitions, Violations =	95
Routed	142/179 Partitions, Violations =	93
Routed	143/179 Partitions, Violations =	91
Routed	144/179 Partitions, Violations =	89
Routed	145/179 Partitions, Violations =	88
Routed	146/179 Partitions, Violations =	86
Routed	147/179 Partitions, Violations =	85
Routed	148/179 Partitions, Violations =	83
Routed	149/179 Partitions, Violations =	81
Routed	150/179 Partitions, Violations =	79
Routed	151/179 Partitions, Violations =	77
Routed	152/179 Partitions, Violations =	76
Routed	153/179 Partitions, Violations =	75
Routed	154/179 Partitions, Violations =	74
Routed	155/179 Partitions, Violations =	72
Routed	156/179 Partitions, Violations =	70
Routed	157/179 Partitions, Violations =	68
Routed	158/179 Partitions, Violations =	66
Routed	159/179 Partitions, Violations =	64
Routed	160/179 Partitions, Violations =	62
Routed	161/179 Partitions, Violations =	60
Routed	162/179 Partitions, Violations =	58
Routed	163/179 Partitions, Violations =	56
Routed	164/179 Partitions, Violations =	54
Routed	165/179 Partitions, Violations =	53
Routed	166/179 Partitions, Violations =	52
Routed	167/179 Partitions, Violations =	50
Routed	168/179 Partitions, Violations =	48
Routed	169/179 Partitions, Violations =	46
Routed	170/179 Partitions, Violations =	44
Routed	171/179 Partitions, Violations =	43
Routed	172/179 Partitions, Violations =	42
Routed	173/179 Partitions, Violations =	41
Routed	174/179 Partitions, Violations =	39
Routed	175/179 Partitions, Violations =	37
Routed	176/179 Partitions, Violations =	35
Routed	177/179 Partitions, Violations =	33
Routed	178/179 Partitions, Violations =	31
Routed	179/179 Partitions, Violations =	30

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	30
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 10
	Less than minimum width : 7
	Short : 13

[Iter 3] Elapsed real time: 0:00:41 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:41 total=0:00:41
[Iter 3] Stage (MB): Used  137  Alloctr  135  Proc    0 
[Iter 3] Total (MB): Used  181  Alloctr  185  Proc 2501 

End DR iteration 3 with 179 parts

Start DR iteration 4: non-uniform partition
Routed	1/19 Partitions, Violations =	29
Routed	2/19 Partitions, Violations =	28
Routed	3/19 Partitions, Violations =	28
Routed	4/19 Partitions, Violations =	26
Routed	5/19 Partitions, Violations =	25
Routed	6/19 Partitions, Violations =	25
Routed	7/19 Partitions, Violations =	24
Routed	8/19 Partitions, Violations =	24
Routed	9/19 Partitions, Violations =	25
Routed	10/19 Partitions, Violations =	26
Routed	11/19 Partitions, Violations =	27
Routed	12/19 Partitions, Violations =	27
Routed	13/19 Partitions, Violations =	27
Routed	14/19 Partitions, Violations =	27
Routed	15/19 Partitions, Violations =	27
Routed	16/19 Partitions, Violations =	27
Routed	17/19 Partitions, Violations =	27
Routed	18/19 Partitions, Violations =	27
Routed	19/19 Partitions, Violations =	27

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	27
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 10
	Less than minimum width : 4
	Short : 13

[Iter 4] Elapsed real time: 0:00:42 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:41 total=0:00:42
[Iter 4] Stage (MB): Used  137  Alloctr  135  Proc    0 
[Iter 4] Total (MB): Used  181  Alloctr  185  Proc 2501 

End DR iteration 4 with 19 parts

Start DR iteration 5: non-uniform partition
Routed	1/19 Partitions, Violations =	25
Routed	2/19 Partitions, Violations =	23
Routed	3/19 Partitions, Violations =	22
Routed	4/19 Partitions, Violations =	21
Routed	5/19 Partitions, Violations =	22
Routed	6/19 Partitions, Violations =	23
Routed	7/19 Partitions, Violations =	24
Routed	8/19 Partitions, Violations =	25
Routed	9/19 Partitions, Violations =	26
Routed	10/19 Partitions, Violations =	27
Routed	11/19 Partitions, Violations =	29
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 5] Elapsed real time: 0:00:42 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:42 total=0:00:42
[Iter 5] Stage (MB): Used  137  Alloctr  135  Proc    0 
[Iter 5] Total (MB): Used  181  Alloctr  185  Proc 2501 

End DR iteration 5 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:42 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:42 total=0:00:42
[DR] Stage (MB): Used  121  Alloctr  118  Proc    0 
[DR] Total (MB): Used  165  Alloctr  168  Proc 2501 
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used  157  Alloctr  160  Proc 2501 
183 nets are pre-shielded, added no new shielding for them
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

[Start Shield Trimming] Elapsed real time: 0:00:00 
[Start Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Trimming] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Trimming] Total (MB): Used  172  Alloctr  173  Proc 2501 
Shld Trimmed	1/6400 Partitions, Violations =	17190
Shld Trimmed	32/6400 Partitions, Violations =	17190
Shld Trimmed	64/6400 Partitions, Violations =	17190
Shld Trimmed	96/6400 Partitions, Violations =	17190
Shld Trimmed	128/6400 Partitions, Violations =	17190
Shld Trimmed	160/6400 Partitions, Violations =	17190
Shld Trimmed	192/6400 Partitions, Violations =	17190
Shld Trimmed	224/6400 Partitions, Violations =	17190
Shld Trimmed	256/6400 Partitions, Violations =	17190
Shld Trimmed	288/6400 Partitions, Violations =	17190
Shld Trimmed	320/6400 Partitions, Violations =	17190
Shld Trimmed	352/6400 Partitions, Violations =	17190
Shld Trimmed	384/6400 Partitions, Violations =	17190
Shld Trimmed	416/6400 Partitions, Violations =	17190
Shld Trimmed	448/6400 Partitions, Violations =	17190
Shld Trimmed	480/6400 Partitions, Violations =	17190
Shld Trimmed	512/6400 Partitions, Violations =	17190
Shld Trimmed	544/6400 Partitions, Violations =	17190
Shld Trimmed	576/6400 Partitions, Violations =	17190
Shld Trimmed	608/6400 Partitions, Violations =	17190
Shld Trimmed	640/6400 Partitions, Violations =	17190
Shld Trimmed	672/6400 Partitions, Violations =	17190
Shld Trimmed	704/6400 Partitions, Violations =	17190
Shld Trimmed	736/6400 Partitions, Violations =	17190
Shld Trimmed	768/6400 Partitions, Violations =	17190
Shld Trimmed	800/6400 Partitions, Violations =	17190
Shld Trimmed	832/6400 Partitions, Violations =	17190
Shld Trimmed	864/6400 Partitions, Violations =	17190
Shld Trimmed	896/6400 Partitions, Violations =	17190
Shld Trimmed	928/6400 Partitions, Violations =	17190
Shld Trimmed	960/6400 Partitions, Violations =	17169
Shld Trimmed	992/6400 Partitions, Violations =	17169
Shld Trimmed	1024/6400 Partitions, Violations =	16891
Shld Trimmed	1056/6400 Partitions, Violations =	16891
Shld Trimmed	1088/6400 Partitions, Violations =	16820
Shld Trimmed	1120/6400 Partitions, Violations =	16581
Shld Trimmed	1152/6400 Partitions, Violations =	16564
Shld Trimmed	1184/6400 Partitions, Violations =	16296
Shld Trimmed	1216/6400 Partitions, Violations =	16251
Shld Trimmed	1248/6400 Partitions, Violations =	16237
Shld Trimmed	1280/6400 Partitions, Violations =	15775
Shld Trimmed	1312/6400 Partitions, Violations =	15733
Shld Trimmed	1344/6400 Partitions, Violations =	15521
Shld Trimmed	1376/6400 Partitions, Violations =	15521
Shld Trimmed	1408/6400 Partitions, Violations =	15470
Shld Trimmed	1440/6400 Partitions, Violations =	15294
Shld Trimmed	1472/6400 Partitions, Violations =	15251
Shld Trimmed	1504/6400 Partitions, Violations =	14834
Shld Trimmed	1536/6400 Partitions, Violations =	14833
Shld Trimmed	1568/6400 Partitions, Violations =	14638
Shld Trimmed	1600/6400 Partitions, Violations =	14269
Shld Trimmed	1632/6400 Partitions, Violations =	14236
Shld Trimmed	1664/6400 Partitions, Violations =	14094
Shld Trimmed	1696/6400 Partitions, Violations =	13993
Shld Trimmed	1728/6400 Partitions, Violations =	13769
Shld Trimmed	1760/6400 Partitions, Violations =	13648
Shld Trimmed	1792/6400 Partitions, Violations =	13575
Shld Trimmed	1824/6400 Partitions, Violations =	13462
Shld Trimmed	1856/6400 Partitions, Violations =	13462
Shld Trimmed	1888/6400 Partitions, Violations =	13335
Shld Trimmed	1920/6400 Partitions, Violations =	13182
Shld Trimmed	1952/6400 Partitions, Violations =	13172
Shld Trimmed	1984/6400 Partitions, Violations =	12940
Shld Trimmed	2016/6400 Partitions, Violations =	12940
Shld Trimmed	2048/6400 Partitions, Violations =	12468
Shld Trimmed	2080/6400 Partitions, Violations =	12416
Shld Trimmed	2112/6400 Partitions, Violations =	12410
Shld Trimmed	2144/6400 Partitions, Violations =	12051
Shld Trimmed	2176/6400 Partitions, Violations =	12003
Shld Trimmed	2208/6400 Partitions, Violations =	11968
Shld Trimmed	2240/6400 Partitions, Violations =	11902
Shld Trimmed	2272/6400 Partitions, Violations =	11893
Shld Trimmed	2304/6400 Partitions, Violations =	11606
Shld Trimmed	2336/6400 Partitions, Violations =	11515
Shld Trimmed	2368/6400 Partitions, Violations =	11428
Shld Trimmed	2400/6400 Partitions, Violations =	11044
Shld Trimmed	2432/6400 Partitions, Violations =	11040
Shld Trimmed	2464/6400 Partitions, Violations =	10898
Shld Trimmed	2496/6400 Partitions, Violations =	10888
Shld Trimmed	2528/6400 Partitions, Violations =	10705
Shld Trimmed	2560/6400 Partitions, Violations =	10681
Shld Trimmed	2592/6400 Partitions, Violations =	10588
Shld Trimmed	2624/6400 Partitions, Violations =	10185
Shld Trimmed	2656/6400 Partitions, Violations =	10174
Shld Trimmed	2688/6400 Partitions, Violations =	9687
Shld Trimmed	2720/6400 Partitions, Violations =	9264
Shld Trimmed	2752/6400 Partitions, Violations =	9258
Shld Trimmed	2784/6400 Partitions, Violations =	8991
Shld Trimmed	2816/6400 Partitions, Violations =	8950
Shld Trimmed	2848/6400 Partitions, Violations =	8726
Shld Trimmed	2880/6400 Partitions, Violations =	8646
Shld Trimmed	2912/6400 Partitions, Violations =	8637
Shld Trimmed	2944/6400 Partitions, Violations =	8463
Shld Trimmed	2976/6400 Partitions, Violations =	8396
Shld Trimmed	3008/6400 Partitions, Violations =	7966
Shld Trimmed	3040/6400 Partitions, Violations =	7822
Shld Trimmed	3072/6400 Partitions, Violations =	7763
Shld Trimmed	3104/6400 Partitions, Violations =	7632
Shld Trimmed	3136/6400 Partitions, Violations =	7632
Shld Trimmed	3168/6400 Partitions, Violations =	7555
Shld Trimmed	3200/6400 Partitions, Violations =	7472
Shld Trimmed	3232/6400 Partitions, Violations =	7463
Shld Trimmed	3264/6400 Partitions, Violations =	7307
Shld Trimmed	3296/6400 Partitions, Violations =	7307
Shld Trimmed	3328/6400 Partitions, Violations =	7218
Shld Trimmed	3360/6400 Partitions, Violations =	7159
Shld Trimmed	3392/6400 Partitions, Violations =	7114
Shld Trimmed	3424/6400 Partitions, Violations =	7017
Shld Trimmed	3456/6400 Partitions, Violations =	7017
Shld Trimmed	3488/6400 Partitions, Violations =	6988
Shld Trimmed	3520/6400 Partitions, Violations =	6906
Shld Trimmed	3552/6400 Partitions, Violations =	6876
Shld Trimmed	3584/6400 Partitions, Violations =	6741
Shld Trimmed	3616/6400 Partitions, Violations =	6741
Shld Trimmed	3648/6400 Partitions, Violations =	6649
Shld Trimmed	3680/6400 Partitions, Violations =	6515
Shld Trimmed	3712/6400 Partitions, Violations =	6511
Shld Trimmed	3744/6400 Partitions, Violations =	6468
Shld Trimmed	3776/6400 Partitions, Violations =	6468
Shld Trimmed	3808/6400 Partitions, Violations =	6354
Shld Trimmed	3840/6400 Partitions, Violations =	6174
Shld Trimmed	3872/6400 Partitions, Violations =	6163
Shld Trimmed	3904/6400 Partitions, Violations =	5892
Shld Trimmed	3936/6400 Partitions, Violations =	5838
Shld Trimmed	3968/6400 Partitions, Violations =	5733
Shld Trimmed	4000/6400 Partitions, Violations =	5585
Shld Trimmed	4032/6400 Partitions, Violations =	5472
Shld Trimmed	4064/6400 Partitions, Violations =	5307
Shld Trimmed	4096/6400 Partitions, Violations =	5241
Shld Trimmed	4128/6400 Partitions, Violations =	5152
Shld Trimmed	4160/6400 Partitions, Violations =	4896
Shld Trimmed	4192/6400 Partitions, Violations =	4871
Shld Trimmed	4224/6400 Partitions, Violations =	4504
Shld Trimmed	4256/6400 Partitions, Violations =	4468
Shld Trimmed	4288/6400 Partitions, Violations =	4423
Shld Trimmed	4320/6400 Partitions, Violations =	4298
Shld Trimmed	4352/6400 Partitions, Violations =	4278
Shld Trimmed	4384/6400 Partitions, Violations =	3911
Shld Trimmed	4416/6400 Partitions, Violations =	3903
Shld Trimmed	4448/6400 Partitions, Violations =	3773
Shld Trimmed	4480/6400 Partitions, Violations =	3650
Shld Trimmed	4512/6400 Partitions, Violations =	3573
Shld Trimmed	4544/6400 Partitions, Violations =	3445
Shld Trimmed	4576/6400 Partitions, Violations =	3441
Shld Trimmed	4608/6400 Partitions, Violations =	2991
Shld Trimmed	4640/6400 Partitions, Violations =	2981
Shld Trimmed	4672/6400 Partitions, Violations =	2535
Shld Trimmed	4704/6400 Partitions, Violations =	2188
Shld Trimmed	4736/6400 Partitions, Violations =	2002
Shld Trimmed	4768/6400 Partitions, Violations =	1880
Shld Trimmed	4800/6400 Partitions, Violations =	1854
Shld Trimmed	4832/6400 Partitions, Violations =	1784
Shld Trimmed	4864/6400 Partitions, Violations =	1760
Shld Trimmed	4896/6400 Partitions, Violations =	1755
Shld Trimmed	4928/6400 Partitions, Violations =	1465
Shld Trimmed	4960/6400 Partitions, Violations =	1457
Shld Trimmed	4992/6400 Partitions, Violations =	1280
Shld Trimmed	5024/6400 Partitions, Violations =	1028
Shld Trimmed	5056/6400 Partitions, Violations =	1024
Shld Trimmed	5088/6400 Partitions, Violations =	935
Shld Trimmed	5120/6400 Partitions, Violations =	870
Shld Trimmed	5152/6400 Partitions, Violations =	733
Shld Trimmed	5184/6400 Partitions, Violations =	571
Shld Trimmed	5216/6400 Partitions, Violations =	559
Shld Trimmed	5248/6400 Partitions, Violations =	360
Shld Trimmed	5280/6400 Partitions, Violations =	356
Shld Trimmed	5312/6400 Partitions, Violations =	345
Shld Trimmed	5344/6400 Partitions, Violations =	303
Shld Trimmed	5376/6400 Partitions, Violations =	271
Shld Trimmed	5408/6400 Partitions, Violations =	169
Shld Trimmed	5440/6400 Partitions, Violations =	169
Shld Trimmed	5472/6400 Partitions, Violations =	169
Shld Trimmed	5504/6400 Partitions, Violations =	164
Shld Trimmed	5536/6400 Partitions, Violations =	164
Shld Trimmed	5568/6400 Partitions, Violations =	164
Shld Trimmed	5600/6400 Partitions, Violations =	164
Shld Trimmed	5632/6400 Partitions, Violations =	164
Shld Trimmed	5664/6400 Partitions, Violations =	164
Shld Trimmed	5696/6400 Partitions, Violations =	164
Shld Trimmed	5728/6400 Partitions, Violations =	164
Shld Trimmed	5760/6400 Partitions, Violations =	164
Shld Trimmed	5792/6400 Partitions, Violations =	164
Shld Trimmed	5824/6400 Partitions, Violations =	164
Shld Trimmed	5856/6400 Partitions, Violations =	164
Shld Trimmed	5888/6400 Partitions, Violations =	164
Shld Trimmed	5920/6400 Partitions, Violations =	164
Shld Trimmed	5952/6400 Partitions, Violations =	164
Shld Trimmed	5984/6400 Partitions, Violations =	164
Shld Trimmed	6016/6400 Partitions, Violations =	164
Shld Trimmed	6048/6400 Partitions, Violations =	164
Shld Trimmed	6080/6400 Partitions, Violations =	164
Shld Trimmed	6112/6400 Partitions, Violations =	164
Shld Trimmed	6144/6400 Partitions, Violations =	164
Shld Trimmed	6176/6400 Partitions, Violations =	164
Shld Trimmed	6208/6400 Partitions, Violations =	164
Shld Trimmed	6240/6400 Partitions, Violations =	164
Shld Trimmed	6272/6400 Partitions, Violations =	164
Shld Trimmed	6304/6400 Partitions, Violations =	164
Shld Trimmed	6336/6400 Partitions, Violations =	164
Shld Trimmed	6368/6400 Partitions, Violations =	164
Shld Trimmed	6400/6400 Partitions, Violations =	164
Shld Trimmed	1/41 Partitions, Violations =	155
Shld Trimmed	2/41 Partitions, Violations =	151
Shld Trimmed	3/41 Partitions, Violations =	147
Shld Trimmed	4/41 Partitions, Violations =	143
Shld Trimmed	5/41 Partitions, Violations =	123
Shld Trimmed	6/41 Partitions, Violations =	111
Shld Trimmed	7/41 Partitions, Violations =	108
Shld Trimmed	8/41 Partitions, Violations =	105
Shld Trimmed	9/41 Partitions, Violations =	102
Shld Trimmed	10/41 Partitions, Violations =	99
Shld Trimmed	11/41 Partitions, Violations =	96
Shld Trimmed	12/41 Partitions, Violations =	93
Shld Trimmed	13/41 Partitions, Violations =	90
Shld Trimmed	14/41 Partitions, Violations =	80
Shld Trimmed	15/41 Partitions, Violations =	63
Shld Trimmed	16/41 Partitions, Violations =	56
Shld Trimmed	17/41 Partitions, Violations =	49
Shld Trimmed	18/41 Partitions, Violations =	44
Shld Trimmed	19/41 Partitions, Violations =	35
Shld Trimmed	20/41 Partitions, Violations =	30
Shld Trimmed	21/41 Partitions, Violations =	27
Shld Trimmed	22/41 Partitions, Violations =	25
Shld Trimmed	23/41 Partitions, Violations =	22
Shld Trimmed	24/41 Partitions, Violations =	19
Shld Trimmed	25/41 Partitions, Violations =	17
Shld Trimmed	26/41 Partitions, Violations =	16
Shld Trimmed	27/41 Partitions, Violations =	15
Shld Trimmed	28/41 Partitions, Violations =	14
Shld Trimmed	29/41 Partitions, Violations =	13
Shld Trimmed	30/41 Partitions, Violations =	12
Shld Trimmed	31/41 Partitions, Violations =	11
Shld Trimmed	32/41 Partitions, Violations =	10
Shld Trimmed	33/41 Partitions, Violations =	9
Shld Trimmed	34/41 Partitions, Violations =	7
Shld Trimmed	35/41 Partitions, Violations =	6
Shld Trimmed	36/41 Partitions, Violations =	5
Shld Trimmed	37/41 Partitions, Violations =	4
Shld Trimmed	38/41 Partitions, Violations =	3
Shld Trimmed	39/41 Partitions, Violations =	2
Shld Trimmed	40/41 Partitions, Violations =	1
Shld Trimmed	41/41 Partitions, Violations =	0
[End Shield Trimming] Elapsed real time: 0:00:06 
[End Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End Shield Trimming] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End Shield Trimming] Total (MB): Used  172  Alloctr  174  Proc 2501 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  168  Alloctr  170  Proc 2501 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   51  Alloctr   51  Proc    0 
[End of Build Tech Data] Total (MB): Used  219  Alloctr  222  Proc 2501 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 1
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build All Nets] Total (MB): Used  226  Alloctr  229  Proc 2501 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   12  Proc    0 
[End of Build Congestion map] Total (MB): Used  224  Alloctr  242  Proc 2501 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   55  Alloctr   71  Proc    0 
[End of Build Data] Total (MB): Used  224  Alloctr  242  Proc 2501 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  224  Alloctr  242  Proc 2501 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  224  Alloctr  242  Proc 2501 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 90.26
Initial. Layer M1 wire length = 3.20
Initial. Layer M2 wire length = 8.10
Initial. Layer M3 wire length = 53.76
Initial. Layer M4 wire length = 0.00
Initial. Layer B1 wire length = 24.20
Initial. Layer B2 wire length = 1.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 172
Initial. Via via1 count = 50
Initial. Via via2 count = 51
Initial. Via via3 count = 24
Initial. Via via4 count = 17
Initial. Via via5 count = 28
Initial. Via via6 count = 2
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  224  Alloctr  242  Proc 2501 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 88.50
phase1. Layer M1 wire length = 3.20
phase1. Layer M2 wire length = 8.10
phase1. Layer M3 wire length = 53.76
phase1. Layer M4 wire length = 0.00
phase1. Layer B1 wire length = 23.43
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 171
phase1. Via via1 count = 50
phase1. Via via2 count = 51
phase1. Via via3 count = 24
phase1. Via via4 count = 17
phase1. Via via5 count = 28
phase1. Via via6 count = 1
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  224  Alloctr  242  Proc 2501 
phase2. Routing result:
phase2. Both Dirs: Overflow =     2 Max = 1 GRCs =     2 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 88.68
phase2. Layer M1 wire length = 3.20
phase2. Layer M2 wire length = 8.10
phase2. Layer M3 wire length = 53.76
phase2. Layer M4 wire length = 2.20
phase2. Layer B1 wire length = 21.42
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 173
phase2. Via via1 count = 50
phase2. Via via2 count = 51
phase2. Via via3 count = 24
phase2. Via via4 count = 19
phase2. Via via5 count = 28
phase2. Via via6 count = 1
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   55  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  224  Alloctr  242  Proc 2501 

Congestion utilization per direction:
Average vertical track utilization   =  0.12 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.11 %
Peak    horizontal track utilization = 28.57 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -38  Alloctr  -52  Proc    0 
[GR: Done] Total (MB): Used  214  Alloctr  216  Proc 2501 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   46  Alloctr   46  Proc    0 
[GR: Done] Total (MB): Used  214  Alloctr  216  Proc 2501 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  169  Alloctr  171  Proc 2501 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  173  Alloctr  174  Proc 2501 

Start initial assignment
Routed partition 1/48      
Routed partition 2/48      
Routed partition 3/48      
Routed partition 4/48      
Routed partition 5/48      
Routed partition 6/48      
Routed partition 7/48      
Routed partition 8/48      
Routed partition 9/48      
Routed partition 10/48     
Routed partition 11/48     
Routed partition 12/48     
Routed partition 13/48     
Routed partition 14/48     
Routed partition 15/48     
Routed partition 16/48     
Routed partition 17/48     
Routed partition 18/48     
Routed partition 19/48     
Routed partition 20/48     
Routed partition 21/48     
Routed partition 22/48     
Routed partition 23/48     
Routed partition 24/48     
Routed partition 25/48     
Routed partition 26/48     
Routed partition 27/48     
Routed partition 28/48     
Routed partition 29/48     
Routed partition 30/48     
Routed partition 31/48     
Routed partition 32/48     
Routed partition 33/48     
Routed partition 34/48     
Routed partition 35/48     
Routed partition 36/48     
Routed partition 37/48     
Routed partition 38/48     
Routed partition 39/48     
Routed partition 40/48     
Routed partition 41/48     
Routed partition 42/48     
Routed partition 43/48     
Routed partition 44/48     
Routed partition 45/48     
Routed partition 46/48     
Routed partition 47/48     
Routed partition 48/48     

Number of wires with overlap after iteration 0 = 182 of 244


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  173  Alloctr  175  Proc 2501 

Reroute to fix overlaps
Routed partition 1/48      
Routed partition 2/48      
Routed partition 3/48      
Routed partition 4/48      
Routed partition 5/48      
Routed partition 6/48      
Routed partition 7/48      
Routed partition 8/48      
Routed partition 9/48      
Routed partition 10/48     
Routed partition 11/48     
Routed partition 12/48     
Routed partition 13/48     
Routed partition 14/48     
Routed partition 15/48     
Routed partition 16/48     
Routed partition 17/48     
Routed partition 18/48     
Routed partition 19/48     
Routed partition 20/48     
Routed partition 21/48     
Routed partition 22/48     
Routed partition 23/48     
Routed partition 24/48     
Routed partition 25/48     
Routed partition 26/48     
Routed partition 27/48     
Routed partition 28/48     
Routed partition 29/48     
Routed partition 30/48     
Routed partition 31/48     
Routed partition 32/48     
Routed partition 33/48     
Routed partition 34/48     
Routed partition 35/48     
Routed partition 36/48     
Routed partition 37/48     
Routed partition 38/48     
Routed partition 39/48     
Routed partition 40/48     
Routed partition 41/48     
Routed partition 42/48     
Routed partition 43/48     
Routed partition 44/48     
Routed partition 45/48     
Routed partition 46/48     
Routed partition 47/48     
Routed partition 48/48     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  173  Alloctr  175  Proc 2501 

Number of wires with overlap after iteration 1 = 94 of 155


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 47 		 via1: 52
Number of M3 wires: 40 		 via2: 51
Number of M4 wires: 14 		 via3: 42
Number of B1 wires: 37 		 via4: 31
Number of B2 wires: 10 		 via5: 28
Number of EA wires: 6 		 via6: 13
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 155 		 vias: 217

Total M1 wire length: 3.7
Total M2 wire length: 40.3
Total M3 wire length: 70.0
Total M4 wire length: 7.4
Total B1 wire length: 15.8
Total B2 wire length: 3.7
Total EA wire length: 11.3
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 152.1

Longest M1 wire length: 3.7
Longest M2 wire length: 1.6
Longest M3 wire length: 54.4
Longest M4 wire length: 1.6
Longest B1 wire length: 1.3
Longest B2 wire length: 1.4
Longest EA wire length: 2.7
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used   -2  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  166  Alloctr  170  Proc 2501 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used  171  Alloctr  175  Proc 2501 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 1 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/63 Partitions, Violations =	790
Routed	2/63 Partitions, Violations =	769
Routed	3/63 Partitions, Violations =	751
Routed	4/63 Partitions, Violations =	734
Routed	5/63 Partitions, Violations =	717
Routed	6/63 Partitions, Violations =	690
Routed	7/63 Partitions, Violations =	674
Routed	8/63 Partitions, Violations =	658
Routed	9/63 Partitions, Violations =	634
Routed	10/63 Partitions, Violations =	618
Routed	11/63 Partitions, Violations =	602
Routed	12/63 Partitions, Violations =	586
Routed	13/63 Partitions, Violations =	570
Routed	14/63 Partitions, Violations =	537
Routed	15/63 Partitions, Violations =	523
Routed	16/63 Partitions, Violations =	509
Routed	17/63 Partitions, Violations =	481
Routed	18/63 Partitions, Violations =	467
Routed	19/63 Partitions, Violations =	453
Routed	20/63 Partitions, Violations =	439
Routed	21/63 Partitions, Violations =	425
Routed	22/63 Partitions, Violations =	411
Routed	23/63 Partitions, Violations =	397
Routed	24/63 Partitions, Violations =	384
Routed	25/63 Partitions, Violations =	368
Routed	26/63 Partitions, Violations =	357
Routed	27/63 Partitions, Violations =	335
Routed	28/63 Partitions, Violations =	324
Routed	29/63 Partitions, Violations =	306
Routed	30/63 Partitions, Violations =	280
Routed	31/63 Partitions, Violations =	268
Routed	32/63 Partitions, Violations =	256
Routed	33/63 Partitions, Violations =	244
Routed	34/63 Partitions, Violations =	235
Routed	35/63 Partitions, Violations =	223
Routed	36/63 Partitions, Violations =	215
Routed	37/63 Partitions, Violations =	207
Routed	38/63 Partitions, Violations =	191
Routed	39/63 Partitions, Violations =	183
Routed	40/63 Partitions, Violations =	175
Routed	41/63 Partitions, Violations =	167
Routed	42/63 Partitions, Violations =	151
Routed	43/63 Partitions, Violations =	143
Routed	44/63 Partitions, Violations =	135
Routed	45/63 Partitions, Violations =	127
Routed	46/63 Partitions, Violations =	119
Routed	47/63 Partitions, Violations =	111
Routed	48/63 Partitions, Violations =	95
Routed	49/63 Partitions, Violations =	87
Routed	50/63 Partitions, Violations =	79
Routed	51/63 Partitions, Violations =	71
Routed	52/63 Partitions, Violations =	63
Routed	53/63 Partitions, Violations =	47
Routed	54/63 Partitions, Violations =	41
Routed	55/63 Partitions, Violations =	36
Routed	56/63 Partitions, Violations =	31
Routed	57/63 Partitions, Violations =	26
Routed	58/63 Partitions, Violations =	17
Routed	59/63 Partitions, Violations =	12
Routed	60/63 Partitions, Violations =	8
Routed	61/63 Partitions, Violations =	4
Routed	62/63 Partitions, Violations =	2
Routed	63/63 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Iter 0] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  179  Alloctr  183  Proc 2501 

End DR iteration 0 with 63 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  179  Alloctr  183  Proc 2501 

End DR iteration 1 with 0 parts

Start DR iteration 2: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Iter 2] Total (MB): Used  179  Alloctr  183  Proc 2501 

End DR iteration 2 with 0 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations

[End Shield Detailed Routing] Elapsed real time: 0:00:01 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End Shield Detailed Routing] Stage (MB): Used   -8  Alloctr   -8  Proc    0 
[End Shield Detailed Routing] Total (MB): Used  163  Alloctr  166  Proc 2501 

Shielding finished with 1 open nets, of which 1 are frozen

Shielding finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    1233204 micron
Total Number of Contacts =             275797
Total Number of Wires =                226503
Total Number of PtConns =              3767
Total Number of Routed Wires =       226503
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275797
	Layer             M1 :      21042 micron
	Layer             M2 :     327779 micron
	Layer             M3 :     506266 micron
	Layer             M4 :     189794 micron
	Layer             B1 :     123903 micron
	Layer             B2 :      54840 micron
	Layer             EA :       9579 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        403
	Via         via6_1x2 :        220
	Via         via6_2x1 :         17
	Via             via5 :       2269
	Via         via5_2x1 :       2525
	Via         via5_1x2 :         18
	Via             via4 :        227
	Via         via4_2x1 :        548
	Via         via4_1x2 :       6173
	Via             via3 :        421
	Via         via3_2x1 :      26629
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2207
	Via   via3v(rot)_2x1 :       1664
	Via        via3v_1x2 :          3
	Via   via3v(rot)_1x2 :          1
	Via             via2 :       1606
	Via            via2h :          5
	Via     via2_fat_1x4 :          2
	Via         via2_1x2 :      91723
	Via    via2(rot)_2x1 :          7
	Via    via2(rot)_1x2 :          5
	Via         via2_2x1 :      19622
	Via        via2v_1x2 :        569
	Via   via2v(rot)_2x1 :        173
	Via   via2v(rot)_1x2 :         55
	Via        via2v_2x1 :          3
	Via             via1 :      18890
	Via        via1(rot) :       3430
	Via            via1v :      11239
	Via            via1h :       1980
	Via       via1h(rot) :      24025
	Via     via1_fat_1x4 :          1
	Via         via1_2x1 :       8679
	Via    via1(rot)_1x2 :       2625
	Via    via1(rot)_2x1 :         52
	Via         via1_1x2 :       7248
	Via        via1v_1x2 :      36008
	Via   via1v(rot)_2x1 :       1856
	Via   via1v(rot)_1x2 :       2431
	Via        via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.62% (211302 / 275797 vias)
 
    Layer V1         = 49.82% (59136  / 118700  vias)
        Weight 1     = 49.82% (59136   vias)
        Un-optimized = 50.18% (59564   vias)
    Layer V2         = 98.58% (112159 / 113770  vias)
        Weight 1     = 98.58% (112159  vias)
        Un-optimized =  1.42% (1611    vias)
    Layer V3         = 98.64% (30506  / 30927   vias)
        Weight 1     = 98.64% (30506   vias)
        Un-optimized =  1.36% (421     vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
        Weight 1     = 96.73% (6721    vias)
        Un-optimized =  3.27% (227     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.62% (211302 / 275797 vias)
 
    Layer V1         = 49.82% (59136  / 118700  vias)
    Layer V2         = 98.58% (112159 / 113770  vias)
    Layer V3         = 98.64% (30506  / 30927   vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.62% (211302 / 275797 vias)
 
    Layer V1         = 49.82% (59136  / 118700  vias)
        Weight 1     = 49.82% (59136   vias)
        Un-optimized = 50.18% (59564   vias)
    Layer V2         = 98.58% (112159 / 113770  vias)
        Weight 1     = 98.58% (112159  vias)
        Un-optimized =  1.42% (1611    vias)
    Layer V3         = 98.64% (30506  / 30927   vias)
        Weight 1     = 98.64% (30506   vias)
        Un-optimized =  1.36% (421     vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
        Weight 1     = 96.73% (6721    vias)
        Un-optimized =  3.27% (227     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used  167  Alloctr  169  Proc 2501 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 1 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/676 Partitions, Violations =	7429
Routed	3/676 Partitions, Violations =	7381
Routed	6/676 Partitions, Violations =	7271
Routed	9/676 Partitions, Violations =	7152
Routed	12/676 Partitions, Violations =	7034
Routed	15/676 Partitions, Violations =	6984
Routed	18/676 Partitions, Violations =	6893
Routed	21/676 Partitions, Violations =	6839
Routed	24/676 Partitions, Violations =	6773
Routed	27/676 Partitions, Violations =	6711
Routed	30/676 Partitions, Violations =	6671
Routed	33/676 Partitions, Violations =	6589
Routed	36/676 Partitions, Violations =	6518
Routed	39/676 Partitions, Violations =	6471
Routed	42/676 Partitions, Violations =	6424
Routed	45/676 Partitions, Violations =	6388
Routed	48/676 Partitions, Violations =	6305
Routed	51/676 Partitions, Violations =	6208
Routed	54/676 Partitions, Violations =	6146
Routed	57/676 Partitions, Violations =	6091
Routed	60/676 Partitions, Violations =	5961
Routed	63/676 Partitions, Violations =	5834
Routed	66/676 Partitions, Violations =	5760
Routed	69/676 Partitions, Violations =	5716
Routed	72/676 Partitions, Violations =	5686
Routed	75/676 Partitions, Violations =	5612
Routed	78/676 Partitions, Violations =	5533
Routed	81/676 Partitions, Violations =	5487
Routed	84/676 Partitions, Violations =	5460
Routed	87/676 Partitions, Violations =	5397
Routed	90/676 Partitions, Violations =	5351
Routed	93/676 Partitions, Violations =	5313
Routed	96/676 Partitions, Violations =	5257
Routed	99/676 Partitions, Violations =	5203
Routed	102/676 Partitions, Violations =	5166
Routed	105/676 Partitions, Violations =	5118
Routed	108/676 Partitions, Violations =	5058
Routed	111/676 Partitions, Violations =	5026
Routed	114/676 Partitions, Violations =	4988
Routed	117/676 Partitions, Violations =	4929
Routed	120/676 Partitions, Violations =	4883
Routed	123/676 Partitions, Violations =	4825
Routed	126/676 Partitions, Violations =	4780
Routed	129/676 Partitions, Violations =	4706
Routed	132/676 Partitions, Violations =	4638
Routed	135/676 Partitions, Violations =	4543
Routed	138/676 Partitions, Violations =	4489
Routed	141/676 Partitions, Violations =	4461
Routed	144/676 Partitions, Violations =	4431
Routed	147/676 Partitions, Violations =	4372
Routed	150/676 Partitions, Violations =	4341
Routed	153/676 Partitions, Violations =	4310
Routed	156/676 Partitions, Violations =	4268
Routed	159/676 Partitions, Violations =	4221
Routed	162/676 Partitions, Violations =	4132
Routed	165/676 Partitions, Violations =	4080
Routed	168/676 Partitions, Violations =	4044
Routed	171/676 Partitions, Violations =	4001
Routed	174/676 Partitions, Violations =	3958
Routed	177/676 Partitions, Violations =	3909
Routed	180/676 Partitions, Violations =	3887
Routed	183/676 Partitions, Violations =	3853
Routed	186/676 Partitions, Violations =	3802
Routed	189/676 Partitions, Violations =	3757
Routed	192/676 Partitions, Violations =	3725
Routed	195/676 Partitions, Violations =	3694
Routed	198/676 Partitions, Violations =	3644
Routed	201/676 Partitions, Violations =	3598
Routed	204/676 Partitions, Violations =	3564
Routed	207/676 Partitions, Violations =	3532
Routed	210/676 Partitions, Violations =	3502
Routed	213/676 Partitions, Violations =	3472
Routed	216/676 Partitions, Violations =	3438
Routed	219/676 Partitions, Violations =	3394
Routed	222/676 Partitions, Violations =	3360
Routed	225/676 Partitions, Violations =	3328
Routed	228/676 Partitions, Violations =	3302
Routed	231/676 Partitions, Violations =	3260
Routed	234/676 Partitions, Violations =	3232
Routed	237/676 Partitions, Violations =	3196
Routed	240/676 Partitions, Violations =	3162
Routed	243/676 Partitions, Violations =	3090
Routed	246/676 Partitions, Violations =	3052
Routed	249/676 Partitions, Violations =	3018
Routed	252/676 Partitions, Violations =	2984
Routed	255/676 Partitions, Violations =	2948
Routed	258/676 Partitions, Violations =	2912
Routed	261/676 Partitions, Violations =	2870
Routed	264/676 Partitions, Violations =	2834
Routed	267/676 Partitions, Violations =	2788
Routed	270/676 Partitions, Violations =	2724
Routed	273/676 Partitions, Violations =	2670
Routed	276/676 Partitions, Violations =	2638
Routed	279/676 Partitions, Violations =	2607
Routed	282/676 Partitions, Violations =	2573
Routed	285/676 Partitions, Violations =	2547
Routed	288/676 Partitions, Violations =	2510
Routed	291/676 Partitions, Violations =	2470
Routed	294/676 Partitions, Violations =	2442
Routed	297/676 Partitions, Violations =	2408
Routed	300/676 Partitions, Violations =	2366
Routed	303/676 Partitions, Violations =	2318
Routed	306/676 Partitions, Violations =	2258
Routed	309/676 Partitions, Violations =	2234
Routed	312/676 Partitions, Violations =	2200
Routed	315/676 Partitions, Violations =	2170
Routed	318/676 Partitions, Violations =	2149
Routed	321/676 Partitions, Violations =	2117
Routed	324/676 Partitions, Violations =	2077
Routed	327/676 Partitions, Violations =	2037
Routed	330/676 Partitions, Violations =	2009
Routed	333/676 Partitions, Violations =	1991
Routed	336/676 Partitions, Violations =	1943
Routed	339/676 Partitions, Violations =	1915
Routed	342/676 Partitions, Violations =	1879
Routed	345/676 Partitions, Violations =	1847
Routed	348/676 Partitions, Violations =	1821
Routed	351/676 Partitions, Violations =	1803
Routed	354/676 Partitions, Violations =	1759
Routed	357/676 Partitions, Violations =	1747
Routed	360/676 Partitions, Violations =	1721
Routed	363/676 Partitions, Violations =	1699
Routed	366/676 Partitions, Violations =	1671
Routed	369/676 Partitions, Violations =	1631
Routed	372/676 Partitions, Violations =	1611
Routed	375/676 Partitions, Violations =	1586
Routed	378/676 Partitions, Violations =	1566
Routed	381/676 Partitions, Violations =	1526
Routed	384/676 Partitions, Violations =	1507
Routed	387/676 Partitions, Violations =	1489
Routed	390/676 Partitions, Violations =	1467
Routed	393/676 Partitions, Violations =	1441
Routed	396/676 Partitions, Violations =	1417
Routed	399/676 Partitions, Violations =	1379
Routed	402/676 Partitions, Violations =	1327
Routed	405/676 Partitions, Violations =	1307
Routed	408/676 Partitions, Violations =	1285
Routed	411/676 Partitions, Violations =	1253
Routed	414/676 Partitions, Violations =	1211
Routed	417/676 Partitions, Violations =	1167
Routed	420/676 Partitions, Violations =	1127
Routed	423/676 Partitions, Violations =	1097
Routed	426/676 Partitions, Violations =	1065
Routed	429/676 Partitions, Violations =	1037
Routed	432/676 Partitions, Violations =	989
Routed	435/676 Partitions, Violations =	969
Routed	438/676 Partitions, Violations =	949
Routed	441/676 Partitions, Violations =	931
Routed	444/676 Partitions, Violations =	872
Routed	447/676 Partitions, Violations =	840
Routed	450/676 Partitions, Violations =	786
Routed	453/676 Partitions, Violations =	770
Routed	456/676 Partitions, Violations =	748
Routed	459/676 Partitions, Violations =	728
Routed	462/676 Partitions, Violations =	705
Routed	465/676 Partitions, Violations =	677
Routed	468/676 Partitions, Violations =	657
Routed	471/676 Partitions, Violations =	642
Routed	474/676 Partitions, Violations =	626
Routed	477/676 Partitions, Violations =	618
Routed	480/676 Partitions, Violations =	606
Routed	483/676 Partitions, Violations =	594
Routed	486/676 Partitions, Violations =	586
Routed	489/676 Partitions, Violations =	578
Routed	492/676 Partitions, Violations =	572
Routed	495/676 Partitions, Violations =	564
Routed	498/676 Partitions, Violations =	550
Routed	501/676 Partitions, Violations =	532
Routed	504/676 Partitions, Violations =	516
Routed	507/676 Partitions, Violations =	510
Routed	510/676 Partitions, Violations =	496
Routed	513/676 Partitions, Violations =	488
Routed	516/676 Partitions, Violations =	478
Routed	519/676 Partitions, Violations =	474
Routed	522/676 Partitions, Violations =	466
Routed	525/676 Partitions, Violations =	458
Routed	528/676 Partitions, Violations =	446
Routed	531/676 Partitions, Violations =	424
Routed	534/676 Partitions, Violations =	418
Routed	537/676 Partitions, Violations =	408
Routed	540/676 Partitions, Violations =	400
Routed	543/676 Partitions, Violations =	393
Routed	546/676 Partitions, Violations =	387
Routed	549/676 Partitions, Violations =	375
Routed	552/676 Partitions, Violations =	365
Routed	555/676 Partitions, Violations =	351
Routed	558/676 Partitions, Violations =	341
Routed	561/676 Partitions, Violations =	331
Routed	564/676 Partitions, Violations =	323
Routed	567/676 Partitions, Violations =	317
Routed	570/676 Partitions, Violations =	309
Routed	573/676 Partitions, Violations =	301
Routed	576/676 Partitions, Violations =	291
Routed	579/676 Partitions, Violations =	279
Routed	582/676 Partitions, Violations =	269
Routed	585/676 Partitions, Violations =	261
Routed	588/676 Partitions, Violations =	253
Routed	591/676 Partitions, Violations =	245
Routed	594/676 Partitions, Violations =	235
Routed	597/676 Partitions, Violations =	225
Routed	600/676 Partitions, Violations =	211
Routed	603/676 Partitions, Violations =	201
Routed	606/676 Partitions, Violations =	195
Routed	609/676 Partitions, Violations =	187
Routed	612/676 Partitions, Violations =	179
Routed	615/676 Partitions, Violations =	173
Routed	618/676 Partitions, Violations =	165
Routed	621/676 Partitions, Violations =	155
Routed	624/676 Partitions, Violations =	145
Routed	627/676 Partitions, Violations =	139
Routed	630/676 Partitions, Violations =	129
Routed	633/676 Partitions, Violations =	119
Routed	636/676 Partitions, Violations =	103
Routed	639/676 Partitions, Violations =	95
Routed	642/676 Partitions, Violations =	85
Routed	645/676 Partitions, Violations =	75
Routed	648/676 Partitions, Violations =	67
Routed	651/676 Partitions, Violations =	61
Routed	654/676 Partitions, Violations =	55
Routed	657/676 Partitions, Violations =	47
Routed	660/676 Partitions, Violations =	37
Routed	663/676 Partitions, Violations =	29
Routed	666/676 Partitions, Violations =	23
Routed	669/676 Partitions, Violations =	15
Routed	672/676 Partitions, Violations =	5
Routed	675/676 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   12  Alloctr   10  Proc    0 
[Iter 0] Total (MB): Used  175  Alloctr  177  Proc 2501 

End DR iteration 0 with 676 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	6


[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 1] Stage (MB): Used   12  Alloctr   10  Proc    0 
[Iter 1] Total (MB): Used  175  Alloctr  177  Proc 2501 

End DR iteration 1 with 0 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since reached max number of iterations

[End Shield Detailed Routing] Elapsed real time: 0:00:04 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End Shield Detailed Routing] Stage (MB): Used   -8  Alloctr   -8  Proc    0 
[End Shield Detailed Routing] Total (MB): Used  159  Alloctr  161  Proc 2501 
Total shielding edges - 9070
Deleted 0 floating shielding edges
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_s_reg/n2)
Shielded 93% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I3)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I5)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I7)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I8)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B5I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B5I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B4I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I10)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B5I3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_lpf_x_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B6I4)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B6I9)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/net18353)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I11)
Shielded 88% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n5)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1536)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1132)
Shielded 100% side-wall of (w_clk_p)
Shielded 45 nets with average ratio as follows.
	1) 99.58%		(total shield ratio/number of shielded nets)
	2) 99.85%		(total shield length/total shielded net length)
[Shielding: End] Elapsed real time: 0:00:19 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[Shielding: End] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Shielding: End] Total (MB): Used  159  Alloctr  161  Proc 2501 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	25/484 Partitions, Violations =	0
Checked	26/484 Partitions, Violations =	0
Checked	38/484 Partitions, Violations =	9
Checked	57/484 Partitions, Violations =	12
Checked	76/484 Partitions, Violations =	14
Checked	95/484 Partitions, Violations =	14
Checked	114/484 Partitions, Violations =	14
Checked	134/484 Partitions, Violations =	14
Checked	152/484 Partitions, Violations =	14
Checked	171/484 Partitions, Violations =	17
Checked	190/484 Partitions, Violations =	20
Checked	209/484 Partitions, Violations =	21
Checked	228/484 Partitions, Violations =	21
Checked	247/484 Partitions, Violations =	24
Checked	267/484 Partitions, Violations =	24
Checked	289/484 Partitions, Violations =	24
Checked	304/484 Partitions, Violations =	24
Checked	323/484 Partitions, Violations =	24
Checked	342/484 Partitions, Violations =	24
Checked	361/484 Partitions, Violations =	26
Checked	380/484 Partitions, Violations =	26
Checked	399/484 Partitions, Violations =	26
Checked	421/484 Partitions, Violations =	26
Checked	437/484 Partitions, Violations =	26
Checked	456/484 Partitions, Violations =	30
[DRC CHECK] Elapsed real time: 0:00:15 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  175  Alloctr  177  Proc 2501 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  175  Alloctr  178  Proc 2501 

Redundant via insertion finished with 1 open nets, of which 0 are frozen

Redundant via insertion finished with 32 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13



Total Wire Length =                    1233827 micron
Total Number of Contacts =             275797
Total Number of Wires =                226503
Total Number of PtConns =              3765
Total Number of Routed Wires =       226503
Total Routed Wire Length =           1233201 micron
Total Number of Routed Contacts =       275797
	Layer             M1 :      21043 micron
	Layer             M2 :     328094 micron
	Layer             M3 :     506336 micron
	Layer             M4 :     189829 micron
	Layer             B1 :     124084 micron
	Layer             B2 :      54863 micron
	Layer             EA :       9579 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        403
	Via         via6_1x2 :        220
	Via         via6_2x1 :         17
	Via             via5 :       2269
	Via         via5_2x1 :       2525
	Via         via5_1x2 :         18
	Via             via4 :        227
	Via         via4_2x1 :        548
	Via         via4_1x2 :       6173
	Via             via3 :        421
	Via         via3_2x1 :      26629
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2207
	Via   via3v(rot)_2x1 :       1664
	Via        via3v_1x2 :          3
	Via   via3v(rot)_1x2 :          1
	Via             via2 :       1606
	Via            via2h :          5
	Via     via2_fat_1x4 :          2
	Via         via2_1x2 :      91723
	Via    via2(rot)_2x1 :          7
	Via    via2(rot)_1x2 :          5
	Via         via2_2x1 :      19622
	Via        via2v_1x2 :        569
	Via   via2v(rot)_2x1 :        173
	Via   via2v(rot)_1x2 :         55
	Via        via2v_2x1 :          3
	Via             via1 :      18890
	Via        via1(rot) :       3430
	Via            via1v :      11239
	Via            via1h :       1980
	Via       via1h(rot) :      24025
	Via     via1_fat_1x4 :          1
	Via         via1_2x1 :       8679
	Via    via1(rot)_1x2 :       2625
	Via    via1(rot)_2x1 :         52
	Via         via1_1x2 :       7248
	Via        via1v_1x2 :      36008
	Via   via1v(rot)_2x1 :       1856
	Via   via1v(rot)_1x2 :       2431
	Via        via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.62% (211302 / 275797 vias)
 
    Layer V1         = 49.82% (59136  / 118700  vias)
        Weight 1     = 49.82% (59136   vias)
        Un-optimized = 50.18% (59564   vias)
    Layer V2         = 98.58% (112159 / 113770  vias)
        Weight 1     = 98.58% (112159  vias)
        Un-optimized =  1.42% (1611    vias)
    Layer V3         = 98.64% (30506  / 30927   vias)
        Weight 1     = 98.64% (30506   vias)
        Un-optimized =  1.36% (421     vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
        Weight 1     = 96.73% (6721    vias)
        Un-optimized =  3.27% (227     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.62% (211302 / 275797 vias)
 
    Layer V1         = 49.82% (59136  / 118700  vias)
    Layer V2         = 98.58% (112159 / 113770  vias)
    Layer V3         = 98.64% (30506  / 30927   vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.62% (211302 / 275797 vias)
 
    Layer V1         = 49.82% (59136  / 118700  vias)
        Weight 1     = 49.82% (59136   vias)
        Un-optimized = 50.18% (59564   vias)
    Layer V2         = 98.58% (112159 / 113770  vias)
        Weight 1     = 98.58% (112159  vias)
        Un-optimized =  1.42% (1611    vias)
    Layer V3         = 98.64% (30506  / 30927   vias)
        Weight 1     = 98.64% (30506   vias)
        Un-optimized =  1.36% (421     vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
        Weight 1     = 96.73% (6721    vias)
        Un-optimized =  3.27% (227     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 32
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# To fix antenna violations
# This "ANTENNAMTR" cell must be manually inserted during P&R
# The cell is an diode on the net close to input gates, which do not meet the antenna effect.
# Actually, the library specifies a maximum wire length for antenna rule.
# However, the route may connect longer wires to the input gates of cells than maximum wire length.
# If this is the case, the "ANTENNAMTR" cells are added to meet the antenna rule.
# Antenna cell connects to a diode, reverse biased to ground.
set_route_zrt_detail_options -antenna true -insert_diodes_during_routing true 	-diode_libcell_names ANTENNAMTR
1
# Use timing driven SnR.
set_route_zrt_global_options -timing_driven true
1
set_route_zrt_track_options  -timing_driven true
1
set_route_zrt_detail_options -timing_driven true
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)


Start checking for open nets ... 

net(i_CLK) has floating ports (dbId = 1036043 numNodes = 4 numEdges = 1 numCmps = 3)
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

Check 33684 nets, 1 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  139  Alloctr  141  Proc 2501 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	25/484 Partitions, Violations =	0
Checked	26/484 Partitions, Violations =	0
Checked	38/484 Partitions, Violations =	9
Checked	57/484 Partitions, Violations =	12
Checked	76/484 Partitions, Violations =	14
Checked	95/484 Partitions, Violations =	14
Checked	114/484 Partitions, Violations =	14
Checked	134/484 Partitions, Violations =	14
Checked	152/484 Partitions, Violations =	14
Checked	171/484 Partitions, Violations =	17
Checked	190/484 Partitions, Violations =	20
Checked	209/484 Partitions, Violations =	21
Checked	228/484 Partitions, Violations =	21
Checked	247/484 Partitions, Violations =	24
Checked	267/484 Partitions, Violations =	24
Checked	289/484 Partitions, Violations =	24
Checked	304/484 Partitions, Violations =	24
Checked	323/484 Partitions, Violations =	24
Checked	342/484 Partitions, Violations =	24
Checked	361/484 Partitions, Violations =	26
Checked	380/484 Partitions, Violations =	26
Checked	399/484 Partitions, Violations =	26
Checked	421/484 Partitions, Violations =	26
Checked	437/484 Partitions, Violations =	26
Checked	456/484 Partitions, Violations =	30
[DRC CHECK] Elapsed real time: 0:00:15 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  176  Alloctr  177  Proc 2501 
Start net based rule analysis
Antenna DRC for frozen net UART_TXD; Net top lay LB
	ICell pad34; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_MOSI; Net top lay LB
	ICell pad25; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_SCLK; Net top lay LB
	ICell pad17; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_CSN; Net top lay LB
	ICell pad14; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_START; Net top lay LB
	ICell pad11; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Antenna DRC for frozen net ADS1292_RESET; Net top lay LB
	ICell pad10; master port PAD
		Antenna/diode mode 1/6; wlay LB; gArea 0.02000000; allowed ratio/ratio 270.00000000/601982.00000000
Found 6 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  176  Alloctr  178  Proc 2501 

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13


Total Wire Length =                    1233834 micron
Total Number of Contacts =             275797
Total Number of Wires =                226534
Total Number of PtConns =              3808
Total Number of Routed Wires =       226534
Total Routed Wire Length =           1233204 micron
Total Number of Routed Contacts =       275797
	Layer             M1 :      21043 micron
	Layer             M2 :     328099 micron
	Layer             M3 :     506337 micron
	Layer             M4 :     189829 micron
	Layer             B1 :     124084 micron
	Layer             B2 :      54863 micron
	Layer             EA :       9579 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        403
	Via         via6_1x2 :        220
	Via         via6_2x1 :         17
	Via             via5 :       2269
	Via         via5_2x1 :       2525
	Via         via5_1x2 :         18
	Via             via4 :        227
	Via         via4_1x2 :       6173
	Via         via4_2x1 :        548
	Via             via3 :        421
	Via         via3_2x1 :      26629
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2207
	Via   via3v(rot)_2x1 :       1664
	Via        via3v_1x2 :          3
	Via   via3v(rot)_1x2 :          1
	Via             via2 :       1606
	Via            via2h :          5
	Via     via2_fat_1x4 :          2
	Via         via2_2x1 :      19622
	Via    via2(rot)_1x2 :          5
	Via    via2(rot)_2x1 :          7
	Via         via2_1x2 :      91723
	Via   via2v(rot)_2x1 :        173
	Via        via2v_1x2 :        569
	Via        via2v_2x1 :          3
	Via   via2v(rot)_1x2 :         55
	Via             via1 :      18890
	Via        via1(rot) :       3430
	Via            via1v :      11239
	Via            via1h :       1980
	Via       via1h(rot) :      24025
	Via     via1_fat_1x4 :          1
	Via         via1_2x1 :       8679
	Via    via1(rot)_1x2 :       2625
	Via    via1(rot)_2x1 :         52
	Via         via1_1x2 :       7248
	Via        via1v_1x2 :      36008
	Via   via1v(rot)_2x1 :       1856
	Via   via1v(rot)_1x2 :       2431
	Via        via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.62% (211302 / 275797 vias)
 
    Layer V1         = 49.82% (59136  / 118700  vias)
        Weight 1     = 49.82% (59136   vias)
        Un-optimized = 50.18% (59564   vias)
    Layer V2         = 98.58% (112159 / 113770  vias)
        Weight 1     = 98.58% (112159  vias)
        Un-optimized =  1.42% (1611    vias)
    Layer V3         = 98.64% (30506  / 30927   vias)
        Weight 1     = 98.64% (30506   vias)
        Un-optimized =  1.36% (421     vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
        Weight 1     = 96.73% (6721    vias)
        Un-optimized =  3.27% (227     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.62% (211302 / 275797 vias)
 
    Layer V1         = 49.82% (59136  / 118700  vias)
    Layer V2         = 98.58% (112159 / 113770  vias)
    Layer V3         = 98.64% (30506  / 30927   vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.62% (211302 / 275797 vias)
 
    Layer V1         = 49.82% (59136  / 118700  vias)
        Weight 1     = 49.82% (59136   vias)
        Un-optimized = 50.18% (59564   vias)
    Layer V2         = 98.58% (112159 / 113770  vias)
        Weight 1     = 98.58% (112159  vias)
        Un-optimized =  1.42% (1611    vias)
    Layer V3         = 98.64% (30506  / 30927   vias)
        Weight 1     = 98.64% (30506   vias)
        Un-optimized =  1.36% (421     vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
        Weight 1     = 96.73% (6721    vias)
        Un-optimized =  3.27% (227     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 


Verify Summary:

Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 32
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 21.57 seconds
EKL_MT: elapsed time 22 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_bst
Version: N-2017.09
Date   : Thu Nov 19 20:17:36 2020
****************************************

Information: Some cells in the scenario are using inferred operating conditions.

 * Some/all delay information is back-annotated.
	Scenario            : func1_bst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40

Information: Percent of Arnoldi-based delays = 96.07% on scenario func1_bst

  Startpoint: khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_bst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        1.68       1.68      
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_/CK (DFFRQX4MTR)
                                                          0.00       1.68 r    1.32
  khu_sensor_top/ads1292_controller/r_clk_counter_reg_2_/Q (DFFRQX4MTR)
                                                          0.15 @     1.83 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/A[2] (ads1292_controller_DW01_inc_0)
                                                          0.00       1.83 r    
  khu_sensor_top/ads1292_controller/add_x_8/U30/CO (ADDHX4MTR)
                                                          0.05 @     1.88 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U29/CO (ADDHX1MTR)
                                                          0.05 @     1.93 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U28/CO (ADDHX4MTR)
                                                          0.05 @     1.97 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U27/CO (ADDHX4MTR)
                                                          0.04 @     2.02 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U26/CO (ADDHX4MTR)
                                                          0.04 @     2.06 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U25/CO (ADDHX4MTR)
                                                          0.04 @     2.11 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U24/CO (ADDHX4MTR)
                                                          0.04 @     2.15 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U23/CO (ADDHX4MTR)
                                                          0.05 @     2.20 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U22/CO (ADDHX4MTR)
                                                          0.05 @     2.25 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U21/CO (ADDHX4MTR)
                                                          0.04 @     2.29 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U20/CO (ADDHX1MTR)
                                                          0.05 @     2.34 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U19/CO (ADDHX1MTR)
                                                          0.06 @     2.39 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U18/CO (ADDHX1MTR)
                                                          0.05 @     2.44 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U17/CO (ADDHX1MTR)
                                                          0.05 @     2.50 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U16/CO (ADDHX1MTR)
                                                          0.05 @     2.55 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U15/CO (ADDHX1MTR)
                                                          0.05 @     2.59 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U14/CO (ADDHX1MTR)
                                                          0.05 @     2.64 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U13/CO (ADDHX1MTR)
                                                          0.05 @     2.69 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U12/CO (ADDHX1MTR)
                                                          0.05 @     2.74 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U11/CO (ADDHX1MTR)
                                                          0.06 @     2.80 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U10/CO (ADDHX4MTR)
                                                          0.05 @     2.85 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U9/CO (ADDHX1MTR)
                                                          0.05 @     2.89 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U8/CO (ADDHX1MTR)
                                                          0.05 @     2.94 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U7/CO (ADDHX1MTR)
                                                          0.05 @     2.99 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U6/CO (ADDHX1MTR)
                                                          0.05 @     3.04 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U5/CO (ADDHX1MTR)
                                                          0.06 @     3.10 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U4/CO (ADDHX1MTR)
                                                          0.05 @     3.15 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U3/CO (ADDHX1MTR)
                                                          0.05 @     3.20 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U2/CO (ADDHX1MTR)
                                                          0.06 @     3.26 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/U35/Y (XOR2X8MTR)
                                                          0.04 @     3.30 r    1.32
  khu_sensor_top/ads1292_controller/add_x_8/SUM[31] (ads1292_controller_DW01_inc_0)
                                                          0.00       3.30 r    
  khu_sensor_top/ads1292_controller/U217/Y (AOI32X4MTR)
                                                          0.05 @     3.35 f    1.32
  khu_sensor_top/ads1292_controller/icc_cpts8/Y (NAND4BBX4MTR)
                                                          0.05 @     3.40 r    1.32
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_0)
                                                          0.00       3.40 r    
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00 @     3.40 r    1.32
  data arrival time                                                  3.40      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (propagated)                        1.36       6.76      
  clock reconvergence pessimism                           0.10       6.86      
  clock uncertainty                                      -0.22       6.64      
  khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       6.64 r    
  clock gating setup time                                -0.11       6.54      
  data required time                                                 6.54      
  ------------------------------------------------------------------------------------
  data required time                                                 6.54      
  data arrival time                                                 -3.40      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.13      


  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  input external delay                                    0.35       6.50 r    
  UART_RXD (in)                                           0.00       6.50 r    
  pad36/PAD (pvhbcudtbrt)                                 0.24 *     6.74 r    3.60 ~
  pad36/Y (pvhbcudtbrt)                                   0.24 @     6.99 r    1.32 ~
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00       6.99 r    
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00       6.99 r    
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00       6.99 r    
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (DFFSQX1MTR)
                                                          0.00 @     6.99 r    1.32
  data arrival time                                                  6.99      

  clock clk_half (rise edge)                             10.80      10.80      
  clock network delay (propagated)                        0.96      11.76      
  clock reconvergence pessimism                           0.00      11.76      
  clock uncertainty                                      -0.43      11.33      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (DFFSQX1MTR)
                                                          0.00      11.33 r    
  library setup time                                     -0.04      11.29      
  data required time                                                11.29      
  ------------------------------------------------------------------------------------
  data required time                                                11.29      
  data arrival time                                                 -6.99      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.30      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_bst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        1.69       1.69      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (DFFHQX8MTR)
                                                          0.00       1.69 r    1.32
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (DFFHQX8MTR)
                                                          0.09 @     1.78 f    1.32
  khu_sensor_top/mpr121_controller/i2c_master/icc_cpts1/Y (INVX24MTR)
                                                          0.03 @     1.80 r    1.32
  khu_sensor_top/mpr121_controller/i2c_master/icc_cpts3/Y (INVX20MTR)
                                                          0.02 @     1.82 f    1.32
  khu_sensor_top/mpr121_controller/i2c_master/scl_o (i2c_master)
                                                          0.00       1.82 f    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_OUT (mpr121_controller)
                                                          0.00       1.82 f    
  khu_sensor_top/MPR121_SCL_OUT (khu_sensor_top)          0.00       1.82 f    
  pad43/PAD (pvhbcudtbrt)                                 1.11 @     2.93 f    3.60 ~
  MPR121_SCL (inout)                                      0.00 *     2.94 f    
  data arrival time                                                  2.94      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (ideal)                             0.75       6.15      
  clock reconvergence pessimism                           0.00       6.15      
  clock uncertainty                                      -0.22       5.93      
  output external delay                                  -0.50       5.43      
  data required time                                                 5.43      
  ------------------------------------------------------------------------------------
  data required time                                                 5.43      
  data arrival time                                                 -2.94      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        2.50      


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_bst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (propagated)                        1.73       1.73      
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_10_/CK (DFFHQX4MTR)
                                                          0.00       1.73 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/b_m_reg_10_/Q (DFFHQX4MTR)
                                                          0.10 @     1.82 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/B[10] (float_adder_3_DW_cmp_6)
                                                          0.00       1.82 r    
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U125/Y (INVX8MTR)
                                                          0.01 @     1.84 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U71/Y (NOR2X4MTR)
                                                          0.03 @     1.87 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U67/Y (NOR2X6MTR)
                                                          0.02 @     1.89 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/icc_cpts15/Y (AO21X8MTR)
                                                          0.06 @     1.95 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/icc_cpts11/Y (AOI21X8MTR)
                                                          0.03 @     1.98 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/icc_cpts12/Y (INVX5MTR)
                                                          0.02 @     2.00 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U48/Y (AOI21X8MTR)
                                                          0.03 @     2.03 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/U182/Y (OAI21X8MTR)
                                                          0.03 @     2.06 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/gte_x_5/GE_LT_GT_LE (float_adder_3_DW_cmp_6)
                                                          0.00       2.06 f    
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_cpts74/Y (INVX12MTR)
                                                          0.02 @     2.08 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_cpts65/Y (CLKNAND2X16MTR)
                                                          0.02 @     2.10 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_cpts72/Y (INVX20MTR)
                                                          0.02 @     2.12 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/icc_place35/Y (INVX32MTR)
                                                          0.02 @     2.14 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/U909/Y (AOI22X4MTR)
                                                          0.06 @     2.20 r    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/I2[0] (float_adder_3_DP_OP_46_236_7011_0)
                                                          0.00       2.20 r    
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U83/Y (XOR2X8MTR)
                                                          0.02 @     2.22 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U59/CO (ADDFHX4MTR)
                                                          0.07 @     2.29 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U60/CO (ADDFHX4MTR)
                                                          0.06 @     2.35 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U63/CO (ADDFHX4MTR)
                                                          0.07 @     2.42 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U62/CO (ADDFHX8MTR)
                                                          0.06 @     2.48 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U64/CO (ADDFHX8MTR)
                                                          0.06 @     2.54 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U77/CO (ADDFHX8MTR)
                                                          0.06 @     2.60 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U81/CO (ADDFHX4MTR)
                                                          0.06 @     2.66 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U80/CO (ADDFHX4MTR)
                                                          0.06 @     2.72 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U87/CO (ADDFHX4MTR)
                                                          0.06 @     2.77 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U86/CO (ADDFHX4MTR)
                                                          0.06 @     2.83 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U71/CO (ADDFHX8MTR)
                                                          0.06 @     2.89 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U66/CO (ADDFHX8MTR)
                                                          0.06 @     2.95 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U69/CO (ADDFHX8MTR)
                                                          0.06 @     3.01 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U75/CO (ADDFHX8MTR)
                                                          0.06 @     3.07 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U74/CO (ADDFHX8MTR)
                                                          0.06 @     3.13 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U76/CO (ADDFHX8MTR)
                                                          0.06 @     3.19 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U79/CO (ADDFHX8MTR)
                                                          0.06 @     3.24 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U78/CO (ADDFHX8MTR)
                                                          0.06 @     3.30 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U85/CO (ADDFHX8MTR)
                                                          0.06 @     3.36 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U84/CO (ADDFHX8MTR)
                                                          0.06 @     3.42 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U70/CO (ADDFHX8MTR)
                                                          0.06 @     3.47 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U65/CO (ADDFHX8MTR)
                                                          0.06 @     3.53 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U68/CO (ADDFHX8MTR)
                                                          0.06 @     3.59 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U67/CO (ADDFHX8MTR)
                                                          0.06 @     3.65 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U73/CO (ADDFHX8MTR)
                                                          0.06 @     3.71 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U72/CO (ADDFHX8MTR)
                                                          0.06 @     3.77 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U82/CO (ADDFHX4MTR)
                                                          0.05 @     3.82 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/U58/Y (XOR2X2MTR)
                                                          0.03 @     3.85 f    1.32
  khu_sensor_top/ads1292_filter/iir_lpf/add/DP_OP_46_236_7011/O1[27] (float_adder_3_DP_OP_46_236_7011_0)
                                                          0.00       3.85 f    
  khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/D (DFFQX4MTR)
                                                          0.00 @     3.86 f    1.32
  data arrival time                                                  3.86      

  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (propagated)                        1.56       6.96      
  clock reconvergence pessimism                           0.10       7.06      
  clock uncertainty                                      -0.22       6.84      
  khu_sensor_top/ads1292_filter/iir_lpf/add/sum_reg_27_/CK (DFFQX4MTR)
                                                          0.00       6.84 r    
  library setup time                                     -0.03       6.81      
  data required time                                                 6.81      
  ------------------------------------------------------------------------------------
  data required time                                                 6.81      
  data arrival time                                                 -3.86      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        2.95      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_bst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40      
  clock network delay (propagated)                        1.66       7.06      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       7.06 r    1.32
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.23 @     7.29 f    1.32
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       7.29 f    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       7.29 f    
  khu_sensor_top/sensor_core/U577/Y (AOI22X1MTR)          0.11 @     7.40 r    1.32
  khu_sensor_top/sensor_core/U551/Y (AOI32X1MTR)          0.08 @     7.48 f    1.32
  khu_sensor_top/sensor_core/U550/Y (NOR4X1MTR)           0.12 @     7.60 r    1.32
  khu_sensor_top/sensor_core/U540/Y (OAI211X1MTR)         0.08 @     7.68 f    1.32
  khu_sensor_top/sensor_core/U43/Y (AO2B2X1MTR)           0.16 @     7.84 f    1.32
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/D (DFFRQX1MTR)
                                                          0.00 @     7.84 f    1.32
  data arrival time                                                  7.84      

  clock clk_half (rise edge)                             10.80      10.80      
  clock network delay (propagated)                        0.97      11.77      
  clock reconvergence pessimism                           0.08      11.85      
  clock uncertainty                                      -0.43      11.42      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_2_/CK (DFFRQX1MTR)
                                                          0.00      11.42 r    
  library setup time                                     -0.04      11.38      
  data required time                                                11.38      
  ------------------------------------------------------------------------------------
  data required time                                                11.38      
  data arrival time                                                 -7.84      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.54      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Create cell instance master for ANTENNAMTR
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:05 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used  126  Alloctr  121  Proc    0 
[Dr init] Total (MB): Used  175  Alloctr  176  Proc 2501 
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
Warning: MV-aware diode insertion is not enabled because vdd or vss type diodes are not defined. (MV-546a)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:00 
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0 
[INIT LEGALITY CHECKER] Total (MB): Used  176  Alloctr  178  Proc 2501 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 44

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 44: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	32
Routed	4/19 Partitions, Violations =	32
Routed	5/19 Partitions, Violations =	32
Routed	6/19 Partitions, Violations =	32
Routed	7/19 Partitions, Violations =	32
Routed	8/19 Partitions, Violations =	30
Routed	9/19 Partitions, Violations =	30
Routed	10/19 Partitions, Violations =	30
Routed	11/19 Partitions, Violations =	30
Routed	12/19 Partitions, Violations =	30
Routed	13/19 Partitions, Violations =	29
Routed	14/19 Partitions, Violations =	29
Routed	15/19 Partitions, Violations =	29
Routed	16/19 Partitions, Violations =	30
Routed	17/19 Partitions, Violations =	30
Routed	18/19 Partitions, Violations =	30
Routed	19/19 Partitions, Violations =	30

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	30
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 10
	Less than minimum width : 7
	Short : 13

[Iter 44] Elapsed real time: 0:00:07 
[Iter 44] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 44] Stage (MB): Used  134  Alloctr  129  Proc    0 
[Iter 44] Total (MB): Used  183  Alloctr  184  Proc 2501 

End DR iteration 44 with 19 parts

Start DR iteration 45: non-uniform partition
Routed	1/19 Partitions, Violations =	30
Routed	2/19 Partitions, Violations =	30
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	30
Routed	5/19 Partitions, Violations =	29
Routed	6/19 Partitions, Violations =	27
Routed	7/19 Partitions, Violations =	25
Routed	8/19 Partitions, Violations =	26
Routed	9/19 Partitions, Violations =	26
Routed	10/19 Partitions, Violations =	27
Routed	11/19 Partitions, Violations =	28
Routed	12/19 Partitions, Violations =	30
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 45] Elapsed real time: 0:00:08 
[Iter 45] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 45] Stage (MB): Used  134  Alloctr  129  Proc    0 
[Iter 45] Total (MB): Used  183  Alloctr  184  Proc 2501 

End DR iteration 45 with 19 parts

Start DR iteration 46: non-uniform partition
Routed	1/19 Partitions, Violations =	32
Routed	2/19 Partitions, Violations =	32
Routed	3/19 Partitions, Violations =	30
Routed	4/19 Partitions, Violations =	29
Routed	5/19 Partitions, Violations =	29
Routed	6/19 Partitions, Violations =	28
Routed	7/19 Partitions, Violations =	28
Routed	8/19 Partitions, Violations =	27
Routed	9/19 Partitions, Violations =	27
Routed	10/19 Partitions, Violations =	26
Routed	11/19 Partitions, Violations =	26
Routed	12/19 Partitions, Violations =	27
Routed	13/19 Partitions, Violations =	29
Routed	14/19 Partitions, Violations =	29
Routed	15/19 Partitions, Violations =	29
Routed	16/19 Partitions, Violations =	29
Routed	17/19 Partitions, Violations =	29
Routed	18/19 Partitions, Violations =	29
Routed	19/19 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 11
	Less than minimum width : 5
	Short : 13

[Iter 46] Elapsed real time: 0:00:09 
[Iter 46] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 46] Stage (MB): Used  134  Alloctr  129  Proc    0 
[Iter 46] Total (MB): Used  183  Alloctr  184  Proc 2501 

End DR iteration 46 with 19 parts

Start DR iteration 47: non-uniform partition
Routed	1/19 Partitions, Violations =	29
Routed	2/19 Partitions, Violations =	29
Routed	3/19 Partitions, Violations =	28
Routed	4/19 Partitions, Violations =	27
Routed	5/19 Partitions, Violations =	27
Routed	6/19 Partitions, Violations =	28
Routed	7/19 Partitions, Violations =	27
Routed	8/19 Partitions, Violations =	28
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	29
Routed	11/19 Partitions, Violations =	29
Routed	12/19 Partitions, Violations =	31
Routed	13/19 Partitions, Violations =	32
Routed	14/19 Partitions, Violations =	32
Routed	15/19 Partitions, Violations =	32
Routed	16/19 Partitions, Violations =	32
Routed	17/19 Partitions, Violations =	32
Routed	18/19 Partitions, Violations =	32
Routed	19/19 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 12
	Less than minimum width : 7
	Short : 13

[Iter 47] Elapsed real time: 0:00:10 
[Iter 47] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 47] Stage (MB): Used  134  Alloctr  129  Proc    0 
[Iter 47] Total (MB): Used  183  Alloctr  184  Proc 2501 

End DR iteration 47 with 19 parts

Start DR iteration 48: non-uniform partition
Routed	1/19 Partitions, Violations =	31
Routed	2/19 Partitions, Violations =	31
Routed	3/19 Partitions, Violations =	31
Routed	4/19 Partitions, Violations =	31
Routed	5/19 Partitions, Violations =	30
Routed	6/19 Partitions, Violations =	28
Routed	7/19 Partitions, Violations =	28
Routed	8/19 Partitions, Violations =	29
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	27
Routed	11/19 Partitions, Violations =	28
Routed	12/19 Partitions, Violations =	29
Routed	13/19 Partitions, Violations =	29
Routed	14/19 Partitions, Violations =	29
Routed	15/19 Partitions, Violations =	29
Routed	16/19 Partitions, Violations =	29
Routed	17/19 Partitions, Violations =	29
Routed	18/19 Partitions, Violations =	29
Routed	19/19 Partitions, Violations =	29

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	29
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 9
	Less than minimum width : 7
	Short : 13

[Iter 48] Elapsed real time: 0:00:11 
[Iter 48] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 48] Stage (MB): Used  134  Alloctr  129  Proc    0 
[Iter 48] Total (MB): Used  183  Alloctr  184  Proc 2501 

End DR iteration 48 with 19 parts

Start DR iteration 49: non-uniform partition
Routed	1/19 Partitions, Violations =	29
Routed	2/19 Partitions, Violations =	27
Routed	3/19 Partitions, Violations =	26
Routed	4/19 Partitions, Violations =	26
Routed	5/19 Partitions, Violations =	26
Routed	6/19 Partitions, Violations =	26
Routed	7/19 Partitions, Violations =	26
Routed	8/19 Partitions, Violations =	27
Routed	9/19 Partitions, Violations =	28
Routed	10/19 Partitions, Violations =	30
Routed	11/19 Partitions, Violations =	31
Routed	12/19 Partitions, Violations =	32
Routed	13/19 Partitions, Violations =	33
Routed	14/19 Partitions, Violations =	33
Routed	15/19 Partitions, Violations =	33
Routed	16/19 Partitions, Violations =	33
Routed	17/19 Partitions, Violations =	33
Routed	18/19 Partitions, Violations =	33
Routed	19/19 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	6

	Less than minimum edge length : 12
	Less than minimum width : 8
	Short : 13

[Iter 49] Elapsed real time: 0:00:12 
[Iter 49] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 49] Stage (MB): Used  134  Alloctr  129  Proc    0 
[Iter 49] Total (MB): Used  183  Alloctr  184  Proc 2501 

End DR iteration 49 with 19 parts

	@@@@ Total nets not meeting constraints =	6

Stop DR since not converging

[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR] Stage (MB): Used  118  Alloctr  112  Proc    0 
[DR] Total (MB): Used  167  Alloctr  168  Proc 2501 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR: Done] Stage (MB): Used  118  Alloctr  112  Proc    0 
[DR: Done] Total (MB): Used  167  Alloctr  168  Proc 2501 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 33 violations and 6 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	Less than minimum edge length : 12
	Less than minimum width : 8
	Short : 13



Total Wire Length =                    1233836 micron
Total Number of Contacts =             275793
Total Number of Wires =                225959
Total Number of PtConns =              3808
Total Number of Routed Wires =       225959
Total Routed Wire Length =           1233205 micron
Total Number of Routed Contacts =       275793
	Layer             M1 :      21043 micron
	Layer             M2 :     328103 micron
	Layer             M3 :     506336 micron
	Layer             M4 :     189827 micron
	Layer             B1 :     124085 micron
	Layer             B2 :      54864 micron
	Layer             EA :       9579 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        403
	Via         via6_1x2 :        220
	Via         via6_2x1 :         17
	Via             via5 :       2269
	Via         via5_2x1 :       2525
	Via         via5_1x2 :         18
	Via             via4 :        227
	Via         via4_1x2 :       6173
	Via         via4_2x1 :        548
	Via             via3 :        420
	Via         via3_2x1 :      26629
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2207
	Via   via3v(rot)_2x1 :       1664
	Via        via3v_1x2 :          3
	Via   via3v(rot)_1x2 :          1
	Via             via2 :       1604
	Via            via2h :          4
	Via     via2_fat_1x4 :          2
	Via         via2_2x1 :      19622
	Via    via2(rot)_1x2 :          5
	Via    via2(rot)_2x1 :          7
	Via         via2_1x2 :      91723
	Via   via2v(rot)_2x1 :        173
	Via        via2v_1x2 :        569
	Via        via2v_2x1 :          3
	Via   via2v(rot)_1x2 :         55
	Via             via1 :      18890
	Via        via1(rot) :       3430
	Via            via1v :      11239
	Via            via1h :       1980
	Via       via1h(rot) :      24025
	Via     via1_fat_1x4 :          1
	Via         via1_2x1 :       8679
	Via    via1(rot)_1x2 :       2625
	Via    via1(rot)_2x1 :         52
	Via         via1_1x2 :       7248
	Via        via1v_1x2 :      36008
	Via   via1v(rot)_2x1 :       1856
	Via   via1v(rot)_1x2 :       2431
	Via        via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.62% (211302 / 275793 vias)
 
    Layer V1         = 49.82% (59136  / 118700  vias)
        Weight 1     = 49.82% (59136   vias)
        Un-optimized = 50.18% (59564   vias)
    Layer V2         = 98.59% (112159 / 113767  vias)
        Weight 1     = 98.59% (112159  vias)
        Un-optimized =  1.41% (1608    vias)
    Layer V3         = 98.64% (30506  / 30926   vias)
        Weight 1     = 98.64% (30506   vias)
        Un-optimized =  1.36% (420     vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
        Weight 1     = 96.73% (6721    vias)
        Un-optimized =  3.27% (227     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.62% (211302 / 275793 vias)
 
    Layer V1         = 49.82% (59136  / 118700  vias)
    Layer V2         = 98.59% (112159 / 113767  vias)
    Layer V3         = 98.64% (30506  / 30926   vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.62% (211302 / 275793 vias)
 
    Layer V1         = 49.82% (59136  / 118700  vias)
        Weight 1     = 49.82% (59136   vias)
        Un-optimized = 50.18% (59564   vias)
    Layer V2         = 98.59% (112159 / 113767  vias)
        Weight 1     = 98.59% (112159  vias)
        Un-optimized =  1.41% (1608    vias)
    Layer V3         = 98.64% (30506  / 30926   vias)
        Weight 1     = 98.64% (30506   vias)
        Un-optimized =  1.36% (420     vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
        Weight 1     = 96.73% (6721    vias)
        Un-optimized =  3.27% (227     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 33
Total number of antenna violations = 6
Total number of voltage-area violations = no voltage-areas defined
SPCL ECO: Found 13 DRCs across 8 nets that will be rerouted.
Num of special eco nets = 8
[SPCL ECO: Init] Elapsed real time: 0:00:00 
[SPCL ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SPCL ECO: Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: Init] Total (MB): Used  167  Alloctr  168  Proc 2501 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  171  Alloctr  172  Proc 2501 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Tech Data] Total (MB): Used  225  Alloctr  227  Proc 2501 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 8
Number of single or zero port nets = 7
Number of nets with min-layer-mode soft = 447
Number of nets with min-layer-mode soft-cost-medium = 447
Number of nets with max-layer-mode soft = 38
Number of nets with max-layer-mode soft-cost-medium = 38
Number of nets with max-layer-mode hard = 409
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
33668 nets are fully connected,
 of which 33668 are detail routed and 0 are global routed.
231 nets have non-default rule shield_65nm_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  236  Alloctr  238  Proc 2501 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  234  Alloctr  251  Proc 2501 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Build Data] Total (MB): Used  237  Alloctr  254  Proc 2501 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  237  Alloctr  254  Proc 2501 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  237  Alloctr  254  Proc 2501 
Initial. Routing result:
Initial. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. 1(12.5 %) of nets did not connect.
Initial. Total Wire Length = 2086.15
Initial. Layer M1 wire length = 180.80
Initial. Layer M2 wire length = 832.13
Initial. Layer M3 wire length = 1070.03
Initial. Layer M4 wire length = 3.19
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via via1 count = 7
Initial. Via via2 count = 27
Initial. Via via3 count = 2
Initial. Via via4 count = 0
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  237  Alloctr  254  Proc 2501 
phase1. Routing result:
phase1. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. 1(12.5 %) of nets did not connect.
phase1. Total Wire Length = 2088.32
phase1. Layer M1 wire length = 180.80
phase1. Layer M2 wire length = 832.67
phase1. Layer M3 wire length = 1071.66
phase1. Layer M4 wire length = 3.19
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 36
phase1. Via via1 count = 7
phase1. Via via2 count = 27
phase1. Via via3 count = 2
phase1. Via via4 count = 0
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  237  Alloctr  254  Proc 2501 
phase2. Routing result:
phase2. Both Dirs: Overflow =   312 Max = 4 GRCs =   246 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =   309 Max = 4 (GRCs =  5) GRCs =   243 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   305 Max = 4 (GRCs =  5) GRCs =   239 (0.03%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. 1(12.5 %) of nets did not connect.
phase2. Total Wire Length = 2088.32
phase2. Layer M1 wire length = 180.80
phase2. Layer M2 wire length = 832.67
phase2. Layer M3 wire length = 1071.66
phase2. Layer M4 wire length = 3.19
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 36
phase2. Via via1 count = 7
phase2. Via via2 count = 27
phase2. Via via3 count = 2
phase2. Via via4 count = 0
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   65  Alloctr   81  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  237  Alloctr  254  Proc 2501 

Congestion utilization per direction:
Average vertical track utilization   =  4.20 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  4.77 %
Peak    horizontal track utilization = 80.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -55  Proc    0 
[GR: Done] Total (MB): Used  221  Alloctr  223  Proc 2501 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  221  Alloctr  223  Proc 2501 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  171  Alloctr  173  Proc 2501 
[SPCL ECO: GR] Elapsed real time: 0:00:03 
[SPCL ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[SPCL ECO: GR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[SPCL ECO: GR] Total (MB): Used  171  Alloctr  173  Proc 2501 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  172  Alloctr  173  Proc 2501 

Start initial assignment
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

Number of wires with overlap after iteration 0 = 65 of 120


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  172  Alloctr  174  Proc 2501 

Reroute to fix overlaps
Routed partition 1/7       
Routed partition 2/7       
Routed partition 3/7       
Routed partition 4/7       
Routed partition 5/7       
Routed partition 6/7       
Routed partition 7/7       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  172  Alloctr  174  Proc 2501 

Number of wires with overlap after iteration 1 = 25 of 96


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 51 		 via1: 7
Number of M3 wires: 42 		 via2: 46
Number of M4 wires: 2 		 via3: 4
Number of B1 wires: 0 		 via4: 0
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 96 		 vias: 57

Total M1 wire length: 180.8
Total M2 wire length: 836.1
Total M3 wire length: 1068.1
Total M4 wire length: 3.3
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 2088.3

Longest M1 wire length: 180.8
Longest M2 wire length: 128.3
Longest M3 wire length: 161.6
Longest M4 wire length: 2.8
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  167  Alloctr  169  Proc 2501 
[SPCL ECO: CDR] Elapsed real time: 0:00:04 
[SPCL ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[SPCL ECO: CDR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SPCL ECO: CDR] Total (MB): Used  167  Alloctr  169  Proc 2501 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin ECO DRC check ...

Checked	1/484 Partitions, Violations =	33
Checked	19/484 Partitions, Violations =	33
Checked	38/484 Partitions, Violations =	35
Checked	57/484 Partitions, Violations =	35
Checked	76/484 Partitions, Violations =	43
Checked	95/484 Partitions, Violations =	43
Checked	114/484 Partitions, Violations =	43
Checked	133/484 Partitions, Violations =	43
Checked	152/484 Partitions, Violations =	43
Checked	171/484 Partitions, Violations =	43
Checked	190/484 Partitions, Violations =	49
Checked	209/484 Partitions, Violations =	67
Checked	228/484 Partitions, Violations =	67
Checked	247/484 Partitions, Violations =	71
Checked	266/484 Partitions, Violations =	71
Checked	285/484 Partitions, Violations =	71
Checked	304/484 Partitions, Violations =	71
Checked	323/484 Partitions, Violations =	71
Checked	342/484 Partitions, Violations =	71
Checked	361/484 Partitions, Violations =	71
Checked	380/484 Partitions, Violations =	71
Checked	399/484 Partitions, Violations =	71
Checked	418/484 Partitions, Violations =	71
Checked	437/484 Partitions, Violations =	71
Checked	456/484 Partitions, Violations =	79
Checked	475/484 Partitions, Violations =	86

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	86

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  184  Alloctr  185  Proc 2501 

Total Wire Length =                    1233839 micron
Total Number of Contacts =             275789
Total Number of Wires =                225974
Total Number of PtConns =              3808
Total Number of Routed Wires =       225974
Total Routed Wire Length =           1233208 micron
Total Number of Routed Contacts =       275789
	Layer             M1 :      21041 micron
	Layer             M2 :     328105 micron
	Layer             M3 :     506341 micron
	Layer             M4 :     189825 micron
	Layer             B1 :     124085 micron
	Layer             B2 :      54864 micron
	Layer             EA :       9579 micron
	Layer             OA :          0 micron
	Layer             LB :          0 micron
	Via             via6 :        403
	Via         via6_1x2 :        220
	Via         via6_2x1 :         17
	Via             via5 :       2269
	Via         via5_2x1 :       2525
	Via         via5_1x2 :         18
	Via             via4 :        227
	Via         via4_1x2 :       6173
	Via         via4_2x1 :        548
	Via             via3 :        420
	Via         via3_2x1 :      26629
	Via    via3(rot)_2x1 :          2
	Via         via3_1x2 :       2205
	Via   via3v(rot)_2x1 :       1664
	Via        via3v_1x2 :          3
	Via   via3v(rot)_1x2 :          1
	Via             via2 :       1627
	Via            via2h :          4
	Via     via2_fat_1x4 :          2
	Via         via2_2x1 :      19621
	Via    via2(rot)_1x2 :          5
	Via    via2(rot)_2x1 :          7
	Via         via2_1x2 :      91701
	Via   via2v(rot)_2x1 :        171
	Via        via2v_1x2 :        569
	Via        via2v_2x1 :          3
	Via   via2v(rot)_1x2 :         55
	Via             via1 :      18892
	Via        via1(rot) :       3430
	Via            via1v :      11239
	Via            via1h :       1980
	Via       via1h(rot) :      24030
	Via     via1_fat_1x4 :          1
	Via         via1_2x1 :       8677
	Via    via1(rot)_1x2 :       2624
	Via    via1(rot)_2x1 :         52
	Via         via1_1x2 :       7248
	Via        via1v_1x2 :      36004
	Via   via1v(rot)_2x1 :       1856
	Via   via1v(rot)_1x2 :       2431
	Via        via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211268 / 275789 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.57% (112134 / 113765  vias)
        Weight 1     = 98.57% (112134  vias)
        Un-optimized =  1.43% (1631    vias)
    Layer V3         = 98.64% (30504  / 30924   vias)
        Weight 1     = 98.64% (30504   vias)
        Un-optimized =  1.36% (420     vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
        Weight 1     = 96.73% (6721    vias)
        Un-optimized =  3.27% (227     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211268 / 275789 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
    Layer V2         = 98.57% (112134 / 113765  vias)
    Layer V3         = 98.64% (30504  / 30924   vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211268 / 275789 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.57% (112134 / 113765  vias)
        Weight 1     = 98.57% (112134  vias)
        Un-optimized =  1.43% (1631    vias)
    Layer V3         = 98.64% (30504  / 30924   vias)
        Weight 1     = 98.64% (30504   vias)
        Un-optimized =  1.36% (420     vias)
    Layer W0         = 96.73% (6721   / 6948    vias)
        Weight 1     = 96.73% (6721    vias)
        Un-optimized =  3.27% (227     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  184  Alloctr  185  Proc 2501 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/20 Partitions, Violations =	76
Routed	2/20 Partitions, Violations =	69
Routed	3/20 Partitions, Violations =	62
Routed	4/20 Partitions, Violations =	54
Routed	5/20 Partitions, Violations =	47
Routed	6/20 Partitions, Violations =	42
Routed	7/20 Partitions, Violations =	39
Routed	8/20 Partitions, Violations =	39
Routed	9/20 Partitions, Violations =	39
Routed	10/20 Partitions, Violations =	38
Routed	11/20 Partitions, Violations =	38
Routed	12/20 Partitions, Violations =	37
Routed	13/20 Partitions, Violations =	36
Routed	14/20 Partitions, Violations =	37
Routed	15/20 Partitions, Violations =	37
Routed	16/20 Partitions, Violations =	37
Routed	17/20 Partitions, Violations =	35
Routed	18/20 Partitions, Violations =	33
Routed	19/20 Partitions, Violations =	32
Routed	20/20 Partitions, Violations =	31

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	86
	@@@@ Total number of instance ports with antenna violations =	2

	Less than minimum edge length : 11
	Less than minimum width : 7
	Short : 13
	Internal-only types : 55

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used  184  Alloctr  186  Proc 2501 

End DR iteration 0 with 20 parts

Start DR iteration 1: non-uniform partition
Routed	1/21 Partitions, Violations =	76
Routed	2/21 Partitions, Violations =	74
Routed	3/21 Partitions, Violations =	74
Routed	4/21 Partitions, Violations =	74
Routed	5/21 Partitions, Violations =	73
Routed	6/21 Partitions, Violations =	73
Routed	7/21 Partitions, Violations =	72
Routed	8/21 Partitions, Violations =	72
Routed	9/21 Partitions, Violations =	72
Routed	10/21 Partitions, Violations =	73
Routed	11/21 Partitions, Violations =	73
Routed	12/21 Partitions, Violations =	76
Routed	13/21 Partitions, Violations =	52
Routed	14/21 Partitions, Violations =	54
Routed	15/21 Partitions, Violations =	44
Routed	16/21 Partitions, Violations =	44
Routed	17/21 Partitions, Violations =	40
Routed	18/21 Partitions, Violations =	38
Routed	19/21 Partitions, Violations =	36
Routed	20/21 Partitions, Violations =	35
Routed	21/21 Partitions, Violations =	34

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	34
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 12
	Less than minimum width : 6
	Short : 13
	Internal-only types : 3

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used  184  Alloctr  186  Proc 2501 

End DR iteration 1 with 21 parts

Start DR iteration 2: non-uniform partition
Routed	1/14 Partitions, Violations =	32
Routed	2/14 Partitions, Violations =	31
Routed	3/14 Partitions, Violations =	30
Routed	4/14 Partitions, Violations =	30
Routed	5/14 Partitions, Violations =	30
Routed	6/14 Partitions, Violations =	30
Routed	7/14 Partitions, Violations =	30
Routed	8/14 Partitions, Violations =	31
Routed	9/14 Partitions, Violations =	32
Routed	10/14 Partitions, Violations =	32
Routed	11/14 Partitions, Violations =	31
Routed	12/14 Partitions, Violations =	32
Routed	13/14 Partitions, Violations =	34
Routed	14/14 Partitions, Violations =	33

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	33
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 12
	Less than minimum width : 8
	Short : 13

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 2] Total (MB): Used  184  Alloctr  186  Proc 2501 

End DR iteration 2 with 14 parts

Start DR iteration 3: non-uniform partition
Routed	1/13 Partitions, Violations =	33
Routed	2/13 Partitions, Violations =	33
Routed	3/13 Partitions, Violations =	33
Routed	4/13 Partitions, Violations =	31
Routed	5/13 Partitions, Violations =	30
Routed	6/13 Partitions, Violations =	30
Routed	7/13 Partitions, Violations =	28
Routed	8/13 Partitions, Violations =	28
Routed	9/13 Partitions, Violations =	29
Routed	10/13 Partitions, Violations =	30
Routed	11/13 Partitions, Violations =	29
Routed	12/13 Partitions, Violations =	30
Routed	13/13 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 10
	Less than minimum width : 9
	Short : 13

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 3] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 3] Total (MB): Used  184  Alloctr  186  Proc 2501 

End DR iteration 3 with 13 parts

Start DR iteration 4: non-uniform partition
Routed	1/13 Partitions, Violations =	30
Routed	2/13 Partitions, Violations =	30
Routed	3/13 Partitions, Violations =	29
Routed	4/13 Partitions, Violations =	28
Routed	5/13 Partitions, Violations =	28
Routed	6/13 Partitions, Violations =	28
Routed	7/13 Partitions, Violations =	28
Routed	8/13 Partitions, Violations =	28
Routed	9/13 Partitions, Violations =	28
Routed	10/13 Partitions, Violations =	29
Routed	11/13 Partitions, Violations =	30
Routed	12/13 Partitions, Violations =	32
Routed	13/13 Partitions, Violations =	32

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	32
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 11
	Less than minimum width : 8
	Short : 13

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 4] Total (MB): Used  184  Alloctr  186  Proc 2501 

End DR iteration 4 with 13 parts

Start DR iteration 5: non-uniform partition
Routed	1/13 Partitions, Violations =	30
Routed	2/13 Partitions, Violations =	29
Routed	3/13 Partitions, Violations =	27
Routed	4/13 Partitions, Violations =	27
Routed	5/13 Partitions, Violations =	27
Routed	6/13 Partitions, Violations =	27
Routed	7/13 Partitions, Violations =	25
Routed	8/13 Partitions, Violations =	24
Routed	9/13 Partitions, Violations =	25
Routed	10/13 Partitions, Violations =	26
Routed	11/13 Partitions, Violations =	25
Routed	12/13 Partitions, Violations =	25
Routed	13/13 Partitions, Violations =	26

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	26
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 8
	Less than minimum width : 5
	Short : 13

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   16  Alloctr   17  Proc    0 
[Iter 5] Total (MB): Used  184  Alloctr  186  Proc 2501 

End DR iteration 5 with 13 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = TIEHIMTR_U210_net
Net 2 = TIEHIMTR_U211_net
Net 3 = TIEHIMTR_U212_net
Net 4 = TIEHIMTR_U213_net
Net 5 = TIEHIMTR_U214_net
Net 6 = TIEHIMTR_U205_net
Net 7 = TIEHIMTR_U206_net
Net 8 = TIEHIMTR_U208_net
Net 9 = w_clk_p
Total number of changed nets = 9 (out of 33684)

[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  167  Alloctr  170  Proc 2501 
[SPCL ECO: DR] Elapsed real time: 0:00:07 
[SPCL ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[SPCL ECO: DR] Stage (MB): Used    0  Alloctr    1  Proc    0 
[SPCL ECO: DR] Total (MB): Used  167  Alloctr  170  Proc 2501 
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used  167  Alloctr  170  Proc 2501 
204 nets are pre-shielded, added no new shielding for them
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

[Start Shield Trimming] Elapsed real time: 0:00:00 
[Start Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Trimming] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Trimming] Total (MB): Used  183  Alloctr  184  Proc 2501 
Shld Trimmed	1/6400 Partitions, Violations =	22843
Shld Trimmed	32/6400 Partitions, Violations =	22843
Shld Trimmed	64/6400 Partitions, Violations =	22843
Shld Trimmed	96/6400 Partitions, Violations =	22843
Shld Trimmed	128/6400 Partitions, Violations =	22843
Shld Trimmed	160/6400 Partitions, Violations =	22843
Shld Trimmed	192/6400 Partitions, Violations =	22843
Shld Trimmed	224/6400 Partitions, Violations =	22843
Shld Trimmed	256/6400 Partitions, Violations =	22843
Shld Trimmed	288/6400 Partitions, Violations =	22843
Shld Trimmed	320/6400 Partitions, Violations =	22843
Shld Trimmed	352/6400 Partitions, Violations =	22843
Shld Trimmed	384/6400 Partitions, Violations =	22843
Shld Trimmed	416/6400 Partitions, Violations =	22843
Shld Trimmed	448/6400 Partitions, Violations =	22843
Shld Trimmed	480/6400 Partitions, Violations =	22843
Shld Trimmed	512/6400 Partitions, Violations =	22843
Shld Trimmed	544/6400 Partitions, Violations =	22843
Shld Trimmed	576/6400 Partitions, Violations =	22843
Shld Trimmed	608/6400 Partitions, Violations =	22843
Shld Trimmed	640/6400 Partitions, Violations =	22843
Shld Trimmed	672/6400 Partitions, Violations =	22843
Shld Trimmed	704/6400 Partitions, Violations =	22843
Shld Trimmed	736/6400 Partitions, Violations =	22843
Shld Trimmed	768/6400 Partitions, Violations =	22843
Shld Trimmed	800/6400 Partitions, Violations =	22843
Shld Trimmed	832/6400 Partitions, Violations =	22843
Shld Trimmed	864/6400 Partitions, Violations =	22843
Shld Trimmed	896/6400 Partitions, Violations =	22843
Shld Trimmed	928/6400 Partitions, Violations =	22843
Shld Trimmed	960/6400 Partitions, Violations =	22822
Shld Trimmed	992/6400 Partitions, Violations =	22822
Shld Trimmed	1024/6400 Partitions, Violations =	22544
Shld Trimmed	1056/6400 Partitions, Violations =	22544
Shld Trimmed	1088/6400 Partitions, Violations =	22412
Shld Trimmed	1120/6400 Partitions, Violations =	22173
Shld Trimmed	1152/6400 Partitions, Violations =	22125
Shld Trimmed	1184/6400 Partitions, Violations =	21849
Shld Trimmed	1216/6400 Partitions, Violations =	21803
Shld Trimmed	1248/6400 Partitions, Violations =	21724
Shld Trimmed	1280/6400 Partitions, Violations =	21114
Shld Trimmed	1312/6400 Partitions, Violations =	21031
Shld Trimmed	1344/6400 Partitions, Violations =	20733
Shld Trimmed	1376/6400 Partitions, Violations =	20733
Shld Trimmed	1408/6400 Partitions, Violations =	20662
Shld Trimmed	1440/6400 Partitions, Violations =	20463
Shld Trimmed	1472/6400 Partitions, Violations =	20417
Shld Trimmed	1504/6400 Partitions, Violations =	19980
Shld Trimmed	1536/6400 Partitions, Violations =	19979
Shld Trimmed	1568/6400 Partitions, Violations =	19702
Shld Trimmed	1600/6400 Partitions, Violations =	19329
Shld Trimmed	1632/6400 Partitions, Violations =	19261
Shld Trimmed	1664/6400 Partitions, Violations =	19115
Shld Trimmed	1696/6400 Partitions, Violations =	19014
Shld Trimmed	1728/6400 Partitions, Violations =	18754
Shld Trimmed	1760/6400 Partitions, Violations =	18613
Shld Trimmed	1792/6400 Partitions, Violations =	18478
Shld Trimmed	1824/6400 Partitions, Violations =	18358
Shld Trimmed	1856/6400 Partitions, Violations =	18358
Shld Trimmed	1888/6400 Partitions, Violations =	18181
Shld Trimmed	1920/6400 Partitions, Violations =	18010
Shld Trimmed	1952/6400 Partitions, Violations =	17993
Shld Trimmed	1984/6400 Partitions, Violations =	17675
Shld Trimmed	2016/6400 Partitions, Violations =	17675
Shld Trimmed	2048/6400 Partitions, Violations =	16694
Shld Trimmed	2080/6400 Partitions, Violations =	16616
Shld Trimmed	2112/6400 Partitions, Violations =	16599
Shld Trimmed	2144/6400 Partitions, Violations =	16139
Shld Trimmed	2176/6400 Partitions, Violations =	16079
Shld Trimmed	2208/6400 Partitions, Violations =	15982
Shld Trimmed	2240/6400 Partitions, Violations =	15839
Shld Trimmed	2272/6400 Partitions, Violations =	15828
Shld Trimmed	2304/6400 Partitions, Violations =	15459
Shld Trimmed	2336/6400 Partitions, Violations =	15367
Shld Trimmed	2368/6400 Partitions, Violations =	15220
Shld Trimmed	2400/6400 Partitions, Violations =	14575
Shld Trimmed	2432/6400 Partitions, Violations =	14571
Shld Trimmed	2464/6400 Partitions, Violations =	14429
Shld Trimmed	2496/6400 Partitions, Violations =	14412
Shld Trimmed	2528/6400 Partitions, Violations =	14185
Shld Trimmed	2560/6400 Partitions, Violations =	14148
Shld Trimmed	2592/6400 Partitions, Violations =	14031
Shld Trimmed	2624/6400 Partitions, Violations =	13625
Shld Trimmed	2656/6400 Partitions, Violations =	13579
Shld Trimmed	2688/6400 Partitions, Violations =	13092
Shld Trimmed	2720/6400 Partitions, Violations =	12602
Shld Trimmed	2752/6400 Partitions, Violations =	12596
Shld Trimmed	2784/6400 Partitions, Violations =	12183
Shld Trimmed	2816/6400 Partitions, Violations =	12142
Shld Trimmed	2848/6400 Partitions, Violations =	11888
Shld Trimmed	2880/6400 Partitions, Violations =	11703
Shld Trimmed	2912/6400 Partitions, Violations =	11688
Shld Trimmed	2944/6400 Partitions, Violations =	11429
Shld Trimmed	2976/6400 Partitions, Violations =	11363
Shld Trimmed	3008/6400 Partitions, Violations =	10863
Shld Trimmed	3040/6400 Partitions, Violations =	10662
Shld Trimmed	3072/6400 Partitions, Violations =	10550
Shld Trimmed	3104/6400 Partitions, Violations =	10356
Shld Trimmed	3136/6400 Partitions, Violations =	10356
Shld Trimmed	3168/6400 Partitions, Violations =	10253
Shld Trimmed	3200/6400 Partitions, Violations =	10136
Shld Trimmed	3232/6400 Partitions, Violations =	10128
Shld Trimmed	3264/6400 Partitions, Violations =	9974
Shld Trimmed	3296/6400 Partitions, Violations =	9974
Shld Trimmed	3328/6400 Partitions, Violations =	9840
Shld Trimmed	3360/6400 Partitions, Violations =	9781
Shld Trimmed	3392/6400 Partitions, Violations =	9705
Shld Trimmed	3424/6400 Partitions, Violations =	9558
Shld Trimmed	3456/6400 Partitions, Violations =	9558
Shld Trimmed	3488/6400 Partitions, Violations =	9523
Shld Trimmed	3520/6400 Partitions, Violations =	9376
Shld Trimmed	3552/6400 Partitions, Violations =	9342
Shld Trimmed	3584/6400 Partitions, Violations =	9201
Shld Trimmed	3616/6400 Partitions, Violations =	9201
Shld Trimmed	3648/6400 Partitions, Violations =	9023
Shld Trimmed	3680/6400 Partitions, Violations =	8841
Shld Trimmed	3712/6400 Partitions, Violations =	8837
Shld Trimmed	3744/6400 Partitions, Violations =	8780
Shld Trimmed	3776/6400 Partitions, Violations =	8780
Shld Trimmed	3808/6400 Partitions, Violations =	8557
Shld Trimmed	3840/6400 Partitions, Violations =	8289
Shld Trimmed	3872/6400 Partitions, Violations =	8265
Shld Trimmed	3904/6400 Partitions, Violations =	7863
Shld Trimmed	3936/6400 Partitions, Violations =	7774
Shld Trimmed	3968/6400 Partitions, Violations =	7664
Shld Trimmed	4000/6400 Partitions, Violations =	7504
Shld Trimmed	4032/6400 Partitions, Violations =	7331
Shld Trimmed	4064/6400 Partitions, Violations =	7091
Shld Trimmed	4096/6400 Partitions, Violations =	7017
Shld Trimmed	4128/6400 Partitions, Violations =	6879
Shld Trimmed	4160/6400 Partitions, Violations =	6564
Shld Trimmed	4192/6400 Partitions, Violations =	6532
Shld Trimmed	4224/6400 Partitions, Violations =	6071
Shld Trimmed	4256/6400 Partitions, Violations =	6035
Shld Trimmed	4288/6400 Partitions, Violations =	5973
Shld Trimmed	4320/6400 Partitions, Violations =	5780
Shld Trimmed	4352/6400 Partitions, Violations =	5760
Shld Trimmed	4384/6400 Partitions, Violations =	5290
Shld Trimmed	4416/6400 Partitions, Violations =	5282
Shld Trimmed	4448/6400 Partitions, Violations =	5106
Shld Trimmed	4480/6400 Partitions, Violations =	4934
Shld Trimmed	4512/6400 Partitions, Violations =	4822
Shld Trimmed	4544/6400 Partitions, Violations =	4648
Shld Trimmed	4576/6400 Partitions, Violations =	4644
Shld Trimmed	4608/6400 Partitions, Violations =	3851
Shld Trimmed	4640/6400 Partitions, Violations =	3831
Shld Trimmed	4672/6400 Partitions, Violations =	3274
Shld Trimmed	4704/6400 Partitions, Violations =	2655
Shld Trimmed	4736/6400 Partitions, Violations =	2383
Shld Trimmed	4768/6400 Partitions, Violations =	2175
Shld Trimmed	4800/6400 Partitions, Violations =	2150
Shld Trimmed	4832/6400 Partitions, Violations =	2064
Shld Trimmed	4864/6400 Partitions, Violations =	2019
Shld Trimmed	4896/6400 Partitions, Violations =	2005
Shld Trimmed	4928/6400 Partitions, Violations =	1637
Shld Trimmed	4960/6400 Partitions, Violations =	1629
Shld Trimmed	4992/6400 Partitions, Violations =	1417
Shld Trimmed	5024/6400 Partitions, Violations =	1068
Shld Trimmed	5056/6400 Partitions, Violations =	1056
Shld Trimmed	5088/6400 Partitions, Violations =	946
Shld Trimmed	5120/6400 Partitions, Violations =	862
Shld Trimmed	5152/6400 Partitions, Violations =	695
Shld Trimmed	5184/6400 Partitions, Violations =	512
Shld Trimmed	5216/6400 Partitions, Violations =	500
Shld Trimmed	5248/6400 Partitions, Violations =	220
Shld Trimmed	5280/6400 Partitions, Violations =	216
Shld Trimmed	5312/6400 Partitions, Violations =	193
Shld Trimmed	5344/6400 Partitions, Violations =	143
Shld Trimmed	5376/6400 Partitions, Violations =	111
Shld Trimmed	5408/6400 Partitions, Violations =	7
Shld Trimmed	5440/6400 Partitions, Violations =	7
Shld Trimmed	5472/6400 Partitions, Violations =	7
Shld Trimmed	5504/6400 Partitions, Violations =	0
Shld Trimmed	5536/6400 Partitions, Violations =	0
Shld Trimmed	5568/6400 Partitions, Violations =	0
Shld Trimmed	5600/6400 Partitions, Violations =	0
Shld Trimmed	5632/6400 Partitions, Violations =	0
Shld Trimmed	5664/6400 Partitions, Violations =	0
Shld Trimmed	5696/6400 Partitions, Violations =	0
Shld Trimmed	5728/6400 Partitions, Violations =	0
Shld Trimmed	5760/6400 Partitions, Violations =	0
Shld Trimmed	5792/6400 Partitions, Violations =	0
Shld Trimmed	5824/6400 Partitions, Violations =	0
Shld Trimmed	5856/6400 Partitions, Violations =	0
Shld Trimmed	5888/6400 Partitions, Violations =	0
Shld Trimmed	5920/6400 Partitions, Violations =	0
Shld Trimmed	5952/6400 Partitions, Violations =	0
Shld Trimmed	5984/6400 Partitions, Violations =	0
Shld Trimmed	6016/6400 Partitions, Violations =	0
Shld Trimmed	6048/6400 Partitions, Violations =	0
Shld Trimmed	6080/6400 Partitions, Violations =	0
Shld Trimmed	6112/6400 Partitions, Violations =	0
Shld Trimmed	6144/6400 Partitions, Violations =	0
Shld Trimmed	6176/6400 Partitions, Violations =	0
Shld Trimmed	6208/6400 Partitions, Violations =	0
Shld Trimmed	6240/6400 Partitions, Violations =	0
Shld Trimmed	6272/6400 Partitions, Violations =	0
Shld Trimmed	6304/6400 Partitions, Violations =	0
Shld Trimmed	6336/6400 Partitions, Violations =	0
Shld Trimmed	6368/6400 Partitions, Violations =	0
Shld Trimmed	6400/6400 Partitions, Violations =	0
[End Shield Trimming] Elapsed real time: 0:00:06 
[End Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End Shield Trimming] Stage (MB): Used   -1  Alloctr    0  Proc    0 
[End Shield Trimming] Total (MB): Used  182  Alloctr  184  Proc 2501 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  178  Alloctr  180  Proc 2501 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1400.00,1400.00)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   51  Alloctr   51  Proc    0 
[End of Build Tech Data] Total (MB): Used  229  Alloctr  232  Proc 2501 
Net statistics:
Total number of nets     = 33684
Number of nets to route  = 1
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build All Nets] Total (MB): Used  236  Alloctr  239  Proc 2501 
Average gCell capacity  3.60	 on layer (1)	 M1
Average gCell capacity  5.20	 on layer (2)	 M2
Average gCell capacity  5.35	 on layer (3)	 M3
Average gCell capacity  5.30	 on layer (4)	 M4
Average gCell capacity  2.92	 on layer (5)	 B1
Average gCell capacity  2.64	 on layer (6)	 B2
Average gCell capacity  1.35	 on layer (7)	 EA
Average gCell capacity  0.59	 on layer (8)	 OA
Average gCell capacity  0.00	 on layer (9)	 LB
Average number of tracks per gCell 8.00	 on layer (1)	 M1
Average number of tracks per gCell 8.00	 on layer (2)	 M2
Average number of tracks per gCell 8.00	 on layer (3)	 M3
Average number of tracks per gCell 8.00	 on layer (4)	 M4
Average number of tracks per gCell 4.00	 on layer (5)	 B1
Average number of tracks per gCell 4.00	 on layer (6)	 B2
Average number of tracks per gCell 2.00	 on layer (7)	 EA
Average number of tracks per gCell 0.67	 on layer (8)	 OA
Average number of tracks per gCell 0.42	 on layer (9)	 LB
Number of gCells = 6890625
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   -2  Alloctr   12  Proc    0 
[End of Build Congestion map] Total (MB): Used  234  Alloctr  252  Proc 2501 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   56  Alloctr   71  Proc    0 
[End of Build Data] Total (MB): Used  234  Alloctr  252  Proc 2501 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  234  Alloctr  252  Proc 2501 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  234  Alloctr  252  Proc 2501 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 56.96
Initial. Layer M1 wire length = 3.20
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 53.76
Initial. Layer M4 wire length = 0.00
Initial. Layer B1 wire length = 0.00
Initial. Layer B2 wire length = 0.00
Initial. Layer EA wire length = 0.00
Initial. Layer OA wire length = 0.00
Initial. Layer LB wire length = 0.00
Initial. Total Number of Contacts = 5
Initial. Via via1 count = 1
Initial. Via via2 count = 2
Initial. Via via3 count = 1
Initial. Via via4 count = 1
Initial. Via via5 count = 0
Initial. Via via6 count = 0
Initial. Via via7 count = 0
Initial. Via viatop count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  234  Alloctr  252  Proc 2501 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 56.96
phase1. Layer M1 wire length = 3.20
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 53.76
phase1. Layer M4 wire length = 0.00
phase1. Layer B1 wire length = 0.00
phase1. Layer B2 wire length = 0.00
phase1. Layer EA wire length = 0.00
phase1. Layer OA wire length = 0.00
phase1. Layer LB wire length = 0.00
phase1. Total Number of Contacts = 5
phase1. Via via1 count = 1
phase1. Via via2 count = 2
phase1. Via via3 count = 1
phase1. Via via4 count = 1
phase1. Via via5 count = 0
phase1. Via via6 count = 0
phase1. Via via7 count = 0
phase1. Via viatop count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  234  Alloctr  252  Proc 2501 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. B2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. EA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. OA         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. LB         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 56.96
phase2. Layer M1 wire length = 3.20
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 53.76
phase2. Layer M4 wire length = 0.00
phase2. Layer B1 wire length = 0.00
phase2. Layer B2 wire length = 0.00
phase2. Layer EA wire length = 0.00
phase2. Layer OA wire length = 0.00
phase2. Layer LB wire length = 0.00
phase2. Total Number of Contacts = 5
phase2. Via via1 count = 1
phase2. Via via2 count = 2
phase2. Via via3 count = 1
phase2. Via via4 count = 1
phase2. Via via5 count = 0
phase2. Via via6 count = 0
phase2. Via via7 count = 0
phase2. Via viatop count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   56  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  234  Alloctr  252  Proc 2501 

Congestion utilization per direction:
Average vertical track utilization   =  0.38 %
Peak    vertical track utilization   = 41.18 %
Average horizontal track utilization =  0.37 %
Peak    horizontal track utilization = 50.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -39  Alloctr  -52  Proc    0 
[GR: Done] Total (MB): Used  224  Alloctr  227  Proc 2501 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   46  Alloctr   46  Proc    0 
[GR: Done] Total (MB): Used  224  Alloctr  227  Proc 2501 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  178  Alloctr  181  Proc 2501 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used  183  Alloctr  184  Proc 2501 

Start initial assignment
Routed partition 1/1       

Number of wires with overlap after iteration 0 = 2 of 8


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  183  Alloctr  184  Proc 2501 

Reroute to fix overlaps
Routed partition 1/1       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  183  Alloctr  184  Proc 2501 

Number of wires with overlap after iteration 1 = 1 of 6


Wire length and via report:
---------------------------
Number of M1 wires: 1 		 CONT1: 0
Number of M2 wires: 1 		 via1: 3
Number of M3 wires: 3 		 via2: 2
Number of M4 wires: 1 		 via3: 3
Number of B1 wires: 0 		 via4: 1
Number of B2 wires: 0 		 via5: 0
Number of EA wires: 0 		 via6: 0
Number of OA wires: 0 		 via7: 0
Number of LB wires: 0 		 viatop: 0
Total number of wires: 6 		 vias: 9

Total M1 wire length: 3.7
Total M2 wire length: 0.2
Total M3 wire length: 53.8
Total M4 wire length: 0.6
Total B1 wire length: 0.0
Total B2 wire length: 0.0
Total EA wire length: 0.0
Total OA wire length: 0.0
Total LB wire length: 0.0
Total wire length: 58.2

Longest M1 wire length: 3.7
Longest M2 wire length: 0.2
Longest M3 wire length: 53.6
Longest M4 wire length: 0.6
Longest B1 wire length: 0.0
Longest B2 wire length: 0.0
Longest EA wire length: 0.0
Longest OA wire length: 0.0
Longest LB wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used   -2  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  176  Alloctr  180  Proc 2501 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used  181  Alloctr  185  Proc 2501 
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
Warning: MV-aware diode insertion is not enabled because vdd or vss type diodes are not defined. (MV-546a)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:00 
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0 
[INIT LEGALITY CHECKER] Total (MB): Used  183  Alloctr  186  Proc 2501 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 1 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/5 Partitions, Violations =	14
Routed	2/5 Partitions, Violations =	4
Routed	3/5 Partitions, Violations =	0
Routed	4/5 Partitions, Violations =	0
Routed	5/5 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Iter 0] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used  189  Alloctr  193  Proc 2501 

End DR iteration 0 with 5 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   17  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used  189  Alloctr  193  Proc 2501 

End DR iteration 1 with 0 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC

[End Shield Detailed Routing] Elapsed real time: 0:00:01 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End Shield Detailed Routing] Stage (MB): Used   -8  Alloctr   -8  Proc    0 
[End Shield Detailed Routing] Total (MB): Used  173  Alloctr  176  Proc 2501 

Shielding finished with 1 open nets, of which 1 are frozen

Shielding finished with 0 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0


Total Wire Length =                    1233205 micron
Total Number of Contacts =             275790
Total Number of Wires =                226424
Total Number of PtConns =              3806
Total Number of Routed Wires =       226424
Total Routed Wire Length =           1233205 micron
Total Number of Routed Contacts =       275790
	Layer                M1 :      21040 micron
	Layer                M2 :     327789 micron
	Layer                M3 :     506269 micron
	Layer                M4 :     189787 micron
	Layer                B1 :     123900 micron
	Layer                B2 :      54841 micron
	Layer                EA :       9579 micron
	Layer                OA :          0 micron
	Layer                LB :          0 micron
	Via                via6 :        403
	Via            via6_1x2 :        220
	Via            via6_2x1 :         17
	Via                via5 :       2269
	Via            via5_2x1 :       2525
	Via            via5_1x2 :         18
	Via                via4 :        228
	Via            via4_1x2 :       6173
	Via            via4_2x1 :        547
	Via                via3 :        417
	Via            via3_2x1 :      26628
	Via       via3(rot)_2x1 :          2
	Via            via3_1x2 :       2205
	Via      via3v(rot)_2x1 :       1664
	Via           via3v_1x2 :          3
	Via      via3v(rot)_1x2 :          1
	Via                via2 :       1630
	Via               via2v :          1
	Via               via2h :          5
	Via        via2_fat_2x2 :          1
	Via   via2_fat(rot)_4x1 :          1
	Via            via2_2x1 :      19621
	Via       via2(rot)_1x2 :          5
	Via       via2(rot)_2x1 :          7
	Via            via2_1x2 :      91701
	Via      via2v(rot)_2x1 :        171
	Via           via2v_1x2 :        569
	Via           via2v_2x1 :          3
	Via      via2v(rot)_1x2 :         55
	Via                via1 :      18892
	Via           via1(rot) :       3430
	Via               via1v :      11239
	Via               via1h :       1980
	Via          via1h(rot) :      24030
	Via        via1_fat_1x4 :          1
	Via            via1_2x1 :       8677
	Via       via1(rot)_1x2 :       2624
	Via       via1(rot)_2x1 :         52
	Via            via1_1x2 :       7248
	Via           via1v_1x2 :      36004
	Via      via1v(rot)_2x1 :       1856
	Via      via1v(rot)_1x2 :       2431
	Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used  177  Alloctr  179  Proc 2501 
Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
Warning: MV-aware diode insertion is not enabled because vdd or vss type diodes are not defined. (MV-546a)
[INIT LEGALITY CHECKER] Elapsed real time: 0:00:00 
[INIT LEGALITY CHECKER] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[INIT LEGALITY CHECKER] Stage (MB): Used    0  Alloctr    0  Proc    0 
[INIT LEGALITY CHECKER] Total (MB): Used  179  Alloctr  181  Proc 2501 
Total number of nets = 33684, of which 0 are not extracted
Total number of open nets = 1, of which 1 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.
Start DR iteration 0: non-uniform partition
Routed	1/682 Partitions, Violations =	7416
Routed	3/682 Partitions, Violations =	7368
Routed	6/682 Partitions, Violations =	7258
Routed	9/682 Partitions, Violations =	7157
Routed	12/682 Partitions, Violations =	7039
Routed	15/682 Partitions, Violations =	6922
Routed	18/682 Partitions, Violations =	6877
Routed	21/682 Partitions, Violations =	6813
Routed	24/682 Partitions, Violations =	6757
Routed	27/682 Partitions, Violations =	6705
Routed	30/682 Partitions, Violations =	6641
Routed	33/682 Partitions, Violations =	6594
Routed	36/682 Partitions, Violations =	6525
Routed	39/682 Partitions, Violations =	6462
Routed	42/682 Partitions, Violations =	6385
Routed	45/682 Partitions, Violations =	6294
Routed	48/682 Partitions, Violations =	6252
Routed	51/682 Partitions, Violations =	6189
Routed	54/682 Partitions, Violations =	6151
Routed	57/682 Partitions, Violations =	5994
Routed	60/682 Partitions, Violations =	5907
Routed	63/682 Partitions, Violations =	5821
Routed	66/682 Partitions, Violations =	5751
Routed	69/682 Partitions, Violations =	5657
Routed	72/682 Partitions, Violations =	5627
Routed	75/682 Partitions, Violations =	5578
Routed	78/682 Partitions, Violations =	5549
Routed	81/682 Partitions, Violations =	5522
Routed	84/682 Partitions, Violations =	5463
Routed	87/682 Partitions, Violations =	5411
Routed	90/682 Partitions, Violations =	5367
Routed	93/682 Partitions, Violations =	5321
Routed	96/682 Partitions, Violations =	5273
Routed	99/682 Partitions, Violations =	5189
Routed	102/682 Partitions, Violations =	5132
Routed	105/682 Partitions, Violations =	5087
Routed	108/682 Partitions, Violations =	5043
Routed	111/682 Partitions, Violations =	4945
Routed	114/682 Partitions, Violations =	4887
Routed	117/682 Partitions, Violations =	4838
Routed	120/682 Partitions, Violations =	4779
Routed	123/682 Partitions, Violations =	4725
Routed	126/682 Partitions, Violations =	4687
Routed	129/682 Partitions, Violations =	4641
Routed	132/682 Partitions, Violations =	4597
Routed	135/682 Partitions, Violations =	4557
Routed	138/682 Partitions, Violations =	4464
Routed	141/682 Partitions, Violations =	4436
Routed	144/682 Partitions, Violations =	4382
Routed	147/682 Partitions, Violations =	4350
Routed	150/682 Partitions, Violations =	4301
Routed	153/682 Partitions, Violations =	4260
Routed	156/682 Partitions, Violations =	4221
Routed	159/682 Partitions, Violations =	4184
Routed	162/682 Partitions, Violations =	4124
Routed	165/682 Partitions, Violations =	4092
Routed	168/682 Partitions, Violations =	4038
Routed	171/682 Partitions, Violations =	3996
Routed	174/682 Partitions, Violations =	3942
Routed	177/682 Partitions, Violations =	3903
Routed	180/682 Partitions, Violations =	3874
Routed	183/682 Partitions, Violations =	3836
Routed	186/682 Partitions, Violations =	3806
Routed	189/682 Partitions, Violations =	3775
Routed	192/682 Partitions, Violations =	3730
Routed	195/682 Partitions, Violations =	3667
Routed	198/682 Partitions, Violations =	3613
Routed	201/682 Partitions, Violations =	3583
Routed	204/682 Partitions, Violations =	3555
Routed	207/682 Partitions, Violations =	3515
Routed	210/682 Partitions, Violations =	3489
Routed	213/682 Partitions, Violations =	3443
Routed	216/682 Partitions, Violations =	3413
Routed	219/682 Partitions, Violations =	3379
Routed	222/682 Partitions, Violations =	3349
Routed	225/682 Partitions, Violations =	3309
Routed	228/682 Partitions, Violations =	3275
Routed	231/682 Partitions, Violations =	3237
Routed	234/682 Partitions, Violations =	3203
Routed	237/682 Partitions, Violations =	3167
Routed	240/682 Partitions, Violations =	3143
Routed	243/682 Partitions, Violations =	3105
Routed	246/682 Partitions, Violations =	3057
Routed	249/682 Partitions, Violations =	3011
Routed	252/682 Partitions, Violations =	2975
Routed	255/682 Partitions, Violations =	2929
Routed	258/682 Partitions, Violations =	2881
Routed	261/682 Partitions, Violations =	2825
Routed	264/682 Partitions, Violations =	2795
Routed	267/682 Partitions, Violations =	2761
Routed	270/682 Partitions, Violations =	2714
Routed	273/682 Partitions, Violations =	2680
Routed	276/682 Partitions, Violations =	2641
Routed	279/682 Partitions, Violations =	2611
Routed	282/682 Partitions, Violations =	2565
Routed	285/682 Partitions, Violations =	2537
Routed	288/682 Partitions, Violations =	2509
Routed	291/682 Partitions, Violations =	2467
Routed	294/682 Partitions, Violations =	2437
Routed	297/682 Partitions, Violations =	2407
Routed	300/682 Partitions, Violations =	2373
Routed	303/682 Partitions, Violations =	2321
Routed	306/682 Partitions, Violations =	2291
Routed	309/682 Partitions, Violations =	2245
Routed	312/682 Partitions, Violations =	2215
Routed	315/682 Partitions, Violations =	2190
Routed	318/682 Partitions, Violations =	2170
Routed	321/682 Partitions, Violations =	2136
Routed	324/682 Partitions, Violations =	2113
Routed	327/682 Partitions, Violations =	2081
Routed	330/682 Partitions, Violations =	2043
Routed	333/682 Partitions, Violations =	2005
Routed	336/682 Partitions, Violations =	1977
Routed	339/682 Partitions, Violations =	1939
Routed	342/682 Partitions, Violations =	1917
Routed	345/682 Partitions, Violations =	1883
Routed	348/682 Partitions, Violations =	1825
Routed	351/682 Partitions, Violations =	1805
Routed	354/682 Partitions, Violations =	1773
Routed	357/682 Partitions, Violations =	1753
Routed	360/682 Partitions, Violations =	1711
Routed	363/682 Partitions, Violations =	1697
Routed	366/682 Partitions, Violations =	1672
Routed	369/682 Partitions, Violations =	1638
Routed	372/682 Partitions, Violations =	1594
Routed	375/682 Partitions, Violations =	1564
Routed	378/682 Partitions, Violations =	1552
Routed	381/682 Partitions, Violations =	1532
Routed	384/682 Partitions, Violations =	1512
Routed	387/682 Partitions, Violations =	1482
Routed	390/682 Partitions, Violations =	1466
Routed	393/682 Partitions, Violations =	1422
Routed	396/682 Partitions, Violations =	1378
Routed	399/682 Partitions, Violations =	1338
Routed	402/682 Partitions, Violations =	1316
Routed	405/682 Partitions, Violations =	1272
Routed	408/682 Partitions, Violations =	1257
Routed	411/682 Partitions, Violations =	1241
Routed	414/682 Partitions, Violations =	1205
Routed	417/682 Partitions, Violations =	1197
Routed	420/682 Partitions, Violations =	1171
Routed	423/682 Partitions, Violations =	1158
Routed	426/682 Partitions, Violations =	1134
Routed	429/682 Partitions, Violations =	1088
Routed	432/682 Partitions, Violations =	1062
Routed	435/682 Partitions, Violations =	1024
Routed	438/682 Partitions, Violations =	1000
Routed	441/682 Partitions, Violations =	974
Routed	444/682 Partitions, Violations =	930
Routed	447/682 Partitions, Violations =	898
Routed	450/682 Partitions, Violations =	837
Routed	453/682 Partitions, Violations =	810
Routed	456/682 Partitions, Violations =	794
Routed	459/682 Partitions, Violations =	776
Routed	462/682 Partitions, Violations =	748
Routed	465/682 Partitions, Violations =	720
Routed	468/682 Partitions, Violations =	682
Routed	471/682 Partitions, Violations =	675
Routed	474/682 Partitions, Violations =	659
Routed	477/682 Partitions, Violations =	651
Routed	480/682 Partitions, Violations =	640
Routed	483/682 Partitions, Violations =	630
Routed	486/682 Partitions, Violations =	618
Routed	489/682 Partitions, Violations =	610
Routed	492/682 Partitions, Violations =	600
Routed	495/682 Partitions, Violations =	590
Routed	498/682 Partitions, Violations =	580
Routed	501/682 Partitions, Violations =	566
Routed	504/682 Partitions, Violations =	549
Routed	507/682 Partitions, Violations =	539
Routed	510/682 Partitions, Violations =	533
Routed	513/682 Partitions, Violations =	517
Routed	516/682 Partitions, Violations =	509
Routed	519/682 Partitions, Violations =	501
Routed	522/682 Partitions, Violations =	487
Routed	525/682 Partitions, Violations =	479
Routed	528/682 Partitions, Violations =	469
Routed	531/682 Partitions, Violations =	459
Routed	534/682 Partitions, Violations =	449
Routed	537/682 Partitions, Violations =	437
Routed	540/682 Partitions, Violations =	427
Routed	543/682 Partitions, Violations =	421
Routed	546/682 Partitions, Violations =	415
Routed	549/682 Partitions, Violations =	409
Routed	552/682 Partitions, Violations =	401
Routed	555/682 Partitions, Violations =	391
Routed	558/682 Partitions, Violations =	379
Routed	561/682 Partitions, Violations =	369
Routed	564/682 Partitions, Violations =	359
Routed	567/682 Partitions, Violations =	351
Routed	570/682 Partitions, Violations =	343
Routed	573/682 Partitions, Violations =	333
Routed	576/682 Partitions, Violations =	325
Routed	579/682 Partitions, Violations =	313
Routed	582/682 Partitions, Violations =	301
Routed	585/682 Partitions, Violations =	291
Routed	588/682 Partitions, Violations =	277
Routed	591/682 Partitions, Violations =	269
Routed	594/682 Partitions, Violations =	259
Routed	597/682 Partitions, Violations =	253
Routed	600/682 Partitions, Violations =	247
Routed	603/682 Partitions, Violations =	239
Routed	606/682 Partitions, Violations =	231
Routed	609/682 Partitions, Violations =	223
Routed	612/682 Partitions, Violations =	211
Routed	615/682 Partitions, Violations =	201
Routed	618/682 Partitions, Violations =	193
Routed	621/682 Partitions, Violations =	185
Routed	624/682 Partitions, Violations =	179
Routed	627/682 Partitions, Violations =	169
Routed	630/682 Partitions, Violations =	161
Routed	633/682 Partitions, Violations =	151
Routed	636/682 Partitions, Violations =	139
Routed	639/682 Partitions, Violations =	129
Routed	642/682 Partitions, Violations =	109
Routed	645/682 Partitions, Violations =	101
Routed	648/682 Partitions, Violations =	93
Routed	651/682 Partitions, Violations =	83
Routed	654/682 Partitions, Violations =	73
Routed	657/682 Partitions, Violations =	59
Routed	660/682 Partitions, Violations =	53
Routed	663/682 Partitions, Violations =	45
Routed	666/682 Partitions, Violations =	37
Routed	669/682 Partitions, Violations =	27
Routed	672/682 Partitions, Violations =	19
Routed	675/682 Partitions, Violations =	11
Routed	678/682 Partitions, Violations =	5
Routed	681/682 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 0] Stage (MB): Used   12  Alloctr   11  Proc    0 
[Iter 0] Total (MB): Used  185  Alloctr  188  Proc 2501 

End DR iteration 0 with 682 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 1] Stage (MB): Used   12  Alloctr   11  Proc    0 
[Iter 1] Total (MB): Used  185  Alloctr  188  Proc 2501 

End DR iteration 1 with 0 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since reached max number of iterations

[End Shield Detailed Routing] Elapsed real time: 0:00:04 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End Shield Detailed Routing] Stage (MB): Used   -8  Alloctr   -8  Proc    0 
[End Shield Detailed Routing] Total (MB): Used  169  Alloctr  171  Proc 2501 
Total shielding edges - 9052
Deleted 0 floating shielding edges
Shielded 100% side-wall of (w_clk_p)
Shielded 1 nets with average ratio as follows.
	1) 100.00%		(total shield ratio/number of shielded nets)
	2) 100.00%		(total shield length/total shielded net length)
[Shielding: End] Elapsed real time: 0:00:17 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[Shielding: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Shielding: End] Total (MB): Used  169  Alloctr  171  Proc 2501 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{M1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{ANTENNAMTR} }     
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 6
      Metal lay (M1)0; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V1)1; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V2)2; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (V3)3; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W0)4; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B1)4; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (W1)5; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (B2)5; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (YT)6; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (EA)6; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (JT)7; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (OA)7; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
      Cut lay (VV)8; maxRatio 9.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 5.000 0.000 0.000)
      Metal lay (LB)8; maxRatio 270.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 2.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 6 nets as they don't have enough gate area info.
Skipping antenna analysis for 1 additional nets as they are open.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	25/484 Partitions, Violations =	0
Checked	26/484 Partitions, Violations =	0
Checked	38/484 Partitions, Violations =	6
Checked	57/484 Partitions, Violations =	9
Checked	76/484 Partitions, Violations =	12
Checked	95/484 Partitions, Violations =	12
Checked	114/484 Partitions, Violations =	12
Checked	134/484 Partitions, Violations =	12
Checked	152/484 Partitions, Violations =	12
Checked	171/484 Partitions, Violations =	15
Checked	190/484 Partitions, Violations =	17
Checked	209/484 Partitions, Violations =	18
Checked	228/484 Partitions, Violations =	18
Checked	247/484 Partitions, Violations =	19
Checked	267/484 Partitions, Violations =	19
Checked	289/484 Partitions, Violations =	19
Checked	304/484 Partitions, Violations =	19
Checked	323/484 Partitions, Violations =	19
Checked	342/484 Partitions, Violations =	19
Checked	361/484 Partitions, Violations =	22
Checked	380/484 Partitions, Violations =	22
Checked	399/484 Partitions, Violations =	22
Checked	421/484 Partitions, Violations =	22
Checked	437/484 Partitions, Violations =	22
Checked	456/484 Partitions, Violations =	25
[DRC CHECK] Elapsed real time: 0:00:15 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  185  Alloctr  188  Proc 2501 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  185  Alloctr  188  Proc 2501 

SPCL ECO Route finished with 1 open nets, of which 0 are frozen

SPCL ECO Route finished with 26 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	26
	Less than minimum edge length : 8
	Less than minimum width : 5
	Short : 13



Total Wire Length =                    1233834 micron
Total Number of Contacts =             275790
Total Number of Wires =                226438
Total Number of PtConns =              3806
Total Number of Routed Wires =       226438
Total Routed Wire Length =           1233205 micron
Total Number of Routed Contacts =       275790
	Layer                M1 :      21041 micron
	Layer                M2 :     328107 micron
	Layer                M3 :     506337 micron
	Layer                M4 :     189822 micron
	Layer                B1 :     124084 micron
	Layer                B2 :      54864 micron
	Layer                EA :       9579 micron
	Layer                OA :          0 micron
	Layer                LB :          0 micron
	Via                via6 :        403
	Via            via6_1x2 :        220
	Via            via6_2x1 :         17
	Via                via5 :       2269
	Via            via5_2x1 :       2525
	Via            via5_1x2 :         18
	Via                via4 :        228
	Via            via4_1x2 :       6173
	Via            via4_2x1 :        547
	Via                via3 :        417
	Via            via3_2x1 :      26628
	Via       via3(rot)_2x1 :          2
	Via            via3_1x2 :       2205
	Via      via3v(rot)_2x1 :       1664
	Via           via3v_1x2 :          3
	Via      via3v(rot)_1x2 :          1
	Via                via2 :       1630
	Via               via2v :          1
	Via               via2h :          5
	Via        via2_fat_2x2 :          1
	Via   via2_fat(rot)_4x1 :          1
	Via            via2_2x1 :      19621
	Via       via2(rot)_1x2 :          5
	Via       via2(rot)_2x1 :          7
	Via            via2_1x2 :      91701
	Via      via2v(rot)_2x1 :        171
	Via           via2v_1x2 :        569
	Via           via2v_2x1 :          3
	Via      via2v(rot)_1x2 :         55
	Via                via1 :      18892
	Via           via1(rot) :       3430
	Via               via1v :      11239
	Via               via1h :       1980
	Via          via1h(rot) :      24030
	Via        via1_fat_1x4 :          1
	Via            via1_2x1 :       8677
	Via       via1(rot)_1x2 :       2624
	Via       via1(rot)_2x1 :         52
	Via            via1_1x2 :       7248
	Via           via1v_1x2 :      36004
	Via      via1v(rot)_2x1 :       1856
	Via      via1v(rot)_1x2 :       2431
	Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 

Total number of nets = 33684
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 26
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1233834 micron
Total Number of Contacts =             275790
Total Number of Wires =                226438
Total Number of PtConns =              3806
Total Number of Routed Wires =       226438
Total Routed Wire Length =           1233205 micron
Total Number of Routed Contacts =       275790
	Layer                M1 :      21041 micron
	Layer                M2 :     328107 micron
	Layer                M3 :     506337 micron
	Layer                M4 :     189822 micron
	Layer                B1 :     124084 micron
	Layer                B2 :      54864 micron
	Layer                EA :       9579 micron
	Layer                OA :          0 micron
	Layer                LB :          0 micron
	Via                via6 :        403
	Via            via6_1x2 :        220
	Via            via6_2x1 :         17
	Via                via5 :       2269
	Via            via5_2x1 :       2525
	Via            via5_1x2 :         18
	Via                via4 :        228
	Via            via4_1x2 :       6173
	Via            via4_2x1 :        547
	Via                via3 :        417
	Via            via3_2x1 :      26628
	Via       via3(rot)_2x1 :          2
	Via            via3_1x2 :       2205
	Via      via3v(rot)_2x1 :       1664
	Via           via3v_1x2 :          3
	Via      via3v(rot)_1x2 :          1
	Via                via2 :       1630
	Via               via2v :          1
	Via               via2h :          5
	Via        via2_fat_2x2 :          1
	Via   via2_fat(rot)_4x1 :          1
	Via            via2_2x1 :      19621
	Via       via2(rot)_1x2 :          5
	Via       via2(rot)_2x1 :          7
	Via            via2_1x2 :      91701
	Via      via2v(rot)_2x1 :        171
	Via           via2v_1x2 :        569
	Via           via2v_2x1 :          3
	Via      via2v(rot)_1x2 :         55
	Via                via1 :      18892
	Via           via1(rot) :       3430
	Via               via1v :      11239
	Via               via1h :       1980
	Via          via1h(rot) :      24030
	Via        via1_fat_1x4 :          1
	Via            via1_2x1 :       8677
	Via       via1(rot)_1x2 :       2624
	Via       via1(rot)_2x1 :         52
	Via            via1_1x2 :       7248
	Via           via1v_1x2 :      36004
	Via      via1v(rot)_2x1 :       1856
	Via      via1v(rot)_1x2 :       2431
	Via           via1v_2x1 :        236

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
  Total double via conversion rate    = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
    Layer YT         = 37.03% (237    / 640     vias)
 
  The optimized via conversion rate based on total routed via count = 76.60% (211266 / 275790 vias)
 
    Layer V1         = 49.81% (59129  / 118700  vias)
        Weight 1     = 49.81% (59129   vias)
        Un-optimized = 50.19% (59571   vias)
    Layer V2         = 98.56% (112134 / 113770  vias)
        Weight 1     = 98.56% (112134  vias)
        Un-optimized =  1.44% (1636    vias)
    Layer V3         = 98.65% (30503  / 30920   vias)
        Weight 1     = 98.65% (30503   vias)
        Un-optimized =  1.35% (417     vias)
    Layer W0         = 96.72% (6720   / 6948    vias)
        Weight 1     = 96.72% (6720    vias)
        Un-optimized =  3.28% (228     vias)
    Layer W1         = 52.85% (2543   / 4812    vias)
        Weight 1     = 52.85% (2543    vias)
        Un-optimized = 47.15% (2269    vias)
    Layer YT         = 37.03% (237    / 640     vias)
        Weight 1     = 37.03% (237     vias)
        Un-optimized = 62.97% (403     vias)
 
[SPCL ECO: End] Elapsed real time: 0:00:40 
[SPCL ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:39 total=0:00:40
[SPCL ECO: End] Stage (MB): Used    2  Alloctr    3  Proc    0 
[SPCL ECO: End] Total (MB): Used  169  Alloctr  171  Proc 2501 
Special ECO iteration 1 ended with 13 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net $MW_R_POWER_NET -power_pin  $MW_POWER_PORT
Information: connected 341 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 341 ground ports
1
derive_pg_connection -power_net $MW_R_POWER_NET -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
# Intermediate Save
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/cmos10lprvt_m. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/Power_IO. (PSYN-878)
Information: linking reference library : /Tools/Library/samsung65_2016/CB_1502/MilkyWay/ICC/RVT_PMK. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Information: Loading local_link_library attribute {scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db, scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db, ss65lp3p3v_wst_108_300_p125.db, ss65lp3p3v_bst_132_360_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (295 designs)             khu_sensor_pad.CEL, etc
  scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0026_SS65LP_PMK_RVT_PMK_FE_Common_N/synopsys/scmetropmk_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm.db
  scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm (library)
                              /Tools/Library/samsung65_2016/CB_1502/PRIMITIVE/sec100226_0042_SS65LP_Normal_RVT_Normal_FE_Common_N/synopsys/scmetro_cmos10lp_rvt_ff_1p32v_m40c_sadhm.db
  ss65lp3p3v_wst_108_300_p125 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_wst_108_300_p125.db
  ss65lp3p3v_bst_132_360_n040 (library)
                              /Tools/Library/samsung65_2016/CB_1502/IO/synopsys/ss65lp3p3v_bst_132_360_n040.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Saved design named khu_sensor_pad. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Running extraction and updating the timing
extract_rc -coupling_cap
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad14 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad14 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad11 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad11 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad10 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad10 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad3 (ss65lp3p3v_wst_108_300_p125:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad3 (ss65lp3p3v_bst_132_360_n040:pvhbcudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad56 (ss65lp3p3v_wst_108_300_p125:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad56 (ss65lp3p3v_bst_132_360_n040:pvhbsudtart).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad45 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad45 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad43 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad43 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad36 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad36 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad34 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad34 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ss_1p08v_125c -> new:SS65LP3P3V_WST_108_300_P125 (voltage = [vdd:1.08 vddh:3.00 vss:0.00], process = 1.000000, temperature = 125.000000) to cell pad27 (ss65lp3p3v_wst_108_300_p125:pvhbcudtbrt).   (LIBSETUP-751)
Information: Apply operating condition old:ff_1p32v_m40c -> new:SS65LP3P3V_BST_132_360_N040 (voltage = [vdd:1.32 vddh:3.60 vss:0.00], process = 1.000000, temperature = -40.000000) to cell pad27 (ss65lp3p3v_bst_132_360_n040:pvhbcudtbrt).   (LIBSETUP-751)
Information: A total of 26 operating conditions have been inferred.  (LIBSETUP-754)

Warning: Pin PAD of reference cell pvhbcudtbrt has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbcudtart has no physical location. (APL-028)
Warning: Pin PAD of reference cell pvhbsudtart has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: The design has 7125 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer PC. (RCEX-018)
Information: Layer OA is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer LB is ignored for resistance and capacitance computation. (RCEX-019)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 21.65 seconds
EKL_MT: elapsed time 22 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is -40/-40(from scenario func1_bst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Information: Using emulation metal fill extraction. (RCEX-084)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer M1 : 0.0043 0.0043 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M2 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M3 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer M4 : 0.0022 0.0022 (RCEX-011)
Information: Library Derived Cap for layer B1 : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Res for layer B1 : 0.00042 0.00042 (RCEX-011)
Information: Library Derived Cap for layer B2 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer B2 : 0.00044 0.00044 (RCEX-011)
Information: Library Derived Cap for layer EA : 0.00021 0.00021 (RCEX-011)
Information: Library Derived Res for layer EA : 0.00011 0.00011 (RCEX-011)
Information: Library Derived Cap for layer OA : 0.0003 0.0003 (RCEX-011)
Information: Library Derived Res for layer OA : 6e-06 6e-06 (RCEX-011)
Information: Library Derived Cap for layer LB : 0.00023 0.00023 (RCEX-011)
Information: Library Derived Res for layer LB : 8.9e-06 8.9e-06 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00019 0.00019 (RCEX-011)
Information: Library Derived Horizontal Res : 0.0018 0.0018 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Vertical Res : 0.0016 0.0016 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.0053 0.0053 (RCEX-011)
Information: Using emulation metal fill extraction. (RCEX-084)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
1
update_timing
	Scenario            : func1_bst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/07_route_opt
if {[file exist $REPORTS_STEP_DIR]} {
	sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: func1_bst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (07_route_opt)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Thu Nov 19 20:19:42 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 2
s1 = func1_wst
s2 = func1_bst
------------------------------------------------------------------------
WNS of each timing group:                       s1        s2 
------------------------------------------------------------------------
clk_half                                    1.4846    3.5399 
**clock_gating_default**                   -0.0055         - 
REGIN                                       4.2795    4.3033 
REGOUT                                     -0.3941         - 
clk                                        -0.2440         - 
------------------------------------------------------------------------
Setup WNS:                                 -0.3941    2.4978     -0.3941 
Setup TNS:                                 -2.1630       0.0     -2.1630
Number of setup violations:                     22         0          22 
Hold WNS:                                  -0.0053   -0.0011     -0.0053 
Hold TNS:                                  -0.0053   -0.0018     -0.0066 
Number of hold violations:                       1         3           3 
Number of max trans violations:                  0         0           0 
Number of max cap violations:                    0         0           0 
Number of min pulse width violations:            0         0           0 
Route drc violations:                                                 26
------------------------------------------------------------------------
Area:                                                             128840
Cell count:                                                        31612
Buf/inv cell count:                                                 6917
Std cell utilization:                                             12.04%
CPU/ELAPSE(hr):                                                0.38/0.41
Mem(Mb):                                                             903
Host name:                                           vlsi-dist.khu.ac.kr
------------------------------------------------------------------------
Histogram:             s1   s2 
------------------------------------------------------------------------
Max violations:        22    0 
   above ~ -0.7  ---    0    0 
    -0.6 ~ -0.7  ---    0    0 
    -0.5 ~ -0.6  ---    0    0 
    -0.4 ~ -0.5  ---    0    0 
    -0.3 ~ -0.4  ---    2    0 
    -0.2 ~ -0.3  ---    1    0 
    -0.1 ~ -0.2  ---    5    0 
       0 ~ -0.1  ---   14    0 
------------------------------------------------------------------------
Min violations:         1    3 
  -0.06 ~ above  ---    0    0 
  -0.05 ~ -0.06  ---    0    0 
  -0.04 ~ -0.05  ---    0    0 
  -0.03 ~ -0.04  ---    0    0 
  -0.02 ~ -0.03  ---    0    0 
  -0.01 ~ -0.02  ---    0    0 
      0 ~ -0.01  ---    1    3 
------------------------------------------------------------------------
Current scenario is: func1_bst
Snapshot (07_route_opt) is created and stored under "/home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt 	{ report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee 	{ report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst func1_bst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 20:19:42 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        4.4295
  Critical Path Slack:        -0.0055
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -0.0055
  No. of Violating Paths:      1.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.8481
  Critical Path Slack:         4.2795
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        3.0464
  Critical Path Slack:        -0.3941
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -0.8641
  No. of Violating Paths:      4.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            42.0000
  Critical Path Length:        5.2474
  Critical Path Slack:        -0.2440
  Critical Path Clk Period:    5.4000
  Total Negative Slack:       -1.2934
  No. of Violating Paths:     17.0000
  Worst Hold Violation:       -0.0053
  Total Hold Violation:       -0.0053
  No. of Hold Violations:      1.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.1709
  Critical Path Slack:         1.4846
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Scenario 'func1_bst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            32.0000
  Critical Path Length:        1.7245
  Critical Path Slack:         3.1339
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        0.4904
  Critical Path Slack:         4.3033
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        1.2511
  Critical Path Slack:         2.4978
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            42.0000
  Critical Path Length:        2.1288
  Critical Path Slack:         2.9539
  Critical Path Clk Period:    5.4000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0011
  Total Hold Violation:       -0.0018
  No. of Hold Violations:      3.0000
  -----------------------------------

  Scenario 'func1_bst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        0.7838
  Critical Path Slack:         3.5399
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        294
  Hierarchical Port Count:       6271
  Leaf Cell Count:              31612
  Buf/Inv Cell Count:            6917
  Buf Cell Count:                2354
  Inv Cell Count:                4563
  CT Buf/Inv Cell Count:          267
  Combinational Cell Count:     26208
  Sequential Cell Count:         5404
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      82427.8396
  Noncombinational Area:   46412.1604
  Buf/Inv Area:            12543.6800
  Total Buffer Area:        4786.2400
  Total Inverter Area:      7757.4400
  Macro/Black Box Area:        0.0000
  Net Area:                    0.0000
  Net XLength        :    655437.4375
  Net YLength        :    558476.1875
  -----------------------------------
  Cell Area:              128840.0000
  Design Area:            128840.0000
  Net Length        :    1213913.6250


  Design Rules
  -----------------------------------
  Total Number of Nets:         34060
  Nets With Violations:            19
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Net Length Violations:       19
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            442.4248
  -----------------------------------------
  Overall Compile Time:            450.6486
  Overall Compile Wall Clock Time: 453.4773

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.3941  TNS: 2.1630  Number of Violating Paths: 22  (with Crosstalk delta delays)
  Scenario: func1_bst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.3941  TNS: 2.1630  Number of Violating Paths: 22  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0053  TNS: 0.0053  Number of Violating Paths: 1  (with Crosstalk delta delays)
  Scenario: func1_bst  (Hold)  WNS: 0.0011  TNS: 0.0018  Number of Violating Paths: 3  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0053  TNS: 0.0066  Number of Violating Paths: 3  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Thu Nov 19 20:19:44 2020
****************************************

	Scenario            : func1_bst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40
****************************** P&R Summary ********************************
Date : Thu Nov 19 20:19:44 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor_65n/03_Physical_Synthesis
Library Name:      khu_sensor_pad_07_route_opt
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        38681
    Number of Pins:                189783
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                33684
    Average Pins Per Net (Signal): 3.19275

Chip Utilization:
    Total Std Cell Area:           128840.00
    Total Pad Cell Area:           376225.63
    Core Size:     width 1035.00, height 1033.60; area 1069776.00
    Pad Core Size: width 1176.00, height 1176.00; area 1382976.00
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         12.04% 
    Cell/Core Ratio:               12.04%
    Cell/Chip Ratio:               25.77%
    Number of Cell Rows:            646

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	FILLTIEMTR	STD	7125
	DFFRQX1MTR	STD	2666
	INVX1MTR	STD	2517
	BUFX2MTR	STD	1809
	DFFQX1MTR	STD	1804
	NAND2X1MTR	STD	1433
	AOI222X1MTR	STD	1045
	AOI22X1MTR	STD	1042
	XOR2X1MTR	STD	880
	NOR2X1MTR	STD	860
	OAI21X1MTR	STD	787
	INVX2MTR	STD	779
	ADDHX1MTR	STD	578
	INVX20MTR	STD	549
	OAI21X2MTR	STD	478
	ADDFHX4MTR	STD	427
	AOI21X1MTR	STD	370
	AO22X1MTR	STD	367
	CLKNAND2X2MTR	STD	341
	AND2X1MTR	STD	328
	ADDFX1MTR	STD	316
	ADDFX2MTR	STD	310
	NAND4X1MTR	STD	309
	AOI32X1MTR	STD	290
	NOR2BX1MTR	STD	289
	NAND2X2MTR	STD	285
	XOR2X8MTR	STD	274
	OAI21X6MTR	STD	267
	NOR4X1MTR	STD	265
	NAND2BX1MTR	STD	257
	OAI211X1MTR	STD	253
	XNOR2X1MTR	STD	252
	OAI2BB2X1MTR	STD	234
	DFFHQX4MTR	STD	234
	OAI21X4MTR	STD	232
	NOR3X1MTR	STD	226
	XOR2X4MTR	STD	224
	TIEHIMTR	STD	215
	NOR2X2MTR	STD	208
	AO2B2X1MTR	STD	201
	NAND3X1MTR	STD	201
	TIELOMTR	STD	199
	TLATNTSCAX2MTR	STD	175
	DFFSX1MTR	STD	174
	OAI22X1MTR	STD	171
	OAI221X1MTR	STD	166
	NOR4BX1MTR	STD	165
	OAI2B1X1MTR	STD	162
	XOR2X2MTR	STD	156
	NOR2X4MTR	STD	149
	OAI21X3MTR	STD	146
	BUFX20MTR	STD	140
	CLKOR2X1MTR	STD	136
	AOI31X1MTR	STD	129
	OAI31X1MTR	STD	124
	OAI32X1MTR	STD	124
	AOI211X1MTR	STD	119
	AOI21X2MTR	STD	108
	AOI222X2MTR	STD	106
	INVX4MTR	STD	105
	NOR2X8MTR	STD	104
	ADDFHX8MTR	STD	102
	AND4X1MTR	STD	100
	OAI2BB1X1MTR	STD	93
	INVX8MTR	STD	91
	XNOR2X4MTR	STD	91
	OAI2B11X1MTR	STD	88
	INVX16MTR	STD	86
	AOI2BB2X1MTR	STD	82
	DFFHQX8MTR	STD	79
	CLKINVX4MTR	STD	75
	INVX12MTR	STD	74
	ADDHX4MTR	STD	71
	AO2B2BX1MTR	STD	70
	BUFX4MTR	STD	67
	NAND2X4MTR	STD	66
	CLKBUFX6MTR	STD	66
	CLKXOR2X12MTR	STD	64
	OAI2B2X1MTR	STD	63
	NOR2X6MTR	STD	61
	AOI21X6MTR	STD	59
	INVX6MTR	STD	59
	OR4X1MTR	STD	58
	ADDFHX1MTR	STD	58
	CLKNAND2X4MTR	STD	57
	NAND3BX1MTR	STD	55
	BUFX16MTR	STD	53
	DFFQX4MTR	STD	52
	XOR2X3MTR	STD	51
	NAND4BX1MTR	STD	50
	AOI2B1X1MTR	STD	50
	AND2X2MTR	STD	50
	XNOR2X2MTR	STD	50
	AOI22X2MTR	STD	46
	OR2X2MTR	STD	45
	NAND4X2MTR	STD	42
	XNOR2X8MTR	STD	42
	DFFQNX1MTR	STD	39
	AO21X1MTR	STD	39
	ADDFHX2MTR	STD	37
	AOI21X4MTR	STD	36
	CLKBUFX8MTR	STD	36
	NOR3BX1MTR	STD	35
	AOI21X8MTR	STD	35
	NAND2X6MTR	STD	35
	DFFRQX4MTR	STD	35
	CLKXOR2X8MTR	STD	35
	INVX18MTR	STD	34
	DFFTRX1MTR	STD	33
	INVX5MTR	STD	33
	OAI21X8MTR	STD	33
	INVX14MTR	STD	31
	BUFX14MTR	STD	30
	INVX10MTR	STD	29
	BUFX10MTR	STD	26
	OAI221X2MTR	STD	26
	NOR2BX8MTR	STD	25
	INVX32MTR	STD	25
	AND3X1MTR	STD	24
	NAND3X2MTR	STD	24
	NAND2BX8MTR	STD	24
	OR3X1MTR	STD	22
	NOR2X3MTR	STD	22
	OAI2B1X2MTR	STD	21
	NOR2X5MTR	STD	21
	CLKBUFX12MTR	STD	21
	AOI21BX1MTR	STD	20
	OR2X4MTR	STD	20
	OAI2BB2X2MTR	STD	20
	NAND2X5MTR	STD	19
	CLKNAND2X8MTR	STD	19
	CLKXOR2X4MTR	STD	19
	OAI21BX1MTR	STD	18
	NAND2BX2MTR	STD	18
	BUFX18MTR	STD	18
	CLKXOR2X16MTR	STD	18
	NOR4BBX1MTR	STD	17
	XOR3X1MTR	STD	17
	OAI2B2X4MTR	STD	17
	BUFX32MTR	STD	17
	DFFRHQX8MTR	STD	16
	BUFX12MTR	STD	16
	NOR2BX4MTR	STD	16
	ADDHX2MTR	STD	16
	DFFHQX2MTR	STD	16
	AND3X12MTR	STD	16
	AOI221X1MTR	STD	15
	OAI222X1MTR	STD	15
	NOR2BX2MTR	STD	15
	INVX3MTR	STD	15
	AND3X8MTR	STD	15
	AOI22X4MTR	STD	15
	NAND2X3MTR	STD	14
	NAND2X8MTR	STD	14
	DFFSQX2MTR	STD	13
	NOR2X12MTR	STD	13
	INVX24MTR	STD	13
	NOR3X2MTR	STD	12
	AOI32X2MTR	STD	12
	OAI2B2X2MTR	STD	12
	CLKINVX12MTR	STD	12
	OA21X4MTR	STD	12
	CLKXOR2X2MTR	STD	11
	NOR4X2MTR	STD	11
	BUFX8MTR	STD	11
	CLKBUFX4MTR	STD	11
	DFFRHQX4MTR	STD	11
	CLKINVX16MTR	STD	11
	AOI2BB1X4MTR	STD	11
	NAND2BX12MTR	STD	11
	AOI2BB1X1MTR	STD	10
	CLKAND2X2MTR	STD	10
	CLKINVX8MTR	STD	10
	OAI21BX2MTR	STD	10
	OAI21BX4MTR	STD	9
	OAI31X2MTR	STD	9
	NAND2X12MTR	STD	9
	DFFSQX1MTR	STD	8
	DLY4X1MTR	STD	8
	OR2X1MTR	STD	8
	DFFSHQX1MTR	STD	8
	MXI2X1MTR	STD	8
	CLKBUFX16MTR	STD	8
	AOI222X4MTR	STD	8
	OA21X2MTR	STD	8
	OA21X1MTR	STD	7
	BUFX5MTR	STD	7
	OAI32X2MTR	STD	7
	OAI2BB2X4MTR	STD	7
	CLKOR2X4MTR	STD	7
	OA21X8MTR	STD	7
	OR2X8MTR	STD	7
	XNOR3X1MTR	STD	6
	NOR3X4MTR	STD	6
	CLKNAND2X12MTR	STD	6
	NAND3BX2MTR	STD	6
	AND2X4MTR	STD	6
	DFFSX2MTR	STD	6
	DFFSHQX8MTR	STD	6
	CLKINVX20MTR	STD	6
	AO21X8MTR	STD	6
	NAND3X8MTR	STD	6
	DFFQX2MTR	STD	5
	AOI21X3MTR	STD	5
	NOR3X6MTR	STD	5
	NOR4X4MTR	STD	5
	OAI2B1X4MTR	STD	5
	DFFHQNX8MTR	STD	5
	CLKINVX6MTR	STD	5
	NAND2BX4MTR	STD	4
	BUFX3MTR	STD	4
	OAI22X4MTR	STD	4
	NAND4BX2MTR	STD	4
	AND3X4MTR	STD	4
	AOI31X2MTR	STD	4
	DFFHX4MTR	STD	4
	DFFHQNX4MTR	STD	4
	DFFTRX4MTR	STD	4
	AND2X8MTR	STD	4
	AND3X2MTR	STD	3
	AO21X4MTR	STD	3
	AND3X6MTR	STD	3
	NOR3X8MTR	STD	3
	DFFHX8MTR	STD	3
	OAI21BX8MTR	STD	3
	NOR2BX12MTR	STD	3
	OR2X6MTR	STD	3
	OAI2B1X8MTR	STD	3
	CLKAND2X4MTR	STD	3
	NAND4BBX1MTR	STD	2
	OAI33X1MTR	STD	2
	BUFX6MTR	STD	2
	NAND3X4MTR	STD	2
	OAI2B11X2MTR	STD	2
	OAI2BB1X2MTR	STD	2
	CLKOR2X6MTR	STD	2
	NAND4X4MTR	STD	2
	CLKINVX40MTR	STD	2
	CLKBUFX20MTR	STD	2
	BUFX24MTR	STD	2
	OAI211X2MTR	STD	2
	AND2X12MTR	STD	2
	OA22X4MTR	STD	2
	AO2B2X4MTR	STD	2
	CLKOR2X8MTR	STD	2
	DFFRHQX2MTR	STD	2
	OAI2BB1X4MTR	STD	2
	CLKNAND2X16MTR	STD	2
	OR2X12MTR	STD	1
	AOI33X1MTR	STD	1
	CLKOR2X2MTR	STD	1
	AO21X2MTR	STD	1
	AOI211X2MTR	STD	1
	CLKINVX32MTR	STD	1
	AOI221X2MTR	STD	1
	NOR4BX2MTR	STD	1
	AOI2BB2X8MTR	STD	1
	AO22X8MTR	STD	1
	CLKINVX24MTR	STD	1
	OAI221X4MTR	STD	1
	ADDHX8MTR	STD	1
	AOI2BB1X8MTR	STD	1
	OAI2BB2X8MTR	STD	1
	AOI2B1X4MTR	STD	1
	OR3X2MTR	STD	1
	AOI32X4MTR	STD	1
	NAND4BBX4MTR	STD	1
	OR4X2MTR	STD	1
	DFFTRX2MTR	STD	1
	OAI222X2MTR	STD	1
	DFFX4MTR	STD	1
	iofillerv1	IO	723
	iofillerv_005	IO	144
	iofillerv_1	IO	40
	iofillerv30	IO	36
	ec_breakv	IO	11
	pvhbcudtbrt	IO	11
	vssipvh		IO	8
	vddivh		IO	8
	vddtvh		IO	8
	vsstvh		IO	8
	pvhbsudtart	IO	1
	pvhbcudtart	IO	1
	cornerv		CORNER	4
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
    layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
    layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
    layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
    layer B1, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer B2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.40
    layer EA, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
    layer OA, dir Ver, min width = 1.20, min space = 1.20 pitch = 2.40
    layer LB, dir Hor, min width = 2.40, min space = 1.40 pitch = 3.80
     
    Average gCell capacity  3.60	 on layer (1)	 M1
    Average gCell capacity  5.20	 on layer (2)	 M2
    Average gCell capacity  5.35	 on layer (3)	 M3
    Average gCell capacity  5.30	 on layer (4)	 M4
    Average gCell capacity  2.92	 on layer (5)	 B1
    Average gCell capacity  2.64	 on layer (6)	 B2
    Average gCell capacity  1.35	 on layer (7)	 EA
    Average gCell capacity  0.59	 on layer (8)	 OA
    Average gCell capacity  0.00	 on layer (9)	 LB
     
    Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
    Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
    Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
    phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
    phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
    phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
    phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    Total Wire Length = 56.96
    Layer M1 wire length = 3.20
    Layer M2 wire length = 0.00
    Layer M3 wire length = 53.76
    Layer M4 wire length = 0.00
    Layer B1 wire length = 0.00
    Layer B2 wire length = 0.00
    Layer EA wire length = 0.00
    Layer OA wire length = 0.00
    Layer LB wire length = 0.00
    Total Number of Contacts = 5
    Via via1 count = 1
    Via via2 count = 2
    Via via3 count = 1
    Via via4 count = 1
    Via via5 count = 0
    Via via6 count = 0
    Via via7 count = 0
    Via viatop count = 0
     
    Elapsed real time: 0:00:03
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:03 total = 0:00:03
    Total Proc Memory(MB): 2501

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 2 of 8

    Number of wires with overlap after iteration 1 = 1 of 6

    Total M1 wire length: 3.7
    Total M2 wire length: 0.2
    Total M3 wire length: 53.8
    Total M4 wire length: 0.6
    Total B1 wire length: 0.0
    Total B2 wire length: 0.0
    Total EA wire length: 0.0
    Total OA wire length: 0.0
    Total LB wire length: 0.0
    Total wire length: 58.2

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2501

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 44: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	30
    	@@@@ Total number of instance ports with antenna violations =	6
     
    Iteration 45: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	32
    	@@@@ Total number of instance ports with antenna violations =	6
     
    Iteration 46: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	29
    	@@@@ Total number of instance ports with antenna violations =	6
     
    Iteration 47: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	32
    	@@@@ Total number of instance ports with antenna violations =	6
     
    Iteration 48: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	29
    	@@@@ Total number of instance ports with antenna violations =	6
     
    Iteration 49: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	33
    	@@@@ Total number of instance ports with antenna violations =	6
     
    Elapsed real time: 0:00:12
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:11 total = 0:00:11
    Total Proc Memory(MB): 2501
     
    Cumulative run time upto current stage: Elapsed = 0:00:12 CPU = 0:00:11
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	86
    	@@@@ Total number of instance ports with antenna violations =	2
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	34
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	33
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 3: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	32
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 4: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	32
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 5: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	26
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:03
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:03 total = 0:00:03
    Total Proc Memory(MB): 2501
     
    Cumulative run time upto current stage: Elapsed = 0:00:15 CPU = 0:00:14
    

    ---------- Shield Tieing by Detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2501
     
    Cumulative run time upto current stage: Elapsed = 0:00:16 CPU = 0:00:15
     
    Shielding finished with 1 open nets, of which 1 are frozen
    Shielding finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:05
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:05 total = 0:00:05
    Total Proc Memory(MB): 2501
     
    Cumulative run time upto current stage: Elapsed = 0:00:21 CPU = 0:00:20
     
    SPCL ECO Route finished with 1 open nets, of which 0 are frozen
    SPCL ECO Route finished with 26 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	26
    	Less than minimum edge length : 8
    	Less than minimum width : 5
    	Short : 13
    Total number of nets = 33684
    1 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 26
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2501
     
    Cumulative run time upto current stage: Elapsed = 0:00:21 CPU = 0:00:20
     
    DR finished with 1 open nets, of which 0 are frozen
    DR finished with 33 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	33
    	Less than minimum edge length : 12
    	Less than minimum width : 8
    	Short : 13
    Total number of nets = 33684
    1 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 33
    Total number of antenna violations = 6
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:42
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:41 total = 0:00:42
    Total Proc Memory(MB): 2501
     
    Cumulative run time upto current stage: Elapsed = 0:01:03 CPU = 0:01:02
     
    Total Wire Length =                    1233834 micron
    Total Number of Contacts =             275790
    Total Number of Wires =                226438
    Total Number of PtConns =              3806
    Total Number of Routed Wires =       226438
    Total Routed Wire Length =           1233205 micron
    Total Number of Routed Contacts =       275790
    	Layer                M1 :      21041 micron
    	Layer                M2 :     328107 micron
    	Layer                M3 :     506337 micron
    	Layer                M4 :     189822 micron
    	Layer                B1 :     124084 micron
    	Layer                B2 :      54864 micron
    	Layer                EA :       9579 micron
    	Layer                OA :          0 micron
    	Layer                LB :          0 micron
    	Via                via6 :        403
    	Via            via6_1x2 :        220
    	Via            via6_2x1 :         17
    	Via                via5 :       2269
    	Via            via5_2x1 :       2525
    	Via            via5_1x2 :         18
    	Via                via4 :        228
    	Via            via4_1x2 :       6173
    	Via            via4_2x1 :        547
    	Via                via3 :        417
    	Via            via3_2x1 :      26628
    	Via       via3(rot)_2x1 :          2
    	Via            via3_1x2 :       2205
    	Via      via3v(rot)_2x1 :       1664
    	Via           via3v_1x2 :          3
    	Via      via3v(rot)_1x2 :          1
    	Via                via2 :       1630
    	Via               via2v :          1
    	Via               via2h :          5
    	Via        via2_fat_2x2 :          1
    	Via   via2_fat(rot)_4x1 :          1
    	Via            via2_2x1 :      19621
    	Via       via2(rot)_1x2 :          5
    	Via       via2(rot)_2x1 :          7
    	Via            via2_1x2 :      91701
    	Via      via2v(rot)_2x1 :        171
    	Via           via2v_1x2 :        569
    	Via           via2v_2x1 :          3
    	Via      via2v(rot)_1x2 :         55
    	Via                via1 :      18892
    	Via           via1(rot) :       3430
    	Via               via1v :      11239
    	Via               via1h :       1980
    	Via          via1h(rot) :      24030
    	Via        via1_fat_1x4 :          1
    	Via            via1_2x1 :       8677
    	Via       via1(rot)_1x2 :       2624
    	Via       via1(rot)_2x1 :         52
    	Via            via1_1x2 :       7248
    	Via           via1v_1x2 :      36004
    	Via      via1v(rot)_2x1 :       1856
    	Via      via1v(rot)_1x2 :       2431
    	Via           via1v_2x1 :        236
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 76.60% (211266 / 275790 vias)
     
        Layer V1         = 49.81% (59129  / 118700  vias)
            Weight 1     = 49.81% (59129   vias)
            Un-optimized = 50.19% (59571   vias)
        Layer V2         = 98.56% (112134 / 113770  vias)
            Weight 1     = 98.56% (112134  vias)
            Un-optimized =  1.44% (1636    vias)
        Layer V3         = 98.65% (30503  / 30920   vias)
            Weight 1     = 98.65% (30503   vias)
            Un-optimized =  1.35% (417     vias)
        Layer W0         = 96.72% (6720   / 6948    vias)
            Weight 1     = 96.72% (6720    vias)
            Un-optimized =  3.28% (228     vias)
        Layer W1         = 52.85% (2543   / 4812    vias)
            Weight 1     = 52.85% (2543    vias)
            Un-optimized = 47.15% (2269    vias)
        Layer YT         = 37.03% (237    / 640     vias)
            Weight 1     = 37.03% (237     vias)
            Un-optimized = 62.97% (403     vias)
     
      Total double via conversion rate    = 76.60% (211266 / 275790 vias)
     
        Layer V1         = 49.81% (59129  / 118700  vias)
        Layer V2         = 98.56% (112134 / 113770  vias)
        Layer V3         = 98.65% (30503  / 30920   vias)
        Layer W0         = 96.72% (6720   / 6948    vias)
        Layer W1         = 52.85% (2543   / 4812    vias)
        Layer YT         = 37.03% (237    / 640     vias)
     
      The optimized via conversion rate based on total routed via count = 76.60% (211266 / 275790 vias)
     
        Layer V1         = 49.81% (59129  / 118700  vias)
            Weight 1     = 49.81% (59129   vias)
            Un-optimized = 50.19% (59571   vias)
        Layer V2         = 98.56% (112134 / 113770  vias)
            Weight 1     = 98.56% (112134  vias)
            Un-optimized =  1.44% (1636    vias)
        Layer V3         = 98.65% (30503  / 30920   vias)
            Weight 1     = 98.65% (30503   vias)
            Un-optimized =  1.35% (417     vias)
        Layer W0         = 96.72% (6720   / 6948    vias)
            Weight 1     = 96.72% (6720    vias)
            Un-optimized =  3.28% (228     vias)
        Layer W1         = 52.85% (2543   / 4812    vias)
            Weight 1     = 52.85% (2543    vias)
            Un-optimized = 47.15% (2269    vias)
        Layer YT         = 37.03% (237    / 640     vias)
            Weight 1     = 37.03% (237     vias)
            Un-optimized = 62.97% (403     vias)
     

DRC information: 
      Short: 13 
      Less than minimum edge length: 8 
      Less than minimum width: 5 
      Total error number: 26

Ring Wiring Statistics:
    metal2 Wire Length(count):               4211.96(4)
    metal3 Wire Length(count):               4235.96(4)
    metal4 Wire Length(count):               2169.20(2)
    metal5 Wire Length(count):               2172.00(2)
  ==============================================
    Total Wire Length(count):               12789.12(12)
    Number of via2 Contacts:             16
    Number of via4 Contacts:              4
  ==============================================
    Total Number of Contacts:       20

Stripe Wiring Statistics:
    metal3 Wire Length(count):                 27.84(96)
    metal6 Wire Length(count):              50628.48(144)
    metal7 Wire Length(count):              50858.88(48)
  ==============================================
    Total Wire Length(count):              101515.20(288)
    Number of via2 Contacts:             96
    Number of via3 Contacts:            192
    Number of via4 Contacts:            192
    Number of via5 Contacts:            192
    Number of via6 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1920

User Wiring Statistics:
    metal2 Wire Length(count):                324.99(13)
    metal3 Wire Length(count):                281.30(19)
    metal4 Wire Length(count):                320.65(14)
  ==============================================
    Total Wire Length(count):                 926.93(46)
    Number of via2 Contacts:             13
    Number of via3 Contacts:             20
    Number of via4 Contacts:              7
  ==============================================
    Total Number of Contacts:       40

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             685830.69(661)
    metal3 Wire Length(count):                 18.58(32)
    metal4 Wire Length(count):                  0.65(1)
  ==============================================
    Total Wire Length(count):              685849.92(694)
    Number of via1 Contacts:          16801
    Number of via2 Contacts:          15572
    Number of via3 Contacts:          15528
    Number of via4 Contacts:          15528
    Number of via5 Contacts:          15528
  ==============================================
    Total Number of Contacts:    78957

Signal Wiring Statistics:
    metal1 Wire Length(count):              21044.24(2622)
    metal2 Wire Length(count):             328079.37(115880)
    metal3 Wire Length(count):             504054.45(77758)
    metal4 Wire Length(count):             187275.07(18981)
    metal5 Wire Length(count):             102099.85(4561)
    metal6 Wire Length(count):              36532.83(1607)
    metal7 Wire Length(count):               9578.14(154)
  ==============================================
    Total Wire Length(count):             1188663.94(221563)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1            via1(2)             22274	       18.8
        via1           via1v(23)             11237	       9.48
        via1           via1h(24)             26010	       21.9
        via1_2x1       via1v(23)              2667	       2.25
        via1_1x2        via1(2)              7292	       6.15
        via1_1x2       via1v(23)             37855	       31.9
        via1_2x1        via1(2)             11227	       9.47
 Default via for layer via1:                   50.2%
 Yield-optmized via for layer via1:            49.8%

        via2            via2(3)              1514	       1.33
        via2           via2v(32)                 1	    0.00088
        via2           via2h(34)                 5	     0.0044
        via2_2x1       via2v(32)                58	      0.051
        via2_1x2       via2v(32)               740	      0.651
        via2_2x1        via2(3)             19615	       17.3
        via2_1x2        via2(3)             91685	       80.7
 Default via for layer via2:                   1.34%
 Yield-optmized via for layer via2:            98.7%

        via3            via3(4)               124	      0.405
        via3_2x1       via3v(42)                 1	    0.00327
        via3_1x2       via3v(42)              1667	       5.45
        via3_1x2        via3(4)              2207	       7.21
        via3_2x1        via3(4)             26608	       86.9
 Default via for layer via3:                   0.405%
 Yield-optmized via for layer via3:            99.6%

        via4            via4(5)                65	      0.959
        via4_1x2        via4(5)              6170	         91
        via4_2x1        via4(5)               546	       8.05
 Default via for layer via4:                   0.959%
 Yield-optmized via for layer via4:            99%

        via5            via5(6)                57	       2.19
        via5_1x2        via5(6)                18	      0.693
        via5_2x1        via5(6)              2523	       97.1
 Default via for layer via5:                   2.19%
 Yield-optmized via for layer via5:            97.8%

        via6            via6(7)                52	       18.1
        via6_2x1        via6(7)                15	       5.23
        via6_1x2        via6(7)               220	       76.7
 Default via for layer via6:                   18.1%
 Yield-optmized via for layer via6:            81.9%


 Double Via rate for all layers:           77.5%
  ==============================================
    Total Number of Contacts:    272453

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         21015.54 ( 3.27%)            28.70 ( 0.01%)
    metal2          7543.03 ( 1.17%)        320536.34 (58.77%)
    metal3        502844.75 (78.17%)          1209.70 ( 0.22%)
    metal4           239.66 ( 0.04%)        187035.40 (34.29%)
    metal5        101987.21 (15.86%)           112.64 ( 0.02%)
    metal6            34.50 ( 0.01%)         36498.33 ( 6.69%)
    metal7          9571.03 ( 1.49%)             7.10 ( 0.00%)
  ==============================================================
    Total         643235.73                 545428.20
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           31612 (100.00%)         32 (100.00%)      31580 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined       128840.00 (100.00%)       0.00   (0.00%)  128840.00 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint 	-scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
	report_timing -significant_digits 4 	-delay max -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -derate -crosstalk_delta -derate -path full_clock_expanded
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
	report_timing -significant_digits 4 	-delay min -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
report_zrt_shield -with_ground $MW_R_GROUND_NET -output $REPORTS_STEP_DIR/shield_ratio.rpt 
Found antenna rule mode 1, diode mode 6:
	metal ratio 270, cut ratio 9,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer M1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V2: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M3: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer V3: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer V3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer M4: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W0: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B1: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer W1: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer W1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer B2: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer B2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer YT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer YT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer EA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer EA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer JT: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer JT: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer OA: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer OA: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
	layer VV: max ratio 9 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VV: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 5 0}
	layer LB: max ratio 270 max pratio 2.14748e+09 max nratio 2.14748e+09	layer LB: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 0 2 0}
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = EA
Information: Multiple default contact via1v found for layer V1. (ZRT-021)
Information: Multiple default contact via1h found for layer V1. (ZRT-021)
Information: Multiple default contact via2v found for layer V2. (ZRT-021)
Information: Multiple default contact via2h found for layer V2. (ZRT-021)
Information: Multiple default contact via3v found for layer V3. (ZRT-021)
Information: Multiple default contact via3h found for layer V3. (ZRT-021)
Warning: Cannot find a fat contact for layer 'YT'. (ZRT-010)
Via on layer (W0) needs more than one tracks
Warning: Layer M4 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.250. (ZRT-026)
Via on layer (YT) needs more than one tracks
Warning: Layer B2 pitch 0.400 may be too small: wire/via-down 0.400, wire/via-up 0.500. (ZRT-026)
Via on layer (JT) needs more than one tracks
Warning: Layer EA pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 1.200. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer OA pitch 2.400 may be too small: wire/via-down 2.400, wire/via-up 3.800. (ZRT-026)
Via on layer (VV) needs more than one tracks
Warning: Layer LB pitch 3.800 may be too small: wire/via-down 4.900, wire/via-up 3.800. (ZRT-026)
Transition layer name: M4(3)
Transition layer name: B2(5)
[ReportShielding: Start] Elapsed real time: 0:00:00 
[ReportShielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: Start] Total (MB): Used  118  Alloctr  122  Proc 2523 
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_guard_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_s_reg/n2)
Shielded 93% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_m_reg_0/n2)
Shielded 33% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B5I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I2)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B7I1)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_guard_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_s_reg/n2)
Shielded 69% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_o_Z_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_o_Z_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_o_Z_reg_0/n2)
Shielded 88% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_guard_reg/n2)
Shielded 4% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg/n2)
Shielded 93% side-wall of (khu_sensor_top/w_clk_p_G2B7I2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I3)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I5)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I6)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I7)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_guard_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_m_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_sum_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_o_Z_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_b_e_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_reg/n4)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B6I8)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B5I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B5I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_value_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/clk_gate_phy_rx_data_reg_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_sticky_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_z_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B4I2)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B4I3)
Shielded 98% side-wall of (khu_sensor_top/w_clk_p_G2B1I1)
Shielded <1% side-wall of (khu_sensor_top/CTS_clk_CTO_delay1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n2)
Shielded 71% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_2_A_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B6I10)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B5I3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B4I1)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I114)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_o_UART_DATA_TX_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/clk_gate_r_uart_data_tx_shift_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_m_reg_1/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_s_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_z_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_a_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_o_Y_DATA_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_B_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I111)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_hpf_x_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_lpf_x_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I110)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I18)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I12)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/divider_by_2/o_CLK_DIV_2_G3IP1)
Shielded 100% side-wall of (khu_sensor_top/divider_by_2/o_CLK_DIV_2_G3IP)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/n133)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/n311)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_clk_counter_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n456)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n459)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n493)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n495)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n559)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n590)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n608)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n2)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n426)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/n210)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/n228)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B2I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I14)
Shielded 91% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1129)
Shielded 92% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1251)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B6I4)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B6I9)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/net18353)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n988)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1055)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1059)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1061)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1130)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I11)
Shielded 88% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B2I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1129)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1251)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/net18375)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n5)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n78_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G4B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/net18342)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1251)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I11)
Shielded 96% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1129)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/net18364)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_z_s_reg/n2_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_b_reg/n4_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_b_reg/n2_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1536)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1533)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1645)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1784)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1854)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1860)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1862)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1132)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n343)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n347)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n81)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n128)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n134)
Shielded 100% side-wall of (w_clk_p)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n569)
Shielded 231 nets with average ratio as follows.
	1) 88.81%		(total shield ratio/number of shielded nets)
	2) 98.02%		(total shield length/total shielded net length)
[ReportShielding: End] Elapsed real time: 0:00:02 
[ReportShielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ReportShielding: End] Stage (MB): Used   28  Alloctr   25  Proc    0 
[ReportShielding: End] Total (MB): Used  146  Alloctr  148  Proc 2523 
1
report_clock_gating -style > $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating_check -significant_digits 4 >> $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating -structure >> $REPORTS_STEP_DIR/clock_gating.rpt
report_timing -max_paths 10 -to [get_pins -hierarchical "clk_gate*"] 	> $REPORTS_STEP_DIR/clock_gating_max_paths.rpt
Warning: No pin objects matched 'clk_gate*' (SEL-004)
# To verify CRPR
#redirect -file $REPORTS_DIR/${step}/crpr.rpt { report_crpr }
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
...... Found Power Switch Cell FOOT16DMTR with output port VSS
...... Found Power Switch Cell FOOT16MTR with output port VSS
...... Found Power Switch Cell FOOT8DMTR with output port VSS
...... Found Power Switch Cell FOOT8MTR with output port VSS
...... Found Power Switch Cell HEAD16DMTR with output port VDD
...... Found Power Switch Cell HEAD16MTR with output port VDD
...... Found Power Switch Cell HEAD32DMTR with output port VDD
...... Found Power Switch Cell HEAD32MTR with output port VDD
...... Found Power Switch Cell HEAD64DMTR with output port VDD
...... Found Power Switch Cell HEAD64MTR with output port VDD
...... Found Power Switch Cell HEAD8DMTR with output port VDD
...... Found Power Switch Cell HEAD8MTR with output port VDD
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario func1_bst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
# Reset sdc file for applying sdc
sh rm -f $FUNC1_SDC
sh cp ${FUNC1_SDC}.bak ${FUNC1_SDC}
exit

Thank you...
Exit IC Compiler!
