---
title: N-Way Superscalar RISC-V Core
# summary: Designed a N-Way superscalar RISC-V core `external_link`.
summary: Supercalar RISC-V core based on MIPS R10K with a multi-ported I-cache with prefetching, branch prediction and non-blocking D-cache with victim cache. Implemented in SystemVerilog for a course project (EECS470)  
tags:
  - Demo
date: "2016-04-27T00:00:00Z"

# Optional external URL for project (replaces project detail page).
external_link: https://github.com/sumanthumesh/RISCV_core

# image:
#   caption: Photo by Toa Heftiba on Unsplash
#   focal_point: Smart
---
