<<<
[#insns-c_sext_h,reftext="Sign extend halfword, 16-bit encoding"]
=== c.sext.h

Synopsis::
Sign extend halfword, 16-bit encoding

Mnemonic::
c.sext.h _rsd'_

Encoding (RV32, RV64)::
[wavedrom, , svg]
....
{reg:[
    { bits:  2, name: 0x1, attr: ['OP=C1'] },
    { bits:  3, name: 0x3, attr: ['C.SEXT.H'] },
    { bits:  2, name: 0x0, attr: ['FUNCT2'] },
    { bits:  3, name: 'rsd\'', attr: ['SRCDST'] },
    { bits:  6, name: 0x27, attr: ['FUNCT6'] },
],config:{bits:16}}
....

Description::
This instruction takes a single source/destination operand, from the 8-register set x8-x15. It sign-extends the least-significant halfword in the operand to XLEN by copying the most-significant bit
in the halfword (i.e., bit 15) to all of the more-significant bits.


Prerequisites::
The C-extension must also be configured.

32-bit equivalent::
<<insns-sext_h>> from Zbb

Operation::
[source,sail]
--
X(rsdc) = EXTS(X(rsdc)[15..0]);
--

include::Zcee_footer.adoc[]

