
synpwrap -msg -prj "Memoria_RAM_impl1_synplify.tcl" -log "Memoria_RAM_impl1.srf"
Copyright (C) 1992-2019 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.11.3.469
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Memoria_RAM_impl1.srf
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-VE269NP

# Mon Dec  7 11:00:54 2020

#Implementation: impl1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
@N:"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\top_RAM.vhd":5:7:5:9|Top entity is set to top.
File C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\dec_3_8.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\E_Rebotes.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\mux_2_1.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\oscilador.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\clk_deb.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\top_RAM.vhd changed - recompiling
VHDL syntax check successful!
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\E_Rebotes.vhd changed - recompiling
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\top_RAM.vhd changed - recompiling
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\top_RAM.vhd":5:7:5:9|Synthesizing work.top.tram.
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\mux_2_1.vhd":6:8:6:18|Synthesizing work.multiplexor.mux.
Post processing for work.multiplexor.mux
Running optimization stage 1 on multiplexor .......
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\E_Rebotes.vhd":4:7:4:9|Synthesizing work.deb.noreb.
Post processing for work.deb.noreb
Running optimization stage 1 on deb .......
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":5:7:5:11|Synthesizing work.m_ram.mem_ram.
@W: CG296 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":28:10:28:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":33:25:33:25|Referenced variable a is not in sensitivity list.
@W: CG290 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:6:30:7|Referenced variable cs is not in sensitivity list.
Post processing for work.m_ram.mem_ram
Running optimization stage 1 on m_ram .......
@N: CL134 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":16:8:16:11|Found RAM dato, depth=8, width=8
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Pruning unused register O_cl(0). Make sure that there are no unused intermediate registers.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(0); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(1); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(2); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(3); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(4); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(5); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(6); possible missing assignment in an if or case statement.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O_tri_enable; possible missing assignment in an if or case statement.
@W: CL177 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Sharing sequential element O_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL117 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\ram_8x8.vhd":30:3:30:4|Latch generated from process for signal O(7); possible missing assignment in an if or case statement.
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\dec_3_8.vhd":7:7:7:10|Synthesizing work.deco.de.
Post processing for work.deco.de
Running optimization stage 1 on deco .......
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\clk_deb.vhd":7:7:7:13|Synthesizing work.clk_deb.divisor.
Post processing for work.clk_deb.divisor
Running optimization stage 1 on clk_deb .......
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\clk_div.vhd":7:7:7:13|Synthesizing work.clk_div.divisor.
Post processing for work.clk_div.divisor
Running optimization stage 1 on clk_div .......
@N: CD630 :"D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\oscilador.vhd":8:7:8:11|Synthesizing work.osc00.osc0.
@W: CD276 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Running optimization stage 1 on OSCH .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.top.tram
Running optimization stage 1 on top .......
Running optimization stage 2 on OSCH .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on clk_div .......
Running optimization stage 2 on clk_deb .......
Running optimization stage 2 on deco .......
Running optimization stage 2 on m_ram .......
Running optimization stage 2 on deb .......
Running optimization stage 2 on multiplexor .......
Running optimization stage 2 on top .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec  7 11:00:54 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec  7 11:00:55 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synwork\Memoria_RAM_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec  7 11:00:55 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Database state : D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synwork\|impl1
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
File D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synwork\Memoria_RAM_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec  7 11:00:56 2020

###########################################################]
Premap Report

# Mon Dec  7 11:00:56 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\Memoria_RAM_impl1_scck.rpt 
Printing clock  summary report in "D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\Memoria_RAM_impl1_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.
syn_allowed_resources : blockrams=26  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)



Clock Summary
******************

          Start                                Requested     Requested     Clock                                       Clock                   Clock
Level     Clock                                Frequency     Period        Type                                        Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                               100.0 MHz     10.000        system                                      system_clkgroup         9    
                                                                                                                                                    
0 -       osc00|osc_inferred_clock             2.1 MHz       480.769       inferred                                    Inferred_clkgroup_0     18   
1 .         clk_deb|Qaux_derived_clock[14]     2.1 MHz       480.769       derived (from osc00|osc_inferred_clock)     Inferred_clkgroup_0     3    
                                                                                                                                                    
0 -       m_ram|clk_w_1_inferred_clock         100.0 MHz     10.000        inferred                                    Inferred_clkgroup_1     8    
====================================================================================================================================================



Clock Load Summary
***********************

                                   Clock     Source                         Clock Pin              Non-clock Pin     Non-clock Pin        
Clock                              Load      Pin                            Seq Example            Seq Example       Comb Example         
------------------------------------------------------------------------------------------------------------------------------------------
System                             9         -                              cto5.O_1[0].C          -                 -                    
                                                                                                                                          
osc00|osc_inferred_clock           18        cto1.OSCInst0.OSC(OSCH)        cto3.Qaux[14:0].C      -                 cto7.ex_mux.B[0](mux)
clk_deb|Qaux_derived_clock[14]     3         cto3.Qaux[14:0].Q[14](dff)     cto6.Q1.C              -                 -                    
                                                                                                                                          
m_ram|clk_w_1_inferred_clock       8         cto5.clk_w_1.OUT(and)          cto5.dato[7:0].CLK     -                 -                    
==========================================================================================================================================

@W: MT531 :"d:\semestre 2-2020\dsd\practicas\top memoria ram\ram_8x8.vhd":30:3:30:4|Found signal identified as System clock which controls 9 sequential elements including cto5.O_tri_enable.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"d:\semestre 2-2020\dsd\practicas\top memoria ram\clk_div.vhd":19:4:19:5|Found inferred clock osc00|osc_inferred_clock which controls 18 sequential elements including cto2.Qaux[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\semestre 2-2020\dsd\practicas\top memoria ram\ram_8x8.vhd":16:8:16:11|Found inferred clock m_ram|clk_w_1_inferred_clock which controls 8 sequential elements including cto5.dato[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
5 gated/generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 instances converted, 31 sequential instances remain driven by gated/generated clocks

================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element           Drive Element Type     Unconverted Fanout     Sample Instance       Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       cto5.clk_r.OUT            and                    9                      cto5.O_tri_enable     Clock source is invalid for GCC           
@KP:ckid0_1       cto5.clk_w_1.OUT          and                    1                      cto5.dato[7:0]        Clock source is invalid for GCC           
@KP:ckid0_3       cto3.Qaux[14:0].Q[14]     dff                    3                      cto6.Q3               Derived clock on input (not legal for GCC)
@KP:ckid0_5       cto1.OSCInst0.OSC         OSCH                   15                     cto3.Qaux[14:0]       Black box on clock path                   
@KP:ckid0_6       cto7.ex_mux.OUT[0]        mux                    3                      cto2.Qaux[2:0]        Clock source is invalid for GCC           
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Dec  7 11:00:58 2020

###########################################################]
Map & Optimize Report

# Mon Dec  7 11:00:58 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VE269NP

Implementation : impl1
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MO231 :"d:\semestre 2-2020\dsd\practicas\top memoria ram\clk_deb.vhd":19:4:19:5|Found counter in view:work.top(tram) instance cto3.Qaux[14:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     9.03ns		  17 /        21

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"d:\semestre 2-2020\dsd\practicas\top memoria ram\ram_8x8.vhd":16:8:16:11|Generating RAM cto5.dato[7:0]

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\synwork\Memoria_RAM_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\Semestre 2-2020\DSD\Practicas\Top Memoria RAM\impl1\Memoria_RAM_impl1.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)

@W: MT420 |Found inferred clock osc00|osc_inferred_clock with period 480.77ns. Please declare a user-defined clock on net cto1.imx_aux[1].
@N: MT615 |Found clock clk_deb|Qaux_derived_clock[14] with period 480.77ns 
@W: MT420 |Found inferred clock m_ram|clk_w_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on net cto5.clk_w_1.


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Dec  7 11:01:01 2020
#


Top view:               top
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 8.923

                                   Requested     Estimated      Requested     Estimated                 Clock                                       Clock              
Starting Clock                     Frequency     Frequency      Period        Period        Slack       Type                                        Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_deb|Qaux_derived_clock[14]     2.1 MHz       1740.0 MHz     480.769       0.575         960.389     derived (from osc00|osc_inferred_clock)     Inferred_clkgroup_0
m_ram|clk_w_1_inferred_clock       100.0 MHz     928.2 MHz      10.000        1.077         8.923       inferred                                    Inferred_clkgroup_1
osc00|osc_inferred_clock           2.1 MHz       198.9 MHz      480.769       5.028         475.741     inferred                                    Inferred_clkgroup_0
System                             100.0 MHz     NA             10.000        NA            NA          system                                      system_clkgroup    
=======================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_inferred_clock        osc00|osc_inferred_clock        |  480.769     475.742  |  No paths    -      |  No paths    -      |  No paths    -    
osc00|osc_inferred_clock        m_ram|clk_w_1_inferred_clock    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clk_deb|Qaux_derived_clock[14]  clk_deb|Qaux_derived_clock[14]  |  480.769     960.389  |  No paths    -      |  No paths    -      |  No paths    -    
m_ram|clk_w_1_inferred_clock    System                          |  10.000      8.923    |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk_deb|Qaux_derived_clock[14]
====================================



Starting Points with Worst Slack
********************************

             Starting                                                       Arrival            
Instance     Reference                          Type        Pin     Net     Time        Slack  
             Clock                                                                             
-----------------------------------------------------------------------------------------------
cto6.Q1      clk_deb|Qaux_derived_clock[14]     FD1S3DX     Q       Q1      1.044       960.389
cto6.Q2      clk_deb|Qaux_derived_clock[14]     FD1S3DX     Q       Q2      1.044       960.389
===============================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                       Required            
Instance     Reference                          Type        Pin     Net     Time         Slack  
             Clock                                                                              
------------------------------------------------------------------------------------------------
cto6.Q2      clk_deb|Qaux_derived_clock[14]     FD1S3DX     D       Q1      961.433      960.389
cto6.Q3      clk_deb|Qaux_derived_clock[14]     FD1S3DX     D       Q2      961.433      960.389
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         961.433

    - Propagation time:                      1.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 960.389

    Number of logic level(s):                0
    Starting point:                          cto6.Q1 / Q
    Ending point:                            cto6.Q2 / D
    The start point is clocked by            clk_deb|Qaux_derived_clock[14] [rising] on pin CK
    The end   point is clocked by            clk_deb|Qaux_derived_clock[14] [rising] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:clk_deb|Qaux_derived_clock[14] to c:clk_deb|Qaux_derived_clock[14])

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
cto6.Q1            FD1S3DX     Q        Out     1.044     1.044       -         
Q1                 Net         -        -       -         -           2         
cto6.Q2            FD1S3DX     D        In      0.000     1.044       -         
================================================================================




====================================
Detailed Report for Clock: m_ram|clk_w_1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                          Arrival          
Instance            Reference                        Type         Pin     Net         Time        Slack
                    Clock                                                                              
-------------------------------------------------------------------------------------------------------
cto5.dato_ram       m_ram|clk_w_1_inferred_clock     SPR16X4C     DO3     dato[3]     0.972       8.923
cto5.dato_ram_0     m_ram|clk_w_1_inferred_clock     SPR16X4C     DO3     dato[7]     0.972       8.923
=======================================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                        Required          
Instance        Reference                        Type       Pin     Net         Time         Slack
                Clock                                                                             
--------------------------------------------------------------------------------------------------
cto5.O_1[3]     m_ram|clk_w_1_inferred_clock     FD1S1D     D       dato[3]     9.894        8.923
cto5.O_1[7]     m_ram|clk_w_1_inferred_clock     FD1S1D     D       dato[7]     9.894        8.923
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         9.894

    - Propagation time:                      0.972
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     8.923

    Number of logic level(s):                0
    Starting point:                          cto5.dato_ram / DO3
    Ending point:                            cto5.O_1[3] / D
    The start point is clocked by            m_ram|clk_w_1_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
cto5.dato_ram      SPR16X4C     DO3      Out     0.972     0.972       -         
dato[3]            Net          -        -       -         -           1         
cto5.O_1[3]        FD1S1D       D        In      0.000     0.972       -         
=================================================================================




====================================
Detailed Report for Clock: osc00|osc_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                     Arrival            
Instance         Reference                    Type        Pin     Net         Time        Slack  
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
cto3.Qaux[0]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[0]     0.972       475.741
cto3.Qaux[1]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[1]     0.972       475.884
cto3.Qaux[2]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[2]     0.972       475.884
cto3.Qaux[3]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[3]     0.972       476.027
cto3.Qaux[4]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[4]     0.972       476.027
cto3.Qaux[5]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[5]     0.972       476.170
cto3.Qaux[6]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[6]     0.972       476.170
cto3.Qaux[7]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[7]     0.972       476.313
cto3.Qaux[8]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[8]     0.972       476.313
cto3.Qaux[9]     osc00|osc_inferred_clock     FD1S3AX     Q       Qaux[9]     0.972       476.455
=================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                        Required            
Instance          Reference                    Type        Pin     Net            Time         Slack  
                  Clock                                                                               
------------------------------------------------------------------------------------------------------
cto3.Qaux[13]     osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[13]     480.664      475.741
cto3.Qaux[14]     osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[14]     480.664      475.741
cto3.Qaux[11]     osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[11]     480.664      475.884
cto3.Qaux[12]     osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[12]     480.664      475.884
cto3.Qaux[9]      osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[9]      480.664      476.027
cto3.Qaux[10]     osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[10]     480.664      476.027
cto3.Qaux[7]      osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[7]      480.664      476.170
cto3.Qaux[8]      osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[8]      480.664      476.170
cto3.Qaux[5]      osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[5]      480.664      476.313
cto3.Qaux[6]      osc00|osc_inferred_clock     FD1S3AX     D       Qaux_s[6]      480.664      476.313
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      4.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 475.741

    Number of logic level(s):                8
    Starting point:                          cto3.Qaux[0] / Q
    Ending point:                            cto3.Qaux[14] / D
    The start point is clocked by            osc00|osc_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_inferred_clock [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
cto3.Qaux[0]            FD1S3AX     Q        Out     0.972     0.972       -         
Qaux[0]                 Net         -        -       -         -           1         
cto3.Qaux_cry_0[0]      CCU2D       A1       In      0.000     0.972       -         
cto3.Qaux_cry_0[0]      CCU2D       COUT     Out     1.544     2.516       -         
Qaux_cry[0]             Net         -        -       -         -           1         
cto3.Qaux_cry_0[1]      CCU2D       CIN      In      0.000     2.516       -         
cto3.Qaux_cry_0[1]      CCU2D       COUT     Out     0.143     2.659       -         
Qaux_cry[2]             Net         -        -       -         -           1         
cto3.Qaux_cry_0[3]      CCU2D       CIN      In      0.000     2.659       -         
cto3.Qaux_cry_0[3]      CCU2D       COUT     Out     0.143     2.802       -         
Qaux_cry[4]             Net         -        -       -         -           1         
cto3.Qaux_cry_0[5]      CCU2D       CIN      In      0.000     2.802       -         
cto3.Qaux_cry_0[5]      CCU2D       COUT     Out     0.143     2.945       -         
Qaux_cry[6]             Net         -        -       -         -           1         
cto3.Qaux_cry_0[7]      CCU2D       CIN      In      0.000     2.945       -         
cto3.Qaux_cry_0[7]      CCU2D       COUT     Out     0.143     3.087       -         
Qaux_cry[8]             Net         -        -       -         -           1         
cto3.Qaux_cry_0[9]      CCU2D       CIN      In      0.000     3.087       -         
cto3.Qaux_cry_0[9]      CCU2D       COUT     Out     0.143     3.230       -         
Qaux_cry[10]            Net         -        -       -         -           1         
cto3.Qaux_cry_0[11]     CCU2D       CIN      In      0.000     3.230       -         
cto3.Qaux_cry_0[11]     CCU2D       COUT     Out     0.143     3.373       -         
Qaux_cry[12]            Net         -        -       -         -           1         
cto3.Qaux_cry_0[13]     CCU2D       CIN      In      0.000     3.373       -         
cto3.Qaux_cry_0[13]     CCU2D       S1       Out     1.549     4.922       -         
Qaux_s[14]              Net         -        -       -         -           1         
cto3.Qaux[14]           FD1S3AX     D        In      0.000     4.922       -         
=====================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 146MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 21 of 6864 (0%)
Latch bits:      9
PIC Latch:       0
I/O cells:       27


Details:
CCU2D:          8
FD1S1D:         9
FD1S3AX:        15
FD1S3DX:        6
GSR:            1
IB:             11
INV:            3
OB:             8
OBZ:            8
ORCALUT4:       14
OSCH:           1
PUR:            1
SPR16X4C:       2
VHI:            5
VLO:            7
false:          1
true:           3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 31MB peak: 146MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Mon Dec  7 11:01:01 2020

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM/impl1" -path "D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM"   "D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM/impl1/Memoria_RAM_impl1.edi" "Memoria_RAM_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to Memoria_RAM_impl1.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 10 MB


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data"  -p "D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM/impl1" -p "D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM"  "Memoria_RAM_impl1.ngo" "Memoria_RAM_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Memoria_RAM_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="cto1/OSCInst0_SEDSTDBY" arg2="cto1/OSCInst0_SEDSTDBY"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="1"  />

Design Results:
     98 blocks expanded
Complete the first expansion.
Writing 'Memoria_RAM_impl1.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 17 MB


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Industrial   "Memoria_RAM_impl1.ngd" -o "Memoria_RAM_impl1_map.ncd" -pr "Memoria_RAM_impl1.prf" -mp "Memoria_RAM_impl1.mrp" -lpf "D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM/impl1/Memoria_RAM_impl1_synplify.lpf" -lpf "D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM/Memoria_RAM.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Memoria_RAM_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

1 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="csr_c"  />



Design Summary:
   Number of registers:     30 out of  7209 (0%)
      PFU registers:           30 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        23 out of  3432 (1%)
      SLICEs as Logic/ROM:     17 out of  3432 (0%)
      SLICEs as RAM:            6 out of  2574 (0%)
      SLICEs as Carry:          8 out of  3432 (0%)
   Number of LUT4s:         45 out of  6864 (1%)
      Number used as logic LUTs:         17
      Number used as distributed RAM:    12
      Number used as ripple logic:       16
      Number used as shift registers:     0
   Number of PIO sites used: 27 + 4(JTAG) out of 115 (27%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  5
     Net cto5/clk_w_1: 4 loads, 4 rising, 0 falling (Driver: cto5/clk_w_1 )
     Net cto5/clk_r: 5 loads, 5 rising, 0 falling (Driver: cto5/clk_r )
     Net imx_aux[1]: 8 loads, 8 rising, 0 falling (Driver: cto1/OSCInst0 )
     Net mux_aux: 2 loads, 2 rising, 0 falling (Driver: cto7/ex_mux )
     Net q14_aux: 2 loads, 2 rising, 0 falling (Driver: cto3/Qaux[14] )
   Number of Clock Enables:  0
   Number of local set/reset loads for net csr_c merged into GSR:  9
   Number of LSRs:  1
     Net clr_c: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net q9_aux[0]: 21 loads
     Net q9_aux[1]: 20 loads
     Net q9_aux[2]: 19 loads
     Net cto5/O_tri_enable: 8 loads
     Net clr_c: 4 loads
     Net csr_c: 4 loads
     Net wr_c: 3 loads
     Net cto5/dato_ram/AD0_INT: 2 loads
     Net cto5/dato_ram/AD1_INT: 2 loads
     Net cto5/dato_ram/AD2_INT: 2 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 58 MB

Dumping design to file Memoria_RAM_impl1_map.ncd.

mpartrce -p "Memoria_RAM_impl1.p2t" -f "Memoria_RAM_impl1.p3t" -tf "Memoria_RAM_impl1.pt" "Memoria_RAM_impl1_map.ncd" "Memoria_RAM_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Memoria_RAM_impl1_map.ncd"
Mon Dec 07 11:01:07 2020

PAR: Place And Route Diamond (64-bit) 3.11.3.469.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Memoria_RAM_impl1_map.ncd Memoria_RAM_impl1.dir/5_1.ncd Memoria_RAM_impl1.prf
Preference file: Memoria_RAM_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Memoria_RAM_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   27+4(JTAG)/336     9% used
                  27+4(JTAG)/115     27% bonded

   SLICE             23/3432         <1% used

   GSR                1/1           100% used
   OSC                1/1           100% used


Number of Signals: 105
Number of Connections: 205

Pin Constraint Summary:
   27 out of 27 pins locked (100% locked).

No signal is selected as primary clock.


The following 2 signals are selected to use the secondary clock routing resources:
    imx_aux[1] (driver: cto1/OSCInst0, clk load #: 8, sr load #: 0, ce load #: 0)
    cto5/clk_r (driver: cto5/SLICE_23, clk load #: 5, sr load #: 0, ce load #: 0)

Signal csr_c is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
..................
Placer score = 18987.
Finished Placer Phase 1.  REAL time: 5 secs 

Starting Placer Phase 2.
.
Placer score =  18924
Finished Placer Phase 2.  REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  SECONDARY "imx_aux[1]" from OSC on comp "cto1/OSCInst0" on site "OSC", clk load = 8, ce load = 0, sr load = 0
  SECONDARY "cto5/clk_r" from F0 on comp "cto5/SLICE_23" on site "R14C20B", clk load = 5, ce load = 0, sr load = 0

  PRIMARY  : 0 out of 8 (0%)
  SECONDARY: 2 out of 8 (25%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   27 + 4(JTAG) out of 336 (9.2%) PIO sites used.
   27 + 4(JTAG) out of 115 (27.0%) bonded PIO sites used.
   Number of PIO comps: 27; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 24 / 28 ( 85%) | 2.5V       | -         |
| 1        | 0 / 29 (  0%)  | -          | -         |
| 2        | 0 / 29 (  0%)  | -          | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 3 / 10 ( 30%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 5 secs 

Dumping design to file Memoria_RAM_impl1.dir/5_1.ncd.

0 connections routed; 205 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=cto5/clk_w_1 loads=4 clock_loads=4&#xA;   Signal=mux_aux loads=2 clock_loads=2&#xA;   Signal=q14_aux loads=3 clock_loads=2"  />

Completed router resource preassignment. Real time: 8 secs 

Start NBR router at 11:01:15 12/07/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 11:01:15 12/07/20

Start NBR section for initial routing at 11:01:16 12/07/20
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 476.977ns/0.000ns; real time: 9 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 11:01:16 12/07/20
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 476.977ns/0.000ns; real time: 9 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 476.977ns/0.000ns; real time: 9 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 476.977ns/0.000ns; real time: 9 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 476.977ns/0.000ns; real time: 9 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 476.977ns/0.000ns; real time: 9 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 476.977ns/0.000ns; real time: 9 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 11:01:16 12/07/20

Start NBR section for re-routing at 11:01:16 12/07/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 476.977ns/0.000ns; real time: 9 secs 

Start NBR section for post-routing at 11:01:16 12/07/20

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 476.977ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=cto5/clk_w_1 loads=4 clock_loads=4&#xA;   Signal=mux_aux loads=2 clock_loads=2&#xA;   Signal=q14_aux loads=3 clock_loads=2"  />

Total CPU time 9 secs 
Total REAL time: 10 secs 
Completely routed.
End of route.  205 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Memoria_RAM_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 476.977
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.370
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 9 secs 
Total REAL time to completion: 10 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "Memoria_RAM_impl1.pt" -o "Memoria_RAM_impl1.twr" "Memoria_RAM_impl1.ncd" "Memoria_RAM_impl1.prf"
trce:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file memoria_ram_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469
Mon Dec 07 11:01:18 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Memoria_RAM_impl1.twr -gui -msgset D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM/promote.xml Memoria_RAM_impl1.ncd Memoria_RAM_impl1.prf 
Design file:     memoria_ram_impl1.ncd
Preference file: memoria_ram_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 126 paths, 2 nets, and 80 connections (39.02% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469
Mon Dec 07 11:01:18 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Memoria_RAM_impl1.twr -gui -msgset D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM/promote.xml Memoria_RAM_impl1.ncd Memoria_RAM_impl1.prf 
Design file:     memoria_ram_impl1.ncd
Preference file: memoria_ram_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 126 paths, 2 nets, and 80 connections (39.02% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 66 MB


tmcheck -par "Memoria_RAM_impl1.par" 

bitgen -f "Memoria_RAM_impl1.t2b" -w "Memoria_RAM_impl1.ncd"  -jedec "Memoria_RAM_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.3.469
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Memoria_RAM_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Memoria_RAM_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "Memoria_RAM_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 5 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 289 MB
