--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 566 paths analyzed, 195 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.847ns.
--------------------------------------------------------------------------------
Slack:                  16.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          tester/M_accum_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.779ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.709 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to tester/M_accum_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X10Y37.B2      net (fanout=3)        1.277   M_stage_q_3_1
    SLICE_X10Y37.B       Tilo                  0.235   M_tester_testcase[2]
                                                       tester/M_accum_q_val1
    SLICE_X10Y37.A5      net (fanout=2)        0.203   tester/M_accum_q_val
    SLICE_X10Y37.A       Tilo                  0.235   M_tester_testcase[2]
                                                       tester/M_accum_q_2_rstpot
    SLICE_X11Y37.DX      net (fanout=1)        1.285   tester/M_accum_q_2_rstpot
    SLICE_X11Y37.CLK     Tdick                 0.114   tester/M_accum_q_2_1
                                                       tester/M_accum_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.779ns (1.014ns logic, 2.765ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  16.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_counter_q_23 (FF)
  Destination:          tester/M_accum_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.609ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.709 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_counter_q_23 to tester/M_accum_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.DQ      Tcko                  0.430   M_slowclk_out
                                                       slowclk/M_counter_q_23
    SLICE_X10Y37.A4      net (fanout=6)        1.545   M_slowclk_out
    SLICE_X10Y37.A       Tilo                  0.235   M_tester_testcase[2]
                                                       tester/M_accum_q_2_rstpot
    SLICE_X11Y37.DX      net (fanout=1)        1.285   tester/M_accum_q_2_rstpot
    SLICE_X11Y37.CLK     Tdick                 0.114   tester/M_accum_q_2_1
                                                       tester/M_accum_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (0.779ns logic, 2.830ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  16.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          tester/M_accum_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.427ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.709 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to tester/M_accum_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X10Y37.B2      net (fanout=3)        1.277   M_stage_q_3_1
    SLICE_X10Y37.B       Tilo                  0.235   M_tester_testcase[2]
                                                       tester/M_accum_q_val1
    SLICE_X11Y37.A1      net (fanout=2)        0.546   tester/M_accum_q_val
    SLICE_X11Y37.A       Tilo                  0.259   tester/M_accum_q_2_1
                                                       tester/M_accum_q_3_rstpot
    SLICE_X10Y37.BX      net (fanout=1)        0.566   tester/M_accum_q_3_rstpot
    SLICE_X10Y37.CLK     Tdick                 0.114   M_tester_testcase[2]
                                                       tester/M_accum_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.038ns logic, 2.389ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_c_q_0 (FF)
  Destination:          tester/M_accum_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.621 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_c_q_0 to tester/M_accum_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.AQ      Tcko                  0.476   M_c_q[3]
                                                       M_c_q_0
    SLICE_X10Y37.A1      net (fanout=6)        1.299   M_c_q[0]
    SLICE_X10Y37.A       Tilo                  0.235   M_tester_testcase[2]
                                                       tester/M_accum_q_2_rstpot
    SLICE_X11Y37.DX      net (fanout=1)        1.285   tester/M_accum_q_2_rstpot
    SLICE_X11Y37.CLK     Tdick                 0.114   tester/M_accum_q_2_1
                                                       tester/M_accum_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.409ns (0.825ns logic, 2.584ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  16.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_c_q_1 (FF)
  Destination:          tester/M_accum_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.621 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_c_q_1 to tester/M_accum_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.BQ      Tcko                  0.476   M_c_q[3]
                                                       M_c_q_1
    SLICE_X10Y37.A2      net (fanout=5)        1.179   M_c_q[1]
    SLICE_X10Y37.A       Tilo                  0.235   M_tester_testcase[2]
                                                       tester/M_accum_q_2_rstpot
    SLICE_X11Y37.DX      net (fanout=1)        1.285   tester/M_accum_q_2_rstpot
    SLICE_X11Y37.CLK     Tdick                 0.114   tester/M_accum_q_2_1
                                                       tester/M_accum_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (0.825ns logic, 2.464ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  16.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_accum_q_4 (FF)
  Destination:          tester/M_accum_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.152ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.316 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_accum_q_4 to tester/M_accum_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.DQ      Tcko                  0.476   M_tester_testcase[2]
                                                       tester/M_accum_q_4
    SLICE_X10Y37.CX      net (fanout=18)       1.686   M_tester_testcase[2]
    SLICE_X10Y37.CMUX    Tcxc                  0.192   M_tester_testcase[2]
                                                       tester/M_accum_q_4_rstpot
    SLICE_X9Y37.AX       net (fanout=2)        0.684   tester/M_accum_q_4_rstpot
    SLICE_X9Y37.CLK      Tdick                 0.114   tester/M_accum_q_4_1
                                                       tester/M_accum_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      3.152ns (0.782ns logic, 2.370ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  16.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_accum_q_4 (FF)
  Destination:          tester/M_accum_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_accum_q_4 to tester/M_accum_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.DQ      Tcko                  0.476   M_tester_testcase[2]
                                                       tester/M_accum_q_4
    SLICE_X10Y37.CX      net (fanout=18)       1.686   M_tester_testcase[2]
    SLICE_X10Y37.CMUX    Tcxc                  0.192   M_tester_testcase[2]
                                                       tester/M_accum_q_4_rstpot
    SLICE_X10Y37.DX      net (fanout=2)        0.664   tester/M_accum_q_4_rstpot
    SLICE_X10Y37.CLK     Tdick                 0.114   M_tester_testcase[2]
                                                       tester/M_accum_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.132ns (0.782ns logic, 2.350ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  16.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_accum_q_2_1 (FF)
  Destination:          tester/M_accum_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.049ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_accum_q_2_1 to tester/M_accum_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.DQ      Tcko                  0.430   tester/M_accum_q_2_1
                                                       tester/M_accum_q_2_1
    SLICE_X10Y37.B1      net (fanout=1)        0.547   tester/M_accum_q_2_1
    SLICE_X10Y37.B       Tilo                  0.235   M_tester_testcase[2]
                                                       tester/M_accum_q_val1
    SLICE_X10Y37.A5      net (fanout=2)        0.203   tester/M_accum_q_val
    SLICE_X10Y37.A       Tilo                  0.235   M_tester_testcase[2]
                                                       tester/M_accum_q_2_rstpot
    SLICE_X11Y37.DX      net (fanout=1)        1.285   tester/M_accum_q_2_rstpot
    SLICE_X11Y37.CLK     Tdick                 0.114   tester/M_accum_q_2_1
                                                       tester/M_accum_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      3.049ns (1.014ns logic, 2.035ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_c_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 0)
  Clock Path Skew:      -0.066ns (0.676 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_c_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y40.SR      net (fanout=11)       2.018   M_reset_cond_out
    SLICE_X14Y40.CLK     Tsrck                 0.429   M_c_q[11]
                                                       M_c_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.964ns logic, 2.018ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_c_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.971ns (Levels of Logic = 0)
  Clock Path Skew:      -0.066ns (0.676 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_c_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y40.SR      net (fanout=11)       2.018   M_reset_cond_out
    SLICE_X14Y40.CLK     Tsrck                 0.418   M_c_q[11]
                                                       M_c_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.953ns logic, 2.018ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  16.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_counter_q_23 (FF)
  Destination:          tester/M_accum_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.031ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.709 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_counter_q_23 to tester/M_accum_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.DQ      Tcko                  0.430   M_slowclk_out
                                                       slowclk/M_counter_q_23
    SLICE_X10Y37.D6      net (fanout=6)        1.401   M_slowclk_out
    SLICE_X10Y37.CMUX    Topdc                 0.402   M_tester_testcase[2]
                                                       tester/M_accum_q_4_rstpot_F
                                                       tester/M_accum_q_4_rstpot
    SLICE_X9Y37.AX       net (fanout=2)        0.684   tester/M_accum_q_4_rstpot
    SLICE_X9Y37.CLK      Tdick                 0.114   tester/M_accum_q_4_1
                                                       tester/M_accum_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.946ns logic, 2.085ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  16.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_c_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.948ns (Levels of Logic = 0)
  Clock Path Skew:      -0.066ns (0.676 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_c_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y40.SR      net (fanout=11)       2.018   M_reset_cond_out
    SLICE_X14Y40.CLK     Tsrck                 0.395   M_c_q[11]
                                                       M_c_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.930ns logic, 2.018ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  16.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_counter_q_23 (FF)
  Destination:          tester/M_accum_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.011ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.709 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_counter_q_23 to tester/M_accum_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.DQ      Tcko                  0.430   M_slowclk_out
                                                       slowclk/M_counter_q_23
    SLICE_X10Y37.D6      net (fanout=6)        1.401   M_slowclk_out
    SLICE_X10Y37.CMUX    Topdc                 0.402   M_tester_testcase[2]
                                                       tester/M_accum_q_4_rstpot_F
                                                       tester/M_accum_q_4_rstpot
    SLICE_X10Y37.DX      net (fanout=2)        0.664   tester/M_accum_q_4_rstpot
    SLICE_X10Y37.CLK     Tdick                 0.114   M_tester_testcase[2]
                                                       tester/M_accum_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (0.946ns logic, 2.065ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  16.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_c_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.934ns (Levels of Logic = 0)
  Clock Path Skew:      -0.066ns (0.676 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_c_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y40.SR      net (fanout=11)       2.018   M_reset_cond_out
    SLICE_X14Y40.CLK     Tsrck                 0.381   M_c_q[11]
                                                       M_c_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (0.916ns logic, 2.018ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  16.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_counter_q_23 (FF)
  Destination:          tester/M_accum_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.986ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.709 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_counter_q_23 to tester/M_accum_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.DQ      Tcko                  0.430   M_slowclk_out
                                                       slowclk/M_counter_q_23
    SLICE_X11Y37.A3      net (fanout=6)        1.617   M_slowclk_out
    SLICE_X11Y37.A       Tilo                  0.259   tester/M_accum_q_2_1
                                                       tester/M_accum_q_3_rstpot
    SLICE_X10Y37.BX      net (fanout=1)        0.566   tester/M_accum_q_3_rstpot
    SLICE_X10Y37.CLK     Tdick                 0.114   M_tester_testcase[2]
                                                       tester/M_accum_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.986ns (0.803ns logic, 2.183ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  16.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_c_q_1 (FF)
  Destination:          tester/M_accum_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.975ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.621 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_c_q_1 to tester/M_accum_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.BQ      Tcko                  0.476   M_c_q[3]
                                                       M_c_q_1
    SLICE_X10Y37.D2      net (fanout=5)        1.299   M_c_q[1]
    SLICE_X10Y37.CMUX    Topdc                 0.402   M_tester_testcase[2]
                                                       tester/M_accum_q_4_rstpot_F
                                                       tester/M_accum_q_4_rstpot
    SLICE_X9Y37.AX       net (fanout=2)        0.684   tester/M_accum_q_4_rstpot
    SLICE_X9Y37.CLK      Tdick                 0.114   tester/M_accum_q_4_1
                                                       tester/M_accum_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.992ns logic, 1.983ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  17.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_accum_q_4_1 (FF)
  Destination:          tester/M_accum_q_2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.943ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.316 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_accum_q_4_1 to tester/M_accum_q_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.AQ       Tcko                  0.430   tester/M_accum_q_4_1
                                                       tester/M_accum_q_4_1
    SLICE_X10Y37.B5      net (fanout=1)        0.441   tester/M_accum_q_4_1
    SLICE_X10Y37.B       Tilo                  0.235   M_tester_testcase[2]
                                                       tester/M_accum_q_val1
    SLICE_X10Y37.A5      net (fanout=2)        0.203   tester/M_accum_q_val
    SLICE_X10Y37.A       Tilo                  0.235   M_tester_testcase[2]
                                                       tester/M_accum_q_2_rstpot
    SLICE_X11Y37.DX      net (fanout=1)        1.285   tester/M_accum_q_2_rstpot
    SLICE_X11Y37.CLK     Tdick                 0.114   tester/M_accum_q_2_1
                                                       tester/M_accum_q_2_1
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (1.014ns logic, 1.929ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  17.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_c_q_1 (FF)
  Destination:          tester/M_accum_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.621 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_c_q_1 to tester/M_accum_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.BQ      Tcko                  0.476   M_c_q[3]
                                                       M_c_q_1
    SLICE_X10Y37.D2      net (fanout=5)        1.299   M_c_q[1]
    SLICE_X10Y37.CMUX    Topdc                 0.402   M_tester_testcase[2]
                                                       tester/M_accum_q_4_rstpot_F
                                                       tester/M_accum_q_4_rstpot
    SLICE_X10Y37.DX      net (fanout=2)        0.664   tester/M_accum_q_4_rstpot
    SLICE_X10Y37.CLK     Tdick                 0.114   M_tester_testcase[2]
                                                       tester/M_accum_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.992ns logic, 1.963ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  17.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_counter_q_0 (FF)
  Destination:          slowclk/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.928ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.288 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_counter_q_0 to slowclk/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slowclk/M_counter_q[3]
                                                       slowclk/M_counter_q_0
    SLICE_X12Y21.A5      net (fanout=1)        0.456   slowclk/M_counter_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slowclk/M_counter_q[3]
                                                       slowclk/Madd_M_counter_d_lut<0>_INV_0
                                                       slowclk/Madd_M_counter_d_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   slowclk/Madd_M_counter_d_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slowclk/M_counter_q[7]
                                                       slowclk/Madd_M_counter_d_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   slowclk/Madd_M_counter_d_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slowclk/M_counter_q[11]
                                                       slowclk/Madd_M_counter_d_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk/Madd_M_counter_d_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk/M_counter_q[15]
                                                       slowclk/Madd_M_counter_d_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk/Madd_M_counter_d_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk/M_counter_q[19]
                                                       slowclk/Madd_M_counter_d_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk/Madd_M_counter_d_cy[19]
    SLICE_X12Y26.DMUX    Tcind                 0.320   slowclk/M_counter_q[22]
                                                       slowclk/Madd_M_counter_d_xor<23>
    SLICE_X13Y26.D4      net (fanout=1)        0.314   slowclk/M_counter_d[23]
    SLICE_X13Y26.CLK     Tas                   0.373   M_slowclk_out
                                                       slowclk/Mmux_M_counter_d<23>11
                                                       slowclk/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (2.064ns logic, 0.864ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack:                  17.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          tester/M_accum_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.709 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to tester/M_accum_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X10Y37.C1      net (fanout=3)        1.272   M_stage_q_3_1
    SLICE_X10Y37.CMUX    Tilo                  0.403   M_tester_testcase[2]
                                                       tester/M_accum_q_4_rstpot_G
                                                       tester/M_accum_q_4_rstpot
    SLICE_X9Y37.AX       net (fanout=2)        0.684   tester/M_accum_q_4_rstpot
    SLICE_X9Y37.CLK      Tdick                 0.114   tester/M_accum_q_4_1
                                                       tester/M_accum_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.947ns logic, 1.956ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  17.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          tester/M_accum_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.883ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.709 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to tester/M_accum_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X10Y37.C1      net (fanout=3)        1.272   M_stage_q_3_1
    SLICE_X10Y37.CMUX    Tilo                  0.403   M_tester_testcase[2]
                                                       tester/M_accum_q_4_rstpot_G
                                                       tester/M_accum_q_4_rstpot
    SLICE_X10Y37.DX      net (fanout=2)        0.664   tester/M_accum_q_4_rstpot
    SLICE_X10Y37.CLK     Tdick                 0.114   M_tester_testcase[2]
                                                       tester/M_accum_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.947ns logic, 1.936ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  17.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_accum_q_2 (FF)
  Destination:          tester/M_accum_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.316 - 0.333)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_accum_q_2 to tester/M_accum_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.476   M_tester_testcase[2]
                                                       tester/M_accum_q_2
    SLICE_X10Y37.D1      net (fanout=21)       1.213   M_tester_testcase[0]
    SLICE_X10Y37.CMUX    Topdc                 0.402   M_tester_testcase[2]
                                                       tester/M_accum_q_4_rstpot_F
                                                       tester/M_accum_q_4_rstpot
    SLICE_X9Y37.AX       net (fanout=2)        0.684   tester/M_accum_q_4_rstpot
    SLICE_X9Y37.CLK      Tdick                 0.114   tester/M_accum_q_4_1
                                                       tester/M_accum_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (0.992ns logic, 1.897ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  17.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          tester/M_accum_q_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.861ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.709 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to tester/M_accum_q_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y28.AQ      Tcko                  0.430   M_stage_q_3_1
                                                       reset_cond/M_stage_q_3_1
    SLICE_X10Y37.B2      net (fanout=3)        1.277   M_stage_q_3_1
    SLICE_X10Y37.B       Tilo                  0.235   M_tester_testcase[2]
                                                       tester/M_accum_q_val1
    SLICE_X11Y37.A1      net (fanout=2)        0.546   tester/M_accum_q_val
    SLICE_X11Y37.CLK     Tas                   0.373   tester/M_accum_q_2_1
                                                       tester/M_accum_q_3_rstpot
                                                       tester/M_accum_q_3_1
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (1.038ns logic, 1.823ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  17.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_accum_q_2 (FF)
  Destination:          tester/M_accum_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_accum_q_2 to tester/M_accum_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y37.AQ      Tcko                  0.476   M_tester_testcase[2]
                                                       tester/M_accum_q_2
    SLICE_X10Y37.D1      net (fanout=21)       1.213   M_tester_testcase[0]
    SLICE_X10Y37.CMUX    Topdc                 0.402   M_tester_testcase[2]
                                                       tester/M_accum_q_4_rstpot_F
                                                       tester/M_accum_q_4_rstpot
    SLICE_X10Y37.DX      net (fanout=2)        0.664   tester/M_accum_q_4_rstpot
    SLICE_X10Y37.CLK     Tdick                 0.114   M_tester_testcase[2]
                                                       tester/M_accum_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (0.992ns logic, 1.877ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  17.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_counter_q_4 (FF)
  Destination:          slowclk/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.832ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_counter_q_4 to slowclk/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.525   slowclk/M_counter_q[7]
                                                       slowclk/M_counter_q_4
    SLICE_X12Y22.A5      net (fanout=1)        0.456   slowclk/M_counter_q[4]
    SLICE_X12Y22.COUT    Topcya                0.474   slowclk/M_counter_q[7]
                                                       slowclk/M_counter_q[4]_rt
                                                       slowclk/Madd_M_counter_d_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   slowclk/Madd_M_counter_d_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slowclk/M_counter_q[11]
                                                       slowclk/Madd_M_counter_d_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk/Madd_M_counter_d_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk/M_counter_q[15]
                                                       slowclk/Madd_M_counter_d_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk/Madd_M_counter_d_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk/M_counter_q[19]
                                                       slowclk/Madd_M_counter_d_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk/Madd_M_counter_d_cy[19]
    SLICE_X12Y26.DMUX    Tcind                 0.320   slowclk/M_counter_q[22]
                                                       slowclk/Madd_M_counter_d_xor<23>
    SLICE_X13Y26.D4      net (fanout=1)        0.314   slowclk/M_counter_d[23]
    SLICE_X13Y26.CLK     Tas                   0.373   M_slowclk_out
                                                       slowclk/Mmux_M_counter_d<23>11
                                                       slowclk/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.832ns (1.971ns logic, 0.861ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack:                  17.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_c_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.761ns (Levels of Logic = 0)
  Clock Path Skew:      -0.066ns (0.676 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_c_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y39.SR      net (fanout=11)       1.797   M_reset_cond_out
    SLICE_X14Y39.CLK     Tsrck                 0.429   M_c_q[7]
                                                       M_c_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.964ns logic, 1.797ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  17.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_c_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.750ns (Levels of Logic = 0)
  Clock Path Skew:      -0.066ns (0.676 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_c_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y39.SR      net (fanout=11)       1.797   M_reset_cond_out
    SLICE_X14Y39.CLK     Tsrck                 0.418   M_c_q[7]
                                                       M_c_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (0.953ns logic, 1.797ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  17.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_c_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 0)
  Clock Path Skew:      -0.066ns (0.676 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_c_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y39.SR      net (fanout=11)       1.797   M_reset_cond_out
    SLICE_X14Y39.CLK     Tsrck                 0.395   M_c_q[7]
                                                       M_c_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.930ns logic, 1.797ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  17.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_c_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.713ns (Levels of Logic = 0)
  Clock Path Skew:      -0.066ns (0.676 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_c_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AMUX    Tshcko                0.535   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y39.SR      net (fanout=11)       1.797   M_reset_cond_out
    SLICE_X14Y39.CLK     Tsrck                 0.381   M_c_q[7]
                                                       M_c_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (0.916ns logic, 1.797ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  17.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slowclk/M_counter_q_3 (FF)
  Destination:          slowclk/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.758ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.288 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slowclk/M_counter_q_3 to slowclk/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.DQ      Tcko                  0.525   slowclk/M_counter_q[3]
                                                       slowclk/M_counter_q_3
    SLICE_X12Y21.D5      net (fanout=1)        0.448   slowclk/M_counter_q[3]
    SLICE_X12Y21.COUT    Topcyd                0.312   slowclk/M_counter_q[3]
                                                       slowclk/M_counter_q[3]_rt
                                                       slowclk/Madd_M_counter_d_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   slowclk/Madd_M_counter_d_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slowclk/M_counter_q[7]
                                                       slowclk/Madd_M_counter_d_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   slowclk/Madd_M_counter_d_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slowclk/M_counter_q[11]
                                                       slowclk/Madd_M_counter_d_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   slowclk/Madd_M_counter_d_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slowclk/M_counter_q[15]
                                                       slowclk/Madd_M_counter_d_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   slowclk/Madd_M_counter_d_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slowclk/M_counter_q[19]
                                                       slowclk/Madd_M_counter_d_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   slowclk/Madd_M_counter_d_cy[19]
    SLICE_X12Y26.DMUX    Tcind                 0.320   slowclk/M_counter_q[22]
                                                       slowclk/Madd_M_counter_d_xor<23>
    SLICE_X13Y26.D4      net (fanout=1)        0.314   slowclk/M_counter_d[23]
    SLICE_X13Y26.CLK     Tas                   0.373   M_slowclk_out
                                                       slowclk/Mmux_M_counter_d<23>11
                                                       slowclk/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.758ns (1.902ns logic, 0.856ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[3]/CLK
  Logical resource: slowclk/M_counter_q_0/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[3]/CLK
  Logical resource: slowclk/M_counter_q_1/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[3]/CLK
  Logical resource: slowclk/M_counter_q_2/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[3]/CLK
  Logical resource: slowclk/M_counter_q_3/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[7]/CLK
  Logical resource: slowclk/M_counter_q_4/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[7]/CLK
  Logical resource: slowclk/M_counter_q_5/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[7]/CLK
  Logical resource: slowclk/M_counter_q_6/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[7]/CLK
  Logical resource: slowclk/M_counter_q_7/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[11]/CLK
  Logical resource: slowclk/M_counter_q_8/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[11]/CLK
  Logical resource: slowclk/M_counter_q_9/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[11]/CLK
  Logical resource: slowclk/M_counter_q_10/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[11]/CLK
  Logical resource: slowclk/M_counter_q_11/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[15]/CLK
  Logical resource: slowclk/M_counter_q_12/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[15]/CLK
  Logical resource: slowclk/M_counter_q_13/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[15]/CLK
  Logical resource: slowclk/M_counter_q_14/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[15]/CLK
  Logical resource: slowclk/M_counter_q_15/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[19]/CLK
  Logical resource: slowclk/M_counter_q_16/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[19]/CLK
  Logical resource: slowclk/M_counter_q_17/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[19]/CLK
  Logical resource: slowclk/M_counter_q_18/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[19]/CLK
  Logical resource: slowclk/M_counter_q_19/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[22]/CLK
  Logical resource: slowclk/M_counter_q_20/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[22]/CLK
  Logical resource: slowclk/M_counter_q_21/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slowclk/M_counter_q[22]/CLK
  Logical resource: slowclk/M_counter_q_22/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X10Y28.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_c_q[3]/CLK
  Logical resource: M_c_q_0/CK
  Location pin: SLICE_X14Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_c_q[3]/CLK
  Logical resource: M_c_q_1/CK
  Location pin: SLICE_X14Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_c_q[3]/CLK
  Logical resource: M_c_q_2/CK
  Location pin: SLICE_X14Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_c_q[3]/CLK
  Logical resource: M_c_q_3/CK
  Location pin: SLICE_X14Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_c_q[7]/CLK
  Logical resource: M_c_q_4/CK
  Location pin: SLICE_X14Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.847|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 566 paths, 0 nets, and 113 connections

Design statistics:
   Minimum period:   3.847ns{1}   (Maximum frequency: 259.943MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 21 00:20:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



