

================================================================
== Vitis HLS Report for 'conv_fprop'
================================================================
* Date:           Fri Mar  7 17:17:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_conv_fprop_Pipeline_1_fu_235                                |conv_fprop_Pipeline_1                                |        2|        ?|  6.600 ns|         ?|    1|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_242  |conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_conv_fprop_Pipeline_VITIS_LOOP_106_3_fu_257                 |conv_fprop_Pipeline_VITIS_LOOP_106_3                 |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1       |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_92_2      |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_52_1    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |   +++ VITIS_LOOP_54_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      514|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    81|     6960|     9089|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      321|    -|
|Register             |        -|     -|     4219|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    82|    11179|     9924|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     8|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     2|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |grp_conv_fprop_Pipeline_1_fu_235                                |conv_fprop_Pipeline_1                                |        0|   0|    13|    86|    0|
    |grp_conv_fprop_Pipeline_VITIS_LOOP_106_3_fu_257                 |conv_fprop_Pipeline_VITIS_LOOP_106_3                 |        0|  58|  4653|  5251|    0|
    |grp_conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_242  |conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4  |        0|  13|  1283|  2959|    0|
    |dadddsub_64ns_64ns_64_8_full_dsp_1_U34                          |dadddsub_64ns_64ns_64_8_full_dsp_1                   |        0|   3|   685|   635|    0|
    |mul_10s_10s_10_1_1_U37                                          |mul_10s_10s_10_1_1                                   |        0|   0|     0|    62|    0|
    |mul_31ns_31ns_62_2_1_U35                                        |mul_31ns_31ns_62_2_1                                 |        0|   4|   161|    47|    0|
    |mul_32s_32s_32_2_1_U36                                          |mul_32s_32s_32_2_1                                   |        0|   3|   165|    49|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                     |        0|  81|  6960|  9089|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_11s_11s_11ns_11_4_1_U38  |mac_muladd_11s_11s_11ns_11_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln52_fu_433_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln54_fu_461_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln64_fu_476_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln89_fu_312_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln92_fu_395_p2               |         +|   0|  0|  38|          31|           1|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_856                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_859                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op104_call_state4   |       and|   0|  0|   2|           1|           1|
    |empty_19_fu_346_p2               |      icmp|   0|  0|  39|          32|           1|
    |empty_20_fu_360_p2               |      icmp|   0|  0|  39|          32|           1|
    |empty_fu_291_p2                  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln52_fu_428_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln54_fu_456_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln89_fu_307_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln92_fu_390_p2              |      icmp|   0|  0|  39|          32|          32|
    |layer_map_common_we0             |        or|   0|  0|   2|           1|           1|
    |smax1_fu_366_p3                  |    select|   0|  0|  31|           1|          31|
    |smax_fu_352_p3                   |    select|   0|  0|  31|           1|          31|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 514|         365|         212|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  145|         29|    1|         29|
    |grp_fu_268_ce                    |   20|          4|    1|          4|
    |grp_fu_268_opcode                |   20|          4|    2|          8|
    |grp_fu_268_p0                    |   20|          4|   64|        256|
    |grp_fu_268_p1                    |   20|          4|   64|        256|
    |i_1_reg_213                      |    9|          2|   31|         62|
    |i_fu_100                         |    9|          2|   31|         62|
    |j_1_reg_224                      |    9|          2|   31|         62|
    |j_reg_202                        |    9|          2|   31|         62|
    |layer_map_common_address0        |   14|          3|   10|         30|
    |layer_map_common_address0_local  |   14|          3|   10|         30|
    |layer_map_common_ce0             |   14|          3|    1|          3|
    |layer_map_common_d0              |    9|          2|   64|        128|
    |layer_map_common_we0             |    9|          2|    1|          2|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  321|         66|  342|        994|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+------+----+------+-----------+
    |                                     Name                                    |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------------------------------------------+------+----+------+-----------+
    |add28_i_reg_725                                                              |    64|   0|    64|          0|
    |add_ln52_reg_679                                                             |    31|   0|    31|          0|
    |add_ln54_reg_697                                                             |    31|   0|    31|          0|
    |add_ln89_reg_568                                                             |    31|   0|    31|          0|
    |add_ln92_reg_627                                                             |    31|   0|    31|          0|
    |ap_CS_fsm                                                                    |    28|   0|    28|          0|
    |empty_18_reg_560                                                             |    11|   0|    11|          0|
    |empty_21_reg_689                                                             |    10|   0|    10|          0|
    |empty_22_reg_735                                                             |    64|   0|    64|          0|
    |empty_reg_551                                                                |     1|   0|     1|          0|
    |grp_conv_fprop_Pipeline_1_fu_235_ap_start_reg                                |     1|   0|     1|          0|
    |grp_conv_fprop_Pipeline_VITIS_LOOP_106_3_fu_257_ap_start_reg                 |     1|   0|     1|          0|
    |grp_conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_242_ap_start_reg  |     1|   0|     1|          0|
    |i_1_reg_213                                                                  |    31|   0|    31|          0|
    |i_fu_100                                                                     |    31|   0|    31|          0|
    |j_1_reg_224                                                                  |    31|   0|    31|          0|
    |j_reg_202                                                                    |    31|   0|    31|          0|
    |layer_kernel_load_reg_671                                                    |  3200|   0|  3200|          0|
    |layer_kernel_w_read_reg_588                                                  |    32|   0|    32|          0|
    |layer_map_b_load_reg_730                                                     |    64|   0|    64|          0|
    |layer_map_common_addr_reg_707                                                |    10|   0|    10|          0|
    |layer_map_common_load_reg_712                                                |    64|   0|    64|          0|
    |layer_map_count_read_reg_546                                                 |    32|   0|    32|          0|
    |layer_map_h_read_reg_528                                                     |    32|   0|    32|          0|
    |layer_map_w_read_reg_522                                                     |    32|   0|    32|          0|
    |mul_ln101_reg_619                                                            |    62|   0|    62|          0|
    |pconnection_load_reg_662                                                     |     1|   0|     1|          0|
    |prev_layer_map_count_read_reg_555                                            |    32|   0|    32|          0|
    |size_reg_539                                                                 |    32|   0|    32|          0|
    |smax1_reg_599                                                                |    31|   0|    31|          0|
    |smax_reg_594                                                                 |    31|   0|    31|          0|
    |tmp_1_reg_657                                                                |     7|   0|    17|         10|
    |tmp_reg_578                                                                  |     7|   0|    17|         10|
    |trunc_ln52_1_reg_614                                                         |    17|   0|    17|          0|
    |trunc_ln52_2_reg_684                                                         |    17|   0|    17|          0|
    |trunc_ln54_reg_702                                                           |    17|   0|    17|          0|
    |trunc_ln89_2_reg_583                                                         |    11|   0|    11|          0|
    |trunc_ln89_reg_534                                                           |    10|   0|    10|          0|
    |trunc_ln92_reg_632                                                           |     7|   0|     7|          0|
    |zext_ln89_reg_573                                                            |    31|   0|    64|         33|
    |zext_ln95_reg_647                                                            |    11|   0|    64|         53|
    +-----------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                        |  4219|   0|  4325|        106|
    +-----------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+------+------------+-------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|               conv_fprop|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|               conv_fprop|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|               conv_fprop|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|               conv_fprop|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|               conv_fprop|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|               conv_fprop|  return value|
|ap_ce                           |   in|     1|  ap_ctrl_hs|               conv_fprop|  return value|
|prev_layer_map_w                |   in|    32|     ap_none|         prev_layer_map_w|       pointer|
|prev_layer_map_h                |   in|    32|     ap_none|         prev_layer_map_h|       pointer|
|prev_layer_map_count            |   in|    32|     ap_none|     prev_layer_map_count|       pointer|
|prev_layer_map_data_address0    |  out|    17|   ap_memory|      prev_layer_map_data|         array|
|prev_layer_map_data_ce0         |  out|     1|   ap_memory|      prev_layer_map_data|         array|
|prev_layer_map_data_q0          |   in|    64|   ap_memory|      prev_layer_map_data|         array|
|prev_layer_map_error_address0   |  out|    17|   ap_memory|     prev_layer_map_error|         array|
|prev_layer_map_error_ce0        |  out|     1|   ap_memory|     prev_layer_map_error|         array|
|prev_layer_map_error_we0        |  out|     1|   ap_memory|     prev_layer_map_error|         array|
|prev_layer_map_error_d0         |  out|    64|   ap_memory|     prev_layer_map_error|         array|
|prev_layer_map_error_q0         |   in|    64|   ap_memory|     prev_layer_map_error|         array|
|prev_layer_map_error_address1   |  out|    17|   ap_memory|     prev_layer_map_error|         array|
|prev_layer_map_error_ce1        |  out|     1|   ap_memory|     prev_layer_map_error|         array|
|prev_layer_map_error_we1        |  out|     1|   ap_memory|     prev_layer_map_error|         array|
|prev_layer_map_error_d1         |  out|    64|   ap_memory|     prev_layer_map_error|         array|
|prev_layer_map_error_q1         |   in|    64|   ap_memory|     prev_layer_map_error|         array|
|prev_layer_map_b_address0       |  out|     7|   ap_memory|         prev_layer_map_b|         array|
|prev_layer_map_b_ce0            |  out|     1|   ap_memory|         prev_layer_map_b|         array|
|prev_layer_map_b_we0            |  out|     1|   ap_memory|         prev_layer_map_b|         array|
|prev_layer_map_b_d0             |  out|    64|   ap_memory|         prev_layer_map_b|         array|
|prev_layer_map_b_q0             |   in|    64|   ap_memory|         prev_layer_map_b|         array|
|prev_layer_map_b_address1       |  out|     7|   ap_memory|         prev_layer_map_b|         array|
|prev_layer_map_b_ce1            |  out|     1|   ap_memory|         prev_layer_map_b|         array|
|prev_layer_map_b_we1            |  out|     1|   ap_memory|         prev_layer_map_b|         array|
|prev_layer_map_b_d1             |  out|    64|   ap_memory|         prev_layer_map_b|         array|
|prev_layer_map_b_q1             |   in|    64|   ap_memory|         prev_layer_map_b|         array|
|prev_layer_map_db_address0      |  out|     7|   ap_memory|        prev_layer_map_db|         array|
|prev_layer_map_db_ce0           |  out|     1|   ap_memory|        prev_layer_map_db|         array|
|prev_layer_map_db_we0           |  out|     1|   ap_memory|        prev_layer_map_db|         array|
|prev_layer_map_db_d0            |  out|    64|   ap_memory|        prev_layer_map_db|         array|
|prev_layer_map_db_q0            |   in|    64|   ap_memory|        prev_layer_map_db|         array|
|prev_layer_map_db_address1      |  out|     7|   ap_memory|        prev_layer_map_db|         array|
|prev_layer_map_db_ce1           |  out|     1|   ap_memory|        prev_layer_map_db|         array|
|prev_layer_map_db_we1           |  out|     1|   ap_memory|        prev_layer_map_db|         array|
|prev_layer_map_db_d1            |  out|    64|   ap_memory|        prev_layer_map_db|         array|
|prev_layer_map_db_q1            |   in|    64|   ap_memory|        prev_layer_map_db|         array|
|prev_layer_kernel_w             |   in|    32|     ap_none|      prev_layer_kernel_w|       pointer|
|prev_layer_kernel_h             |   in|    32|     ap_none|      prev_layer_kernel_h|       pointer|
|prev_layer_kernel_count         |   in|    32|     ap_none|  prev_layer_kernel_count|       pointer|
|prev_layer_kernel_address0      |  out|    11|   ap_memory|        prev_layer_kernel|         array|
|prev_layer_kernel_ce0           |  out|     1|   ap_memory|        prev_layer_kernel|         array|
|prev_layer_kernel_we0           |  out|     1|   ap_memory|        prev_layer_kernel|         array|
|prev_layer_kernel_d0            |  out|  3200|   ap_memory|        prev_layer_kernel|         array|
|prev_layer_kernel_q0            |   in|  3200|   ap_memory|        prev_layer_kernel|         array|
|prev_layer_kernel_address1      |  out|    11|   ap_memory|        prev_layer_kernel|         array|
|prev_layer_kernel_ce1           |  out|     1|   ap_memory|        prev_layer_kernel|         array|
|prev_layer_kernel_we1           |  out|     1|   ap_memory|        prev_layer_kernel|         array|
|prev_layer_kernel_d1            |  out|  3200|   ap_memory|        prev_layer_kernel|         array|
|prev_layer_kernel_q1            |   in|  3200|   ap_memory|        prev_layer_kernel|         array|
|prev_layer_map_common_address0  |  out|    10|   ap_memory|    prev_layer_map_common|         array|
|prev_layer_map_common_ce0       |  out|     1|   ap_memory|    prev_layer_map_common|         array|
|prev_layer_map_common_we0       |  out|     1|   ap_memory|    prev_layer_map_common|         array|
|prev_layer_map_common_d0        |  out|    64|   ap_memory|    prev_layer_map_common|         array|
|prev_layer_map_common_q0        |   in|    64|   ap_memory|    prev_layer_map_common|         array|
|prev_layer_map_common_address1  |  out|    10|   ap_memory|    prev_layer_map_common|         array|
|prev_layer_map_common_ce1       |  out|     1|   ap_memory|    prev_layer_map_common|         array|
|prev_layer_map_common_we1       |  out|     1|   ap_memory|    prev_layer_map_common|         array|
|prev_layer_map_common_d1        |  out|    64|   ap_memory|    prev_layer_map_common|         array|
|prev_layer_map_common_q1        |   in|    64|   ap_memory|    prev_layer_map_common|         array|
|layer_map_w                     |   in|    32|     ap_none|              layer_map_w|       pointer|
|layer_map_h                     |   in|    32|     ap_none|              layer_map_h|       pointer|
|layer_map_count                 |   in|    32|     ap_none|          layer_map_count|       pointer|
|layer_map_data_address0         |  out|    17|   ap_memory|           layer_map_data|         array|
|layer_map_data_ce0              |  out|     1|   ap_memory|           layer_map_data|         array|
|layer_map_data_we0              |  out|     1|   ap_memory|           layer_map_data|         array|
|layer_map_data_d0               |  out|    64|   ap_memory|           layer_map_data|         array|
|layer_map_error_address0        |  out|    17|   ap_memory|          layer_map_error|         array|
|layer_map_error_ce0             |  out|     1|   ap_memory|          layer_map_error|         array|
|layer_map_error_we0             |  out|     1|   ap_memory|          layer_map_error|         array|
|layer_map_error_d0              |  out|    64|   ap_memory|          layer_map_error|         array|
|layer_map_error_q0              |   in|    64|   ap_memory|          layer_map_error|         array|
|layer_map_error_address1        |  out|    17|   ap_memory|          layer_map_error|         array|
|layer_map_error_ce1             |  out|     1|   ap_memory|          layer_map_error|         array|
|layer_map_error_we1             |  out|     1|   ap_memory|          layer_map_error|         array|
|layer_map_error_d1              |  out|    64|   ap_memory|          layer_map_error|         array|
|layer_map_error_q1              |   in|    64|   ap_memory|          layer_map_error|         array|
|layer_map_b_address0            |  out|     7|   ap_memory|              layer_map_b|         array|
|layer_map_b_ce0                 |  out|     1|   ap_memory|              layer_map_b|         array|
|layer_map_b_q0                  |   in|    64|   ap_memory|              layer_map_b|         array|
|layer_map_db_address0           |  out|     7|   ap_memory|             layer_map_db|         array|
|layer_map_db_ce0                |  out|     1|   ap_memory|             layer_map_db|         array|
|layer_map_db_we0                |  out|     1|   ap_memory|             layer_map_db|         array|
|layer_map_db_d0                 |  out|    64|   ap_memory|             layer_map_db|         array|
|layer_map_db_q0                 |   in|    64|   ap_memory|             layer_map_db|         array|
|layer_map_db_address1           |  out|     7|   ap_memory|             layer_map_db|         array|
|layer_map_db_ce1                |  out|     1|   ap_memory|             layer_map_db|         array|
|layer_map_db_we1                |  out|     1|   ap_memory|             layer_map_db|         array|
|layer_map_db_d1                 |  out|    64|   ap_memory|             layer_map_db|         array|
|layer_map_db_q1                 |   in|    64|   ap_memory|             layer_map_db|         array|
|layer_kernel_w                  |   in|    32|     ap_none|           layer_kernel_w|       pointer|
|layer_kernel_h                  |   in|    32|     ap_none|           layer_kernel_h|       pointer|
|layer_kernel_count              |   in|    32|     ap_none|       layer_kernel_count|       pointer|
|layer_kernel_address0           |  out|    11|   ap_memory|             layer_kernel|         array|
|layer_kernel_ce0                |  out|     1|   ap_memory|             layer_kernel|         array|
|layer_kernel_q0                 |   in|  3200|   ap_memory|             layer_kernel|         array|
|layer_map_common_address0       |  out|    10|   ap_memory|         layer_map_common|         array|
|layer_map_common_ce0            |  out|     1|   ap_memory|         layer_map_common|         array|
|layer_map_common_we0            |  out|     1|   ap_memory|         layer_map_common|         array|
|layer_map_common_d0             |  out|    64|   ap_memory|         layer_map_common|         array|
|layer_map_common_q0             |   in|    64|   ap_memory|         layer_map_common|         array|
|pconnection_address0            |  out|     7|   ap_memory|              pconnection|         array|
|pconnection_ce0                 |  out|     1|   ap_memory|              pconnection|         array|
|pconnection_q0                  |   in|     1|   ap_memory|              pconnection|         array|
+--------------------------------+-----+------+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 26 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 14 
13 --> 14 
14 --> 15 8 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 15 
26 --> 27 
27 --> 28 
28 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/hls.cpp:89]   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 30 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer_map_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer_map_w" [../source/hls.cpp:88]   --->   Operation 31 'read' 'layer_map_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer_map_h_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer_map_h" [../source/hls.cpp:88]   --->   Operation 32 'read' 'layer_map_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.29ns)   --->   "%size = mul i32 %layer_map_h_read, i32 %layer_map_w_read" [../source/hls.cpp:88]   --->   Operation 33 'mul' 'size' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %layer_map_w_read" [../source/hls.cpp:89]   --->   Operation 34 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln89 = store i31 0, i31 %i" [../source/hls.cpp:89]   --->   Operation 35 'store' 'store_ln89' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 36 [1/2] (2.29ns)   --->   "%size = mul i32 %layer_map_h_read, i32 %layer_map_w_read" [../source/hls.cpp:88]   --->   Operation 36 'mul' 'size' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln85 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../source/hls.cpp:85]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prev_layer_map_w"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prev_layer_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prev_layer_map_h"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prev_layer_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prev_layer_map_count"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prev_layer_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prev_layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prev_layer_map_data"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prev_layer_map_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prev_layer_map_error"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prev_layer_map_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prev_layer_map_b"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prev_layer_map_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prev_layer_map_db"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prev_layer_kernel_w"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prev_layer_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prev_layer_kernel_h"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prev_layer_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prev_layer_kernel_count"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prev_layer_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %prev_layer_kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3200 %prev_layer_kernel"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prev_layer_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prev_layer_map_common"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_map_w"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_map_h"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_map_count"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %layer_map_data"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_map_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %layer_map_error"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_map_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %layer_map_b"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_map_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %layer_map_db"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_kernel_w"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_kernel_h"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_kernel_count"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %layer_kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3200 %layer_kernel"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %layer_map_common"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pconnection, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pconnection"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%layer_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer_map_count"   --->   Operation 88 'read' 'layer_map_count_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.88ns)   --->   "%empty = icmp_eq  i32 %size, i32 0" [../source/hls.cpp:88]   --->   Operation 89 'icmp' 'empty' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%prev_layer_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %prev_layer_map_count"   --->   Operation 90 'read' 'prev_layer_map_count_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%empty_18 = trunc i32 %layer_map_count_read"   --->   Operation 91 'trunc' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.body" [../source/hls.cpp:89]   --->   Operation 92 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.14>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [../source/hls.cpp:89]   --->   Operation 93 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i31 %i_2" [../source/hls.cpp:89]   --->   Operation 94 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.88ns)   --->   "%icmp_ln89 = icmp_slt  i32 %zext_ln89_1, i32 %layer_map_count_read" [../source/hls.cpp:89]   --->   Operation 95 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.87ns)   --->   "%add_ln89 = add i31 %i_2, i31 1" [../source/hls.cpp:89]   --->   Operation 96 'add' 'add_ln89' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.end44.loopexit, void %for.body.split" [../source/hls.cpp:89]   --->   Operation 97 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i31 %i_2" [../source/hls.cpp:89]   --->   Operation 98 'trunc' 'trunc_ln89_1' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i31 %i_2" [../source/hls.cpp:89]   --->   Operation 99 'zext' 'zext_ln89' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln89_1, i10 0" [../source/hls.cpp:108]   --->   Operation 100 'bitconcatenate' 'tmp' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = trunc i31 %i_2" [../source/hls.cpp:89]   --->   Operation 101 'trunc' 'trunc_ln89_2' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../source/hls.cpp:89]   --->   Operation 102 'specloopname' 'specloopname_ln89' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %empty, void %memset.loop.preheader, void %VITIS_LOOP_92_2" [../source/hls.cpp:91]   --->   Operation 103 'br' 'br_ln91' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (1.26ns)   --->   "%call_ln88 = call void @conv_fprop_Pipeline_1, i64 %layer_map_common, i32 %size" [../source/hls.cpp:88]   --->   Operation 104 'call' 'call_ln88' <Predicate = (icmp_ln89 & !empty)> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [../source/hls.cpp:111]   --->   Operation 105 'ret' 'ret_ln111' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.38>
ST_5 : Operation 106 [1/2] (2.38ns)   --->   "%call_ln88 = call void @conv_fprop_Pipeline_1, i64 %layer_map_common, i32 %size" [../source/hls.cpp:88]   --->   Operation 106 'call' 'call_ln88' <Predicate = (!empty)> <Delay = 2.38> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_92_2"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!empty)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%layer_kernel_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer_kernel_w" [../source/hls.cpp:102]   --->   Operation 108 'read' 'layer_kernel_w_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %layer_kernel_w_read" [../source/hls.cpp:102]   --->   Operation 109 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%layer_kernel_h_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer_kernel_h" [../source/hls.cpp:102]   --->   Operation 110 'read' 'layer_kernel_h_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %layer_kernel_h_read" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 111 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.88ns)   --->   "%empty_19 = icmp_sgt  i32 %layer_kernel_h_read, i32 0" [../source/hls.cpp:102]   --->   Operation 112 'icmp' 'empty_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.25ns)   --->   "%smax = select i1 %empty_19, i31 %trunc_ln52, i31 0" [../source/hls.cpp:102]   --->   Operation 113 'select' 'smax' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.88ns)   --->   "%empty_20 = icmp_sgt  i32 %layer_kernel_w_read, i32 0" [../source/hls.cpp:102]   --->   Operation 114 'icmp' 'empty_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.25ns)   --->   "%smax1 = select i1 %empty_20, i31 %trunc_ln102, i31 0" [../source/hls.cpp:102]   --->   Operation 115 'select' 'smax1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i31 %smax" [../source/hls.cpp:101]   --->   Operation 116 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i31 %smax1" [../source/hls.cpp:101]   --->   Operation 117 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [2/2] (2.29ns)   --->   "%mul_ln101 = mul i62 %zext_ln101, i62 %zext_ln101_1" [../source/hls.cpp:101]   --->   Operation 118 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%prev_layer_map_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %prev_layer_map_w" [../source/hls.cpp:101]   --->   Operation 119 'read' 'prev_layer_map_w_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = trunc i32 %prev_layer_map_w_read" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 120 'trunc' 'trunc_ln52_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/2] (2.29ns)   --->   "%mul_ln101 = mul i62 %zext_ln101, i62 %zext_ln101_1" [../source/hls.cpp:101]   --->   Operation 121 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.38ns)   --->   "%br_ln92 = br void %for.body6" [../source/hls.cpp:92]   --->   Operation 122 'br' 'br_ln92' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 1.26>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%j = phi i31 0, void %VITIS_LOOP_92_2, i31 %add_ln92, void %for.inc" [../source/hls.cpp:92]   --->   Operation 123 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i31 %j" [../source/hls.cpp:92]   --->   Operation 124 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.88ns)   --->   "%icmp_ln92 = icmp_slt  i32 %zext_ln92, i32 %prev_layer_map_count_read" [../source/hls.cpp:92]   --->   Operation 125 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.87ns)   --->   "%add_ln92 = add i31 %j, i31 1" [../source/hls.cpp:92]   --->   Operation 126 'add' 'add_ln92' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %VITIS_LOOP_106_3.loopexit, void %for.body6.split" [../source/hls.cpp:92]   --->   Operation 127 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i31 %j" [../source/hls.cpp:92]   --->   Operation 128 'trunc' 'trunc_ln92' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i31 %j" [../source/hls.cpp:92]   --->   Operation 129 'trunc' 'trunc_ln92_1' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_8 : Operation 130 [3/3] (0.99ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln94 = mul i11 %trunc_ln92_1, i11 %empty_18" [../source/hls.cpp:94]   --->   Operation 130 'mul' 'mul_ln94' <Predicate = (icmp_ln92)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%layer_map_b_addr = getelementptr i64 %layer_map_b, i64 0, i64 %zext_ln89" [../source/hls.cpp:89]   --->   Operation 131 'getelementptr' 'layer_map_b_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_8 : Operation 132 [2/2] (1.20ns)   --->   "%layer_map_b_load = load i7 %layer_map_b_addr" [../source/hls.cpp:89]   --->   Operation 132 'load' 'layer_map_b_load' <Predicate = (!icmp_ln92)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_8 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln89 = store i31 %add_ln89, i31 %i" [../source/hls.cpp:89]   --->   Operation 133 'store' 'store_ln89' <Predicate = (!icmp_ln92)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 134 [2/3] (0.99ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln94 = mul i11 %trunc_ln92_1, i11 %empty_18" [../source/hls.cpp:94]   --->   Operation 134 'mul' 'mul_ln94' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.64>
ST_10 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln94 = mul i11 %trunc_ln92_1, i11 %empty_18" [../source/hls.cpp:94]   --->   Operation 135 'mul' 'mul_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 136 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln94 = add i11 %mul_ln94, i11 %trunc_ln89_2" [../source/hls.cpp:94]   --->   Operation 136 'add' 'add_ln94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.18>
ST_11 : Operation 137 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln94 = add i11 %mul_ln94, i11 %trunc_ln89_2" [../source/hls.cpp:94]   --->   Operation 137 'add' 'add_ln94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i11 %add_ln94" [../source/hls.cpp:95]   --->   Operation 138 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%pconnection_addr = getelementptr i1 %pconnection, i64 0, i64 %zext_ln95" [../source/hls.cpp:95]   --->   Operation 139 'getelementptr' 'pconnection_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [2/2] (0.53ns)   --->   "%pconnection_load = load i7 %pconnection_addr" [../source/hls.cpp:95]   --->   Operation 140 'load' 'pconnection_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 96> <RAM>

State 12 <SV = 11> <Delay = 1.64>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln92, i10 0" [../source/hls.cpp:61->../source/hls.cpp:100]   --->   Operation 141 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../source/hls.cpp:92]   --->   Operation 142 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/2] ( I:0.53ns O:0.53ns )   --->   "%pconnection_load = load i7 %pconnection_addr" [../source/hls.cpp:95]   --->   Operation 143 'load' 'pconnection_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 96> <RAM>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %pconnection_load, void %for.inc, void %if.end" [../source/hls.cpp:95]   --->   Operation 144 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%layer_kernel_addr = getelementptr i3200 %layer_kernel, i64 0, i64 %zext_ln95" [../source/hls.cpp:95]   --->   Operation 145 'getelementptr' 'layer_kernel_addr' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_12 : Operation 146 [2/2] (1.64ns)   --->   "%layer_kernel_load = load i11 %layer_kernel_addr" [../source/hls.cpp:95]   --->   Operation 146 'load' 'layer_kernel_load' <Predicate = (pconnection_load)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3200> <Depth = 1920> <RAM>

State 13 <SV = 12> <Delay = 1.64>
ST_13 : Operation 147 [1/2] ( I:1.64ns O:1.64ns )   --->   "%layer_kernel_load = load i11 %layer_kernel_addr" [../source/hls.cpp:95]   --->   Operation 147 'load' 'layer_kernel_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3200> <Depth = 1920> <RAM>
ST_13 : Operation 148 [1/1] (0.38ns)   --->   "%br_ln52 = br void %VITIS_LOOP_54_2.i" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 148 'br' 'br_ln52' <Predicate = true> <Delay = 0.38>

State 14 <SV = 13> <Delay = 1.70>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %if.end, i31 %add_ln52, void %for.inc32.i.loopexit" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 149 'phi' 'i_1' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i31 %i_1" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 150 'zext' 'zext_ln52' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.88ns)   --->   "%icmp_ln52 = icmp_slt  i32 %zext_ln52, i32 %layer_map_h_read" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 151 'icmp' 'icmp_ln52' <Predicate = (pconnection_load)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.87ns)   --->   "%add_ln52 = add i31 %i_1, i31 1" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 152 'add' 'add_ln52' <Predicate = (pconnection_load)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc.loopexit, void %VITIS_LOOP_54_2.i.split" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 153 'br' 'br_ln52' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln52_2 = trunc i31 %i_1" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 154 'trunc' 'trunc_ln52_2' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln52_3 = trunc i31 %i_1" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 155 'trunc' 'trunc_ln52_3' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 156 'specloopname' 'specloopname_ln52' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (1.70ns)   --->   "%empty_21 = mul i10 %trunc_ln52_3, i10 %trunc_ln89" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 157 'mul' 'empty_21' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.38ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_3.i" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 158 'br' 'br_ln54' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.38>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 159 'br' 'br_ln0' <Predicate = (pconnection_load & !icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.body6" [../source/hls.cpp:92]   --->   Operation 160 'br' 'br_ln92' <Predicate = (!icmp_ln52) | (!pconnection_load)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.92>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%j_1 = phi i31 0, void %VITIS_LOOP_54_2.i.split, i31 %add_ln54, void %VITIS_LOOP_57_3.i.split" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 161 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i31 %j_1" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 162 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.88ns)   --->   "%icmp_ln54 = icmp_slt  i32 %zext_ln54, i32 %layer_map_w_read" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 163 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.87ns)   --->   "%add_ln54 = add i31 %j_1, i31 1" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 164 'add' 'add_ln54' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc32.i.loopexit, void %VITIS_LOOP_57_3.i.split" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 165 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i31 %j_1" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 166 'trunc' 'trunc_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i31 %j_1" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 167 'trunc' 'trunc_ln54_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 168 [2/2] (0.00ns)   --->   "%call_ln102 = call void @conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, i32 %layer_kernel_w_read, i62 %mul_ln101, i17 %trunc_ln52_2, i17 %trunc_ln52_1, i32 %layer_kernel_w_read, i17 %trunc_ln54, i17 %tmp_1, i64 %prev_layer_map_data, i3200 %layer_kernel_load, i64 %sum_loc" [../source/hls.cpp:102]   --->   Operation 168 'call' 'call_ln102' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 169 [1/1] (0.72ns)   --->   "%add_ln64 = add i10 %trunc_ln54_1, i10 %empty_21" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 169 'add' 'add_ln64' <Predicate = (icmp_ln54)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i10 %add_ln64" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 170 'zext' 'zext_ln64' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%layer_map_common_addr = getelementptr i64 %layer_map_common, i64 0, i64 %zext_ln64" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 171 'getelementptr' 'layer_map_common_addr' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 172 [2/2] (1.20ns)   --->   "%layer_map_common_load = load i10 %layer_map_common_addr" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 172 'load' 'layer_map_common_load' <Predicate = (icmp_ln54)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_54_2.i" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 173 'br' 'br_ln52' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.20>
ST_16 : Operation 174 [1/2] (0.00ns)   --->   "%call_ln102 = call void @conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, i32 %layer_kernel_w_read, i62 %mul_ln101, i17 %trunc_ln52_2, i17 %trunc_ln52_1, i32 %layer_kernel_w_read, i17 %trunc_ln54, i17 %tmp_1, i64 %prev_layer_map_data, i3200 %layer_kernel_load, i64 %sum_loc" [../source/hls.cpp:102]   --->   Operation 174 'call' 'call_ln102' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 175 [1/2] ( I:1.20ns O:1.20ns )   --->   "%layer_map_common_load = load i10 %layer_map_common_addr" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 175 'load' 'layer_map_common_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 176 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i64 %layer_map_common_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 177 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [8/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 178 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 179 [7/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 179 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 180 [6/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 180 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 181 [5/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 181 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.90>
ST_21 : Operation 182 [4/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 182 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.90>
ST_22 : Operation 183 [3/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 183 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 184 [2/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 184 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.90>
ST_24 : Operation 185 [1/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 185 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.20>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 186 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i64 %add28_i" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 187 'bitcast' 'bitcast_ln64_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln64 = store i64 %bitcast_ln64_1, i10 %layer_map_common_addr" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 188 'store' 'store_ln64' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_3.i" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 189 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 26 <SV = 8> <Delay = 1.20>
ST_26 : Operation 190 [1/2] ( I:1.20ns O:1.20ns )   --->   "%layer_map_b_load = load i7 %layer_map_b_addr" [../source/hls.cpp:89]   --->   Operation 190 'load' 'layer_map_b_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 27 <SV = 9> <Delay = 1.26>
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%empty_22 = bitcast i64 %layer_map_b_load" [../source/hls.cpp:89]   --->   Operation 191 'bitcast' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 192 [2/2] (1.26ns)   --->   "%call_ln88 = call void @conv_fprop_Pipeline_VITIS_LOOP_106_3, i32 %size, i17 %tmp, i64 %layer_map_data, i64 %layer_map_common, i64 %empty_22" [../source/hls.cpp:88]   --->   Operation 192 'call' 'call_ln88' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 10> <Delay = 0.00>
ST_28 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln88 = call void @conv_fprop_Pipeline_VITIS_LOOP_106_3, i32 %size, i17 %tmp, i64 %layer_map_data, i64 %layer_map_common, i64 %empty_22" [../source/hls.cpp:88]   --->   Operation 193 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.body" [../source/hls.cpp:89]   --->   Operation 194 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ prev_layer_map_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prev_layer_map_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prev_layer_map_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prev_layer_map_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prev_layer_map_error]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ prev_layer_map_b]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ prev_layer_map_db]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ prev_layer_kernel_w]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prev_layer_kernel_h]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prev_layer_kernel_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prev_layer_kernel]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ prev_layer_map_common]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ layer_map_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_map_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_map_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_map_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer_map_error]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ layer_map_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_map_db]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ layer_kernel_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_kernel_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_kernel_count]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_map_common]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pconnection]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca        ) [ 01111111111111111111111111111]
sum_loc                   (alloca        ) [ 00111111111111111111111111111]
layer_map_w_read          (read          ) [ 00111111111111111111111111111]
layer_map_h_read          (read          ) [ 00111111111111111111111111111]
trunc_ln89                (trunc         ) [ 00111111111111111111111111111]
store_ln89                (store         ) [ 00000000000000000000000000000]
size                      (mul           ) [ 00011111111111111111111111111]
spectopmodule_ln85        (spectopmodule ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000]
specbitsmap_ln0           (specbitsmap   ) [ 00000000000000000000000000000]
layer_map_count_read      (read          ) [ 00001111111111111111111111111]
empty                     (icmp          ) [ 00001111111111111111111111111]
prev_layer_map_count_read (read          ) [ 00001111111111111111111111111]
empty_18                  (trunc         ) [ 00001111111111111111111111111]
br_ln89                   (br            ) [ 00000000000000000000000000000]
i_2                       (load          ) [ 00000000000000000000000000000]
zext_ln89_1               (zext          ) [ 00000000000000000000000000000]
icmp_ln89                 (icmp          ) [ 00001111111111111111111111111]
add_ln89                  (add           ) [ 00000111111111111111111111000]
br_ln89                   (br            ) [ 00000000000000000000000000000]
trunc_ln89_1              (trunc         ) [ 00000000000000000000000000000]
zext_ln89                 (zext          ) [ 00000111111111111111111111000]
tmp                       (bitconcatenate) [ 00000111111111111111111111111]
trunc_ln89_2              (trunc         ) [ 00000111111111111111111111000]
specloopname_ln89         (specloopname  ) [ 00000000000000000000000000000]
br_ln91                   (br            ) [ 00000000000000000000000000000]
ret_ln111                 (ret           ) [ 00000000000000000000000000000]
call_ln88                 (call          ) [ 00000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000]
layer_kernel_w_read       (read          ) [ 00000011111111111111111111000]
trunc_ln102               (trunc         ) [ 00000000000000000000000000000]
layer_kernel_h_read       (read          ) [ 00000000000000000000000000000]
trunc_ln52                (trunc         ) [ 00000000000000000000000000000]
empty_19                  (icmp          ) [ 00000000000000000000000000000]
smax                      (select        ) [ 00000010000000000000000000000]
empty_20                  (icmp          ) [ 00000000000000000000000000000]
smax1                     (select        ) [ 00000010000000000000000000000]
zext_ln101                (zext          ) [ 00000001000000000000000000000]
zext_ln101_1              (zext          ) [ 00000001000000000000000000000]
prev_layer_map_w_read     (read          ) [ 00000000000000000000000000000]
trunc_ln52_1              (trunc         ) [ 00000000111111111111111111000]
mul_ln101                 (mul           ) [ 00000000111111111111111111000]
br_ln92                   (br            ) [ 00001111111111111111111111111]
j                         (phi           ) [ 00000000100000000000000000000]
zext_ln92                 (zext          ) [ 00000000000000000000000000000]
icmp_ln92                 (icmp          ) [ 00001111111111111111111111111]
add_ln92                  (add           ) [ 00001111111111111111111111111]
br_ln92                   (br            ) [ 00000000000000000000000000000]
trunc_ln92                (trunc         ) [ 00000000011110000000000000000]
trunc_ln92_1              (trunc         ) [ 00000000011000000000000000000]
layer_map_b_addr          (getelementptr ) [ 00000000000000000000000000100]
store_ln89                (store         ) [ 00000000000000000000000000000]
mul_ln94                  (mul           ) [ 00000000000100000000000000000]
add_ln94                  (add           ) [ 00000000000000000000000000000]
zext_ln95                 (zext          ) [ 00000000000010000000000000000]
pconnection_addr          (getelementptr ) [ 00000000000010000000000000000]
tmp_1                     (bitconcatenate) [ 00000000000001111111111111000]
specloopname_ln92         (specloopname  ) [ 00000000000000000000000000000]
pconnection_load          (load          ) [ 00001111111111111111111111111]
br_ln95                   (br            ) [ 00000000000000000000000000000]
layer_kernel_addr         (getelementptr ) [ 00000000000001000000000000000]
layer_kernel_load         (load          ) [ 00001111111110111111111111111]
br_ln52                   (br            ) [ 00001111111111111111111111111]
i_1                       (phi           ) [ 00000000000000100000000000000]
zext_ln52                 (zext          ) [ 00000000000000000000000000000]
icmp_ln52                 (icmp          ) [ 00001111111111111111111111111]
add_ln52                  (add           ) [ 00001111111111111111111111111]
br_ln52                   (br            ) [ 00000000000000000000000000000]
trunc_ln52_2              (trunc         ) [ 00000000000000011111111111000]
trunc_ln52_3              (trunc         ) [ 00000000000000000000000000000]
specloopname_ln52         (specloopname  ) [ 00000000000000000000000000000]
empty_21                  (mul           ) [ 00000000000000011111111111000]
br_ln54                   (br            ) [ 00001111111111111111111111111]
br_ln0                    (br            ) [ 00000000000000000000000000000]
br_ln92                   (br            ) [ 00001111111111111111111111111]
j_1                       (phi           ) [ 00000000000000010000000000000]
zext_ln54                 (zext          ) [ 00000000000000000000000000000]
icmp_ln54                 (icmp          ) [ 00001111111111111111111111111]
add_ln54                  (add           ) [ 00001111111111111111111111111]
br_ln54                   (br            ) [ 00000000000000000000000000000]
trunc_ln54                (trunc         ) [ 00000000000000001000000000000]
trunc_ln54_1              (trunc         ) [ 00000000000000000000000000000]
add_ln64                  (add           ) [ 00000000000000000000000000000]
zext_ln64                 (zext          ) [ 00000000000000000000000000000]
layer_map_common_addr     (getelementptr ) [ 00000000000000001111111111000]
br_ln52                   (br            ) [ 00001111111111111111111111111]
call_ln102                (call          ) [ 00000000000000000000000000000]
layer_map_common_load     (load          ) [ 00000000000000000100000000000]
sum_loc_load              (load          ) [ 00000000000000000011111110000]
bitcast_ln64              (bitcast       ) [ 00000000000000000011111110000]
add28_i                   (dadd          ) [ 00000000000000000000000001000]
specloopname_ln54         (specloopname  ) [ 00000000000000000000000000000]
bitcast_ln64_1            (bitcast       ) [ 00000000000000000000000000000]
store_ln64                (store         ) [ 00000000000000000000000000000]
br_ln54                   (br            ) [ 00001111111111111111111111111]
layer_map_b_load          (load          ) [ 00000000000000000000000000010]
empty_22                  (bitcast       ) [ 00000000000000000000000000001]
call_ln88                 (call          ) [ 00000000000000000000000000000]
br_ln89                   (br            ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prev_layer_map_w">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_layer_map_w"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prev_layer_map_h">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_layer_map_h"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prev_layer_map_count">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_layer_map_count"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="prev_layer_map_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_layer_map_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prev_layer_map_error">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_layer_map_error"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prev_layer_map_b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_layer_map_b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="prev_layer_map_db">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_layer_map_db"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="prev_layer_kernel_w">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_layer_kernel_w"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="prev_layer_kernel_h">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_layer_kernel_h"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="prev_layer_kernel_count">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_layer_kernel_count"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="prev_layer_kernel">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_layer_kernel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="prev_layer_map_common">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_layer_map_common"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_map_w">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_map_w"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_map_h">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_map_h"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_map_count">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_map_count"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_map_data">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_map_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_map_error">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_map_error"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_map_b">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_map_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_map_db">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_map_db"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer_kernel_w">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_kernel_w"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer_kernel_h">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_kernel_h"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer_kernel_count">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_kernel_count"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer_kernel">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer_map_common">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_map_common"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pconnection">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pconnection"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i7.i10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_fprop_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_fprop_Pipeline_VITIS_LOOP_106_3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sum_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="layer_map_w_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_map_w_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="layer_map_h_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_map_h_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="layer_map_count_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_map_count_read/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="prev_layer_map_count_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prev_layer_map_count_read/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="layer_kernel_w_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_kernel_w_read/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="layer_kernel_h_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_kernel_h_read/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="prev_layer_map_w_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prev_layer_map_w_read/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="layer_map_b_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="31" slack="4"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_map_b_addr/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_map_b_load/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="pconnection_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="11" slack="0"/>
<pin id="167" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pconnection_addr/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pconnection_load/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="layer_kernel_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3200" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="11" slack="1"/>
<pin id="180" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_kernel_addr/12 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="3200" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="3200" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_kernel_load/12 "/>
</bind>
</comp>

<comp id="189" class="1004" name="layer_map_common_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="10" slack="0"/>
<pin id="193" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_map_common_addr/15 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="layer_map_common_load/15 store_ln64/25 "/>
</bind>
</comp>

<comp id="202" class="1005" name="j_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="1"/>
<pin id="204" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="j_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="31" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/8 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="1"/>
<pin id="215" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_1_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="31" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="224" class="1005" name="j_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="31" slack="1"/>
<pin id="226" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="j_1_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="31" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/15 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_conv_fprop_Pipeline_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="2"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln88/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="10"/>
<pin id="245" dir="0" index="2" bw="62" slack="8"/>
<pin id="246" dir="0" index="3" bw="17" slack="1"/>
<pin id="247" dir="0" index="4" bw="17" slack="8"/>
<pin id="248" dir="0" index="5" bw="32" slack="10"/>
<pin id="249" dir="0" index="6" bw="17" slack="0"/>
<pin id="250" dir="0" index="7" bw="17" slack="3"/>
<pin id="251" dir="0" index="8" bw="64" slack="0"/>
<pin id="252" dir="0" index="9" bw="3200" slack="2"/>
<pin id="253" dir="0" index="10" bw="64" slack="14"/>
<pin id="254" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln102/15 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_conv_fprop_Pipeline_VITIS_LOOP_106_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="8"/>
<pin id="260" dir="0" index="2" bw="17" slack="6"/>
<pin id="261" dir="0" index="3" bw="64" slack="0"/>
<pin id="262" dir="0" index="4" bw="64" slack="0"/>
<pin id="263" dir="0" index="5" bw="64" slack="0"/>
<pin id="264" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln88/27 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="add28_i/17 sum_1/17 sub1_i/41 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="0"/>
<pin id="274" dir="0" index="1" bw="31" slack="0"/>
<pin id="275" dir="1" index="2" bw="62" slack="8"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln101/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="size/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln89_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="10" slack="13"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln89_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="31" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="empty_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="empty_18_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_18/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_2_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="31" slack="3"/>
<pin id="302" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln89_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="31" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln89_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln89_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="31" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln89_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89_1/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln89_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="31" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="17" slack="0"/>
<pin id="328" dir="0" index="1" bw="7" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="17" slack="6"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln89_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="31" slack="0"/>
<pin id="336" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89_2/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln102_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln52_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="empty_19_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_19/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="smax_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="31" slack="0"/>
<pin id="355" dir="0" index="2" bw="31" slack="0"/>
<pin id="356" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="empty_20_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_20/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="smax1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="31" slack="0"/>
<pin id="369" dir="0" index="2" bw="31" slack="0"/>
<pin id="370" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax1/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln101_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="1"/>
<pin id="376" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln101_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="31" slack="1"/>
<pin id="380" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_1/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln52_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="17" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52_1/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln92_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="31" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln92_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="5"/>
<pin id="393" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln92_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="31" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln92_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="31" slack="0"/>
<pin id="403" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln92_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="31" slack="0"/>
<pin id="407" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_1/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln89_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="31" slack="4"/>
<pin id="411" dir="0" index="1" bw="31" slack="7"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln95_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="17" slack="0"/>
<pin id="419" dir="0" index="1" bw="7" slack="4"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln52_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/14 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln52_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="13"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/14 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln52_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="31" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/14 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln52_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="0"/>
<pin id="441" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52_2/14 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln52_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="31" slack="0"/>
<pin id="445" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52_3/14 "/>
</bind>
</comp>

<comp id="447" class="1004" name="empty_21_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="13"/>
<pin id="450" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_21/14 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln54_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="31" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/15 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln54_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="14"/>
<pin id="459" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/15 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln54_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="31" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/15 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln54_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="31" slack="0"/>
<pin id="469" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/15 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln54_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="31" slack="0"/>
<pin id="474" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/15 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln64_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="0"/>
<pin id="478" dir="0" index="1" bw="10" slack="1"/>
<pin id="479" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/15 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln64_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/15 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sum_loc_load_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="16"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/17 "/>
</bind>
</comp>

<comp id="490" class="1004" name="bitcast_ln64_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="1"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64/17 "/>
</bind>
</comp>

<comp id="494" class="1004" name="bitcast_ln64_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="1"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64_1/25 "/>
</bind>
</comp>

<comp id="498" class="1004" name="empty_22_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_22/27 "/>
</bind>
</comp>

<comp id="502" class="1007" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="11" slack="0"/>
<pin id="504" dir="0" index="1" bw="11" slack="5"/>
<pin id="505" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln94/8 add_ln94/10 "/>
</bind>
</comp>

<comp id="509" class="1005" name="i_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="31" slack="0"/>
<pin id="511" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="516" class="1005" name="sum_loc_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="14"/>
<pin id="518" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="522" class="1005" name="layer_map_w_read_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_map_w_read "/>
</bind>
</comp>

<comp id="528" class="1005" name="layer_map_h_read_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_map_h_read "/>
</bind>
</comp>

<comp id="534" class="1005" name="trunc_ln89_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="13"/>
<pin id="536" dir="1" index="1" bw="10" slack="13"/>
</pin_list>
<bind>
<opset="trunc_ln89 "/>
</bind>
</comp>

<comp id="539" class="1005" name="size_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size "/>
</bind>
</comp>

<comp id="546" class="1005" name="layer_map_count_read_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_map_count_read "/>
</bind>
</comp>

<comp id="551" class="1005" name="empty_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="555" class="1005" name="prev_layer_map_count_read_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="5"/>
<pin id="557" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="prev_layer_map_count_read "/>
</bind>
</comp>

<comp id="560" class="1005" name="empty_18_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="5"/>
<pin id="562" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="empty_18 "/>
</bind>
</comp>

<comp id="568" class="1005" name="add_ln89_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="31" slack="4"/>
<pin id="570" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="573" class="1005" name="zext_ln89_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="4"/>
<pin id="575" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln89 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="17" slack="6"/>
<pin id="580" dir="1" index="1" bw="17" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="583" class="1005" name="trunc_ln89_2_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="6"/>
<pin id="585" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln89_2 "/>
</bind>
</comp>

<comp id="588" class="1005" name="layer_kernel_w_read_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="10"/>
<pin id="590" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="layer_kernel_w_read "/>
</bind>
</comp>

<comp id="594" class="1005" name="smax_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="31" slack="1"/>
<pin id="596" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="599" class="1005" name="smax1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="31" slack="1"/>
<pin id="601" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax1 "/>
</bind>
</comp>

<comp id="604" class="1005" name="zext_ln101_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="62" slack="1"/>
<pin id="606" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln101 "/>
</bind>
</comp>

<comp id="609" class="1005" name="zext_ln101_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="62" slack="1"/>
<pin id="611" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln101_1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="trunc_ln52_1_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="17" slack="8"/>
<pin id="616" dir="1" index="1" bw="17" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln52_1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="mul_ln101_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="62" slack="8"/>
<pin id="621" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="mul_ln101 "/>
</bind>
</comp>

<comp id="627" class="1005" name="add_ln92_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="31" slack="0"/>
<pin id="629" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="632" class="1005" name="trunc_ln92_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="4"/>
<pin id="634" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln92 "/>
</bind>
</comp>

<comp id="637" class="1005" name="trunc_ln92_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="11" slack="1"/>
<pin id="639" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln92_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="layer_map_b_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="1"/>
<pin id="644" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_map_b_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="zext_ln95_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="1"/>
<pin id="649" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln95 "/>
</bind>
</comp>

<comp id="652" class="1005" name="pconnection_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="1"/>
<pin id="654" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pconnection_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="tmp_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="17" slack="3"/>
<pin id="659" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="pconnection_load_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="2"/>
<pin id="664" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pconnection_load "/>
</bind>
</comp>

<comp id="666" class="1005" name="layer_kernel_addr_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="1"/>
<pin id="668" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="layer_kernel_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="layer_kernel_load_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="3200" slack="2"/>
<pin id="673" dir="1" index="1" bw="3200" slack="2"/>
</pin_list>
<bind>
<opset="layer_kernel_load "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln52_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="31" slack="0"/>
<pin id="681" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="684" class="1005" name="trunc_ln52_2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="17" slack="1"/>
<pin id="686" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln52_2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="empty_21_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="1"/>
<pin id="691" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_21 "/>
</bind>
</comp>

<comp id="697" class="1005" name="add_ln54_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="31" slack="0"/>
<pin id="699" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="702" class="1005" name="trunc_ln54_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="17" slack="1"/>
<pin id="704" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="707" class="1005" name="layer_map_common_addr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="1"/>
<pin id="709" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer_map_common_addr "/>
</bind>
</comp>

<comp id="712" class="1005" name="layer_map_common_load_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="1"/>
<pin id="714" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="layer_map_common_load "/>
</bind>
</comp>

<comp id="720" class="1005" name="bitcast_ln64_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="64" slack="1"/>
<pin id="722" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln64 "/>
</bind>
</comp>

<comp id="725" class="1005" name="add28_i_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="1"/>
<pin id="727" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add28_i "/>
</bind>
</comp>

<comp id="730" class="1005" name="layer_map_b_load_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="1"/>
<pin id="732" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="layer_map_b_load "/>
</bind>
</comp>

<comp id="735" class="1005" name="empty_22_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="1"/>
<pin id="737" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="54" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="88" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="88" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="88" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="56" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="56" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="86" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="255"><net_src comp="94" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="256"><net_src comp="6" pin="0"/><net_sink comp="242" pin=8"/></net>

<net id="265"><net_src comp="98" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="257" pin=4"/></net>

<net id="280"><net_src comp="114" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="108" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="108" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="56" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="120" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="300" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="76" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="300" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="300" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="78" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="318" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="80" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="300" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="132" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="138" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="138" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="68" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="342" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="56" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="132" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="338" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="381"><net_src comp="378" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="385"><net_src comp="144" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="206" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="206" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="206" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="206" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="422"><net_src comp="78" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="80" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="427"><net_src comp="217" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="217" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="76" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="217" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="217" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="228" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="228" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="76" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="228" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="242" pin=6"/></net>

<net id="475"><net_src comp="228" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="489"><net_src comp="486" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="493"><net_src comp="490" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="497"><net_src comp="494" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="257" pin=5"/></net>

<net id="507"><net_src comp="405" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="502" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="512"><net_src comp="100" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="519"><net_src comp="104" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="242" pin=10"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="525"><net_src comp="108" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="531"><net_src comp="114" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="537"><net_src comp="282" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="542"><net_src comp="276" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="549"><net_src comp="120" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="554"><net_src comp="291" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="126" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="563"><net_src comp="296" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="571"><net_src comp="312" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="576"><net_src comp="322" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="581"><net_src comp="326" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="586"><net_src comp="334" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="591"><net_src comp="132" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="242" pin=5"/></net>

<net id="597"><net_src comp="352" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="602"><net_src comp="366" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="607"><net_src comp="374" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="612"><net_src comp="378" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="617"><net_src comp="382" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="622"><net_src comp="272" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="630"><net_src comp="395" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="635"><net_src comp="401" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="640"><net_src comp="405" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="645"><net_src comp="150" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="650"><net_src comp="413" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="655"><net_src comp="163" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="660"><net_src comp="417" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="242" pin=7"/></net>

<net id="665"><net_src comp="170" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="176" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="674"><net_src comp="183" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="242" pin=9"/></net>

<net id="682"><net_src comp="433" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="687"><net_src comp="439" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="692"><net_src comp="447" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="700"><net_src comp="461" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="705"><net_src comp="467" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="242" pin=6"/></net>

<net id="710"><net_src comp="189" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="715"><net_src comp="196" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="723"><net_src comp="490" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="728"><net_src comp="268" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="733"><net_src comp="157" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="738"><net_src comp="498" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="257" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer_map_data | {27 28 }
	Port: layer_map_common | {4 5 25 }
 - Input state : 
	Port: conv_fprop : prev_layer_map_w | {7 }
	Port: conv_fprop : prev_layer_map_count | {3 }
	Port: conv_fprop : prev_layer_map_data | {15 16 }
	Port: conv_fprop : layer_map_w | {1 }
	Port: conv_fprop : layer_map_h | {1 }
	Port: conv_fprop : layer_map_count | {3 }
	Port: conv_fprop : layer_map_b | {8 26 }
	Port: conv_fprop : layer_kernel_w | {5 }
	Port: conv_fprop : layer_kernel_h | {5 }
	Port: conv_fprop : layer_kernel | {12 13 }
	Port: conv_fprop : layer_map_common | {15 16 27 28 }
	Port: conv_fprop : pconnection | {11 12 }
  - Chain level:
	State 1
		store_ln89 : 1
	State 2
	State 3
	State 4
		zext_ln89_1 : 1
		icmp_ln89 : 2
		add_ln89 : 1
		br_ln89 : 3
		trunc_ln89_1 : 1
		zext_ln89 : 1
		tmp : 2
		trunc_ln89_2 : 1
	State 5
		smax : 1
		smax1 : 1
	State 6
		mul_ln101 : 1
	State 7
	State 8
		zext_ln92 : 1
		icmp_ln92 : 2
		add_ln92 : 1
		br_ln92 : 3
		trunc_ln92 : 1
		trunc_ln92_1 : 1
		mul_ln94 : 2
		layer_map_b_load : 1
	State 9
	State 10
		add_ln94 : 1
	State 11
		zext_ln95 : 1
		pconnection_addr : 2
		pconnection_load : 3
	State 12
		br_ln95 : 1
		layer_kernel_load : 1
	State 13
	State 14
		zext_ln52 : 1
		icmp_ln52 : 2
		add_ln52 : 1
		br_ln52 : 3
		trunc_ln52_2 : 1
		trunc_ln52_3 : 1
		empty_21 : 2
	State 15
		zext_ln54 : 1
		icmp_ln54 : 2
		add_ln54 : 1
		br_ln54 : 3
		trunc_ln54 : 1
		trunc_ln54_1 : 1
		call_ln102 : 2
		add_ln64 : 2
		zext_ln64 : 3
		layer_map_common_addr : 4
		layer_map_common_load : 5
	State 16
	State 17
		add28_i : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		store_ln64 : 1
	State 26
	State 27
		call_ln88 : 1
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                grp_conv_fprop_Pipeline_1_fu_235                |    0    |    0    |    11   |    57   |
|   call   | grp_conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_242 |    16   |  2.709  |   5536  |   3473  |
|          |         grp_conv_fprop_Pipeline_VITIS_LOOP_106_3_fu_257        |    61   |  1.161  |   5318  |   5841  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                           grp_fu_268                           |    3    |    0    |   685   |   635   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                           grp_fu_272                           |    4    |    0    |   161   |    47   |
|    mul   |                           grp_fu_276                           |    3    |    0    |   165   |    49   |
|          |                         empty_21_fu_447                        |    0    |    0    |    0    |    62   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                          empty_fu_291                          |    0    |    0    |    0    |    39   |
|          |                        icmp_ln89_fu_307                        |    0    |    0    |    0    |    39   |
|          |                         empty_19_fu_346                        |    0    |    0    |    0    |    39   |
|   icmp   |                         empty_20_fu_360                        |    0    |    0    |    0    |    39   |
|          |                        icmp_ln92_fu_390                        |    0    |    0    |    0    |    39   |
|          |                        icmp_ln52_fu_428                        |    0    |    0    |    0    |    39   |
|          |                        icmp_ln54_fu_456                        |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         add_ln89_fu_312                        |    0    |    0    |    0    |    38   |
|          |                         add_ln92_fu_395                        |    0    |    0    |    0    |    38   |
|    add   |                         add_ln52_fu_433                        |    0    |    0    |    0    |    38   |
|          |                         add_ln54_fu_461                        |    0    |    0    |    0    |    38   |
|          |                         add_ln64_fu_476                        |    0    |    0    |    0    |    17   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                           smax_fu_352                          |    0    |    0    |    0    |    31   |
|          |                          smax1_fu_366                          |    0    |    0    |    0    |    31   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                           grp_fu_502                           |    1    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                  layer_map_w_read_read_fu_108                  |    0    |    0    |    0    |    0    |
|          |                  layer_map_h_read_read_fu_114                  |    0    |    0    |    0    |    0    |
|          |                layer_map_count_read_read_fu_120                |    0    |    0    |    0    |    0    |
|   read   |              prev_layer_map_count_read_read_fu_126             |    0    |    0    |    0    |    0    |
|          |                 layer_kernel_w_read_read_fu_132                |    0    |    0    |    0    |    0    |
|          |                 layer_kernel_h_read_read_fu_138                |    0    |    0    |    0    |    0    |
|          |                prev_layer_map_w_read_read_fu_144               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                        trunc_ln89_fu_282                       |    0    |    0    |    0    |    0    |
|          |                         empty_18_fu_296                        |    0    |    0    |    0    |    0    |
|          |                       trunc_ln89_1_fu_318                      |    0    |    0    |    0    |    0    |
|          |                       trunc_ln89_2_fu_334                      |    0    |    0    |    0    |    0    |
|          |                       trunc_ln102_fu_338                       |    0    |    0    |    0    |    0    |
|          |                        trunc_ln52_fu_342                       |    0    |    0    |    0    |    0    |
|   trunc  |                       trunc_ln52_1_fu_382                      |    0    |    0    |    0    |    0    |
|          |                        trunc_ln92_fu_401                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln92_1_fu_405                      |    0    |    0    |    0    |    0    |
|          |                       trunc_ln52_2_fu_439                      |    0    |    0    |    0    |    0    |
|          |                       trunc_ln52_3_fu_443                      |    0    |    0    |    0    |    0    |
|          |                        trunc_ln54_fu_467                       |    0    |    0    |    0    |    0    |
|          |                       trunc_ln54_1_fu_472                      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                       zext_ln89_1_fu_303                       |    0    |    0    |    0    |    0    |
|          |                        zext_ln89_fu_322                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln101_fu_374                       |    0    |    0    |    0    |    0    |
|          |                       zext_ln101_1_fu_378                      |    0    |    0    |    0    |    0    |
|   zext   |                        zext_ln92_fu_386                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln95_fu_413                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln52_fu_424                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln54_fu_452                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln64_fu_481                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                           tmp_fu_326                           |    0    |    0    |    0    |    0    |
|          |                          tmp_1_fu_417                          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                |    88   |   3.87  |  11876  |  10668  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         add28_i_reg_725         |   64   |
|         add_ln52_reg_679        |   31   |
|         add_ln54_reg_697        |   31   |
|         add_ln89_reg_568        |   31   |
|         add_ln92_reg_627        |   31   |
|       bitcast_ln64_reg_720      |   64   |
|         empty_18_reg_560        |   11   |
|         empty_21_reg_689        |   10   |
|         empty_22_reg_735        |   64   |
|          empty_reg_551          |    1   |
|           i_1_reg_213           |   31   |
|            i_reg_509            |   31   |
|           j_1_reg_224           |   31   |
|            j_reg_202            |   31   |
|    layer_kernel_addr_reg_666    |   11   |
|    layer_kernel_load_reg_671    |  3200  |
|   layer_kernel_w_read_reg_588   |   32   |
|     layer_map_b_addr_reg_642    |    7   |
|     layer_map_b_load_reg_730    |   64   |
|  layer_map_common_addr_reg_707  |   10   |
|  layer_map_common_load_reg_712  |   64   |
|   layer_map_count_read_reg_546  |   32   |
|     layer_map_h_read_reg_528    |   32   |
|     layer_map_w_read_reg_522    |   32   |
|        mul_ln101_reg_619        |   62   |
|     pconnection_addr_reg_652    |    7   |
|     pconnection_load_reg_662    |    1   |
|prev_layer_map_count_read_reg_555|   32   |
|           size_reg_539          |   32   |
|          smax1_reg_599          |   31   |
|           smax_reg_594          |   31   |
|         sum_loc_reg_516         |   64   |
|          tmp_1_reg_657          |   17   |
|           tmp_reg_578           |   17   |
|       trunc_ln52_1_reg_614      |   17   |
|       trunc_ln52_2_reg_684      |   17   |
|        trunc_ln54_reg_702       |   17   |
|       trunc_ln89_2_reg_583      |   11   |
|        trunc_ln89_reg_534       |   10   |
|       trunc_ln92_1_reg_637      |   11   |
|        trunc_ln92_reg_632       |    7   |
|       zext_ln101_1_reg_609      |   62   |
|        zext_ln101_reg_604       |   62   |
|        zext_ln89_reg_573        |   64   |
|        zext_ln95_reg_647        |   64   |
+---------------------------------+--------+
|              Total              |  4582  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        grp_access_fu_157                       |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|                        grp_access_fu_170                       |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|                        grp_access_fu_183                       |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|                        grp_access_fu_196                       |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_242 |  p6  |   2  |  17  |   34   ||    0    ||    9    |
|         grp_conv_fprop_Pipeline_VITIS_LOOP_106_3_fu_257        |  p5  |   2  |  64  |   128  ||    0    ||    9    |
|                           grp_fu_268                           |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|                           grp_fu_272                           |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|                           grp_fu_272                           |  p1  |   2  |  31  |   62   ||    0    ||    9    |
|                           grp_fu_276                           |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|                           grp_fu_276                           |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|                           grp_fu_502                           |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|                           grp_fu_502                           |  p1  |   2  |  11  |   22   ||    0    ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                              Total                             |      |      |      |   656  ||  5.031  ||    0    ||   117   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   88   |    3   |  11876 |  10668 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   117  |
|  Register |    -   |    -   |  4582  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   88   |    8   |  16458 |  10785 |
+-----------+--------+--------+--------+--------+
