{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_disparo.vhdl " "Info (293027): Source file: C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_disparo.vhdl has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_disparo.vhdl " "Info (293027): Source file: C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_disparo.vhdl has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_disparo.vhdl " "Info (293027): Source file: C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_disparo.vhdl has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 18:30:52 2014 " "Info: Processing started: Thu Apr 24 18:30:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-rtl " "Info (12022): Found design unit 1: clk_div-rtl" {  } { { "clk_div.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/clk_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info (12023): Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_48m_in.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pll_48m_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_48m_in-SYN " "Info (12022): Found design unit 1: pll_48m_in-SYN" {  } { { "PLL_48M_in.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/PLL_48M_in.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_48M_in " "Info (12023): Found entity 1: PLL_48M_in" {  } { { "PLL_48M_in.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/PLL_48M_in.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "template.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file template.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Template " "Info (12023): Found entity 1: Template" {  } { { "Template.bdf" "" { Schematic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Template.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_disparo.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control_disparo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_disparo-disparador " "Info (12022): Found design unit 1: control_disparo-disparador" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_disparo.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_disparo " "Info (12023): Found entity 1: control_disparo" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_disparo.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file fifo0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Info (12022): Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/fifo0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Info (12023): Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "retrasar_entrada.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file retrasar_entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Retrasar_entrada-rtl " "Info (12022): Found design unit 1: Retrasar_entrada-rtl" {  } { { "Retrasar_entrada.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Retrasar_entrada.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Retrasar_entrada " "Info (12023): Found entity 1: Retrasar_entrada" {  } { { "Retrasar_entrada.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Retrasar_entrada.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fifo.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_fifo-lectura " "Info (12022): Found design unit 1: control_fifo-lectura" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_fifo " "Info (12023): Found entity 1: control_fifo" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Template " "Info (12127): Elaborating entity \"Template\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 fifo0:inst1 " "Info (12128): Elaborating entity \"fifo0\" for hierarchy \"fifo0:inst1\"" {  } { { "Template.bdf" "inst1" { Schematic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Template.bdf" { { 304 448 624 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo0:inst1\|dcfifo:dcfifo_component " "Info (12128): Elaborating entity \"dcfifo\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\"" {  } { { "fifo0.vhd" "dcfifo_component" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/fifo0.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo0:inst1\|dcfifo:dcfifo_component " "Info (12130): Elaborated megafunction instantiation \"fifo0:inst1\|dcfifo:dcfifo_component\"" {  } { { "fifo0.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/fifo0.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo0:inst1\|dcfifo:dcfifo_component " "Info (12133): Instantiated megafunction \"fifo0:inst1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info (12134): Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Info (12134): Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info (12134): Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Info (12134): Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info (12134): Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info (12134): Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info (12134): Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info (12134): Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo0.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/fifo0.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hnj1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hnj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hnj1 " "Info (12023): Found entity 1: dcfifo_hnj1" {  } { { "db/dcfifo_hnj1.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hnj1 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated " "Info (12128): Elaborating entity \"dcfifo_hnj1\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s96.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s96 " "Info (12023): Found entity 1: a_graycounter_s96" {  } { { "db/a_graycounter_s96.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/a_graycounter_s96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s96 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_s96\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\"" {  } { { "db/dcfifo_hnj1.tdf" "rdptr_g1p" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_h2c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_h2c " "Info (12023): Found entity 1: a_graycounter_h2c" {  } { { "db/a_graycounter_h2c.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/a_graycounter_h2c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_h2c fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_h2c\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\"" {  } { { "db/dcfifo_hnj1.tdf" "wrptr_g1p" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g2c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g2c " "Info (12023): Found entity 1: a_graycounter_g2c" {  } { { "db/a_graycounter_g2c.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/a_graycounter_g2c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g2c fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp " "Info (12128): Elaborating entity \"a_graycounter_g2c\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\"" {  } { { "db/dcfifo_hnj1.tdf" "wrptr_gp" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1qu.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1qu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1qu " "Info (12023): Found entity 1: altsyncram_1qu" {  } { { "db/altsyncram_1qu.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/altsyncram_1qu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1qu fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram " "Info (12128): Elaborating entity \"altsyncram_1qu\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\"" {  } { { "db/dcfifo_hnj1.tdf" "fifo_ram" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cec1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cec1 " "Info (12023): Found entity 1: altsyncram_cec1" {  } { { "db/altsyncram_cec1.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/altsyncram_cec1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cec1 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14 " "Info (12128): Elaborating entity \"altsyncram_cec1\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\"" {  } { { "db/altsyncram_1qu.tdf" "altsyncram14" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/altsyncram_1qu.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_o37.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_o37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_o37 " "Info (12023): Found entity 1: decode_o37" {  } { { "db/decode_o37.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/decode_o37.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_o37 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|decode_o37:decode16 " "Info (12128): Elaborating entity \"decode_o37\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|decode_o37:decode16\"" {  } { { "db/altsyncram_cec1.tdf" "decode16" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/altsyncram_cec1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nv7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nv7 " "Info (12023): Found entity 1: mux_nv7" {  } { { "db/mux_nv7.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/mux_nv7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nv7 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|mux_nv7:mux18 " "Info (12128): Elaborating entity \"mux_nv7\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|mux_nv7:mux18\"" {  } { { "db/altsyncram_cec1.tdf" "mux18" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/altsyncram_cec1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Info (12023): Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|dffpipe_c2e:rdaclr " "Info (12128): Elaborating entity \"dffpipe_c2e\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_hnj1.tdf" "rdaclr" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2r7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2r7 " "Info (12023): Found entity 1: alt_synch_pipe_2r7" {  } { { "db/alt_synch_pipe_2r7.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/alt_synch_pipe_2r7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2r7 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_2r7:rs_dgwp " "Info (12128): Elaborating entity \"alt_synch_pipe_2r7\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_2r7:rs_dgwp\"" {  } { { "db/dcfifo_hnj1.tdf" "rs_dgwp" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Info (12023): Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_2r7:rs_dgwp\|dffpipe_d09:dffpipe21 " "Info (12128): Elaborating entity \"dffpipe_d09\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_2r7:rs_dgwp\|dffpipe_d09:dffpipe21\"" {  } { { "db/alt_synch_pipe_2r7.tdf" "dffpipe21" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/alt_synch_pipe_2r7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3r7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3r7 " "Info (12023): Found entity 1: alt_synch_pipe_3r7" {  } { { "db/alt_synch_pipe_3r7.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/alt_synch_pipe_3r7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3r7 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_3r7:ws_dgrp " "Info (12128): Elaborating entity \"alt_synch_pipe_3r7\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_3r7:ws_dgrp\"" {  } { { "db/dcfifo_hnj1.tdf" "ws_dgrp" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Info (12023): Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_3r7:ws_dgrp\|dffpipe_e09:dffpipe23 " "Info (12128): Elaborating entity \"dffpipe_e09\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_3r7:ws_dgrp\|dffpipe_e09:dffpipe23\"" {  } { { "db/alt_synch_pipe_3r7.tdf" "dffpipe23" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/alt_synch_pipe_3r7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r16.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r16 " "Info (12023): Found entity 1: cmpr_r16" {  } { { "db/cmpr_r16.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/cmpr_r16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r16 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb " "Info (12128): Elaborating entity \"cmpr_r16\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_hnj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Info (12023): Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Info (12128): Elaborating entity \"mux_1u7\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_hnj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/dcfifo_hnj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_fifo control_fifo:inst2 " "Info (12128): Elaborating entity \"control_fifo\" for hierarchy \"control_fifo:inst2\"" {  } { { "Template.bdf" "inst2" { Schematic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Template.bdf" { { 520 72 328 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn_1 control_fifo.vhd(93) " "Warning (10492): VHDL Process Statement warning at control_fifo.vhd(93): signal \"dataIn_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn_2 control_fifo.vhd(111) " "Warning (10492): VHDL Process Statement warning at control_fifo.vhd(111): signal \"dataIn_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn_1 control_fifo.vhd(130) " "Warning (10492): VHDL Process Statement warning at control_fifo.vhd(130): signal \"dataIn_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn_2 control_fifo.vhd(148) " "Warning (10492): VHDL Process Statement warning at control_fifo.vhd(148): signal \"dataIn_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fifo_control control_fifo.vhd(163) " "Warning (10492): VHDL Process Statement warning at control_fifo.vhd(163): signal \"fifo_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leyendo control_fifo.vhd(67) " "Warning (10631): VHDL Process Statement warning at control_fifo.vhd(67): inferring latch(es) for signal or variable \"leyendo\", which holds its previous value in one or more paths through the process" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut control_fifo.vhd(67) " "Warning (10631): VHDL Process Statement warning at control_fifo.vhd(67): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[0\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[1\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[2\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[3\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[4\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[5\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[6\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[7\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[8\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[8\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[9\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[9\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[10\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[10\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[11\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[11\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[12\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[12\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[13\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[13\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[14\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[14\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[15\] control_fifo.vhd(67) " "Info (10041): Inferred latch for \"dataOut\[15\]\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leyendo control_fifo.vhd(67) " "Info (10041): Inferred latch for \"leyendo\" at control_fifo.vhd(67)" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_disparo control_disparo:inst " "Info (12128): Elaborating entity \"control_disparo\" for hierarchy \"control_disparo:inst\"" {  } { { "Template.bdf" "inst" { Schematic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Template.bdf" { { 208 24 184 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "t_integracion control_disparo.vhdl(35) " "Warning (10542): VHDL Variable Declaration warning at control_disparo.vhdl(35): used initial value expression for variable \"t_integracion\" because variable was never assigned a value" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_disparo.vhdl" 35 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ngate_sig control_disparo.vhdl(118) " "Warning (10492): VHDL Process Statement warning at control_disparo.vhdl(118): signal \"ngate_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_disparo.vhdl" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conv_sig control_disparo.vhdl(119) " "Warning (10492): VHDL Process Statement warning at control_disparo.vhdl(119): signal \"conv_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_disparo.vhdl" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst6 " "Info (12128): Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst6\"" {  } { { "Template.bdf" "inst6" { Schematic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Template.bdf" { { 320 -304 -184 416 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_48M_in PLL_48M_in:inst4 " "Info (12128): Elaborating entity \"PLL_48M_in\" for hierarchy \"PLL_48M_in:inst4\"" {  } { { "Template.bdf" "inst4" { Schematic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Template.bdf" { { -8 -272 -32 176 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_48M_in:inst4\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"PLL_48M_in:inst4\|altpll:altpll_component\"" {  } { { "PLL_48M_in.vhd" "altpll_component" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/PLL_48M_in.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_48M_in:inst4\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"PLL_48M_in:inst4\|altpll:altpll_component\"" {  } { { "PLL_48M_in.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/PLL_48M_in.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_48M_in:inst4\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"PLL_48M_in:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 16 " "Info (12134): Parameter \"clk0_divide_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Info (12134): Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 24 " "Info (12134): Parameter \"clk1_divide_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info (12134): Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Info (12134): Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info (12134): Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 24 " "Info (12134): Parameter \"clk2_divide_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info (12134): Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Info (12134): Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info (12134): Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_48M_in " "Info (12134): Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_48M_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info (12134): Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info (12134): Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info (12134): Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL_48M_in.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/PLL_48M_in.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Retrasar_entrada Retrasar_entrada:inst3 " "Info (12128): Elaborating entity \"Retrasar_entrada\" for hierarchy \"Retrasar_entrada:inst3\"" {  } { { "Template.bdf" "inst3" { Schematic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Template.bdf" { { 56 48 192 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q5_Entrada Retrasar_entrada.vhd(24) " "Warning (10036): Verilog HDL or VHDL warning at Retrasar_entrada.vhd(24): object \"q5_Entrada\" assigned a value but never read" {  } { { "Retrasar_entrada.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Retrasar_entrada.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning (19016): Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_fifo:inst2\|Mux3 " "Warning (19017): Found clock multiplexer control_fifo:inst2\|Mux3" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 71 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|leyendo " "Warning (13012): Latch control_fifo:inst2\|leyendo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[2\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[15\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[1\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[14\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[1\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[13\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[1\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[12\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[1\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[11\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[0\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[10\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[0\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[9\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[0\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[8\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[0\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[7\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[0\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[6\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[0\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[5\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[0\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[4\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[0\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[3\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[0\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[2\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[0\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[1\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[0\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_fifo:inst2\|dataOut\[0\] " "Warning (13012): Latch control_fifo:inst2\|dataOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_fifo:inst2\|EA\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal control_fifo:inst2\|EA\[0\]" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "db/a_graycounter_s96.tdf" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/db/a_graycounter_s96.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Info (13086): Performing gate-level register retiming" {  } {  } 0 13086 "Performing gate-level register retiming" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "37 " "Info (13093): Not allowed to move 37 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_OUTPUT_DETAILS" "1 " "Info (13095): Not allowed to move at least 1 registers because they feed output pins directly" {  } {  } 0 13095 "Not allowed to move at least %1!d! registers because they feed output pins directly" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "6 " "Info (13098): Not allowed to move at least 6 registers because they are fed by registers in a different clock domain" {  } {  } 0 13098 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "28 " "Info (13099): Not allowed to move at least 28 registers because they feed registers in a different clock domain" {  } {  } 0 13099 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "1 " "Info (13100): Not allowed to move at least 1 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 13100 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_USER_DONT_TOUCH_DETAILS" "1 " "Info (13101): Not allowed to move at least 1 registers due to user assignments" {  } {  } 0 13101 "Not allowed to move at least %1!d! registers due to user assignments" 0 0 "" 0 -1}  } {  } 0 13093 "Not allowed to move %1!d! registers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "2 " "Info (13089): The Quartus II software applied gate-level register retiming to 2 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "writeOr 16 18 36 " "Info (13092): The Quartus II software applied gate-level register retiming to clock \"writeOr\": created 16 new registers, removed 18 registers, left 36 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1} { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "ifclk 16 7 49 " "Info (13092): The Quartus II software applied gate-level register retiming to clock \"ifclk\": created 16 new registers, removed 7 registers, left 49 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1}  } {  } 0 13089 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "NRead3 VCC " "Warning (13410): Pin \"NRead3\" is stuck at VCC" {  } { { "Template.bdf" "" { Schematic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Template.bdf" { { 576 416 592 592 "NRead3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 26 " "Info (17049): 26 registers lost all their fanouts during netlist optimizations. The first 26 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|addrstall_reg_a\[0\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|addrstall_reg_a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a13 " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a13\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a11 " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a11\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a12 " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a12\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a9 " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a9\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a10 " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a10\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a8 " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a8\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[13\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[11\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[12\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[9\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[10\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[8\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[13\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[11\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[12\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[9\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[10\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[8\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[7\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[8\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[9\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[10\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[11\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[13\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[12\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL_48M_in:inst4\|altpll:altpll_component\|pll " "Info (16011): Adding node \"PLL_48M_in:inst4\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning (21074): Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LLD " "Warning (15610): No output dependent on input pin \"LLD\"" {  } { { "Template.bdf" "" { Schematic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Template.bdf" { { -8 136 304 8 "LLD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "397 " "Info (21057): Implemented 397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Info (21058): Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info (21059): Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "310 " "Info (21061): Implemented 310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info (21064): Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 18:31:03 2014 " "Info: Processing ended: Thu Apr 24 18:31:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 18:31:04 2014 " "Info: Processing started: Thu Apr 24 18:31:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "QUSBEVB_REVA_EP2C20_Template EP2C20F256C7 " "Info (119006): Selected device EP2C20F256C7 for design \"QUSBEVB_REVA_EP2C20_Template\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Info (119018): Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2C20F256C6 " "Info (119019): Selected EP2C20F256C6 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2C20F256C8 " "Info (119019): Selected EP2C20F256C8 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2C20F256I8 " "Info (119019): Selected EP2C20F256I8 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2C8F256C6 " "Info (119019): Selected EP2C8F256C6 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2C8F256C7 " "Info (119019): Selected EP2C8F256C7 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2C8F256C8 " "Info (119019): Selected EP2C8F256C8 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "" 0 -1} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "EP2C8F256I8 " "Info (119019): Selected EP2C8F256I8 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "" 0 -1}  } {  } 0 119018 "Selected Migration Device List" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "244 " "Info (119021): Selected migration device list is legal with 244 total of migratable pins" {  } {  } 0 119021 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL_48M_in:inst4\|altpll:altpll_component\|pll clock1 " "Warning (15564): Compensate clock of PLL \"PLL_48M_in:inst4\|altpll:altpll_component\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_48M_in:inst4\|altpll:altpll_component\|pll Cyclone II PLL " "Info (15535): Implemented PLL \"PLL_48M_in:inst4\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_PLL_MIGRATION_INFO_BEING_USED" "" "Info (15552): PLL constraints from migration devices are also being used" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15552 "PLL constraints from migration devices are also being used" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_48M_in:inst4\|altpll:altpll_component\|_clk1 25 24 0 0 " "Info (15099): Implementing clock multiplication of 25, clock division of 24, and phase shift of 0 degrees (0 ps) for PLL_48M_in:inst4\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_MIGRATION_DIFFERENT_SPEED_GRADES" "" "Warning (176443): Devices selected for migration have different speed grades -- frequency limits are checked only for current device, not all devices" {  } {  } 0 176443 "Devices selected for migration have different speed grades -- frequency limits are checked only for current device, not all devices" 0 0 "" 0 -1}
{ "Info" "IFMAG_FMAG_MIGRATION_PIN_CANNOT_BE_USED_AS" "12 DQS (DPCLK or CDPCLK) " "Info (172109): Selected device migration path cannot use 12 pins as DQS (DPCLK or CDPCLK) I/Os" { { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "D2 " "Info (172110): Pin D2" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "M1 " "Info (172110): Pin M1" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "T6 " "Info (172110): Pin T6" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "T8 " "Info (172110): Pin T8" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "T11 " "Info (172110): Pin T11" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "R10 " "Info (172110): Pin R10" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "M16 " "Info (172110): Pin M16" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "D16 " "Info (172110): Pin D16" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "A10 " "Info (172110): Pin A10" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "D10 " "Info (172110): Pin D10" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "B7 " "Info (172110): Pin B7" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "A6 " "Info (172110): Pin A6" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1}  } {  } 2 172109 "Selected device migration path cannot use %1!d! pins as %2!s! I/Os" 0 0 "" 0 -1}
{ "Info" "IFMAG_FMAG_MIGRATION_PIN_CANNOT_BE_USED_AS" "6 CQB " "Info (172109): Selected device migration path cannot use 6 pins as CQB I/Os" { { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "M1 " "Info (172110): Pin M1" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "T6 " "Info (172110): Pin T6" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "T8 " "Info (172110): Pin T8" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "M16 " "Info (172110): Pin M16" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "B7 " "Info (172110): Pin B7" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "A6 " "Info (172110): Pin A6" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1}  } {  } 2 172109 "Selected device migration path cannot use %1!d! pins as %2!s! I/Os" 0 0 "" 0 -1}
{ "Info" "IFMAG_FMAG_MIGRATION_PIN_CANNOT_BE_USED_AS" "4 PLL External Output Clock " "Info (172109): Selected device migration path cannot use 4 pins as PLL External Output Clock I/Os" { { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "D3 " "Info (172110): Pin D3" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "D4 " "Info (172110): Pin D4" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "P15 " "Info (172110): Pin P15" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "P16 " "Info (172110): Pin P16" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1}  } {  } 2 172109 "Selected device migration path cannot use %1!d! pins as %2!s! I/Os" 0 0 "" 0 -1}
{ "Info" "IFMAG_FMAG_MIGRATION_PIN_CANNOT_BE_USED_AS" "8 dedicated clock " "Info (172109): Selected device migration path cannot use 8 pins as dedicated clock I/Os" { { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "T9 " "Info (172110): Pin T9" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "R9 " "Info (172110): Pin R9" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "N9 " "Info (172110): Pin N9" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "N10 " "Info (172110): Pin N10" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "A9 " "Info (172110): Pin A9" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "B9 " "Info (172110): Pin B9" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "A8 " "Info (172110): Pin A8" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1} { "Info" "IFMAG_FMAG_MIGRATION_PIN_NAME_SUB" "B8 " "Info (172110): Pin B8" {  } {  } 2 172110 "Pin %1!s!" 0 0 "" 0 -1}  } {  } 2 172109 "Selected device migration path cannot use %1!d! pins as %2!s! I/Os" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|leyendo\|combout " "Warning (335094): Node \"inst2\|leyendo\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 37 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[15\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[15\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[14\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[14\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[13\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[13\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[12\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[12\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[11\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[11\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[10\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[10\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[9\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[9\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[8\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[8\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[7\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[7\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[6\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[6\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[5\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[5\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[4\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[4\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[3\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[3\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[2\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[2\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[1\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[1\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[0\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[0\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hnj1 " "Info (332165): Entity dcfifo_hnj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a* clock or keeper or register or port or pin or cell or partition " "Warning (332173): Ignored filter: *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Warning (332048): Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a* clock or keeper or register or port or pin or cell or partition " "Warning (332173): Ignored filter: *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Warning (332048): Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "QUSBEVB_REVA_EP2C20_Template.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info (332144): No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ifclk (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Info (176353): Automatically promoted node ifclk (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin/pin_planner.ppl" { ifclk } } } { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "Template.bdf" "" { Schematic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Template.bdf" { { 432 -176 -8 448 "ifclk" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ifclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/" { { 0 { 0 ""} 0 88 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_48M_in:inst4\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node PLL_48M_in:inst4\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_48M_in:inst4|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/" { { 0 { 0 ""} 0 208 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "writeOr  " "Info (176353): Automatically promoted node writeOr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Template.bdf" "" { Schematic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/Template.bdf" { { 352 272 336 400 "writeOr" "" } } } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { writeOr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/" { { 0 { 0 ""} 0 506 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_fifo:inst2\|Mux24~2  " "Info (176353): Automatically promoted node control_fifo:inst2\|Mux24~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 71 -1 0 } } { "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_fifo:inst2|Mux24~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/" { { 0 { 0 ""} 0 779 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info (128000): Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info (128002): Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info (128016): Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Template\|fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|dffpipe_c2e:rdaclr\|dffe20a\[0\] " "Info (128017): Asynchronous signal \|Template\|fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|dffpipe_c2e:rdaclr\|dffe20a\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info (128019): Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "1 0 " "Info (128018): Found 1 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info (128005): Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info (128002): Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 4 " "Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 4 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HLD " "Warning (15706): Node \"HLD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HLD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_A11 " "Warning (15706): Node \"IO_A11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_A12 " "Warning (15706): Node \"IO_A12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_A13 " "Warning (15706): Node \"IO_A13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_A14 " "Warning (15706): Node \"IO_A14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_B3 " "Warning (15706): Node \"IO_B3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_B3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_C11 " "Warning (15706): Node \"IO_C11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_C11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_C12 " "Warning (15706): Node \"IO_C12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_C12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_C2 " "Warning (15706): Node \"IO_C2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_C2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_C3 " "Warning (15706): Node \"IO_C3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_C3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_C4 " "Warning (15706): Node \"IO_C4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_C4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_C5 " "Warning (15706): Node \"IO_C5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_C5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_D1 " "Warning (15706): Node \"IO_D1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_D1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_D13 " "Warning (15706): Node \"IO_D13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_D13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_D15 " "Warning (15706): Node \"IO_D15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_D15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_D7 " "Warning (15706): Node \"IO_D7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_D7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_D8 " "Warning (15706): Node \"IO_D8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_D8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_D9 " "Warning (15706): Node \"IO_D9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_D9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_E2 " "Warning (15706): Node \"IO_E2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_E2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_E4 " "Warning (15706): Node \"IO_E4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_E4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_F14 " "Warning (15706): Node \"IO_F14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_F14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_F15 " "Warning (15706): Node \"IO_F15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_F15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_F16 " "Warning (15706): Node \"IO_F16\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_F16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_F3 " "Warning (15706): Node \"IO_F3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_F3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_F4 " "Warning (15706): Node \"IO_F4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_F4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_G13 " "Warning (15706): Node \"IO_G13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_G13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_G15 " "Warning (15706): Node \"IO_G15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_G15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_G4 " "Warning (15706): Node \"IO_G4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_G4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_H12 " "Warning (15706): Node \"IO_H12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_H12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_H13 " "Warning (15706): Node \"IO_H13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_H13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_J12 " "Warning (15706): Node \"IO_J12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_J12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_K1 " "Warning (15706): Node \"IO_K1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_K1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_K2 " "Warning (15706): Node \"IO_K2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_K2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_K4 " "Warning (15706): Node \"IO_K4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_K4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_K5 " "Warning (15706): Node \"IO_K5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_K5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_M2 " "Warning (15706): Node \"IO_M2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_M2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkoutn0 " "Warning (15706): Node \"clkoutn0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkoutn0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkoutn1 " "Warning (15706): Node \"clkoutn1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkoutn1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkoutn2 " "Warning (15706): Node \"clkoutn2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkoutn2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkoutn3 " "Warning (15706): Node \"clkoutn3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkoutn3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkoutp0 " "Warning (15706): Node \"clkoutp0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkoutp0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkoutp1 " "Warning (15706): Node \"clkoutp1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkoutp1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkoutp2 " "Warning (15706): Node \"clkoutp2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkoutp2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clkoutp3 " "Warning (15706): Node \"clkoutp3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkoutp3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cmd_data " "Warning (15706): Node \"cmd_data\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "cmd_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ctl0 " "Warning (15706): Node \"ctl0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctl0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ctl1 " "Warning (15706): Node \"ctl1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctl1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ctl2 " "Warning (15706): Node \"ctl2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctl2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ctl3 " "Warning (15706): Node \"ctl3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctl3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ctl4 " "Warning (15706): Node \"ctl4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctl4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ctl5 " "Warning (15706): Node \"ctl5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctl5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "eclk0 " "Warning (15706): Node \"eclk0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eclk0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "eclk1 " "Warning (15706): Node \"eclk1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eclk1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "eclk2 " "Warning (15706): Node \"eclk2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eclk2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "eclk3 " "Warning (15706): Node \"eclk3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "eclk3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpifadr\[0\] " "Warning (15706): Node \"gpifadr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpifadr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpifadr\[1\] " "Warning (15706): Node \"gpifadr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpifadr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpifadr\[2\] " "Warning (15706): Node \"gpifadr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpifadr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpifadr\[3\] " "Warning (15706): Node \"gpifadr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpifadr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpifadr\[4\] " "Warning (15706): Node \"gpifadr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpifadr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpifadr\[5\] " "Warning (15706): Node \"gpifadr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpifadr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpifadr\[6\] " "Warning (15706): Node \"gpifadr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpifadr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpifadr\[7\] " "Warning (15706): Node \"gpifadr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpifadr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "gpifadr\[8\] " "Warning (15706): Node \"gpifadr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpifadr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mclk " "Warning (15706): Node \"mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa0 " "Warning (15706): Node \"pa0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pa0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa1 " "Warning (15706): Node \"pa1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pa1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa2 " "Warning (15706): Node \"pa2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pa2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa3 " "Warning (15706): Node \"pa3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pa3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa4 " "Warning (15706): Node \"pa4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pa4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa5 " "Warning (15706): Node \"pa5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pa5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa6 " "Warning (15706): Node \"pa6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pa6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pa7 " "Warning (15706): Node \"pa7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pa7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb0 " "Warning (15706): Node \"pb0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pb0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb1 " "Warning (15706): Node \"pb1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pb1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb2 " "Warning (15706): Node \"pb2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pb2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb3 " "Warning (15706): Node \"pb3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pb3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb4 " "Warning (15706): Node \"pb4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pb4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb5 " "Warning (15706): Node \"pb5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pb5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb6 " "Warning (15706): Node \"pb6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pb6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb7 " "Warning (15706): Node \"pb7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pb7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pc0 " "Warning (15706): Node \"pc0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pc1 " "Warning (15706): Node \"pc1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pc2 " "Warning (15706): Node \"pc2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pc3 " "Warning (15706): Node \"pc3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pc4 " "Warning (15706): Node \"pc4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pc5 " "Warning (15706): Node \"pc5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pc6 " "Warning (15706): Node \"pc6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pc7 " "Warning (15706): Node \"pc7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pd0 " "Warning (15706): Node \"pd0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pd0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pd1 " "Warning (15706): Node \"pd1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pd1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pd2 " "Warning (15706): Node \"pd2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pd2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pd3 " "Warning (15706): Node \"pd3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pd3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pd4 " "Warning (15706): Node \"pd4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pd4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pd5 " "Warning (15706): Node \"pd5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pd5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pd6 " "Warning (15706): Node \"pd6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pd6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pd7 " "Warning (15706): Node \"pd7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pd7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pe0 " "Warning (15706): Node \"pe0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pe1 " "Warning (15706): Node \"pe1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pe5 " "Warning (15706): Node \"pe5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pe7 " "Warning (15706): Node \"pe7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pe7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rdy0 " "Warning (15706): Node \"rdy0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rdy0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rdy1 " "Warning (15706): Node \"rdy1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rdy1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rdy2 " "Warning (15706): Node \"rdy2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rdy2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rdy3 " "Warning (15706): Node \"rdy3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rdy3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rdy4 " "Warning (15706): Node \"rdy4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rdy4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rdy5 " "Warning (15706): Node \"rdy5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "rdy5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset_b " "Warning (15706): Node \"reset_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "scl " "Warning (15706): Node \"scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sda " "Warning (15706): Node \"sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info (128000): Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info (128002): Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info (128027): Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info (128005): Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info (128002): Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info (128002): Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Info (128002): Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Info (128003): Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:14 " "Info (128001): Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:14" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info (170195): Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X12_Y0 X24_Y13 " "Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "22 " "Warning (306006): Found 22 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_G16 0 " "Info (306007): Pin \"IO_G16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NconvStart 0 " "Info (306007): Pin \"NconvStart\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NGate 0 " "Info (306007): Pin \"NGate\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NRead1 0 " "Info (306007): Pin \"NRead1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NRead2 0 " "Info (306007): Pin \"NRead2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NRead3 0 " "Info (306007): Pin \"NRead3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[15\] 0 " "Info (306007): Pin \"fd\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[14\] 0 " "Info (306007): Pin \"fd\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[13\] 0 " "Info (306007): Pin \"fd\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[12\] 0 " "Info (306007): Pin \"fd\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[11\] 0 " "Info (306007): Pin \"fd\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[10\] 0 " "Info (306007): Pin \"fd\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[9\] 0 " "Info (306007): Pin \"fd\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[8\] 0 " "Info (306007): Pin \"fd\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[7\] 0 " "Info (306007): Pin \"fd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[6\] 0 " "Info (306007): Pin \"fd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[5\] 0 " "Info (306007): Pin \"fd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[4\] 0 " "Info (306007): Pin \"fd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[3\] 0 " "Info (306007): Pin \"fd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[2\] 0 " "Info (306007): Pin \"fd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[1\] 0 " "Info (306007): Pin \"fd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[0\] 0 " "Info (306007): Pin \"fd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 140 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Info: Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 18:31:43 2014 " "Info: Processing ended: Thu Apr 24 18:31:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Info: Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Info: Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 18:31:45 2014 " "Info: Processing started: Thu Apr 24 18:31:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 18:31:45 2014 " "Info: Processing started: Thu Apr 24 18:31:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template " "Info: Command: quartus_sta daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|leyendo\|combout " "Warning (335094): Node \"inst2\|leyendo\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 37 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[15\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[15\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[14\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[14\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[13\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[13\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[12\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[12\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[11\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[11\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[10\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[10\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[9\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[9\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[8\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[8\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[7\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[7\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[6\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[6\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[5\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[5\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[4\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[4\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[3\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[3\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[2\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[2\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[1\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[1\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst2\|dataOut\[0\]\|combout " "Warning (335094): Node \"inst2\|dataOut\[0\]\|combout\" is a latch" {  } { { "control_fifo.vhd" "" { Text "C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/control_fifo.vhd" 67 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 18:31:50 2014 " "Info: Processing ended: Thu Apr 24 18:31:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hnj1 " "Info (332165): Entity dcfifo_hnj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a* clock or keeper or register or port or pin or cell or partition " "Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp\|dffpipe_e09:dffpipe23\|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is not an object ID " "Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "Info (332050): read_sdc" {  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a* clock or keeper or register or port or pin or cell or partition " "Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp\|dffpipe_d09:dffpipe21\|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is not an object ID " "Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "Info (332050): read_sdc" {  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/11.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "QUSBEVB_REVA_EP2C20_Template.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info (332142): No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.833 -waveform \{0.000 10.416\} -name ifclk ifclk " "Info (332110): create_clock -period 20.833 -waveform \{0.000 10.416\} -name ifclk ifclk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|pll\|inclk\[0\]\} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|pll\|clk\[1\]\} \{inst4\|altpll_component\|pll\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{inst4\|altpll_component\|pll\|inclk\[0\]\} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|pll\|clk\[1\]\} \{inst4\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wen wen " "Info (332105): create_clock -period 1.000 -name wen wen" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_disparo:inst\|EA\[1\] control_disparo:inst\|EA\[1\] " "Info (332105): create_clock -period 1.000 -name control_disparo:inst\|EA\[1\] control_disparo:inst\|EA\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_fifo:inst2\|EA\[0\] control_fifo:inst2\|EA\[0\] " "Info (332105): create_clock -period 1.000 -name control_fifo:inst2\|EA\[0\] control_fifo:inst2\|EA\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.601 " "Info (332146): Worst-case setup slack is -7.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.601       -15.112 ifclk  " "Info (332119):    -7.601       -15.112 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.006     -2730.518 control_fifo:inst2\|EA\[0\]  " "Info (332119):    -6.006     -2730.518 control_fifo:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.631     -2527.489 wen  " "Info (332119):    -5.631     -2527.489 wen " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.548     -1953.955 control_disparo:inst\|EA\[1\]  " "Info (332119):    -4.548     -1953.955 control_disparo:inst\|EA\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.841       -32.951 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):    -2.841       -32.951 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.226 " "Info (332146): Worst-case hold slack is -3.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.226       -35.147 control_disparo:inst\|EA\[1\]  " "Info (332119):    -3.226       -35.147 control_disparo:inst\|EA\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.655       -16.710 ifclk  " "Info (332119):    -2.655       -16.710 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.530       -36.513 control_fifo:inst2\|EA\[0\]  " "Info (332119):    -2.530       -36.513 control_fifo:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.143        -4.284 wen  " "Info (332119):    -2.143        -4.284 wen " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     0.445         0.000 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.798 " "Info (332146): Worst-case recovery slack is 8.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.798         0.000 ifclk  " "Info (332119):     8.798         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 11.596 " "Info (332146): Worst-case removal slack is 11.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.596         0.000 ifclk  " "Info (332119):    11.596         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Info (332146): Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -4089.968 control_fifo:inst2\|EA\[0\]  " "Info (332119):    -2.064     -4089.968 control_fifo:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -2046.453 wen  " "Info (332119):    -2.064     -2046.453 wen " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064     -2044.984 control_disparo:inst\|EA\[1\]  " "Info (332119):    -2.064     -2044.984 control_disparo:inst\|EA\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.852         0.000 ifclk  " "Info (332119):     7.852         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.888         0.000 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     8.888         0.000 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "22 " "Warning (306006): Found 22 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_G16 0 " "Info (306007): Pin \"IO_G16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NconvStart 0 " "Info (306007): Pin \"NconvStart\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NGate 0 " "Info (306007): Pin \"NGate\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NRead1 0 " "Info (306007): Pin \"NRead1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NRead2 0 " "Info (306007): Pin \"NRead2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NRead3 0 " "Info (306007): Pin \"NRead3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[15\] 0 " "Info (306007): Pin \"fd\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[14\] 0 " "Info (306007): Pin \"fd\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[13\] 0 " "Info (306007): Pin \"fd\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[12\] 0 " "Info (306007): Pin \"fd\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[11\] 0 " "Info (306007): Pin \"fd\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[10\] 0 " "Info (306007): Pin \"fd\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[9\] 0 " "Info (306007): Pin \"fd\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[8\] 0 " "Info (306007): Pin \"fd\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[7\] 0 " "Info (306007): Pin \"fd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[6\] 0 " "Info (306007): Pin \"fd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[5\] 0 " "Info (306007): Pin \"fd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[4\] 0 " "Info (306007): Pin \"fd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[3\] 0 " "Info (306007): Pin \"fd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[2\] 0 " "Info (306007): Pin \"fd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[1\] 0 " "Info (306007): Pin \"fd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fd\[0\] 0 " "Info (306007): Pin \"fd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.750 " "Info (332146): Worst-case setup slack is -2.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.750        -5.429 ifclk  " "Info (332119):    -2.750        -5.429 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.327      -963.987 control_fifo:inst2\|EA\[0\]  " "Info (332119):    -2.327      -963.987 control_fifo:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.673      -617.101 wen  " "Info (332119):    -1.673      -617.101 wen " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587      -572.934 control_disparo:inst\|EA\[1\]  " "Info (332119):    -1.587      -572.934 control_disparo:inst\|EA\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.427       -16.916 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):    -1.427       -16.916 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.685 " "Info (332146): Worst-case hold slack is -1.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685       -13.667 ifclk  " "Info (332119):    -1.685       -13.667 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628       -22.948 control_fifo:inst2\|EA\[0\]  " "Info (332119):    -1.628       -22.948 control_fifo:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.059       -10.268 control_disparo:inst\|EA\[1\]  " "Info (332119):    -1.059       -10.268 control_disparo:inst\|EA\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.973        -6.702 wen  " "Info (332119):    -0.973        -6.702 wen " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     0.215         0.000 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.631 " "Info (332146): Worst-case recovery slack is 9.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.631         0.000 ifclk  " "Info (332119):     9.631         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 11.000 " "Info (332146): Worst-case removal slack is 11.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.000         0.000 ifclk  " "Info (332119):    11.000         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Info (332146): Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880     -3713.600 control_fifo:inst2\|EA\[0\]  " "Info (332119):    -1.880     -3713.600 control_fifo:inst2\|EA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880     -1858.022 wen  " "Info (332119):    -1.880     -1858.022 wen " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880     -1856.800 control_disparo:inst\|EA\[1\]  " "Info (332119):    -1.880     -1856.800 control_disparo:inst\|EA\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.036         0.000 ifclk  " "Info (332119):     8.036         0.000 ifclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.999         0.000 inst4\|altpll_component\|pll\|clk\[1\]  " "Info (332119):     8.999         0.000 inst4\|altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 18:31:58 2014 " "Info: Processing ended: Thu Apr 24 18:31:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 18:32:00 2014 " "Info: Processing started: Thu Apr 24 18:32:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "QUSBEVB_REVA_EP2C20_Template.vho\", \"QUSBEVB_REVA_EP2C20_Template_fast.vho QUSBEVB_REVA_EP2C20_Template_vhd.sdo QUSBEVB_REVA_EP2C20_Template_vhd_fast.sdo C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/simulation/modelsim/ simulation " "Info (204026): Generated files \"QUSBEVB_REVA_EP2C20_Template.vho\", \"QUSBEVB_REVA_EP2C20_Template_fast.vho\", \"QUSBEVB_REVA_EP2C20_Template_vhd.sdo\" and \"QUSBEVB_REVA_EP2C20_Template_vhd_fast.sdo\" in directory \"C:/Documents and Settings/rchil/Escritorio/DAQ_USB_FPGA_offsets/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 18:32:03 2014 " "Info: Processing ended: Thu Apr 24 18:32:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 219 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 219 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
