Version 3.2 HI-TECH Software Intermediate Code
[p mainexit ]
"2154 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4520.h
[s S73 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S73 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
"2164
[s S74 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S74 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"2153
[u S72 `S73 1 `S74 1 ]
[n S72 . . . ]
"2175
[v _TRISDbits `VS72 ~T0 @X0 0 e@3989 ]
"638
[s S24 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S24 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"648
[s S25 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S25 . PSP0 PSP1 PSP2 PSP3 PSP4 PSP5 PSP6 PSP7 ]
"658
[s S26 :5 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S26 . . P1B P1C P1D ]
"664
[s S27 :7 `uc 1 :1 `uc 1 ]
[n S27 . . SS2 ]
"637
[u S23 `S24 1 `S25 1 `S26 1 `S27 1 ]
[n S23 . . . . . ]
"669
[v _PORTDbits `VS23 ~T0 @X0 0 e@3971 ]
"1488
[s S55 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S55 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 TRISA7 ]
"1498
[s S56 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S56 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"1487
[u S54 `S55 1 `S56 1 ]
[n S54 . . . ]
"1509
[v _TRISAbits `VS54 ~T0 @X0 0 e@3986 ]
"1710
[s S61 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S61 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"1720
[s S62 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S62 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"1709
[u S60 `S61 1 `S62 1 ]
[n S60 . . . ]
"1731
[v _TRISBbits `VS60 ~T0 @X0 0 e@3987 ]
"277
[s S12 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S12 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"287
[s S13 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S13 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
"297
[s S14 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S14 . AN12 AN10 AN8 AN9 AN11 PGM PGC PGD ]
"307
[s S15 :1 `uc 1 ]
[n S15 . FLT0 ]
"310
[s S16 :3 `uc 1 :1 `uc 1 ]
[n S16 . . CCP2_PA2 ]
"276
[u S11 `S12 1 `S13 1 `S14 1 `S15 1 `S16 1 ]
[n S11 . . . . . . ]
"315
[v _PORTBbits `VS11 ~T0 @X0 0 e@3969 ]
"1932
[s S67 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S67 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"1942
[s S68 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S68 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"1931
[u S66 `S67 1 `S68 1 ]
[n S66 . . . ]
"1953
[v _TRISCbits `VS66 ~T0 @X0 0 e@3988 ]
"4696
[s S180 :4 `uc 1 :2 `uc 1 ]
[n S180 . PCFG VCFG ]
"4700
[s S181 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S181 . PCFG0 PCFG1 PCFG2 PCFG3 VCFG0 VCFG1 ]
"4708
[s S182 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S182 . . CHSN3 VCFG01 VCFG11 ]
"4695
[u S179 `S180 1 `S181 1 `S182 1 ]
[n S179 . . . . ]
"4715
[v _ADCON1bits `VS179 ~T0 @X0 0 e@4033 ]
"64 Lab7.c
[v _EEPROM_ReadByte `(uc ~T0 @X0 0 ef1`uc ]
"55
[v _enableKeyboard `(v ~T0 @X0 0 ef ]
"56
[v _enableKeypad `(v ~T0 @X0 0 ef ]
"46
[v _disableTemp `(v ~T0 @X0 0 ef ]
"45
[v _enableTemp `(v ~T0 @X0 0 ef ]
"70
[v _clear `(v ~T0 @X0 0 ef ]
"30
[v _transmitString `(v ~T0 @X0 0 ef1`*uc ]
"33
[v _receiveStringFinal `(v ~T0 @X0 0 ef2`*uc`i ]
"63
[v _EEPROM_WriteByte `(v ~T0 @X0 0 ef2`uc`uc ]
"66
[v _EEPROM_WriteString `(v ~T0 @X0 0 ef3`*uc`*uc`i ]
"67
[v _EEPROM_ReadString `(v ~T0 @X0 0 ef3`*uc`*uc`i ]
"62
[v _validatePassword `(v ~T0 @X0 0 ef ]
"42
[v _enablePIR `(v ~T0 @X0 0 ef ]
"41
[v _disablePIR `(v ~T0 @X0 0 ef ]
"6622 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4520.h
[v _INTCON2 `Vuc ~T0 @X0 0 e@4081 ]
"6530
[v _INTCON3 `Vuc ~T0 @X0 0 e@4080 ]
"5660
[s S233 :1 `uc 1 ]
[n S233 . NOT_BOR ]
"5663
[s S234 :1 `uc 1 :1 `uc 1 ]
[n S234 . . NOT_POR ]
"5667
[s S235 :2 `uc 1 :1 `uc 1 ]
[n S235 . . NOT_PD ]
"5671
[s S236 :3 `uc 1 :1 `uc 1 ]
[n S236 . . NOT_TO ]
"5675
[s S237 :4 `uc 1 :1 `uc 1 ]
[n S237 . . NOT_RI ]
"5679
[s S238 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S238 . nBOR nPOR nPD nTO nRI . SBOREN IPEN ]
"5689
[s S239 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S239 . BOR POR PD TO RI ]
"5659
[u S232 `S233 1 `S234 1 `S235 1 `S236 1 `S237 1 `S238 1 `S239 1 ]
[n S232 . . . . . . . . ]
"5697
[v _RCONbits `VS232 ~T0 @X0 0 e@4048 ]
"6698
[s S270 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S270 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"6708
[s S271 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S271 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"6718
[s S272 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S272 . . GIEL GIEH ]
"6697
[u S269 `S270 1 `S271 1 `S272 1 ]
[n S269 . . . . ]
"6724
[v _INTCONbits `VS269 ~T0 @X0 0 e@4082 ]
"48 Lab7.c
[v _initialize_timer `(v ~T0 @X0 0 ef ]
"35
[v _displayMenu `(v ~T0 @X0 0 ef ]
"28
[v _receiveFinal `(uc ~T0 @X0 0 ef ]
"34
[v _newLine `(v ~T0 @X0 0 ef ]
"37
[v _passcodeHandler `(v ~T0 @X0 0 ef ]
"40
[v _pirHandler `(v ~T0 @X0 0 ef ]
"44
[v _tempHandler `(v ~T0 @X0 0 ef ]
"54
[v _inputHandler `(v ~T0 @X0 0 ef ]
"38
[v _changePasscode `(v ~T0 @X0 0 ef ]
"47
[v _adjustTemp `(v ~T0 @X0 0 ef ]
"67 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\c90\stdlib.h
[v _atoi `(i ~T0 @X0 0 ef1`*Cuc ]
"6174 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4520.h
[s S257 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S257 . T0PS PSA T0SE T0CS T08BIT TMR0ON ]
"6182
[s S258 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S258 . T0PS0 T0PS1 T0PS2 T0PS3 . T016BIT ]
"6173
[u S256 `S257 1 `S258 1 ]
[n S256 . . . ]
"6191
[v _T0CONbits `VS256 ~T0 @X0 0 e@4053 ]
"6265
[v _TMR0H `Vuc ~T0 @X0 0 e@4055 ]
"6258
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
"50 Lab7.c
[v _getTemp `(i ~T0 @X0 0 ef ]
"58 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4520.h
[s S2 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"68
[s S3 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S3 . AN0 AN1 AN2 AN3 T0CKI AN4 OSC2 OSC1 ]
"78
[s S4 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S4 . . VREFN VREFP . SS CLKO CLKI ]
"87
[s S5 :5 `uc 1 :1 `uc 1 ]
[n S5 . . NOT_SS ]
"91
[s S6 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S6 . . CVREF . nSS ]
"97
[s S7 :5 `uc 1 :1 `uc 1 ]
[n S7 . . LVDIN ]
"101
[s S8 :5 `uc 1 :1 `uc 1 ]
[n S8 . . HLVDIN ]
"105
[s S9 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S9 . . C1OUT C2OUT ]
"110
[s S10 :1 `uc 1 :6 `uc 1 :1 `uc 1 ]
[n S10 . ULPWUIN . RJPU ]
"57
[u S1 `S2 1 `S3 1 `S4 1 `S5 1 `S6 1 `S7 1 `S8 1 `S9 1 `S10 1 ]
[n S1 . . . . . . . . . . ]
"116
[v _PORTAbits `VS1 ~T0 @X0 0 e@3968 ]
"4775
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"4619
[v _ADCON2 `Vuc ~T0 @X0 0 e@4032 ]
"4781
[s S184 :1 `uc 1 :1 `uc 1 ]
[n S184 . . GO_NOT_DONE ]
"4785
[s S185 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S185 . ADON GO_nDONE CHS ]
"4790
[s S186 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S186 . . GO CHS0 CHS1 CHS2 CHS3 ]
"4798
[s S187 :1 `uc 1 :1 `uc 1 ]
[n S187 . . DONE ]
"4802
[s S188 :1 `uc 1 :1 `uc 1 ]
[n S188 . . NOT_DONE ]
"4806
[s S189 :1 `uc 1 :1 `uc 1 ]
[n S189 . . nDONE ]
"4810
[s S190 :1 `uc 1 :1 `uc 1 ]
[n S190 . . GO_DONE ]
"4814
[s S191 :1 `uc 1 :1 `uc 1 ]
[n S191 . . GODONE ]
"4780
[u S183 `S184 1 `S185 1 `S186 1 `S187 1 `S188 1 `S189 1 `S190 1 `S191 1 ]
[n S183 . . . . . . . . . ]
"4819
[v _ADCON0bits `VS183 ~T0 @X0 0 e@4034 ]
"4901
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
"4908
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
"2677
[s S91 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S91 . TMR1IF TMR2IF CCP1IF SSPIF TXIF RCIF ADIF PSPIF ]
"2687
[s S92 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S92 . . TX1IF RC1IF ]
"2676
[u S90 `S91 1 `S92 1 ]
[n S90 . . . ]
"2693
[v _PIR1bits `VS90 ~T0 @X0 0 e@3998 ]
"59 Lab7.c
[v _Red_LED `(v ~T0 @X0 0 ef ]
"3600 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4520.h
[v _SPBRG `Vuc ~T0 @X0 0 e@4015 ]
"3331
[s S123 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S123 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"3341
[s S124 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S124 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
"3351
[s S125 :6 `uc 1 :1 `uc 1 ]
[n S125 . . TX8_9 ]
"3355
[s S126 :1 `uc 1 ]
[n S126 . TXD8 ]
"3330
[u S122 `S123 1 `S124 1 `S125 1 `S126 1 ]
[n S122 . . . . . ]
"3359
[v _TXSTAbits `VS122 ~T0 @X0 0 e@4012 ]
"3121
[s S109 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S109 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"3131
[s S110 :3 `uc 1 :1 `uc 1 ]
[n S110 . . ADEN ]
"3135
[s S111 :5 `uc 1 :1 `uc 1 ]
[n S111 . . SRENA ]
"3139
[s S112 :6 `uc 1 :1 `uc 1 ]
[n S112 . . RC8_9 ]
"3143
[s S113 :6 `uc 1 :1 `uc 1 ]
[n S113 . . RC9 ]
"3147
[s S114 :1 `uc 1 ]
[n S114 . RCD8 ]
"3120
[u S108 `S109 1 `S110 1 `S111 1 `S112 1 `S113 1 `S114 1 ]
[n S108 . . . . . . . ]
"3151
[v _RCSTAbits `VS108 ~T0 @X0 0 e@4011 ]
"3576
[v _TXREG `Vuc ~T0 @X0 0 e@4013 ]
"3588
[v _RCREG `Vuc ~T0 @X0 0 e@4014 ]
"87 Lab7.c
[v _isValidEntry `(i ~T0 @X0 0 ef1`uc ]
[v F2380 `(v ~T0 @X0 1 tf1`ul ]
"183 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18.h
[v __delay `JF2380 ~T0 @X0 0 e ]
[p i __delay ]
"456 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4520.h
[s S18 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S18 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"466
[s S19 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S19 . T1OSO T1OSI CCP1 SCK SDI SDO TX RX ]
"476
[s S20 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S20 . T13CKI CCP2 . SCL SDA . CK DT ]
"486
[s S21 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S21 . T1CKI . P1A ]
"491
[s S22 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S22 . . PA2 PA1 ]
"455
[u S17 `S18 1 `S19 1 `S20 1 `S21 1 `S22 1 ]
[n S17 . . . . . . ]
"497
[v _PORTCbits `VS17 ~T0 @X0 0 e@3970 ]
"88 Lab7.c
[v _waitForEnter `(v ~T0 @X0 0 ef ]
"56 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\c90\string.h
[v _strlen `(ui ~T0 @X0 0 ef1`*Cuc ]
"45
[v _strcmp `(i ~T0 @X0 0 ef2`*Cuc`*Cuc ]
"3103 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4520.h
[v _EEADR `Vuc ~T0 @X0 0 e@4009 ]
"3096
[v _EEDATA `Vuc ~T0 @X0 0 e@4008 ]
"3029
[s S106 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S106 . RD WR WREN WRERR FREE . CFGS EEPGD ]
"3039
[s S107 :6 `uc 1 :1 `uc 1 ]
[n S107 . . EEFS ]
"3028
[u S105 `S106 1 `S107 1 ]
[n S105 . . . ]
"3044
[v _EECON1bits `VS105 ~T0 @X0 0 e@4006 ]
"3089
[v _EECON2 `Vuc ~T0 @X0 0 e@4007 ]
[; ;xc.h: 18: extern const char __xc8_OPTIM_SPEED;
[; ;xc.h: 20: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4520.h: 52: extern volatile unsigned char PORTA __at(0xF80);
"54 C:\Program Files (x86)\Microchip\xc8\v2.00\pic\include\pic18f4520.h
[; ;pic18f4520.h: 54: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4520.h: 57: typedef union {
[; ;pic18f4520.h: 58: struct {
[; ;pic18f4520.h: 59: unsigned RA0 :1;
[; ;pic18f4520.h: 60: unsigned RA1 :1;
[; ;pic18f4520.h: 61: unsigned RA2 :1;
[; ;pic18f4520.h: 62: unsigned RA3 :1;
[; ;pic18f4520.h: 63: unsigned RA4 :1;
[; ;pic18f4520.h: 64: unsigned RA5 :1;
[; ;pic18f4520.h: 65: unsigned RA6 :1;
[; ;pic18f4520.h: 66: unsigned RA7 :1;
[; ;pic18f4520.h: 67: };
[; ;pic18f4520.h: 68: struct {
[; ;pic18f4520.h: 69: unsigned AN0 :1;
[; ;pic18f4520.h: 70: unsigned AN1 :1;
[; ;pic18f4520.h: 71: unsigned AN2 :1;
[; ;pic18f4520.h: 72: unsigned AN3 :1;
[; ;pic18f4520.h: 73: unsigned T0CKI :1;
[; ;pic18f4520.h: 74: unsigned AN4 :1;
[; ;pic18f4520.h: 75: unsigned OSC2 :1;
[; ;pic18f4520.h: 76: unsigned OSC1 :1;
[; ;pic18f4520.h: 77: };
[; ;pic18f4520.h: 78: struct {
[; ;pic18f4520.h: 79: unsigned :2;
[; ;pic18f4520.h: 80: unsigned VREFN :1;
[; ;pic18f4520.h: 81: unsigned VREFP :1;
[; ;pic18f4520.h: 82: unsigned :1;
[; ;pic18f4520.h: 83: unsigned SS :1;
[; ;pic18f4520.h: 84: unsigned CLKO :1;
[; ;pic18f4520.h: 85: unsigned CLKI :1;
[; ;pic18f4520.h: 86: };
[; ;pic18f4520.h: 87: struct {
[; ;pic18f4520.h: 88: unsigned :5;
[; ;pic18f4520.h: 89: unsigned NOT_SS :1;
[; ;pic18f4520.h: 90: };
[; ;pic18f4520.h: 91: struct {
[; ;pic18f4520.h: 92: unsigned :2;
[; ;pic18f4520.h: 93: unsigned CVREF :1;
[; ;pic18f4520.h: 94: unsigned :2;
[; ;pic18f4520.h: 95: unsigned nSS :1;
[; ;pic18f4520.h: 96: };
[; ;pic18f4520.h: 97: struct {
[; ;pic18f4520.h: 98: unsigned :5;
[; ;pic18f4520.h: 99: unsigned LVDIN :1;
[; ;pic18f4520.h: 100: };
[; ;pic18f4520.h: 101: struct {
[; ;pic18f4520.h: 102: unsigned :5;
[; ;pic18f4520.h: 103: unsigned HLVDIN :1;
[; ;pic18f4520.h: 104: };
[; ;pic18f4520.h: 105: struct {
[; ;pic18f4520.h: 106: unsigned :4;
[; ;pic18f4520.h: 107: unsigned C1OUT :1;
[; ;pic18f4520.h: 108: unsigned C2OUT :1;
[; ;pic18f4520.h: 109: };
[; ;pic18f4520.h: 110: struct {
[; ;pic18f4520.h: 111: unsigned ULPWUIN :1;
[; ;pic18f4520.h: 112: unsigned :6;
[; ;pic18f4520.h: 113: unsigned RJPU :1;
[; ;pic18f4520.h: 114: };
[; ;pic18f4520.h: 115: } PORTAbits_t;
[; ;pic18f4520.h: 116: extern volatile PORTAbits_t PORTAbits __at(0xF80);
[; ;pic18f4520.h: 271: extern volatile unsigned char PORTB __at(0xF81);
"273
[; ;pic18f4520.h: 273: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4520.h: 276: typedef union {
[; ;pic18f4520.h: 277: struct {
[; ;pic18f4520.h: 278: unsigned RB0 :1;
[; ;pic18f4520.h: 279: unsigned RB1 :1;
[; ;pic18f4520.h: 280: unsigned RB2 :1;
[; ;pic18f4520.h: 281: unsigned RB3 :1;
[; ;pic18f4520.h: 282: unsigned RB4 :1;
[; ;pic18f4520.h: 283: unsigned RB5 :1;
[; ;pic18f4520.h: 284: unsigned RB6 :1;
[; ;pic18f4520.h: 285: unsigned RB7 :1;
[; ;pic18f4520.h: 286: };
[; ;pic18f4520.h: 287: struct {
[; ;pic18f4520.h: 288: unsigned INT0 :1;
[; ;pic18f4520.h: 289: unsigned INT1 :1;
[; ;pic18f4520.h: 290: unsigned INT2 :1;
[; ;pic18f4520.h: 291: unsigned CCP2 :1;
[; ;pic18f4520.h: 292: unsigned KBI0 :1;
[; ;pic18f4520.h: 293: unsigned KBI1 :1;
[; ;pic18f4520.h: 294: unsigned KBI2 :1;
[; ;pic18f4520.h: 295: unsigned KBI3 :1;
[; ;pic18f4520.h: 296: };
[; ;pic18f4520.h: 297: struct {
[; ;pic18f4520.h: 298: unsigned AN12 :1;
[; ;pic18f4520.h: 299: unsigned AN10 :1;
[; ;pic18f4520.h: 300: unsigned AN8 :1;
[; ;pic18f4520.h: 301: unsigned AN9 :1;
[; ;pic18f4520.h: 302: unsigned AN11 :1;
[; ;pic18f4520.h: 303: unsigned PGM :1;
[; ;pic18f4520.h: 304: unsigned PGC :1;
[; ;pic18f4520.h: 305: unsigned PGD :1;
[; ;pic18f4520.h: 306: };
[; ;pic18f4520.h: 307: struct {
[; ;pic18f4520.h: 308: unsigned FLT0 :1;
[; ;pic18f4520.h: 309: };
[; ;pic18f4520.h: 310: struct {
[; ;pic18f4520.h: 311: unsigned :3;
[; ;pic18f4520.h: 312: unsigned CCP2_PA2 :1;
[; ;pic18f4520.h: 313: };
[; ;pic18f4520.h: 314: } PORTBbits_t;
[; ;pic18f4520.h: 315: extern volatile PORTBbits_t PORTBbits __at(0xF81);
[; ;pic18f4520.h: 450: extern volatile unsigned char PORTC __at(0xF82);
"452
[; ;pic18f4520.h: 452: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4520.h: 455: typedef union {
[; ;pic18f4520.h: 456: struct {
[; ;pic18f4520.h: 457: unsigned RC0 :1;
[; ;pic18f4520.h: 458: unsigned RC1 :1;
[; ;pic18f4520.h: 459: unsigned RC2 :1;
[; ;pic18f4520.h: 460: unsigned RC3 :1;
[; ;pic18f4520.h: 461: unsigned RC4 :1;
[; ;pic18f4520.h: 462: unsigned RC5 :1;
[; ;pic18f4520.h: 463: unsigned RC6 :1;
[; ;pic18f4520.h: 464: unsigned RC7 :1;
[; ;pic18f4520.h: 465: };
[; ;pic18f4520.h: 466: struct {
[; ;pic18f4520.h: 467: unsigned T1OSO :1;
[; ;pic18f4520.h: 468: unsigned T1OSI :1;
[; ;pic18f4520.h: 469: unsigned CCP1 :1;
[; ;pic18f4520.h: 470: unsigned SCK :1;
[; ;pic18f4520.h: 471: unsigned SDI :1;
[; ;pic18f4520.h: 472: unsigned SDO :1;
[; ;pic18f4520.h: 473: unsigned TX :1;
[; ;pic18f4520.h: 474: unsigned RX :1;
[; ;pic18f4520.h: 475: };
[; ;pic18f4520.h: 476: struct {
[; ;pic18f4520.h: 477: unsigned T13CKI :1;
[; ;pic18f4520.h: 478: unsigned CCP2 :1;
[; ;pic18f4520.h: 479: unsigned :1;
[; ;pic18f4520.h: 480: unsigned SCL :1;
[; ;pic18f4520.h: 481: unsigned SDA :1;
[; ;pic18f4520.h: 482: unsigned :1;
[; ;pic18f4520.h: 483: unsigned CK :1;
[; ;pic18f4520.h: 484: unsigned DT :1;
[; ;pic18f4520.h: 485: };
[; ;pic18f4520.h: 486: struct {
[; ;pic18f4520.h: 487: unsigned T1CKI :1;
[; ;pic18f4520.h: 488: unsigned :1;
[; ;pic18f4520.h: 489: unsigned P1A :1;
[; ;pic18f4520.h: 490: };
[; ;pic18f4520.h: 491: struct {
[; ;pic18f4520.h: 492: unsigned :1;
[; ;pic18f4520.h: 493: unsigned PA2 :1;
[; ;pic18f4520.h: 494: unsigned PA1 :1;
[; ;pic18f4520.h: 495: };
[; ;pic18f4520.h: 496: } PORTCbits_t;
[; ;pic18f4520.h: 497: extern volatile PORTCbits_t PORTCbits __at(0xF82);
[; ;pic18f4520.h: 632: extern volatile unsigned char PORTD __at(0xF83);
"634
[; ;pic18f4520.h: 634: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4520.h: 637: typedef union {
[; ;pic18f4520.h: 638: struct {
[; ;pic18f4520.h: 639: unsigned RD0 :1;
[; ;pic18f4520.h: 640: unsigned RD1 :1;
[; ;pic18f4520.h: 641: unsigned RD2 :1;
[; ;pic18f4520.h: 642: unsigned RD3 :1;
[; ;pic18f4520.h: 643: unsigned RD4 :1;
[; ;pic18f4520.h: 644: unsigned RD5 :1;
[; ;pic18f4520.h: 645: unsigned RD6 :1;
[; ;pic18f4520.h: 646: unsigned RD7 :1;
[; ;pic18f4520.h: 647: };
[; ;pic18f4520.h: 648: struct {
[; ;pic18f4520.h: 649: unsigned PSP0 :1;
[; ;pic18f4520.h: 650: unsigned PSP1 :1;
[; ;pic18f4520.h: 651: unsigned PSP2 :1;
[; ;pic18f4520.h: 652: unsigned PSP3 :1;
[; ;pic18f4520.h: 653: unsigned PSP4 :1;
[; ;pic18f4520.h: 654: unsigned PSP5 :1;
[; ;pic18f4520.h: 655: unsigned PSP6 :1;
[; ;pic18f4520.h: 656: unsigned PSP7 :1;
[; ;pic18f4520.h: 657: };
[; ;pic18f4520.h: 658: struct {
[; ;pic18f4520.h: 659: unsigned :5;
[; ;pic18f4520.h: 660: unsigned P1B :1;
[; ;pic18f4520.h: 661: unsigned P1C :1;
[; ;pic18f4520.h: 662: unsigned P1D :1;
[; ;pic18f4520.h: 663: };
[; ;pic18f4520.h: 664: struct {
[; ;pic18f4520.h: 665: unsigned :7;
[; ;pic18f4520.h: 666: unsigned SS2 :1;
[; ;pic18f4520.h: 667: };
[; ;pic18f4520.h: 668: } PORTDbits_t;
[; ;pic18f4520.h: 669: extern volatile PORTDbits_t PORTDbits __at(0xF83);
[; ;pic18f4520.h: 774: extern volatile unsigned char PORTE __at(0xF84);
"776
[; ;pic18f4520.h: 776: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4520.h: 779: typedef union {
[; ;pic18f4520.h: 780: struct {
[; ;pic18f4520.h: 781: unsigned RE0 :1;
[; ;pic18f4520.h: 782: unsigned RE1 :1;
[; ;pic18f4520.h: 783: unsigned RE2 :1;
[; ;pic18f4520.h: 784: unsigned RE3 :1;
[; ;pic18f4520.h: 785: };
[; ;pic18f4520.h: 786: struct {
[; ;pic18f4520.h: 787: unsigned RD :1;
[; ;pic18f4520.h: 788: unsigned WR :1;
[; ;pic18f4520.h: 789: unsigned CS :1;
[; ;pic18f4520.h: 790: unsigned MCLR :1;
[; ;pic18f4520.h: 791: };
[; ;pic18f4520.h: 792: struct {
[; ;pic18f4520.h: 793: unsigned NOT_RD :1;
[; ;pic18f4520.h: 794: };
[; ;pic18f4520.h: 795: struct {
[; ;pic18f4520.h: 796: unsigned :1;
[; ;pic18f4520.h: 797: unsigned NOT_WR :1;
[; ;pic18f4520.h: 798: };
[; ;pic18f4520.h: 799: struct {
[; ;pic18f4520.h: 800: unsigned :2;
[; ;pic18f4520.h: 801: unsigned NOT_CS :1;
[; ;pic18f4520.h: 802: };
[; ;pic18f4520.h: 803: struct {
[; ;pic18f4520.h: 804: unsigned :3;
[; ;pic18f4520.h: 805: unsigned NOT_MCLR :1;
[; ;pic18f4520.h: 806: };
[; ;pic18f4520.h: 807: struct {
[; ;pic18f4520.h: 808: unsigned nRD :1;
[; ;pic18f4520.h: 809: unsigned nWR :1;
[; ;pic18f4520.h: 810: unsigned nCS :1;
[; ;pic18f4520.h: 811: unsigned nMCLR :1;
[; ;pic18f4520.h: 812: };
[; ;pic18f4520.h: 813: struct {
[; ;pic18f4520.h: 814: unsigned AN5 :1;
[; ;pic18f4520.h: 815: unsigned AN6 :1;
[; ;pic18f4520.h: 816: unsigned AN7 :1;
[; ;pic18f4520.h: 817: unsigned VPP :1;
[; ;pic18f4520.h: 818: };
[; ;pic18f4520.h: 819: struct {
[; ;pic18f4520.h: 820: unsigned PD2 :1;
[; ;pic18f4520.h: 821: unsigned PC2 :1;
[; ;pic18f4520.h: 822: unsigned CCP10 :1;
[; ;pic18f4520.h: 823: unsigned CCP9E :1;
[; ;pic18f4520.h: 824: };
[; ;pic18f4520.h: 825: struct {
[; ;pic18f4520.h: 826: unsigned RDE :1;
[; ;pic18f4520.h: 827: unsigned WRE :1;
[; ;pic18f4520.h: 828: unsigned PB2 :1;
[; ;pic18f4520.h: 829: unsigned PC3E :1;
[; ;pic18f4520.h: 830: };
[; ;pic18f4520.h: 831: } PORTEbits_t;
[; ;pic18f4520.h: 832: extern volatile PORTEbits_t PORTEbits __at(0xF84);
[; ;pic18f4520.h: 977: extern volatile unsigned char LATA __at(0xF89);
"979
[; ;pic18f4520.h: 979: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4520.h: 982: typedef union {
[; ;pic18f4520.h: 983: struct {
[; ;pic18f4520.h: 984: unsigned LATA0 :1;
[; ;pic18f4520.h: 985: unsigned LATA1 :1;
[; ;pic18f4520.h: 986: unsigned LATA2 :1;
[; ;pic18f4520.h: 987: unsigned LATA3 :1;
[; ;pic18f4520.h: 988: unsigned LATA4 :1;
[; ;pic18f4520.h: 989: unsigned LATA5 :1;
[; ;pic18f4520.h: 990: unsigned LATA6 :1;
[; ;pic18f4520.h: 991: unsigned LATA7 :1;
[; ;pic18f4520.h: 992: };
[; ;pic18f4520.h: 993: struct {
[; ;pic18f4520.h: 994: unsigned LA0 :1;
[; ;pic18f4520.h: 995: unsigned LA1 :1;
[; ;pic18f4520.h: 996: unsigned LA2 :1;
[; ;pic18f4520.h: 997: unsigned LA3 :1;
[; ;pic18f4520.h: 998: unsigned LA4 :1;
[; ;pic18f4520.h: 999: unsigned LA5 :1;
[; ;pic18f4520.h: 1000: unsigned LA6 :1;
[; ;pic18f4520.h: 1001: unsigned LA7 :1;
[; ;pic18f4520.h: 1002: };
[; ;pic18f4520.h: 1003: } LATAbits_t;
[; ;pic18f4520.h: 1004: extern volatile LATAbits_t LATAbits __at(0xF89);
[; ;pic18f4520.h: 1089: extern volatile unsigned char LATB __at(0xF8A);
"1091
[; ;pic18f4520.h: 1091: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4520.h: 1094: typedef union {
[; ;pic18f4520.h: 1095: struct {
[; ;pic18f4520.h: 1096: unsigned LATB0 :1;
[; ;pic18f4520.h: 1097: unsigned LATB1 :1;
[; ;pic18f4520.h: 1098: unsigned LATB2 :1;
[; ;pic18f4520.h: 1099: unsigned LATB3 :1;
[; ;pic18f4520.h: 1100: unsigned LATB4 :1;
[; ;pic18f4520.h: 1101: unsigned LATB5 :1;
[; ;pic18f4520.h: 1102: unsigned LATB6 :1;
[; ;pic18f4520.h: 1103: unsigned LATB7 :1;
[; ;pic18f4520.h: 1104: };
[; ;pic18f4520.h: 1105: struct {
[; ;pic18f4520.h: 1106: unsigned LB0 :1;
[; ;pic18f4520.h: 1107: unsigned LB1 :1;
[; ;pic18f4520.h: 1108: unsigned LB2 :1;
[; ;pic18f4520.h: 1109: unsigned LB3 :1;
[; ;pic18f4520.h: 1110: unsigned LB4 :1;
[; ;pic18f4520.h: 1111: unsigned LB5 :1;
[; ;pic18f4520.h: 1112: unsigned LB6 :1;
[; ;pic18f4520.h: 1113: unsigned LB7 :1;
[; ;pic18f4520.h: 1114: };
[; ;pic18f4520.h: 1115: } LATBbits_t;
[; ;pic18f4520.h: 1116: extern volatile LATBbits_t LATBbits __at(0xF8A);
[; ;pic18f4520.h: 1201: extern volatile unsigned char LATC __at(0xF8B);
"1203
[; ;pic18f4520.h: 1203: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4520.h: 1206: typedef union {
[; ;pic18f4520.h: 1207: struct {
[; ;pic18f4520.h: 1208: unsigned LATC0 :1;
[; ;pic18f4520.h: 1209: unsigned LATC1 :1;
[; ;pic18f4520.h: 1210: unsigned LATC2 :1;
[; ;pic18f4520.h: 1211: unsigned LATC3 :1;
[; ;pic18f4520.h: 1212: unsigned LATC4 :1;
[; ;pic18f4520.h: 1213: unsigned LATC5 :1;
[; ;pic18f4520.h: 1214: unsigned LATC6 :1;
[; ;pic18f4520.h: 1215: unsigned LATC7 :1;
[; ;pic18f4520.h: 1216: };
[; ;pic18f4520.h: 1217: struct {
[; ;pic18f4520.h: 1218: unsigned LC0 :1;
[; ;pic18f4520.h: 1219: unsigned LC1 :1;
[; ;pic18f4520.h: 1220: unsigned LC2 :1;
[; ;pic18f4520.h: 1221: unsigned LC3 :1;
[; ;pic18f4520.h: 1222: unsigned LC4 :1;
[; ;pic18f4520.h: 1223: unsigned LC5 :1;
[; ;pic18f4520.h: 1224: unsigned LC6 :1;
[; ;pic18f4520.h: 1225: unsigned LC7 :1;
[; ;pic18f4520.h: 1226: };
[; ;pic18f4520.h: 1227: } LATCbits_t;
[; ;pic18f4520.h: 1228: extern volatile LATCbits_t LATCbits __at(0xF8B);
[; ;pic18f4520.h: 1313: extern volatile unsigned char LATD __at(0xF8C);
"1315
[; ;pic18f4520.h: 1315: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4520.h: 1318: typedef union {
[; ;pic18f4520.h: 1319: struct {
[; ;pic18f4520.h: 1320: unsigned LATD0 :1;
[; ;pic18f4520.h: 1321: unsigned LATD1 :1;
[; ;pic18f4520.h: 1322: unsigned LATD2 :1;
[; ;pic18f4520.h: 1323: unsigned LATD3 :1;
[; ;pic18f4520.h: 1324: unsigned LATD4 :1;
[; ;pic18f4520.h: 1325: unsigned LATD5 :1;
[; ;pic18f4520.h: 1326: unsigned LATD6 :1;
[; ;pic18f4520.h: 1327: unsigned LATD7 :1;
[; ;pic18f4520.h: 1328: };
[; ;pic18f4520.h: 1329: struct {
[; ;pic18f4520.h: 1330: unsigned LD0 :1;
[; ;pic18f4520.h: 1331: unsigned LD1 :1;
[; ;pic18f4520.h: 1332: unsigned LD2 :1;
[; ;pic18f4520.h: 1333: unsigned LD3 :1;
[; ;pic18f4520.h: 1334: unsigned LD4 :1;
[; ;pic18f4520.h: 1335: unsigned LD5 :1;
[; ;pic18f4520.h: 1336: unsigned LD6 :1;
[; ;pic18f4520.h: 1337: unsigned LD7 :1;
[; ;pic18f4520.h: 1338: };
[; ;pic18f4520.h: 1339: } LATDbits_t;
[; ;pic18f4520.h: 1340: extern volatile LATDbits_t LATDbits __at(0xF8C);
[; ;pic18f4520.h: 1425: extern volatile unsigned char LATE __at(0xF8D);
"1427
[; ;pic18f4520.h: 1427: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4520.h: 1430: typedef union {
[; ;pic18f4520.h: 1431: struct {
[; ;pic18f4520.h: 1432: unsigned LATE0 :1;
[; ;pic18f4520.h: 1433: unsigned LATE1 :1;
[; ;pic18f4520.h: 1434: unsigned LATE2 :1;
[; ;pic18f4520.h: 1435: };
[; ;pic18f4520.h: 1436: struct {
[; ;pic18f4520.h: 1437: unsigned LE0 :1;
[; ;pic18f4520.h: 1438: unsigned LE1 :1;
[; ;pic18f4520.h: 1439: unsigned LE2 :1;
[; ;pic18f4520.h: 1440: };
[; ;pic18f4520.h: 1441: } LATEbits_t;
[; ;pic18f4520.h: 1442: extern volatile LATEbits_t LATEbits __at(0xF8D);
[; ;pic18f4520.h: 1477: extern volatile unsigned char TRISA __at(0xF92);
"1479
[; ;pic18f4520.h: 1479: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4520.h: 1482: extern volatile unsigned char DDRA __at(0xF92);
"1484
[; ;pic18f4520.h: 1484: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4520.h: 1487: typedef union {
[; ;pic18f4520.h: 1488: struct {
[; ;pic18f4520.h: 1489: unsigned TRISA0 :1;
[; ;pic18f4520.h: 1490: unsigned TRISA1 :1;
[; ;pic18f4520.h: 1491: unsigned TRISA2 :1;
[; ;pic18f4520.h: 1492: unsigned TRISA3 :1;
[; ;pic18f4520.h: 1493: unsigned TRISA4 :1;
[; ;pic18f4520.h: 1494: unsigned TRISA5 :1;
[; ;pic18f4520.h: 1495: unsigned TRISA6 :1;
[; ;pic18f4520.h: 1496: unsigned TRISA7 :1;
[; ;pic18f4520.h: 1497: };
[; ;pic18f4520.h: 1498: struct {
[; ;pic18f4520.h: 1499: unsigned RA0 :1;
[; ;pic18f4520.h: 1500: unsigned RA1 :1;
[; ;pic18f4520.h: 1501: unsigned RA2 :1;
[; ;pic18f4520.h: 1502: unsigned RA3 :1;
[; ;pic18f4520.h: 1503: unsigned RA4 :1;
[; ;pic18f4520.h: 1504: unsigned RA5 :1;
[; ;pic18f4520.h: 1505: unsigned RA6 :1;
[; ;pic18f4520.h: 1506: unsigned RA7 :1;
[; ;pic18f4520.h: 1507: };
[; ;pic18f4520.h: 1508: } TRISAbits_t;
[; ;pic18f4520.h: 1509: extern volatile TRISAbits_t TRISAbits __at(0xF92);
[; ;pic18f4520.h: 1592: typedef union {
[; ;pic18f4520.h: 1593: struct {
[; ;pic18f4520.h: 1594: unsigned TRISA0 :1;
[; ;pic18f4520.h: 1595: unsigned TRISA1 :1;
[; ;pic18f4520.h: 1596: unsigned TRISA2 :1;
[; ;pic18f4520.h: 1597: unsigned TRISA3 :1;
[; ;pic18f4520.h: 1598: unsigned TRISA4 :1;
[; ;pic18f4520.h: 1599: unsigned TRISA5 :1;
[; ;pic18f4520.h: 1600: unsigned TRISA6 :1;
[; ;pic18f4520.h: 1601: unsigned TRISA7 :1;
[; ;pic18f4520.h: 1602: };
[; ;pic18f4520.h: 1603: struct {
[; ;pic18f4520.h: 1604: unsigned RA0 :1;
[; ;pic18f4520.h: 1605: unsigned RA1 :1;
[; ;pic18f4520.h: 1606: unsigned RA2 :1;
[; ;pic18f4520.h: 1607: unsigned RA3 :1;
[; ;pic18f4520.h: 1608: unsigned RA4 :1;
[; ;pic18f4520.h: 1609: unsigned RA5 :1;
[; ;pic18f4520.h: 1610: unsigned RA6 :1;
[; ;pic18f4520.h: 1611: unsigned RA7 :1;
[; ;pic18f4520.h: 1612: };
[; ;pic18f4520.h: 1613: } DDRAbits_t;
[; ;pic18f4520.h: 1614: extern volatile DDRAbits_t DDRAbits __at(0xF92);
[; ;pic18f4520.h: 1699: extern volatile unsigned char TRISB __at(0xF93);
"1701
[; ;pic18f4520.h: 1701: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4520.h: 1704: extern volatile unsigned char DDRB __at(0xF93);
"1706
[; ;pic18f4520.h: 1706: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4520.h: 1709: typedef union {
[; ;pic18f4520.h: 1710: struct {
[; ;pic18f4520.h: 1711: unsigned TRISB0 :1;
[; ;pic18f4520.h: 1712: unsigned TRISB1 :1;
[; ;pic18f4520.h: 1713: unsigned TRISB2 :1;
[; ;pic18f4520.h: 1714: unsigned TRISB3 :1;
[; ;pic18f4520.h: 1715: unsigned TRISB4 :1;
[; ;pic18f4520.h: 1716: unsigned TRISB5 :1;
[; ;pic18f4520.h: 1717: unsigned TRISB6 :1;
[; ;pic18f4520.h: 1718: unsigned TRISB7 :1;
[; ;pic18f4520.h: 1719: };
[; ;pic18f4520.h: 1720: struct {
[; ;pic18f4520.h: 1721: unsigned RB0 :1;
[; ;pic18f4520.h: 1722: unsigned RB1 :1;
[; ;pic18f4520.h: 1723: unsigned RB2 :1;
[; ;pic18f4520.h: 1724: unsigned RB3 :1;
[; ;pic18f4520.h: 1725: unsigned RB4 :1;
[; ;pic18f4520.h: 1726: unsigned RB5 :1;
[; ;pic18f4520.h: 1727: unsigned RB6 :1;
[; ;pic18f4520.h: 1728: unsigned RB7 :1;
[; ;pic18f4520.h: 1729: };
[; ;pic18f4520.h: 1730: } TRISBbits_t;
[; ;pic18f4520.h: 1731: extern volatile TRISBbits_t TRISBbits __at(0xF93);
[; ;pic18f4520.h: 1814: typedef union {
[; ;pic18f4520.h: 1815: struct {
[; ;pic18f4520.h: 1816: unsigned TRISB0 :1;
[; ;pic18f4520.h: 1817: unsigned TRISB1 :1;
[; ;pic18f4520.h: 1818: unsigned TRISB2 :1;
[; ;pic18f4520.h: 1819: unsigned TRISB3 :1;
[; ;pic18f4520.h: 1820: unsigned TRISB4 :1;
[; ;pic18f4520.h: 1821: unsigned TRISB5 :1;
[; ;pic18f4520.h: 1822: unsigned TRISB6 :1;
[; ;pic18f4520.h: 1823: unsigned TRISB7 :1;
[; ;pic18f4520.h: 1824: };
[; ;pic18f4520.h: 1825: struct {
[; ;pic18f4520.h: 1826: unsigned RB0 :1;
[; ;pic18f4520.h: 1827: unsigned RB1 :1;
[; ;pic18f4520.h: 1828: unsigned RB2 :1;
[; ;pic18f4520.h: 1829: unsigned RB3 :1;
[; ;pic18f4520.h: 1830: unsigned RB4 :1;
[; ;pic18f4520.h: 1831: unsigned RB5 :1;
[; ;pic18f4520.h: 1832: unsigned RB6 :1;
[; ;pic18f4520.h: 1833: unsigned RB7 :1;
[; ;pic18f4520.h: 1834: };
[; ;pic18f4520.h: 1835: } DDRBbits_t;
[; ;pic18f4520.h: 1836: extern volatile DDRBbits_t DDRBbits __at(0xF93);
[; ;pic18f4520.h: 1921: extern volatile unsigned char TRISC __at(0xF94);
"1923
[; ;pic18f4520.h: 1923: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4520.h: 1926: extern volatile unsigned char DDRC __at(0xF94);
"1928
[; ;pic18f4520.h: 1928: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4520.h: 1931: typedef union {
[; ;pic18f4520.h: 1932: struct {
[; ;pic18f4520.h: 1933: unsigned TRISC0 :1;
[; ;pic18f4520.h: 1934: unsigned TRISC1 :1;
[; ;pic18f4520.h: 1935: unsigned TRISC2 :1;
[; ;pic18f4520.h: 1936: unsigned TRISC3 :1;
[; ;pic18f4520.h: 1937: unsigned TRISC4 :1;
[; ;pic18f4520.h: 1938: unsigned TRISC5 :1;
[; ;pic18f4520.h: 1939: unsigned TRISC6 :1;
[; ;pic18f4520.h: 1940: unsigned TRISC7 :1;
[; ;pic18f4520.h: 1941: };
[; ;pic18f4520.h: 1942: struct {
[; ;pic18f4520.h: 1943: unsigned RC0 :1;
[; ;pic18f4520.h: 1944: unsigned RC1 :1;
[; ;pic18f4520.h: 1945: unsigned RC2 :1;
[; ;pic18f4520.h: 1946: unsigned RC3 :1;
[; ;pic18f4520.h: 1947: unsigned RC4 :1;
[; ;pic18f4520.h: 1948: unsigned RC5 :1;
[; ;pic18f4520.h: 1949: unsigned RC6 :1;
[; ;pic18f4520.h: 1950: unsigned RC7 :1;
[; ;pic18f4520.h: 1951: };
[; ;pic18f4520.h: 1952: } TRISCbits_t;
[; ;pic18f4520.h: 1953: extern volatile TRISCbits_t TRISCbits __at(0xF94);
[; ;pic18f4520.h: 2036: typedef union {
[; ;pic18f4520.h: 2037: struct {
[; ;pic18f4520.h: 2038: unsigned TRISC0 :1;
[; ;pic18f4520.h: 2039: unsigned TRISC1 :1;
[; ;pic18f4520.h: 2040: unsigned TRISC2 :1;
[; ;pic18f4520.h: 2041: unsigned TRISC3 :1;
[; ;pic18f4520.h: 2042: unsigned TRISC4 :1;
[; ;pic18f4520.h: 2043: unsigned TRISC5 :1;
[; ;pic18f4520.h: 2044: unsigned TRISC6 :1;
[; ;pic18f4520.h: 2045: unsigned TRISC7 :1;
[; ;pic18f4520.h: 2046: };
[; ;pic18f4520.h: 2047: struct {
[; ;pic18f4520.h: 2048: unsigned RC0 :1;
[; ;pic18f4520.h: 2049: unsigned RC1 :1;
[; ;pic18f4520.h: 2050: unsigned RC2 :1;
[; ;pic18f4520.h: 2051: unsigned RC3 :1;
[; ;pic18f4520.h: 2052: unsigned RC4 :1;
[; ;pic18f4520.h: 2053: unsigned RC5 :1;
[; ;pic18f4520.h: 2054: unsigned RC6 :1;
[; ;pic18f4520.h: 2055: unsigned RC7 :1;
[; ;pic18f4520.h: 2056: };
[; ;pic18f4520.h: 2057: } DDRCbits_t;
[; ;pic18f4520.h: 2058: extern volatile DDRCbits_t DDRCbits __at(0xF94);
[; ;pic18f4520.h: 2143: extern volatile unsigned char TRISD __at(0xF95);
"2145
[; ;pic18f4520.h: 2145: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4520.h: 2148: extern volatile unsigned char DDRD __at(0xF95);
"2150
[; ;pic18f4520.h: 2150: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4520.h: 2153: typedef union {
[; ;pic18f4520.h: 2154: struct {
[; ;pic18f4520.h: 2155: unsigned TRISD0 :1;
[; ;pic18f4520.h: 2156: unsigned TRISD1 :1;
[; ;pic18f4520.h: 2157: unsigned TRISD2 :1;
[; ;pic18f4520.h: 2158: unsigned TRISD3 :1;
[; ;pic18f4520.h: 2159: unsigned TRISD4 :1;
[; ;pic18f4520.h: 2160: unsigned TRISD5 :1;
[; ;pic18f4520.h: 2161: unsigned TRISD6 :1;
[; ;pic18f4520.h: 2162: unsigned TRISD7 :1;
[; ;pic18f4520.h: 2163: };
[; ;pic18f4520.h: 2164: struct {
[; ;pic18f4520.h: 2165: unsigned RD0 :1;
[; ;pic18f4520.h: 2166: unsigned RD1 :1;
[; ;pic18f4520.h: 2167: unsigned RD2 :1;
[; ;pic18f4520.h: 2168: unsigned RD3 :1;
[; ;pic18f4520.h: 2169: unsigned RD4 :1;
[; ;pic18f4520.h: 2170: unsigned RD5 :1;
[; ;pic18f4520.h: 2171: unsigned RD6 :1;
[; ;pic18f4520.h: 2172: unsigned RD7 :1;
[; ;pic18f4520.h: 2173: };
[; ;pic18f4520.h: 2174: } TRISDbits_t;
[; ;pic18f4520.h: 2175: extern volatile TRISDbits_t TRISDbits __at(0xF95);
[; ;pic18f4520.h: 2258: typedef union {
[; ;pic18f4520.h: 2259: struct {
[; ;pic18f4520.h: 2260: unsigned TRISD0 :1;
[; ;pic18f4520.h: 2261: unsigned TRISD1 :1;
[; ;pic18f4520.h: 2262: unsigned TRISD2 :1;
[; ;pic18f4520.h: 2263: unsigned TRISD3 :1;
[; ;pic18f4520.h: 2264: unsigned TRISD4 :1;
[; ;pic18f4520.h: 2265: unsigned TRISD5 :1;
[; ;pic18f4520.h: 2266: unsigned TRISD6 :1;
[; ;pic18f4520.h: 2267: unsigned TRISD7 :1;
[; ;pic18f4520.h: 2268: };
[; ;pic18f4520.h: 2269: struct {
[; ;pic18f4520.h: 2270: unsigned RD0 :1;
[; ;pic18f4520.h: 2271: unsigned RD1 :1;
[; ;pic18f4520.h: 2272: unsigned RD2 :1;
[; ;pic18f4520.h: 2273: unsigned RD3 :1;
[; ;pic18f4520.h: 2274: unsigned RD4 :1;
[; ;pic18f4520.h: 2275: unsigned RD5 :1;
[; ;pic18f4520.h: 2276: unsigned RD6 :1;
[; ;pic18f4520.h: 2277: unsigned RD7 :1;
[; ;pic18f4520.h: 2278: };
[; ;pic18f4520.h: 2279: } DDRDbits_t;
[; ;pic18f4520.h: 2280: extern volatile DDRDbits_t DDRDbits __at(0xF95);
[; ;pic18f4520.h: 2365: extern volatile unsigned char TRISE __at(0xF96);
"2367
[; ;pic18f4520.h: 2367: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4520.h: 2370: extern volatile unsigned char DDRE __at(0xF96);
"2372
[; ;pic18f4520.h: 2372: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4520.h: 2375: typedef union {
[; ;pic18f4520.h: 2376: struct {
[; ;pic18f4520.h: 2377: unsigned TRISE0 :1;
[; ;pic18f4520.h: 2378: unsigned TRISE1 :1;
[; ;pic18f4520.h: 2379: unsigned TRISE2 :1;
[; ;pic18f4520.h: 2380: unsigned :1;
[; ;pic18f4520.h: 2381: unsigned PSPMODE :1;
[; ;pic18f4520.h: 2382: unsigned IBOV :1;
[; ;pic18f4520.h: 2383: unsigned OBF :1;
[; ;pic18f4520.h: 2384: unsigned IBF :1;
[; ;pic18f4520.h: 2385: };
[; ;pic18f4520.h: 2386: struct {
[; ;pic18f4520.h: 2387: unsigned RE0 :1;
[; ;pic18f4520.h: 2388: unsigned RE1 :1;
[; ;pic18f4520.h: 2389: unsigned RE2 :1;
[; ;pic18f4520.h: 2390: unsigned RE3 :1;
[; ;pic18f4520.h: 2391: };
[; ;pic18f4520.h: 2392: } TRISEbits_t;
[; ;pic18f4520.h: 2393: extern volatile TRISEbits_t TRISEbits __at(0xF96);
[; ;pic18f4520.h: 2451: typedef union {
[; ;pic18f4520.h: 2452: struct {
[; ;pic18f4520.h: 2453: unsigned TRISE0 :1;
[; ;pic18f4520.h: 2454: unsigned TRISE1 :1;
[; ;pic18f4520.h: 2455: unsigned TRISE2 :1;
[; ;pic18f4520.h: 2456: unsigned :1;
[; ;pic18f4520.h: 2457: unsigned PSPMODE :1;
[; ;pic18f4520.h: 2458: unsigned IBOV :1;
[; ;pic18f4520.h: 2459: unsigned OBF :1;
[; ;pic18f4520.h: 2460: unsigned IBF :1;
[; ;pic18f4520.h: 2461: };
[; ;pic18f4520.h: 2462: struct {
[; ;pic18f4520.h: 2463: unsigned RE0 :1;
[; ;pic18f4520.h: 2464: unsigned RE1 :1;
[; ;pic18f4520.h: 2465: unsigned RE2 :1;
[; ;pic18f4520.h: 2466: unsigned RE3 :1;
[; ;pic18f4520.h: 2467: };
[; ;pic18f4520.h: 2468: } DDREbits_t;
[; ;pic18f4520.h: 2469: extern volatile DDREbits_t DDREbits __at(0xF96);
[; ;pic18f4520.h: 2529: extern volatile unsigned char OSCTUNE __at(0xF9B);
"2531
[; ;pic18f4520.h: 2531: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4520.h: 2534: typedef union {
[; ;pic18f4520.h: 2535: struct {
[; ;pic18f4520.h: 2536: unsigned TUN :5;
[; ;pic18f4520.h: 2537: unsigned :1;
[; ;pic18f4520.h: 2538: unsigned PLLEN :1;
[; ;pic18f4520.h: 2539: unsigned INTSRC :1;
[; ;pic18f4520.h: 2540: };
[; ;pic18f4520.h: 2541: struct {
[; ;pic18f4520.h: 2542: unsigned TUN0 :1;
[; ;pic18f4520.h: 2543: unsigned TUN1 :1;
[; ;pic18f4520.h: 2544: unsigned TUN2 :1;
[; ;pic18f4520.h: 2545: unsigned TUN3 :1;
[; ;pic18f4520.h: 2546: unsigned TUN4 :1;
[; ;pic18f4520.h: 2547: };
[; ;pic18f4520.h: 2548: } OSCTUNEbits_t;
[; ;pic18f4520.h: 2549: extern volatile OSCTUNEbits_t OSCTUNEbits __at(0xF9B);
[; ;pic18f4520.h: 2594: extern volatile unsigned char PIE1 __at(0xF9D);
"2596
[; ;pic18f4520.h: 2596: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4520.h: 2599: typedef union {
[; ;pic18f4520.h: 2600: struct {
[; ;pic18f4520.h: 2601: unsigned TMR1IE :1;
[; ;pic18f4520.h: 2602: unsigned TMR2IE :1;
[; ;pic18f4520.h: 2603: unsigned CCP1IE :1;
[; ;pic18f4520.h: 2604: unsigned SSPIE :1;
[; ;pic18f4520.h: 2605: unsigned TXIE :1;
[; ;pic18f4520.h: 2606: unsigned RCIE :1;
[; ;pic18f4520.h: 2607: unsigned ADIE :1;
[; ;pic18f4520.h: 2608: unsigned PSPIE :1;
[; ;pic18f4520.h: 2609: };
[; ;pic18f4520.h: 2610: struct {
[; ;pic18f4520.h: 2611: unsigned :4;
[; ;pic18f4520.h: 2612: unsigned TX1IE :1;
[; ;pic18f4520.h: 2613: unsigned RC1IE :1;
[; ;pic18f4520.h: 2614: };
[; ;pic18f4520.h: 2615: } PIE1bits_t;
[; ;pic18f4520.h: 2616: extern volatile PIE1bits_t PIE1bits __at(0xF9D);
[; ;pic18f4520.h: 2671: extern volatile unsigned char PIR1 __at(0xF9E);
"2673
[; ;pic18f4520.h: 2673: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4520.h: 2676: typedef union {
[; ;pic18f4520.h: 2677: struct {
[; ;pic18f4520.h: 2678: unsigned TMR1IF :1;
[; ;pic18f4520.h: 2679: unsigned TMR2IF :1;
[; ;pic18f4520.h: 2680: unsigned CCP1IF :1;
[; ;pic18f4520.h: 2681: unsigned SSPIF :1;
[; ;pic18f4520.h: 2682: unsigned TXIF :1;
[; ;pic18f4520.h: 2683: unsigned RCIF :1;
[; ;pic18f4520.h: 2684: unsigned ADIF :1;
[; ;pic18f4520.h: 2685: unsigned PSPIF :1;
[; ;pic18f4520.h: 2686: };
[; ;pic18f4520.h: 2687: struct {
[; ;pic18f4520.h: 2688: unsigned :4;
[; ;pic18f4520.h: 2689: unsigned TX1IF :1;
[; ;pic18f4520.h: 2690: unsigned RC1IF :1;
[; ;pic18f4520.h: 2691: };
[; ;pic18f4520.h: 2692: } PIR1bits_t;
[; ;pic18f4520.h: 2693: extern volatile PIR1bits_t PIR1bits __at(0xF9E);
[; ;pic18f4520.h: 2748: extern volatile unsigned char IPR1 __at(0xF9F);
"2750
[; ;pic18f4520.h: 2750: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4520.h: 2753: typedef union {
[; ;pic18f4520.h: 2754: struct {
[; ;pic18f4520.h: 2755: unsigned TMR1IP :1;
[; ;pic18f4520.h: 2756: unsigned TMR2IP :1;
[; ;pic18f4520.h: 2757: unsigned CCP1IP :1;
[; ;pic18f4520.h: 2758: unsigned SSPIP :1;
[; ;pic18f4520.h: 2759: unsigned TXIP :1;
[; ;pic18f4520.h: 2760: unsigned RCIP :1;
[; ;pic18f4520.h: 2761: unsigned ADIP :1;
[; ;pic18f4520.h: 2762: unsigned PSPIP :1;
[; ;pic18f4520.h: 2763: };
[; ;pic18f4520.h: 2764: struct {
[; ;pic18f4520.h: 2765: unsigned :4;
[; ;pic18f4520.h: 2766: unsigned TX1IP :1;
[; ;pic18f4520.h: 2767: unsigned RC1IP :1;
[; ;pic18f4520.h: 2768: };
[; ;pic18f4520.h: 2769: } IPR1bits_t;
[; ;pic18f4520.h: 2770: extern volatile IPR1bits_t IPR1bits __at(0xF9F);
[; ;pic18f4520.h: 2825: extern volatile unsigned char PIE2 __at(0xFA0);
"2827
[; ;pic18f4520.h: 2827: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4520.h: 2830: typedef union {
[; ;pic18f4520.h: 2831: struct {
[; ;pic18f4520.h: 2832: unsigned CCP2IE :1;
[; ;pic18f4520.h: 2833: unsigned TMR3IE :1;
[; ;pic18f4520.h: 2834: unsigned HLVDIE :1;
[; ;pic18f4520.h: 2835: unsigned BCLIE :1;
[; ;pic18f4520.h: 2836: unsigned EEIE :1;
[; ;pic18f4520.h: 2837: unsigned :1;
[; ;pic18f4520.h: 2838: unsigned CMIE :1;
[; ;pic18f4520.h: 2839: unsigned OSCFIE :1;
[; ;pic18f4520.h: 2840: };
[; ;pic18f4520.h: 2841: struct {
[; ;pic18f4520.h: 2842: unsigned :2;
[; ;pic18f4520.h: 2843: unsigned LVDIE :1;
[; ;pic18f4520.h: 2844: };
[; ;pic18f4520.h: 2845: } PIE2bits_t;
[; ;pic18f4520.h: 2846: extern volatile PIE2bits_t PIE2bits __at(0xFA0);
[; ;pic18f4520.h: 2891: extern volatile unsigned char PIR2 __at(0xFA1);
"2893
[; ;pic18f4520.h: 2893: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4520.h: 2896: typedef union {
[; ;pic18f4520.h: 2897: struct {
[; ;pic18f4520.h: 2898: unsigned CCP2IF :1;
[; ;pic18f4520.h: 2899: unsigned TMR3IF :1;
[; ;pic18f4520.h: 2900: unsigned HLVDIF :1;
[; ;pic18f4520.h: 2901: unsigned BCLIF :1;
[; ;pic18f4520.h: 2902: unsigned EEIF :1;
[; ;pic18f4520.h: 2903: unsigned :1;
[; ;pic18f4520.h: 2904: unsigned CMIF :1;
[; ;pic18f4520.h: 2905: unsigned OSCFIF :1;
[; ;pic18f4520.h: 2906: };
[; ;pic18f4520.h: 2907: struct {
[; ;pic18f4520.h: 2908: unsigned :2;
[; ;pic18f4520.h: 2909: unsigned LVDIF :1;
[; ;pic18f4520.h: 2910: };
[; ;pic18f4520.h: 2911: } PIR2bits_t;
[; ;pic18f4520.h: 2912: extern volatile PIR2bits_t PIR2bits __at(0xFA1);
[; ;pic18f4520.h: 2957: extern volatile unsigned char IPR2 __at(0xFA2);
"2959
[; ;pic18f4520.h: 2959: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4520.h: 2962: typedef union {
[; ;pic18f4520.h: 2963: struct {
[; ;pic18f4520.h: 2964: unsigned CCP2IP :1;
[; ;pic18f4520.h: 2965: unsigned TMR3IP :1;
[; ;pic18f4520.h: 2966: unsigned HLVDIP :1;
[; ;pic18f4520.h: 2967: unsigned BCLIP :1;
[; ;pic18f4520.h: 2968: unsigned EEIP :1;
[; ;pic18f4520.h: 2969: unsigned :1;
[; ;pic18f4520.h: 2970: unsigned CMIP :1;
[; ;pic18f4520.h: 2971: unsigned OSCFIP :1;
[; ;pic18f4520.h: 2972: };
[; ;pic18f4520.h: 2973: struct {
[; ;pic18f4520.h: 2974: unsigned :2;
[; ;pic18f4520.h: 2975: unsigned LVDIP :1;
[; ;pic18f4520.h: 2976: };
[; ;pic18f4520.h: 2977: } IPR2bits_t;
[; ;pic18f4520.h: 2978: extern volatile IPR2bits_t IPR2bits __at(0xFA2);
[; ;pic18f4520.h: 3023: extern volatile unsigned char EECON1 __at(0xFA6);
"3025
[; ;pic18f4520.h: 3025: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4520.h: 3028: typedef union {
[; ;pic18f4520.h: 3029: struct {
[; ;pic18f4520.h: 3030: unsigned RD :1;
[; ;pic18f4520.h: 3031: unsigned WR :1;
[; ;pic18f4520.h: 3032: unsigned WREN :1;
[; ;pic18f4520.h: 3033: unsigned WRERR :1;
[; ;pic18f4520.h: 3034: unsigned FREE :1;
[; ;pic18f4520.h: 3035: unsigned :1;
[; ;pic18f4520.h: 3036: unsigned CFGS :1;
[; ;pic18f4520.h: 3037: unsigned EEPGD :1;
[; ;pic18f4520.h: 3038: };
[; ;pic18f4520.h: 3039: struct {
[; ;pic18f4520.h: 3040: unsigned :6;
[; ;pic18f4520.h: 3041: unsigned EEFS :1;
[; ;pic18f4520.h: 3042: };
[; ;pic18f4520.h: 3043: } EECON1bits_t;
[; ;pic18f4520.h: 3044: extern volatile EECON1bits_t EECON1bits __at(0xFA6);
[; ;pic18f4520.h: 3089: extern volatile unsigned char EECON2 __at(0xFA7);
"3091
[; ;pic18f4520.h: 3091: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4520.h: 3096: extern volatile unsigned char EEDATA __at(0xFA8);
"3098
[; ;pic18f4520.h: 3098: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4520.h: 3103: extern volatile unsigned char EEADR __at(0xFA9);
"3105
[; ;pic18f4520.h: 3105: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4520.h: 3110: extern volatile unsigned char RCSTA __at(0xFAB);
"3112
[; ;pic18f4520.h: 3112: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4520.h: 3115: extern volatile unsigned char RCSTA1 __at(0xFAB);
"3117
[; ;pic18f4520.h: 3117: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4520.h: 3120: typedef union {
[; ;pic18f4520.h: 3121: struct {
[; ;pic18f4520.h: 3122: unsigned RX9D :1;
[; ;pic18f4520.h: 3123: unsigned OERR :1;
[; ;pic18f4520.h: 3124: unsigned FERR :1;
[; ;pic18f4520.h: 3125: unsigned ADDEN :1;
[; ;pic18f4520.h: 3126: unsigned CREN :1;
[; ;pic18f4520.h: 3127: unsigned SREN :1;
[; ;pic18f4520.h: 3128: unsigned RX9 :1;
[; ;pic18f4520.h: 3129: unsigned SPEN :1;
[; ;pic18f4520.h: 3130: };
[; ;pic18f4520.h: 3131: struct {
[; ;pic18f4520.h: 3132: unsigned :3;
[; ;pic18f4520.h: 3133: unsigned ADEN :1;
[; ;pic18f4520.h: 3134: };
[; ;pic18f4520.h: 3135: struct {
[; ;pic18f4520.h: 3136: unsigned :5;
[; ;pic18f4520.h: 3137: unsigned SRENA :1;
[; ;pic18f4520.h: 3138: };
[; ;pic18f4520.h: 3139: struct {
[; ;pic18f4520.h: 3140: unsigned :6;
[; ;pic18f4520.h: 3141: unsigned RC8_9 :1;
[; ;pic18f4520.h: 3142: };
[; ;pic18f4520.h: 3143: struct {
[; ;pic18f4520.h: 3144: unsigned :6;
[; ;pic18f4520.h: 3145: unsigned RC9 :1;
[; ;pic18f4520.h: 3146: };
[; ;pic18f4520.h: 3147: struct {
[; ;pic18f4520.h: 3148: unsigned RCD8 :1;
[; ;pic18f4520.h: 3149: };
[; ;pic18f4520.h: 3150: } RCSTAbits_t;
[; ;pic18f4520.h: 3151: extern volatile RCSTAbits_t RCSTAbits __at(0xFAB);
[; ;pic18f4520.h: 3219: typedef union {
[; ;pic18f4520.h: 3220: struct {
[; ;pic18f4520.h: 3221: unsigned RX9D :1;
[; ;pic18f4520.h: 3222: unsigned OERR :1;
[; ;pic18f4520.h: 3223: unsigned FERR :1;
[; ;pic18f4520.h: 3224: unsigned ADDEN :1;
[; ;pic18f4520.h: 3225: unsigned CREN :1;
[; ;pic18f4520.h: 3226: unsigned SREN :1;
[; ;pic18f4520.h: 3227: unsigned RX9 :1;
[; ;pic18f4520.h: 3228: unsigned SPEN :1;
[; ;pic18f4520.h: 3229: };
[; ;pic18f4520.h: 3230: struct {
[; ;pic18f4520.h: 3231: unsigned :3;
[; ;pic18f4520.h: 3232: unsigned ADEN :1;
[; ;pic18f4520.h: 3233: };
[; ;pic18f4520.h: 3234: struct {
[; ;pic18f4520.h: 3235: unsigned :5;
[; ;pic18f4520.h: 3236: unsigned SRENA :1;
[; ;pic18f4520.h: 3237: };
[; ;pic18f4520.h: 3238: struct {
[; ;pic18f4520.h: 3239: unsigned :6;
[; ;pic18f4520.h: 3240: unsigned RC8_9 :1;
[; ;pic18f4520.h: 3241: };
[; ;pic18f4520.h: 3242: struct {
[; ;pic18f4520.h: 3243: unsigned :6;
[; ;pic18f4520.h: 3244: unsigned RC9 :1;
[; ;pic18f4520.h: 3245: };
[; ;pic18f4520.h: 3246: struct {
[; ;pic18f4520.h: 3247: unsigned RCD8 :1;
[; ;pic18f4520.h: 3248: };
[; ;pic18f4520.h: 3249: } RCSTA1bits_t;
[; ;pic18f4520.h: 3250: extern volatile RCSTA1bits_t RCSTA1bits __at(0xFAB);
[; ;pic18f4520.h: 3320: extern volatile unsigned char TXSTA __at(0xFAC);
"3322
[; ;pic18f4520.h: 3322: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4520.h: 3325: extern volatile unsigned char TXSTA1 __at(0xFAC);
"3327
[; ;pic18f4520.h: 3327: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4520.h: 3330: typedef union {
[; ;pic18f4520.h: 3331: struct {
[; ;pic18f4520.h: 3332: unsigned TX9D :1;
[; ;pic18f4520.h: 3333: unsigned TRMT :1;
[; ;pic18f4520.h: 3334: unsigned BRGH :1;
[; ;pic18f4520.h: 3335: unsigned SENDB :1;
[; ;pic18f4520.h: 3336: unsigned SYNC :1;
[; ;pic18f4520.h: 3337: unsigned TXEN :1;
[; ;pic18f4520.h: 3338: unsigned TX9 :1;
[; ;pic18f4520.h: 3339: unsigned CSRC :1;
[; ;pic18f4520.h: 3340: };
[; ;pic18f4520.h: 3341: struct {
[; ;pic18f4520.h: 3342: unsigned TX9D1 :1;
[; ;pic18f4520.h: 3343: unsigned TRMT1 :1;
[; ;pic18f4520.h: 3344: unsigned BRGH1 :1;
[; ;pic18f4520.h: 3345: unsigned SENDB1 :1;
[; ;pic18f4520.h: 3346: unsigned SYNC1 :1;
[; ;pic18f4520.h: 3347: unsigned TXEN1 :1;
[; ;pic18f4520.h: 3348: unsigned TX91 :1;
[; ;pic18f4520.h: 3349: unsigned CSRC1 :1;
[; ;pic18f4520.h: 3350: };
[; ;pic18f4520.h: 3351: struct {
[; ;pic18f4520.h: 3352: unsigned :6;
[; ;pic18f4520.h: 3353: unsigned TX8_9 :1;
[; ;pic18f4520.h: 3354: };
[; ;pic18f4520.h: 3355: struct {
[; ;pic18f4520.h: 3356: unsigned TXD8 :1;
[; ;pic18f4520.h: 3357: };
[; ;pic18f4520.h: 3358: } TXSTAbits_t;
[; ;pic18f4520.h: 3359: extern volatile TXSTAbits_t TXSTAbits __at(0xFAC);
[; ;pic18f4520.h: 3452: typedef union {
[; ;pic18f4520.h: 3453: struct {
[; ;pic18f4520.h: 3454: unsigned TX9D :1;
[; ;pic18f4520.h: 3455: unsigned TRMT :1;
[; ;pic18f4520.h: 3456: unsigned BRGH :1;
[; ;pic18f4520.h: 3457: unsigned SENDB :1;
[; ;pic18f4520.h: 3458: unsigned SYNC :1;
[; ;pic18f4520.h: 3459: unsigned TXEN :1;
[; ;pic18f4520.h: 3460: unsigned TX9 :1;
[; ;pic18f4520.h: 3461: unsigned CSRC :1;
[; ;pic18f4520.h: 3462: };
[; ;pic18f4520.h: 3463: struct {
[; ;pic18f4520.h: 3464: unsigned TX9D1 :1;
[; ;pic18f4520.h: 3465: unsigned TRMT1 :1;
[; ;pic18f4520.h: 3466: unsigned BRGH1 :1;
[; ;pic18f4520.h: 3467: unsigned SENDB1 :1;
[; ;pic18f4520.h: 3468: unsigned SYNC1 :1;
[; ;pic18f4520.h: 3469: unsigned TXEN1 :1;
[; ;pic18f4520.h: 3470: unsigned TX91 :1;
[; ;pic18f4520.h: 3471: unsigned CSRC1 :1;
[; ;pic18f4520.h: 3472: };
[; ;pic18f4520.h: 3473: struct {
[; ;pic18f4520.h: 3474: unsigned :6;
[; ;pic18f4520.h: 3475: unsigned TX8_9 :1;
[; ;pic18f4520.h: 3476: };
[; ;pic18f4520.h: 3477: struct {
[; ;pic18f4520.h: 3478: unsigned TXD8 :1;
[; ;pic18f4520.h: 3479: };
[; ;pic18f4520.h: 3480: } TXSTA1bits_t;
[; ;pic18f4520.h: 3481: extern volatile TXSTA1bits_t TXSTA1bits __at(0xFAC);
[; ;pic18f4520.h: 3576: extern volatile unsigned char TXREG __at(0xFAD);
"3578
[; ;pic18f4520.h: 3578: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4520.h: 3581: extern volatile unsigned char TXREG1 __at(0xFAD);
"3583
[; ;pic18f4520.h: 3583: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4520.h: 3588: extern volatile unsigned char RCREG __at(0xFAE);
"3590
[; ;pic18f4520.h: 3590: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4520.h: 3593: extern volatile unsigned char RCREG1 __at(0xFAE);
"3595
[; ;pic18f4520.h: 3595: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4520.h: 3600: extern volatile unsigned char SPBRG __at(0xFAF);
"3602
[; ;pic18f4520.h: 3602: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4520.h: 3605: extern volatile unsigned char SPBRG1 __at(0xFAF);
"3607
[; ;pic18f4520.h: 3607: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4520.h: 3612: extern volatile unsigned char SPBRGH __at(0xFB0);
"3614
[; ;pic18f4520.h: 3614: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4520.h: 3619: extern volatile unsigned char T3CON __at(0xFB1);
"3621
[; ;pic18f4520.h: 3621: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4520.h: 3624: typedef union {
[; ;pic18f4520.h: 3625: struct {
[; ;pic18f4520.h: 3626: unsigned :2;
[; ;pic18f4520.h: 3627: unsigned NOT_T3SYNC :1;
[; ;pic18f4520.h: 3628: };
[; ;pic18f4520.h: 3629: struct {
[; ;pic18f4520.h: 3630: unsigned TMR3ON :1;
[; ;pic18f4520.h: 3631: unsigned TMR3CS :1;
[; ;pic18f4520.h: 3632: unsigned nT3SYNC :1;
[; ;pic18f4520.h: 3633: unsigned T3CCP1 :1;
[; ;pic18f4520.h: 3634: unsigned T3CKPS :2;
[; ;pic18f4520.h: 3635: unsigned T3CCP2 :1;
[; ;pic18f4520.h: 3636: unsigned RD16 :1;
[; ;pic18f4520.h: 3637: };
[; ;pic18f4520.h: 3638: struct {
[; ;pic18f4520.h: 3639: unsigned :2;
[; ;pic18f4520.h: 3640: unsigned T3SYNC :1;
[; ;pic18f4520.h: 3641: unsigned :1;
[; ;pic18f4520.h: 3642: unsigned T3CKPS0 :1;
[; ;pic18f4520.h: 3643: unsigned T3CKPS1 :1;
[; ;pic18f4520.h: 3644: };
[; ;pic18f4520.h: 3645: struct {
[; ;pic18f4520.h: 3646: unsigned :3;
[; ;pic18f4520.h: 3647: unsigned SOSCEN3 :1;
[; ;pic18f4520.h: 3648: unsigned :3;
[; ;pic18f4520.h: 3649: unsigned RD163 :1;
[; ;pic18f4520.h: 3650: };
[; ;pic18f4520.h: 3651: struct {
[; ;pic18f4520.h: 3652: unsigned :7;
[; ;pic18f4520.h: 3653: unsigned T3RD16 :1;
[; ;pic18f4520.h: 3654: };
[; ;pic18f4520.h: 3655: } T3CONbits_t;
[; ;pic18f4520.h: 3656: extern volatile T3CONbits_t T3CONbits __at(0xFB1);
[; ;pic18f4520.h: 3731: extern volatile unsigned short TMR3 __at(0xFB2);
"3733
[; ;pic18f4520.h: 3733: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4520.h: 3738: extern volatile unsigned char TMR3L __at(0xFB2);
"3740
[; ;pic18f4520.h: 3740: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4520.h: 3745: extern volatile unsigned char TMR3H __at(0xFB3);
"3747
[; ;pic18f4520.h: 3747: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4520.h: 3752: extern volatile unsigned char CMCON __at(0xFB4);
"3754
[; ;pic18f4520.h: 3754: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4520.h: 3757: typedef union {
[; ;pic18f4520.h: 3758: struct {
[; ;pic18f4520.h: 3759: unsigned CM :3;
[; ;pic18f4520.h: 3760: unsigned CIS :1;
[; ;pic18f4520.h: 3761: unsigned C1INV :1;
[; ;pic18f4520.h: 3762: unsigned C2INV :1;
[; ;pic18f4520.h: 3763: unsigned C1OUT :1;
[; ;pic18f4520.h: 3764: unsigned C2OUT :1;
[; ;pic18f4520.h: 3765: };
[; ;pic18f4520.h: 3766: struct {
[; ;pic18f4520.h: 3767: unsigned CM0 :1;
[; ;pic18f4520.h: 3768: unsigned CM1 :1;
[; ;pic18f4520.h: 3769: unsigned CM2 :1;
[; ;pic18f4520.h: 3770: };
[; ;pic18f4520.h: 3771: struct {
[; ;pic18f4520.h: 3772: unsigned CMEN0 :1;
[; ;pic18f4520.h: 3773: unsigned CMEN1 :1;
[; ;pic18f4520.h: 3774: unsigned CMEN2 :1;
[; ;pic18f4520.h: 3775: };
[; ;pic18f4520.h: 3776: } CMCONbits_t;
[; ;pic18f4520.h: 3777: extern volatile CMCONbits_t CMCONbits __at(0xFB4);
[; ;pic18f4520.h: 3842: extern volatile unsigned char CVRCON __at(0xFB5);
"3844
[; ;pic18f4520.h: 3844: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4520.h: 3847: typedef union {
[; ;pic18f4520.h: 3848: struct {
[; ;pic18f4520.h: 3849: unsigned CVR :4;
[; ;pic18f4520.h: 3850: unsigned CVRSS :1;
[; ;pic18f4520.h: 3851: unsigned CVRR :1;
[; ;pic18f4520.h: 3852: unsigned CVROE :1;
[; ;pic18f4520.h: 3853: unsigned CVREN :1;
[; ;pic18f4520.h: 3854: };
[; ;pic18f4520.h: 3855: struct {
[; ;pic18f4520.h: 3856: unsigned CVR0 :1;
[; ;pic18f4520.h: 3857: unsigned CVR1 :1;
[; ;pic18f4520.h: 3858: unsigned CVR2 :1;
[; ;pic18f4520.h: 3859: unsigned CVR3 :1;
[; ;pic18f4520.h: 3860: };
[; ;pic18f4520.h: 3861: struct {
[; ;pic18f4520.h: 3862: unsigned :6;
[; ;pic18f4520.h: 3863: unsigned CVROEN :1;
[; ;pic18f4520.h: 3864: };
[; ;pic18f4520.h: 3865: } CVRCONbits_t;
[; ;pic18f4520.h: 3866: extern volatile CVRCONbits_t CVRCONbits __at(0xFB5);
[; ;pic18f4520.h: 3921: extern volatile unsigned char ECCP1AS __at(0xFB6);
"3923
[; ;pic18f4520.h: 3923: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4520.h: 3926: extern volatile unsigned char ECCPAS __at(0xFB6);
"3928
[; ;pic18f4520.h: 3928: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f4520.h: 3931: typedef union {
[; ;pic18f4520.h: 3932: struct {
[; ;pic18f4520.h: 3933: unsigned PSSBD :2;
[; ;pic18f4520.h: 3934: unsigned PSSAC :2;
[; ;pic18f4520.h: 3935: unsigned ECCPAS :3;
[; ;pic18f4520.h: 3936: unsigned ECCPASE :1;
[; ;pic18f4520.h: 3937: };
[; ;pic18f4520.h: 3938: struct {
[; ;pic18f4520.h: 3939: unsigned PSSBD0 :1;
[; ;pic18f4520.h: 3940: unsigned PSSBD1 :1;
[; ;pic18f4520.h: 3941: unsigned PSSAC0 :1;
[; ;pic18f4520.h: 3942: unsigned PSSAC1 :1;
[; ;pic18f4520.h: 3943: unsigned ECCPAS0 :1;
[; ;pic18f4520.h: 3944: unsigned ECCPAS1 :1;
[; ;pic18f4520.h: 3945: unsigned ECCPAS2 :1;
[; ;pic18f4520.h: 3946: };
[; ;pic18f4520.h: 3947: } ECCP1ASbits_t;
[; ;pic18f4520.h: 3948: extern volatile ECCP1ASbits_t ECCP1ASbits __at(0xFB6);
[; ;pic18f4520.h: 4006: typedef union {
[; ;pic18f4520.h: 4007: struct {
[; ;pic18f4520.h: 4008: unsigned PSSBD :2;
[; ;pic18f4520.h: 4009: unsigned PSSAC :2;
[; ;pic18f4520.h: 4010: unsigned ECCPAS :3;
[; ;pic18f4520.h: 4011: unsigned ECCPASE :1;
[; ;pic18f4520.h: 4012: };
[; ;pic18f4520.h: 4013: struct {
[; ;pic18f4520.h: 4014: unsigned PSSBD0 :1;
[; ;pic18f4520.h: 4015: unsigned PSSBD1 :1;
[; ;pic18f4520.h: 4016: unsigned PSSAC0 :1;
[; ;pic18f4520.h: 4017: unsigned PSSAC1 :1;
[; ;pic18f4520.h: 4018: unsigned ECCPAS0 :1;
[; ;pic18f4520.h: 4019: unsigned ECCPAS1 :1;
[; ;pic18f4520.h: 4020: unsigned ECCPAS2 :1;
[; ;pic18f4520.h: 4021: };
[; ;pic18f4520.h: 4022: } ECCPASbits_t;
[; ;pic18f4520.h: 4023: extern volatile ECCPASbits_t ECCPASbits __at(0xFB6);
[; ;pic18f4520.h: 4083: extern volatile unsigned char PWM1CON __at(0xFB7);
"4085
[; ;pic18f4520.h: 4085: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f4520.h: 4088: extern volatile unsigned char ECCP1DEL __at(0xFB7);
"4090
[; ;pic18f4520.h: 4090: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4520.h: 4093: typedef union {
[; ;pic18f4520.h: 4094: struct {
[; ;pic18f4520.h: 4095: unsigned PDC :7;
[; ;pic18f4520.h: 4096: unsigned PRSEN :1;
[; ;pic18f4520.h: 4097: };
[; ;pic18f4520.h: 4098: struct {
[; ;pic18f4520.h: 4099: unsigned PDC0 :1;
[; ;pic18f4520.h: 4100: unsigned PDC1 :1;
[; ;pic18f4520.h: 4101: unsigned PDC2 :1;
[; ;pic18f4520.h: 4102: unsigned PDC3 :1;
[; ;pic18f4520.h: 4103: unsigned PDC4 :1;
[; ;pic18f4520.h: 4104: unsigned PDC5 :1;
[; ;pic18f4520.h: 4105: unsigned PDC6 :1;
[; ;pic18f4520.h: 4106: };
[; ;pic18f4520.h: 4107: } PWM1CONbits_t;
[; ;pic18f4520.h: 4108: extern volatile PWM1CONbits_t PWM1CONbits __at(0xFB7);
[; ;pic18f4520.h: 4156: typedef union {
[; ;pic18f4520.h: 4157: struct {
[; ;pic18f4520.h: 4158: unsigned PDC :7;
[; ;pic18f4520.h: 4159: unsigned PRSEN :1;
[; ;pic18f4520.h: 4160: };
[; ;pic18f4520.h: 4161: struct {
[; ;pic18f4520.h: 4162: unsigned PDC0 :1;
[; ;pic18f4520.h: 4163: unsigned PDC1 :1;
[; ;pic18f4520.h: 4164: unsigned PDC2 :1;
[; ;pic18f4520.h: 4165: unsigned PDC3 :1;
[; ;pic18f4520.h: 4166: unsigned PDC4 :1;
[; ;pic18f4520.h: 4167: unsigned PDC5 :1;
[; ;pic18f4520.h: 4168: unsigned PDC6 :1;
[; ;pic18f4520.h: 4169: };
[; ;pic18f4520.h: 4170: } ECCP1DELbits_t;
[; ;pic18f4520.h: 4171: extern volatile ECCP1DELbits_t ECCP1DELbits __at(0xFB7);
[; ;pic18f4520.h: 4221: extern volatile unsigned char BAUDCON __at(0xFB8);
"4223
[; ;pic18f4520.h: 4223: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4520.h: 4226: extern volatile unsigned char BAUDCTL __at(0xFB8);
"4228
[; ;pic18f4520.h: 4228: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4520.h: 4231: typedef union {
[; ;pic18f4520.h: 4232: struct {
[; ;pic18f4520.h: 4233: unsigned ABDEN :1;
[; ;pic18f4520.h: 4234: unsigned WUE :1;
[; ;pic18f4520.h: 4235: unsigned :1;
[; ;pic18f4520.h: 4236: unsigned BRG16 :1;
[; ;pic18f4520.h: 4237: unsigned TXCKP :1;
[; ;pic18f4520.h: 4238: unsigned RXDTP :1;
[; ;pic18f4520.h: 4239: unsigned RCIDL :1;
[; ;pic18f4520.h: 4240: unsigned ABDOVF :1;
[; ;pic18f4520.h: 4241: };
[; ;pic18f4520.h: 4242: struct {
[; ;pic18f4520.h: 4243: unsigned :4;
[; ;pic18f4520.h: 4244: unsigned SCKP :1;
[; ;pic18f4520.h: 4245: unsigned :1;
[; ;pic18f4520.h: 4246: unsigned RCMT :1;
[; ;pic18f4520.h: 4247: };
[; ;pic18f4520.h: 4248: struct {
[; ;pic18f4520.h: 4249: unsigned :5;
[; ;pic18f4520.h: 4250: unsigned RXCKP :1;
[; ;pic18f4520.h: 4251: };
[; ;pic18f4520.h: 4252: struct {
[; ;pic18f4520.h: 4253: unsigned :1;
[; ;pic18f4520.h: 4254: unsigned W4E :1;
[; ;pic18f4520.h: 4255: };
[; ;pic18f4520.h: 4256: } BAUDCONbits_t;
[; ;pic18f4520.h: 4257: extern volatile BAUDCONbits_t BAUDCONbits __at(0xFB8);
[; ;pic18f4520.h: 4315: typedef union {
[; ;pic18f4520.h: 4316: struct {
[; ;pic18f4520.h: 4317: unsigned ABDEN :1;
[; ;pic18f4520.h: 4318: unsigned WUE :1;
[; ;pic18f4520.h: 4319: unsigned :1;
[; ;pic18f4520.h: 4320: unsigned BRG16 :1;
[; ;pic18f4520.h: 4321: unsigned TXCKP :1;
[; ;pic18f4520.h: 4322: unsigned RXDTP :1;
[; ;pic18f4520.h: 4323: unsigned RCIDL :1;
[; ;pic18f4520.h: 4324: unsigned ABDOVF :1;
[; ;pic18f4520.h: 4325: };
[; ;pic18f4520.h: 4326: struct {
[; ;pic18f4520.h: 4327: unsigned :4;
[; ;pic18f4520.h: 4328: unsigned SCKP :1;
[; ;pic18f4520.h: 4329: unsigned :1;
[; ;pic18f4520.h: 4330: unsigned RCMT :1;
[; ;pic18f4520.h: 4331: };
[; ;pic18f4520.h: 4332: struct {
[; ;pic18f4520.h: 4333: unsigned :5;
[; ;pic18f4520.h: 4334: unsigned RXCKP :1;
[; ;pic18f4520.h: 4335: };
[; ;pic18f4520.h: 4336: struct {
[; ;pic18f4520.h: 4337: unsigned :1;
[; ;pic18f4520.h: 4338: unsigned W4E :1;
[; ;pic18f4520.h: 4339: };
[; ;pic18f4520.h: 4340: } BAUDCTLbits_t;
[; ;pic18f4520.h: 4341: extern volatile BAUDCTLbits_t BAUDCTLbits __at(0xFB8);
[; ;pic18f4520.h: 4401: extern volatile unsigned char CCP2CON __at(0xFBA);
"4403
[; ;pic18f4520.h: 4403: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4520.h: 4406: typedef union {
[; ;pic18f4520.h: 4407: struct {
[; ;pic18f4520.h: 4408: unsigned CCP2M :4;
[; ;pic18f4520.h: 4409: unsigned DC2B :2;
[; ;pic18f4520.h: 4410: };
[; ;pic18f4520.h: 4411: struct {
[; ;pic18f4520.h: 4412: unsigned CCP2M0 :1;
[; ;pic18f4520.h: 4413: unsigned CCP2M1 :1;
[; ;pic18f4520.h: 4414: unsigned CCP2M2 :1;
[; ;pic18f4520.h: 4415: unsigned CCP2M3 :1;
[; ;pic18f4520.h: 4416: unsigned CCP2Y :1;
[; ;pic18f4520.h: 4417: unsigned CCP2X :1;
[; ;pic18f4520.h: 4418: };
[; ;pic18f4520.h: 4419: struct {
[; ;pic18f4520.h: 4420: unsigned :4;
[; ;pic18f4520.h: 4421: unsigned DC2B0 :1;
[; ;pic18f4520.h: 4422: unsigned DC2B1 :1;
[; ;pic18f4520.h: 4423: };
[; ;pic18f4520.h: 4424: } CCP2CONbits_t;
[; ;pic18f4520.h: 4425: extern volatile CCP2CONbits_t CCP2CONbits __at(0xFBA);
[; ;pic18f4520.h: 4480: extern volatile unsigned short CCPR2 __at(0xFBB);
"4482
[; ;pic18f4520.h: 4482: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4520.h: 4487: extern volatile unsigned char CCPR2L __at(0xFBB);
"4489
[; ;pic18f4520.h: 4489: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4520.h: 4494: extern volatile unsigned char CCPR2H __at(0xFBC);
"4496
[; ;pic18f4520.h: 4496: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4520.h: 4501: extern volatile unsigned char CCP1CON __at(0xFBD);
"4503
[; ;pic18f4520.h: 4503: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4520.h: 4506: typedef union {
[; ;pic18f4520.h: 4507: struct {
[; ;pic18f4520.h: 4508: unsigned CCP1M :4;
[; ;pic18f4520.h: 4509: unsigned DC1B :2;
[; ;pic18f4520.h: 4510: unsigned P1M :2;
[; ;pic18f4520.h: 4511: };
[; ;pic18f4520.h: 4512: struct {
[; ;pic18f4520.h: 4513: unsigned CCP1M0 :1;
[; ;pic18f4520.h: 4514: unsigned CCP1M1 :1;
[; ;pic18f4520.h: 4515: unsigned CCP1M2 :1;
[; ;pic18f4520.h: 4516: unsigned CCP1M3 :1;
[; ;pic18f4520.h: 4517: unsigned CCP1Y :1;
[; ;pic18f4520.h: 4518: unsigned CCP1X :1;
[; ;pic18f4520.h: 4519: unsigned P1M0 :1;
[; ;pic18f4520.h: 4520: unsigned P1M1 :1;
[; ;pic18f4520.h: 4521: };
[; ;pic18f4520.h: 4522: struct {
[; ;pic18f4520.h: 4523: unsigned :4;
[; ;pic18f4520.h: 4524: unsigned DC1B0 :1;
[; ;pic18f4520.h: 4525: unsigned DC1B1 :1;
[; ;pic18f4520.h: 4526: };
[; ;pic18f4520.h: 4527: } CCP1CONbits_t;
[; ;pic18f4520.h: 4528: extern volatile CCP1CONbits_t CCP1CONbits __at(0xFBD);
[; ;pic18f4520.h: 4598: extern volatile unsigned short CCPR1 __at(0xFBE);
"4600
[; ;pic18f4520.h: 4600: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4520.h: 4605: extern volatile unsigned char CCPR1L __at(0xFBE);
"4607
[; ;pic18f4520.h: 4607: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4520.h: 4612: extern volatile unsigned char CCPR1H __at(0xFBF);
"4614
[; ;pic18f4520.h: 4614: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4520.h: 4619: extern volatile unsigned char ADCON2 __at(0xFC0);
"4621
[; ;pic18f4520.h: 4621: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4520.h: 4624: typedef union {
[; ;pic18f4520.h: 4625: struct {
[; ;pic18f4520.h: 4626: unsigned ADCS :3;
[; ;pic18f4520.h: 4627: unsigned ACQT :3;
[; ;pic18f4520.h: 4628: unsigned :1;
[; ;pic18f4520.h: 4629: unsigned ADFM :1;
[; ;pic18f4520.h: 4630: };
[; ;pic18f4520.h: 4631: struct {
[; ;pic18f4520.h: 4632: unsigned ADCS0 :1;
[; ;pic18f4520.h: 4633: unsigned ADCS1 :1;
[; ;pic18f4520.h: 4634: unsigned ADCS2 :1;
[; ;pic18f4520.h: 4635: unsigned ACQT0 :1;
[; ;pic18f4520.h: 4636: unsigned ACQT1 :1;
[; ;pic18f4520.h: 4637: unsigned ACQT2 :1;
[; ;pic18f4520.h: 4638: };
[; ;pic18f4520.h: 4639: } ADCON2bits_t;
[; ;pic18f4520.h: 4640: extern volatile ADCON2bits_t ADCON2bits __at(0xFC0);
[; ;pic18f4520.h: 4690: extern volatile unsigned char ADCON1 __at(0xFC1);
"4692
[; ;pic18f4520.h: 4692: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4520.h: 4695: typedef union {
[; ;pic18f4520.h: 4696: struct {
[; ;pic18f4520.h: 4697: unsigned PCFG :4;
[; ;pic18f4520.h: 4698: unsigned VCFG :2;
[; ;pic18f4520.h: 4699: };
[; ;pic18f4520.h: 4700: struct {
[; ;pic18f4520.h: 4701: unsigned PCFG0 :1;
[; ;pic18f4520.h: 4702: unsigned PCFG1 :1;
[; ;pic18f4520.h: 4703: unsigned PCFG2 :1;
[; ;pic18f4520.h: 4704: unsigned PCFG3 :1;
[; ;pic18f4520.h: 4705: unsigned VCFG0 :1;
[; ;pic18f4520.h: 4706: unsigned VCFG1 :1;
[; ;pic18f4520.h: 4707: };
[; ;pic18f4520.h: 4708: struct {
[; ;pic18f4520.h: 4709: unsigned :3;
[; ;pic18f4520.h: 4710: unsigned CHSN3 :1;
[; ;pic18f4520.h: 4711: unsigned VCFG01 :1;
[; ;pic18f4520.h: 4712: unsigned VCFG11 :1;
[; ;pic18f4520.h: 4713: };
[; ;pic18f4520.h: 4714: } ADCON1bits_t;
[; ;pic18f4520.h: 4715: extern volatile ADCON1bits_t ADCON1bits __at(0xFC1);
[; ;pic18f4520.h: 4775: extern volatile unsigned char ADCON0 __at(0xFC2);
"4777
[; ;pic18f4520.h: 4777: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4520.h: 4780: typedef union {
[; ;pic18f4520.h: 4781: struct {
[; ;pic18f4520.h: 4782: unsigned :1;
[; ;pic18f4520.h: 4783: unsigned GO_NOT_DONE :1;
[; ;pic18f4520.h: 4784: };
[; ;pic18f4520.h: 4785: struct {
[; ;pic18f4520.h: 4786: unsigned ADON :1;
[; ;pic18f4520.h: 4787: unsigned GO_nDONE :1;
[; ;pic18f4520.h: 4788: unsigned CHS :4;
[; ;pic18f4520.h: 4789: };
[; ;pic18f4520.h: 4790: struct {
[; ;pic18f4520.h: 4791: unsigned :1;
[; ;pic18f4520.h: 4792: unsigned GO :1;
[; ;pic18f4520.h: 4793: unsigned CHS0 :1;
[; ;pic18f4520.h: 4794: unsigned CHS1 :1;
[; ;pic18f4520.h: 4795: unsigned CHS2 :1;
[; ;pic18f4520.h: 4796: unsigned CHS3 :1;
[; ;pic18f4520.h: 4797: };
[; ;pic18f4520.h: 4798: struct {
[; ;pic18f4520.h: 4799: unsigned :1;
[; ;pic18f4520.h: 4800: unsigned DONE :1;
[; ;pic18f4520.h: 4801: };
[; ;pic18f4520.h: 4802: struct {
[; ;pic18f4520.h: 4803: unsigned :1;
[; ;pic18f4520.h: 4804: unsigned NOT_DONE :1;
[; ;pic18f4520.h: 4805: };
[; ;pic18f4520.h: 4806: struct {
[; ;pic18f4520.h: 4807: unsigned :1;
[; ;pic18f4520.h: 4808: unsigned nDONE :1;
[; ;pic18f4520.h: 4809: };
[; ;pic18f4520.h: 4810: struct {
[; ;pic18f4520.h: 4811: unsigned :1;
[; ;pic18f4520.h: 4812: unsigned GO_DONE :1;
[; ;pic18f4520.h: 4813: };
[; ;pic18f4520.h: 4814: struct {
[; ;pic18f4520.h: 4815: unsigned :1;
[; ;pic18f4520.h: 4816: unsigned GODONE :1;
[; ;pic18f4520.h: 4817: };
[; ;pic18f4520.h: 4818: } ADCON0bits_t;
[; ;pic18f4520.h: 4819: extern volatile ADCON0bits_t ADCON0bits __at(0xFC2);
[; ;pic18f4520.h: 4894: extern volatile unsigned short ADRES __at(0xFC3);
"4896
[; ;pic18f4520.h: 4896: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4520.h: 4901: extern volatile unsigned char ADRESL __at(0xFC3);
"4903
[; ;pic18f4520.h: 4903: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4520.h: 4908: extern volatile unsigned char ADRESH __at(0xFC4);
"4910
[; ;pic18f4520.h: 4910: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4520.h: 4915: extern volatile unsigned char SSPCON2 __at(0xFC5);
"4917
[; ;pic18f4520.h: 4917: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4520.h: 4920: typedef union {
[; ;pic18f4520.h: 4921: struct {
[; ;pic18f4520.h: 4922: unsigned SEN :1;
[; ;pic18f4520.h: 4923: unsigned RSEN :1;
[; ;pic18f4520.h: 4924: unsigned PEN :1;
[; ;pic18f4520.h: 4925: unsigned RCEN :1;
[; ;pic18f4520.h: 4926: unsigned ACKEN :1;
[; ;pic18f4520.h: 4927: unsigned ACKDT :1;
[; ;pic18f4520.h: 4928: unsigned ACKSTAT :1;
[; ;pic18f4520.h: 4929: unsigned GCEN :1;
[; ;pic18f4520.h: 4930: };
[; ;pic18f4520.h: 4931: struct {
[; ;pic18f4520.h: 4932: unsigned :1;
[; ;pic18f4520.h: 4933: unsigned ADMSK1 :1;
[; ;pic18f4520.h: 4934: unsigned ADMSK2 :1;
[; ;pic18f4520.h: 4935: unsigned ADMSK3 :1;
[; ;pic18f4520.h: 4936: unsigned ADMSK4 :1;
[; ;pic18f4520.h: 4937: unsigned ADMSK5 :1;
[; ;pic18f4520.h: 4938: };
[; ;pic18f4520.h: 4939: } SSPCON2bits_t;
[; ;pic18f4520.h: 4940: extern volatile SSPCON2bits_t SSPCON2bits __at(0xFC5);
[; ;pic18f4520.h: 5010: extern volatile unsigned char SSPCON1 __at(0xFC6);
"5012
[; ;pic18f4520.h: 5012: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4520.h: 5015: typedef union {
[; ;pic18f4520.h: 5016: struct {
[; ;pic18f4520.h: 5017: unsigned SSPM :4;
[; ;pic18f4520.h: 5018: unsigned CKP :1;
[; ;pic18f4520.h: 5019: unsigned SSPEN :1;
[; ;pic18f4520.h: 5020: unsigned SSPOV :1;
[; ;pic18f4520.h: 5021: unsigned WCOL :1;
[; ;pic18f4520.h: 5022: };
[; ;pic18f4520.h: 5023: struct {
[; ;pic18f4520.h: 5024: unsigned SSPM0 :1;
[; ;pic18f4520.h: 5025: unsigned SSPM1 :1;
[; ;pic18f4520.h: 5026: unsigned SSPM2 :1;
[; ;pic18f4520.h: 5027: unsigned SSPM3 :1;
[; ;pic18f4520.h: 5028: };
[; ;pic18f4520.h: 5029: } SSPCON1bits_t;
[; ;pic18f4520.h: 5030: extern volatile SSPCON1bits_t SSPCON1bits __at(0xFC6);
[; ;pic18f4520.h: 5080: extern volatile unsigned char SSPSTAT __at(0xFC7);
"5082
[; ;pic18f4520.h: 5082: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4520.h: 5085: typedef union {
[; ;pic18f4520.h: 5086: struct {
[; ;pic18f4520.h: 5087: unsigned :2;
[; ;pic18f4520.h: 5088: unsigned R_NOT_W :1;
[; ;pic18f4520.h: 5089: };
[; ;pic18f4520.h: 5090: struct {
[; ;pic18f4520.h: 5091: unsigned :5;
[; ;pic18f4520.h: 5092: unsigned D_NOT_A :1;
[; ;pic18f4520.h: 5093: };
[; ;pic18f4520.h: 5094: struct {
[; ;pic18f4520.h: 5095: unsigned BF :1;
[; ;pic18f4520.h: 5096: unsigned UA :1;
[; ;pic18f4520.h: 5097: unsigned R_nW :1;
[; ;pic18f4520.h: 5098: unsigned S :1;
[; ;pic18f4520.h: 5099: unsigned P :1;
[; ;pic18f4520.h: 5100: unsigned D_nA :1;
[; ;pic18f4520.h: 5101: unsigned CKE :1;
[; ;pic18f4520.h: 5102: unsigned SMP :1;
[; ;pic18f4520.h: 5103: };
[; ;pic18f4520.h: 5104: struct {
[; ;pic18f4520.h: 5105: unsigned :2;
[; ;pic18f4520.h: 5106: unsigned R :1;
[; ;pic18f4520.h: 5107: unsigned :2;
[; ;pic18f4520.h: 5108: unsigned D :1;
[; ;pic18f4520.h: 5109: };
[; ;pic18f4520.h: 5110: struct {
[; ;pic18f4520.h: 5111: unsigned :2;
[; ;pic18f4520.h: 5112: unsigned W :1;
[; ;pic18f4520.h: 5113: unsigned :2;
[; ;pic18f4520.h: 5114: unsigned A :1;
[; ;pic18f4520.h: 5115: };
[; ;pic18f4520.h: 5116: struct {
[; ;pic18f4520.h: 5117: unsigned :2;
[; ;pic18f4520.h: 5118: unsigned nW :1;
[; ;pic18f4520.h: 5119: unsigned :2;
[; ;pic18f4520.h: 5120: unsigned nA :1;
[; ;pic18f4520.h: 5121: };
[; ;pic18f4520.h: 5122: struct {
[; ;pic18f4520.h: 5123: unsigned :2;
[; ;pic18f4520.h: 5124: unsigned R_W :1;
[; ;pic18f4520.h: 5125: unsigned :2;
[; ;pic18f4520.h: 5126: unsigned D_A :1;
[; ;pic18f4520.h: 5127: };
[; ;pic18f4520.h: 5128: struct {
[; ;pic18f4520.h: 5129: unsigned :2;
[; ;pic18f4520.h: 5130: unsigned NOT_WRITE :1;
[; ;pic18f4520.h: 5131: };
[; ;pic18f4520.h: 5132: struct {
[; ;pic18f4520.h: 5133: unsigned :5;
[; ;pic18f4520.h: 5134: unsigned NOT_ADDRESS :1;
[; ;pic18f4520.h: 5135: };
[; ;pic18f4520.h: 5136: struct {
[; ;pic18f4520.h: 5137: unsigned :2;
[; ;pic18f4520.h: 5138: unsigned nWRITE :1;
[; ;pic18f4520.h: 5139: unsigned :2;
[; ;pic18f4520.h: 5140: unsigned nADDRESS :1;
[; ;pic18f4520.h: 5141: };
[; ;pic18f4520.h: 5142: struct {
[; ;pic18f4520.h: 5143: unsigned :2;
[; ;pic18f4520.h: 5144: unsigned RW :1;
[; ;pic18f4520.h: 5145: unsigned START :1;
[; ;pic18f4520.h: 5146: unsigned STOP :1;
[; ;pic18f4520.h: 5147: unsigned DA :1;
[; ;pic18f4520.h: 5148: };
[; ;pic18f4520.h: 5149: struct {
[; ;pic18f4520.h: 5150: unsigned :2;
[; ;pic18f4520.h: 5151: unsigned NOT_W :1;
[; ;pic18f4520.h: 5152: unsigned :2;
[; ;pic18f4520.h: 5153: unsigned NOT_A :1;
[; ;pic18f4520.h: 5154: };
[; ;pic18f4520.h: 5155: } SSPSTATbits_t;
[; ;pic18f4520.h: 5156: extern volatile SSPSTATbits_t SSPSTATbits __at(0xFC7);
[; ;pic18f4520.h: 5301: extern volatile unsigned char SSPADD __at(0xFC8);
"5303
[; ;pic18f4520.h: 5303: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4520.h: 5308: extern volatile unsigned char SSPBUF __at(0xFC9);
"5310
[; ;pic18f4520.h: 5310: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4520.h: 5315: extern volatile unsigned char T2CON __at(0xFCA);
"5317
[; ;pic18f4520.h: 5317: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4520.h: 5320: typedef union {
[; ;pic18f4520.h: 5321: struct {
[; ;pic18f4520.h: 5322: unsigned T2CKPS :2;
[; ;pic18f4520.h: 5323: unsigned TMR2ON :1;
[; ;pic18f4520.h: 5324: unsigned T2OUTPS :4;
[; ;pic18f4520.h: 5325: };
[; ;pic18f4520.h: 5326: struct {
[; ;pic18f4520.h: 5327: unsigned T2CKPS0 :1;
[; ;pic18f4520.h: 5328: unsigned T2CKPS1 :1;
[; ;pic18f4520.h: 5329: unsigned :1;
[; ;pic18f4520.h: 5330: unsigned T2OUTPS0 :1;
[; ;pic18f4520.h: 5331: unsigned T2OUTPS1 :1;
[; ;pic18f4520.h: 5332: unsigned T2OUTPS2 :1;
[; ;pic18f4520.h: 5333: unsigned T2OUTPS3 :1;
[; ;pic18f4520.h: 5334: };
[; ;pic18f4520.h: 5335: struct {
[; ;pic18f4520.h: 5336: unsigned :3;
[; ;pic18f4520.h: 5337: unsigned TOUTPS0 :1;
[; ;pic18f4520.h: 5338: unsigned TOUTPS1 :1;
[; ;pic18f4520.h: 5339: unsigned TOUTPS2 :1;
[; ;pic18f4520.h: 5340: unsigned TOUTPS3 :1;
[; ;pic18f4520.h: 5341: };
[; ;pic18f4520.h: 5342: } T2CONbits_t;
[; ;pic18f4520.h: 5343: extern volatile T2CONbits_t T2CONbits __at(0xFCA);
[; ;pic18f4520.h: 5413: extern volatile unsigned char PR2 __at(0xFCB);
"5415
[; ;pic18f4520.h: 5415: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4520.h: 5418: extern volatile unsigned char MEMCON __at(0xFCB);
"5420
[; ;pic18f4520.h: 5420: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4520.h: 5423: typedef union {
[; ;pic18f4520.h: 5424: struct {
[; ;pic18f4520.h: 5425: unsigned :7;
[; ;pic18f4520.h: 5426: unsigned EBDIS :1;
[; ;pic18f4520.h: 5427: };
[; ;pic18f4520.h: 5428: struct {
[; ;pic18f4520.h: 5429: unsigned :4;
[; ;pic18f4520.h: 5430: unsigned WAIT0 :1;
[; ;pic18f4520.h: 5431: };
[; ;pic18f4520.h: 5432: struct {
[; ;pic18f4520.h: 5433: unsigned :5;
[; ;pic18f4520.h: 5434: unsigned WAIT1 :1;
[; ;pic18f4520.h: 5435: };
[; ;pic18f4520.h: 5436: struct {
[; ;pic18f4520.h: 5437: unsigned WM0 :1;
[; ;pic18f4520.h: 5438: };
[; ;pic18f4520.h: 5439: struct {
[; ;pic18f4520.h: 5440: unsigned :1;
[; ;pic18f4520.h: 5441: unsigned WM1 :1;
[; ;pic18f4520.h: 5442: };
[; ;pic18f4520.h: 5443: } PR2bits_t;
[; ;pic18f4520.h: 5444: extern volatile PR2bits_t PR2bits __at(0xFCB);
[; ;pic18f4520.h: 5472: typedef union {
[; ;pic18f4520.h: 5473: struct {
[; ;pic18f4520.h: 5474: unsigned :7;
[; ;pic18f4520.h: 5475: unsigned EBDIS :1;
[; ;pic18f4520.h: 5476: };
[; ;pic18f4520.h: 5477: struct {
[; ;pic18f4520.h: 5478: unsigned :4;
[; ;pic18f4520.h: 5479: unsigned WAIT0 :1;
[; ;pic18f4520.h: 5480: };
[; ;pic18f4520.h: 5481: struct {
[; ;pic18f4520.h: 5482: unsigned :5;
[; ;pic18f4520.h: 5483: unsigned WAIT1 :1;
[; ;pic18f4520.h: 5484: };
[; ;pic18f4520.h: 5485: struct {
[; ;pic18f4520.h: 5486: unsigned WM0 :1;
[; ;pic18f4520.h: 5487: };
[; ;pic18f4520.h: 5488: struct {
[; ;pic18f4520.h: 5489: unsigned :1;
[; ;pic18f4520.h: 5490: unsigned WM1 :1;
[; ;pic18f4520.h: 5491: };
[; ;pic18f4520.h: 5492: } MEMCONbits_t;
[; ;pic18f4520.h: 5493: extern volatile MEMCONbits_t MEMCONbits __at(0xFCB);
[; ;pic18f4520.h: 5523: extern volatile unsigned char TMR2 __at(0xFCC);
"5525
[; ;pic18f4520.h: 5525: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4520.h: 5530: extern volatile unsigned char T1CON __at(0xFCD);
"5532
[; ;pic18f4520.h: 5532: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4520.h: 5535: typedef union {
[; ;pic18f4520.h: 5536: struct {
[; ;pic18f4520.h: 5537: unsigned :2;
[; ;pic18f4520.h: 5538: unsigned NOT_T1SYNC :1;
[; ;pic18f4520.h: 5539: };
[; ;pic18f4520.h: 5540: struct {
[; ;pic18f4520.h: 5541: unsigned TMR1ON :1;
[; ;pic18f4520.h: 5542: unsigned TMR1CS :1;
[; ;pic18f4520.h: 5543: unsigned nT1SYNC :1;
[; ;pic18f4520.h: 5544: unsigned T1OSCEN :1;
[; ;pic18f4520.h: 5545: unsigned T1CKPS :2;
[; ;pic18f4520.h: 5546: unsigned T1RUN :1;
[; ;pic18f4520.h: 5547: unsigned RD16 :1;
[; ;pic18f4520.h: 5548: };
[; ;pic18f4520.h: 5549: struct {
[; ;pic18f4520.h: 5550: unsigned :2;
[; ;pic18f4520.h: 5551: unsigned T1SYNC :1;
[; ;pic18f4520.h: 5552: unsigned :1;
[; ;pic18f4520.h: 5553: unsigned T1CKPS0 :1;
[; ;pic18f4520.h: 5554: unsigned T1CKPS1 :1;
[; ;pic18f4520.h: 5555: };
[; ;pic18f4520.h: 5556: struct {
[; ;pic18f4520.h: 5557: unsigned :3;
[; ;pic18f4520.h: 5558: unsigned SOSCEN :1;
[; ;pic18f4520.h: 5559: unsigned :3;
[; ;pic18f4520.h: 5560: unsigned T1RD16 :1;
[; ;pic18f4520.h: 5561: };
[; ;pic18f4520.h: 5562: } T1CONbits_t;
[; ;pic18f4520.h: 5563: extern volatile T1CONbits_t T1CONbits __at(0xFCD);
[; ;pic18f4520.h: 5633: extern volatile unsigned short TMR1 __at(0xFCE);
"5635
[; ;pic18f4520.h: 5635: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4520.h: 5640: extern volatile unsigned char TMR1L __at(0xFCE);
"5642
[; ;pic18f4520.h: 5642: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4520.h: 5647: extern volatile unsigned char TMR1H __at(0xFCF);
"5649
[; ;pic18f4520.h: 5649: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4520.h: 5654: extern volatile unsigned char RCON __at(0xFD0);
"5656
[; ;pic18f4520.h: 5656: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4520.h: 5659: typedef union {
[; ;pic18f4520.h: 5660: struct {
[; ;pic18f4520.h: 5661: unsigned NOT_BOR :1;
[; ;pic18f4520.h: 5662: };
[; ;pic18f4520.h: 5663: struct {
[; ;pic18f4520.h: 5664: unsigned :1;
[; ;pic18f4520.h: 5665: unsigned NOT_POR :1;
[; ;pic18f4520.h: 5666: };
[; ;pic18f4520.h: 5667: struct {
[; ;pic18f4520.h: 5668: unsigned :2;
[; ;pic18f4520.h: 5669: unsigned NOT_PD :1;
[; ;pic18f4520.h: 5670: };
[; ;pic18f4520.h: 5671: struct {
[; ;pic18f4520.h: 5672: unsigned :3;
[; ;pic18f4520.h: 5673: unsigned NOT_TO :1;
[; ;pic18f4520.h: 5674: };
[; ;pic18f4520.h: 5675: struct {
[; ;pic18f4520.h: 5676: unsigned :4;
[; ;pic18f4520.h: 5677: unsigned NOT_RI :1;
[; ;pic18f4520.h: 5678: };
[; ;pic18f4520.h: 5679: struct {
[; ;pic18f4520.h: 5680: unsigned nBOR :1;
[; ;pic18f4520.h: 5681: unsigned nPOR :1;
[; ;pic18f4520.h: 5682: unsigned nPD :1;
[; ;pic18f4520.h: 5683: unsigned nTO :1;
[; ;pic18f4520.h: 5684: unsigned nRI :1;
[; ;pic18f4520.h: 5685: unsigned :1;
[; ;pic18f4520.h: 5686: unsigned SBOREN :1;
[; ;pic18f4520.h: 5687: unsigned IPEN :1;
[; ;pic18f4520.h: 5688: };
[; ;pic18f4520.h: 5689: struct {
[; ;pic18f4520.h: 5690: unsigned BOR :1;
[; ;pic18f4520.h: 5691: unsigned POR :1;
[; ;pic18f4520.h: 5692: unsigned PD :1;
[; ;pic18f4520.h: 5693: unsigned TO :1;
[; ;pic18f4520.h: 5694: unsigned RI :1;
[; ;pic18f4520.h: 5695: };
[; ;pic18f4520.h: 5696: } RCONbits_t;
[; ;pic18f4520.h: 5697: extern volatile RCONbits_t RCONbits __at(0xFD0);
[; ;pic18f4520.h: 5787: extern volatile unsigned char WDTCON __at(0xFD1);
"5789
[; ;pic18f4520.h: 5789: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4520.h: 5792: typedef union {
[; ;pic18f4520.h: 5793: struct {
[; ;pic18f4520.h: 5794: unsigned SWDTEN :1;
[; ;pic18f4520.h: 5795: };
[; ;pic18f4520.h: 5796: struct {
[; ;pic18f4520.h: 5797: unsigned SWDTE :1;
[; ;pic18f4520.h: 5798: };
[; ;pic18f4520.h: 5799: } WDTCONbits_t;
[; ;pic18f4520.h: 5800: extern volatile WDTCONbits_t WDTCONbits __at(0xFD1);
[; ;pic18f4520.h: 5815: extern volatile unsigned char HLVDCON __at(0xFD2);
"5817
[; ;pic18f4520.h: 5817: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4520.h: 5820: extern volatile unsigned char LVDCON __at(0xFD2);
"5822
[; ;pic18f4520.h: 5822: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4520.h: 5825: typedef union {
[; ;pic18f4520.h: 5826: struct {
[; ;pic18f4520.h: 5827: unsigned HLVDL :4;
[; ;pic18f4520.h: 5828: unsigned HLVDEN :1;
[; ;pic18f4520.h: 5829: unsigned IVRST :1;
[; ;pic18f4520.h: 5830: unsigned :1;
[; ;pic18f4520.h: 5831: unsigned VDIRMAG :1;
[; ;pic18f4520.h: 5832: };
[; ;pic18f4520.h: 5833: struct {
[; ;pic18f4520.h: 5834: unsigned HLVDL0 :1;
[; ;pic18f4520.h: 5835: unsigned HLVDL1 :1;
[; ;pic18f4520.h: 5836: unsigned HLVDL2 :1;
[; ;pic18f4520.h: 5837: unsigned HLVDL3 :1;
[; ;pic18f4520.h: 5838: };
[; ;pic18f4520.h: 5839: struct {
[; ;pic18f4520.h: 5840: unsigned LVDL0 :1;
[; ;pic18f4520.h: 5841: unsigned LVDL1 :1;
[; ;pic18f4520.h: 5842: unsigned LVDL2 :1;
[; ;pic18f4520.h: 5843: unsigned LVDL3 :1;
[; ;pic18f4520.h: 5844: unsigned LVDEN :1;
[; ;pic18f4520.h: 5845: unsigned IRVST :1;
[; ;pic18f4520.h: 5846: };
[; ;pic18f4520.h: 5847: struct {
[; ;pic18f4520.h: 5848: unsigned LVV0 :1;
[; ;pic18f4520.h: 5849: unsigned LVV1 :1;
[; ;pic18f4520.h: 5850: unsigned LVV2 :1;
[; ;pic18f4520.h: 5851: unsigned LVV3 :1;
[; ;pic18f4520.h: 5852: unsigned :1;
[; ;pic18f4520.h: 5853: unsigned BGST :1;
[; ;pic18f4520.h: 5854: };
[; ;pic18f4520.h: 5855: } HLVDCONbits_t;
[; ;pic18f4520.h: 5856: extern volatile HLVDCONbits_t HLVDCONbits __at(0xFD2);
[; ;pic18f4520.h: 5954: typedef union {
[; ;pic18f4520.h: 5955: struct {
[; ;pic18f4520.h: 5956: unsigned HLVDL :4;
[; ;pic18f4520.h: 5957: unsigned HLVDEN :1;
[; ;pic18f4520.h: 5958: unsigned IVRST :1;
[; ;pic18f4520.h: 5959: unsigned :1;
[; ;pic18f4520.h: 5960: unsigned VDIRMAG :1;
[; ;pic18f4520.h: 5961: };
[; ;pic18f4520.h: 5962: struct {
[; ;pic18f4520.h: 5963: unsigned HLVDL0 :1;
[; ;pic18f4520.h: 5964: unsigned HLVDL1 :1;
[; ;pic18f4520.h: 5965: unsigned HLVDL2 :1;
[; ;pic18f4520.h: 5966: unsigned HLVDL3 :1;
[; ;pic18f4520.h: 5967: };
[; ;pic18f4520.h: 5968: struct {
[; ;pic18f4520.h: 5969: unsigned LVDL0 :1;
[; ;pic18f4520.h: 5970: unsigned LVDL1 :1;
[; ;pic18f4520.h: 5971: unsigned LVDL2 :1;
[; ;pic18f4520.h: 5972: unsigned LVDL3 :1;
[; ;pic18f4520.h: 5973: unsigned LVDEN :1;
[; ;pic18f4520.h: 5974: unsigned IRVST :1;
[; ;pic18f4520.h: 5975: };
[; ;pic18f4520.h: 5976: struct {
[; ;pic18f4520.h: 5977: unsigned LVV0 :1;
[; ;pic18f4520.h: 5978: unsigned LVV1 :1;
[; ;pic18f4520.h: 5979: unsigned LVV2 :1;
[; ;pic18f4520.h: 5980: unsigned LVV3 :1;
[; ;pic18f4520.h: 5981: unsigned :1;
[; ;pic18f4520.h: 5982: unsigned BGST :1;
[; ;pic18f4520.h: 5983: };
[; ;pic18f4520.h: 5984: } LVDCONbits_t;
[; ;pic18f4520.h: 5985: extern volatile LVDCONbits_t LVDCONbits __at(0xFD2);
[; ;pic18f4520.h: 6085: extern volatile unsigned char OSCCON __at(0xFD3);
"6087
[; ;pic18f4520.h: 6087: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4520.h: 6090: typedef union {
[; ;pic18f4520.h: 6091: struct {
[; ;pic18f4520.h: 6092: unsigned SCS :2;
[; ;pic18f4520.h: 6093: unsigned IOFS :1;
[; ;pic18f4520.h: 6094: unsigned OSTS :1;
[; ;pic18f4520.h: 6095: unsigned IRCF :3;
[; ;pic18f4520.h: 6096: unsigned IDLEN :1;
[; ;pic18f4520.h: 6097: };
[; ;pic18f4520.h: 6098: struct {
[; ;pic18f4520.h: 6099: unsigned SCS0 :1;
[; ;pic18f4520.h: 6100: unsigned SCS1 :1;
[; ;pic18f4520.h: 6101: unsigned FLTS :1;
[; ;pic18f4520.h: 6102: unsigned :1;
[; ;pic18f4520.h: 6103: unsigned IRCF0 :1;
[; ;pic18f4520.h: 6104: unsigned IRCF1 :1;
[; ;pic18f4520.h: 6105: unsigned IRCF2 :1;
[; ;pic18f4520.h: 6106: };
[; ;pic18f4520.h: 6107: } OSCCONbits_t;
[; ;pic18f4520.h: 6108: extern volatile OSCCONbits_t OSCCONbits __at(0xFD3);
[; ;pic18f4520.h: 6168: extern volatile unsigned char T0CON __at(0xFD5);
"6170
[; ;pic18f4520.h: 6170: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4520.h: 6173: typedef union {
[; ;pic18f4520.h: 6174: struct {
[; ;pic18f4520.h: 6175: unsigned T0PS :3;
[; ;pic18f4520.h: 6176: unsigned PSA :1;
[; ;pic18f4520.h: 6177: unsigned T0SE :1;
[; ;pic18f4520.h: 6178: unsigned T0CS :1;
[; ;pic18f4520.h: 6179: unsigned T08BIT :1;
[; ;pic18f4520.h: 6180: unsigned TMR0ON :1;
[; ;pic18f4520.h: 6181: };
[; ;pic18f4520.h: 6182: struct {
[; ;pic18f4520.h: 6183: unsigned T0PS0 :1;
[; ;pic18f4520.h: 6184: unsigned T0PS1 :1;
[; ;pic18f4520.h: 6185: unsigned T0PS2 :1;
[; ;pic18f4520.h: 6186: unsigned T0PS3 :1;
[; ;pic18f4520.h: 6187: unsigned :2;
[; ;pic18f4520.h: 6188: unsigned T016BIT :1;
[; ;pic18f4520.h: 6189: };
[; ;pic18f4520.h: 6190: } T0CONbits_t;
[; ;pic18f4520.h: 6191: extern volatile T0CONbits_t T0CONbits __at(0xFD5);
[; ;pic18f4520.h: 6251: extern volatile unsigned short TMR0 __at(0xFD6);
"6253
[; ;pic18f4520.h: 6253: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4520.h: 6258: extern volatile unsigned char TMR0L __at(0xFD6);
"6260
[; ;pic18f4520.h: 6260: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4520.h: 6265: extern volatile unsigned char TMR0H __at(0xFD7);
"6267
[; ;pic18f4520.h: 6267: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4520.h: 6272: extern volatile unsigned char STATUS __at(0xFD8);
"6274
[; ;pic18f4520.h: 6274: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4520.h: 6277: typedef union {
[; ;pic18f4520.h: 6278: struct {
[; ;pic18f4520.h: 6279: unsigned C :1;
[; ;pic18f4520.h: 6280: unsigned DC :1;
[; ;pic18f4520.h: 6281: unsigned Z :1;
[; ;pic18f4520.h: 6282: unsigned OV :1;
[; ;pic18f4520.h: 6283: unsigned N :1;
[; ;pic18f4520.h: 6284: };
[; ;pic18f4520.h: 6285: struct {
[; ;pic18f4520.h: 6286: unsigned CARRY :1;
[; ;pic18f4520.h: 6287: unsigned :1;
[; ;pic18f4520.h: 6288: unsigned ZERO :1;
[; ;pic18f4520.h: 6289: unsigned OVERFLOW :1;
[; ;pic18f4520.h: 6290: unsigned NEGATIVE :1;
[; ;pic18f4520.h: 6291: };
[; ;pic18f4520.h: 6292: } STATUSbits_t;
[; ;pic18f4520.h: 6293: extern volatile STATUSbits_t STATUSbits __at(0xFD8);
[; ;pic18f4520.h: 6343: extern volatile unsigned short FSR2 __at(0xFD9);
"6345
[; ;pic18f4520.h: 6345: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4520.h: 6350: extern volatile unsigned char FSR2L __at(0xFD9);
"6352
[; ;pic18f4520.h: 6352: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4520.h: 6357: extern volatile unsigned char FSR2H __at(0xFDA);
"6359
[; ;pic18f4520.h: 6359: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4520.h: 6364: extern volatile unsigned char PLUSW2 __at(0xFDB);
"6366
[; ;pic18f4520.h: 6366: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4520.h: 6371: extern volatile unsigned char PREINC2 __at(0xFDC);
"6373
[; ;pic18f4520.h: 6373: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4520.h: 6378: extern volatile unsigned char POSTDEC2 __at(0xFDD);
"6380
[; ;pic18f4520.h: 6380: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4520.h: 6385: extern volatile unsigned char POSTINC2 __at(0xFDE);
"6387
[; ;pic18f4520.h: 6387: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4520.h: 6392: extern volatile unsigned char INDF2 __at(0xFDF);
"6394
[; ;pic18f4520.h: 6394: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4520.h: 6399: extern volatile unsigned char BSR __at(0xFE0);
"6401
[; ;pic18f4520.h: 6401: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4520.h: 6406: extern volatile unsigned short FSR1 __at(0xFE1);
"6408
[; ;pic18f4520.h: 6408: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4520.h: 6413: extern volatile unsigned char FSR1L __at(0xFE1);
"6415
[; ;pic18f4520.h: 6415: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4520.h: 6420: extern volatile unsigned char FSR1H __at(0xFE2);
"6422
[; ;pic18f4520.h: 6422: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4520.h: 6427: extern volatile unsigned char PLUSW1 __at(0xFE3);
"6429
[; ;pic18f4520.h: 6429: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4520.h: 6434: extern volatile unsigned char PREINC1 __at(0xFE4);
"6436
[; ;pic18f4520.h: 6436: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4520.h: 6441: extern volatile unsigned char POSTDEC1 __at(0xFE5);
"6443
[; ;pic18f4520.h: 6443: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4520.h: 6448: extern volatile unsigned char POSTINC1 __at(0xFE6);
"6450
[; ;pic18f4520.h: 6450: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4520.h: 6455: extern volatile unsigned char INDF1 __at(0xFE7);
"6457
[; ;pic18f4520.h: 6457: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4520.h: 6462: extern volatile unsigned char WREG __at(0xFE8);
"6464
[; ;pic18f4520.h: 6464: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4520.h: 6474: extern volatile unsigned short FSR0 __at(0xFE9);
"6476
[; ;pic18f4520.h: 6476: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4520.h: 6481: extern volatile unsigned char FSR0L __at(0xFE9);
"6483
[; ;pic18f4520.h: 6483: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4520.h: 6488: extern volatile unsigned char FSR0H __at(0xFEA);
"6490
[; ;pic18f4520.h: 6490: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4520.h: 6495: extern volatile unsigned char PLUSW0 __at(0xFEB);
"6497
[; ;pic18f4520.h: 6497: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4520.h: 6502: extern volatile unsigned char PREINC0 __at(0xFEC);
"6504
[; ;pic18f4520.h: 6504: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4520.h: 6509: extern volatile unsigned char POSTDEC0 __at(0xFED);
"6511
[; ;pic18f4520.h: 6511: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4520.h: 6516: extern volatile unsigned char POSTINC0 __at(0xFEE);
"6518
[; ;pic18f4520.h: 6518: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4520.h: 6523: extern volatile unsigned char INDF0 __at(0xFEF);
"6525
[; ;pic18f4520.h: 6525: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4520.h: 6530: extern volatile unsigned char INTCON3 __at(0xFF0);
"6532
[; ;pic18f4520.h: 6532: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4520.h: 6535: typedef union {
[; ;pic18f4520.h: 6536: struct {
[; ;pic18f4520.h: 6537: unsigned INT1IF :1;
[; ;pic18f4520.h: 6538: unsigned INT2IF :1;
[; ;pic18f4520.h: 6539: unsigned :1;
[; ;pic18f4520.h: 6540: unsigned INT1IE :1;
[; ;pic18f4520.h: 6541: unsigned INT2IE :1;
[; ;pic18f4520.h: 6542: unsigned :1;
[; ;pic18f4520.h: 6543: unsigned INT1IP :1;
[; ;pic18f4520.h: 6544: unsigned INT2IP :1;
[; ;pic18f4520.h: 6545: };
[; ;pic18f4520.h: 6546: struct {
[; ;pic18f4520.h: 6547: unsigned INT1F :1;
[; ;pic18f4520.h: 6548: unsigned INT2F :1;
[; ;pic18f4520.h: 6549: unsigned :1;
[; ;pic18f4520.h: 6550: unsigned INT1E :1;
[; ;pic18f4520.h: 6551: unsigned INT2E :1;
[; ;pic18f4520.h: 6552: unsigned :1;
[; ;pic18f4520.h: 6553: unsigned INT1P :1;
[; ;pic18f4520.h: 6554: unsigned INT2P :1;
[; ;pic18f4520.h: 6555: };
[; ;pic18f4520.h: 6556: } INTCON3bits_t;
[; ;pic18f4520.h: 6557: extern volatile INTCON3bits_t INTCON3bits __at(0xFF0);
[; ;pic18f4520.h: 6622: extern volatile unsigned char INTCON2 __at(0xFF1);
"6624
[; ;pic18f4520.h: 6624: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4520.h: 6627: typedef union {
[; ;pic18f4520.h: 6628: struct {
[; ;pic18f4520.h: 6629: unsigned :7;
[; ;pic18f4520.h: 6630: unsigned NOT_RBPU :1;
[; ;pic18f4520.h: 6631: };
[; ;pic18f4520.h: 6632: struct {
[; ;pic18f4520.h: 6633: unsigned RBIP :1;
[; ;pic18f4520.h: 6634: unsigned :1;
[; ;pic18f4520.h: 6635: unsigned TMR0IP :1;
[; ;pic18f4520.h: 6636: unsigned :1;
[; ;pic18f4520.h: 6637: unsigned INTEDG2 :1;
[; ;pic18f4520.h: 6638: unsigned INTEDG1 :1;
[; ;pic18f4520.h: 6639: unsigned INTEDG0 :1;
[; ;pic18f4520.h: 6640: unsigned nRBPU :1;
[; ;pic18f4520.h: 6641: };
[; ;pic18f4520.h: 6642: struct {
[; ;pic18f4520.h: 6643: unsigned :7;
[; ;pic18f4520.h: 6644: unsigned RBPU :1;
[; ;pic18f4520.h: 6645: };
[; ;pic18f4520.h: 6646: } INTCON2bits_t;
[; ;pic18f4520.h: 6647: extern volatile INTCON2bits_t INTCON2bits __at(0xFF1);
[; ;pic18f4520.h: 6692: extern volatile unsigned char INTCON __at(0xFF2);
"6694
[; ;pic18f4520.h: 6694: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4520.h: 6697: typedef union {
[; ;pic18f4520.h: 6698: struct {
[; ;pic18f4520.h: 6699: unsigned RBIF :1;
[; ;pic18f4520.h: 6700: unsigned INT0IF :1;
[; ;pic18f4520.h: 6701: unsigned TMR0IF :1;
[; ;pic18f4520.h: 6702: unsigned RBIE :1;
[; ;pic18f4520.h: 6703: unsigned INT0IE :1;
[; ;pic18f4520.h: 6704: unsigned TMR0IE :1;
[; ;pic18f4520.h: 6705: unsigned PEIE_GIEL :1;
[; ;pic18f4520.h: 6706: unsigned GIE_GIEH :1;
[; ;pic18f4520.h: 6707: };
[; ;pic18f4520.h: 6708: struct {
[; ;pic18f4520.h: 6709: unsigned :1;
[; ;pic18f4520.h: 6710: unsigned INT0F :1;
[; ;pic18f4520.h: 6711: unsigned T0IF :1;
[; ;pic18f4520.h: 6712: unsigned :1;
[; ;pic18f4520.h: 6713: unsigned INT0E :1;
[; ;pic18f4520.h: 6714: unsigned T0IE :1;
[; ;pic18f4520.h: 6715: unsigned PEIE :1;
[; ;pic18f4520.h: 6716: unsigned GIE :1;
[; ;pic18f4520.h: 6717: };
[; ;pic18f4520.h: 6718: struct {
[; ;pic18f4520.h: 6719: unsigned :6;
[; ;pic18f4520.h: 6720: unsigned GIEL :1;
[; ;pic18f4520.h: 6721: unsigned GIEH :1;
[; ;pic18f4520.h: 6722: };
[; ;pic18f4520.h: 6723: } INTCONbits_t;
[; ;pic18f4520.h: 6724: extern volatile INTCONbits_t INTCONbits __at(0xFF2);
[; ;pic18f4520.h: 6809: extern volatile unsigned short PROD __at(0xFF3);
"6811
[; ;pic18f4520.h: 6811: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4520.h: 6816: extern volatile unsigned char PRODL __at(0xFF3);
"6818
[; ;pic18f4520.h: 6818: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4520.h: 6823: extern volatile unsigned char PRODH __at(0xFF4);
"6825
[; ;pic18f4520.h: 6825: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4520.h: 6830: extern volatile unsigned char TABLAT __at(0xFF5);
"6832
[; ;pic18f4520.h: 6832: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4520.h: 6838: extern volatile __uint24 TBLPTR __at(0xFF6);
"6841
[; ;pic18f4520.h: 6841: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4520.h: 6846: extern volatile unsigned char TBLPTRL __at(0xFF6);
"6848
[; ;pic18f4520.h: 6848: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4520.h: 6853: extern volatile unsigned char TBLPTRH __at(0xFF7);
"6855
[; ;pic18f4520.h: 6855: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4520.h: 6860: extern volatile unsigned char TBLPTRU __at(0xFF8);
"6862
[; ;pic18f4520.h: 6862: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4520.h: 6868: extern volatile __uint24 PCLAT __at(0xFF9);
"6871
[; ;pic18f4520.h: 6871: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4520.h: 6875: extern volatile __uint24 PC __at(0xFF9);
"6878
[; ;pic18f4520.h: 6878: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4520.h: 6883: extern volatile unsigned char PCL __at(0xFF9);
"6885
[; ;pic18f4520.h: 6885: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4520.h: 6890: extern volatile unsigned char PCLATH __at(0xFFA);
"6892
[; ;pic18f4520.h: 6892: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4520.h: 6897: extern volatile unsigned char PCLATU __at(0xFFB);
"6899
[; ;pic18f4520.h: 6899: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4520.h: 6904: extern volatile unsigned char STKPTR __at(0xFFC);
"6906
[; ;pic18f4520.h: 6906: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4520.h: 6909: typedef union {
[; ;pic18f4520.h: 6910: struct {
[; ;pic18f4520.h: 6911: unsigned STKPTR :5;
[; ;pic18f4520.h: 6912: unsigned :1;
[; ;pic18f4520.h: 6913: unsigned STKUNF :1;
[; ;pic18f4520.h: 6914: unsigned STKFUL :1;
[; ;pic18f4520.h: 6915: };
[; ;pic18f4520.h: 6916: struct {
[; ;pic18f4520.h: 6917: unsigned SP0 :1;
[; ;pic18f4520.h: 6918: unsigned SP1 :1;
[; ;pic18f4520.h: 6919: unsigned SP2 :1;
[; ;pic18f4520.h: 6920: unsigned SP3 :1;
[; ;pic18f4520.h: 6921: unsigned SP4 :1;
[; ;pic18f4520.h: 6922: unsigned :2;
[; ;pic18f4520.h: 6923: unsigned STKOVF :1;
[; ;pic18f4520.h: 6924: };
[; ;pic18f4520.h: 6925: } STKPTRbits_t;
[; ;pic18f4520.h: 6926: extern volatile STKPTRbits_t STKPTRbits __at(0xFFC);
[; ;pic18f4520.h: 6977: extern volatile __uint24 TOS __at(0xFFD);
"6980
[; ;pic18f4520.h: 6980: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4520.h: 6985: extern volatile unsigned char TOSL __at(0xFFD);
"6987
[; ;pic18f4520.h: 6987: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4520.h: 6992: extern volatile unsigned char TOSH __at(0xFFE);
"6994
[; ;pic18f4520.h: 6994: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4520.h: 6999: extern volatile unsigned char TOSU __at(0xFFF);
"7001
[; ;pic18f4520.h: 7001: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4520.h: 7012: extern volatile __bit ABDEN __at(0x7DC0);
[; ;pic18f4520.h: 7015: extern volatile __bit ABDOVF __at(0x7DC7);
[; ;pic18f4520.h: 7018: extern volatile __bit ACKDT __at(0x7E2D);
[; ;pic18f4520.h: 7021: extern volatile __bit ACKEN __at(0x7E2C);
[; ;pic18f4520.h: 7024: extern volatile __bit ACKSTAT __at(0x7E2E);
[; ;pic18f4520.h: 7027: extern volatile __bit ACQT0 __at(0x7E03);
[; ;pic18f4520.h: 7030: extern volatile __bit ACQT1 __at(0x7E04);
[; ;pic18f4520.h: 7033: extern volatile __bit ACQT2 __at(0x7E05);
[; ;pic18f4520.h: 7036: extern volatile __bit ADCS0 __at(0x7E00);
[; ;pic18f4520.h: 7039: extern volatile __bit ADCS1 __at(0x7E01);
[; ;pic18f4520.h: 7042: extern volatile __bit ADCS2 __at(0x7E02);
[; ;pic18f4520.h: 7045: extern volatile __bit ADDEN __at(0x7D5B);
[; ;pic18f4520.h: 7048: extern volatile __bit ADEN __at(0x7D5B);
[; ;pic18f4520.h: 7051: extern volatile __bit ADFM __at(0x7E07);
[; ;pic18f4520.h: 7054: extern volatile __bit ADIE __at(0x7CEE);
[; ;pic18f4520.h: 7057: extern volatile __bit ADIF __at(0x7CF6);
[; ;pic18f4520.h: 7060: extern volatile __bit ADIP __at(0x7CFE);
[; ;pic18f4520.h: 7063: extern volatile __bit ADMSK1 __at(0x7E29);
[; ;pic18f4520.h: 7066: extern volatile __bit ADMSK2 __at(0x7E2A);
[; ;pic18f4520.h: 7069: extern volatile __bit ADMSK3 __at(0x7E2B);
[; ;pic18f4520.h: 7072: extern volatile __bit ADMSK4 __at(0x7E2C);
[; ;pic18f4520.h: 7075: extern volatile __bit ADMSK5 __at(0x7E2D);
[; ;pic18f4520.h: 7078: extern volatile __bit ADON __at(0x7E10);
[; ;pic18f4520.h: 7081: extern volatile __bit AN0 __at(0x7C00);
[; ;pic18f4520.h: 7084: extern volatile __bit AN1 __at(0x7C01);
[; ;pic18f4520.h: 7087: extern volatile __bit AN10 __at(0x7C09);
[; ;pic18f4520.h: 7090: extern volatile __bit AN11 __at(0x7C0C);
[; ;pic18f4520.h: 7093: extern volatile __bit AN12 __at(0x7C08);
[; ;pic18f4520.h: 7096: extern volatile __bit AN2 __at(0x7C02);
[; ;pic18f4520.h: 7099: extern volatile __bit AN3 __at(0x7C03);
[; ;pic18f4520.h: 7102: extern volatile __bit AN4 __at(0x7C05);
[; ;pic18f4520.h: 7105: extern volatile __bit AN5 __at(0x7C20);
[; ;pic18f4520.h: 7108: extern volatile __bit AN6 __at(0x7C21);
[; ;pic18f4520.h: 7111: extern volatile __bit AN7 __at(0x7C22);
[; ;pic18f4520.h: 7114: extern volatile __bit AN8 __at(0x7C0A);
[; ;pic18f4520.h: 7117: extern volatile __bit AN9 __at(0x7C0B);
[; ;pic18f4520.h: 7120: extern volatile __bit BCLIE __at(0x7D03);
[; ;pic18f4520.h: 7123: extern volatile __bit BCLIF __at(0x7D0B);
[; ;pic18f4520.h: 7126: extern volatile __bit BCLIP __at(0x7D13);
[; ;pic18f4520.h: 7129: extern volatile __bit BF __at(0x7E38);
[; ;pic18f4520.h: 7132: extern volatile __bit BGST __at(0x7E95);
[; ;pic18f4520.h: 7135: extern volatile __bit BOR __at(0x7E80);
[; ;pic18f4520.h: 7138: extern volatile __bit BRG16 __at(0x7DC3);
[; ;pic18f4520.h: 7141: extern volatile __bit BRGH __at(0x7D62);
[; ;pic18f4520.h: 7144: extern volatile __bit BRGH1 __at(0x7D62);
[; ;pic18f4520.h: 7147: extern volatile __bit C1INV __at(0x7DA4);
[; ;pic18f4520.h: 7150: extern volatile __bit __attribute__((__deprecated__)) C1OUT __at(0x7DA6);
[; ;pic18f4520.h: 7153: extern volatile __bit C2INV __at(0x7DA5);
[; ;pic18f4520.h: 7156: extern volatile __bit __attribute__((__deprecated__)) C2OUT __at(0x7DA7);
[; ;pic18f4520.h: 7159: extern volatile __bit CARRY __at(0x7EC0);
[; ;pic18f4520.h: 7162: extern volatile __bit CCP1 __at(0x7C12);
[; ;pic18f4520.h: 7165: extern volatile __bit CCP10 __at(0x7C22);
[; ;pic18f4520.h: 7168: extern volatile __bit CCP1IE __at(0x7CEA);
[; ;pic18f4520.h: 7171: extern volatile __bit CCP1IF __at(0x7CF2);
[; ;pic18f4520.h: 7174: extern volatile __bit CCP1IP __at(0x7CFA);
[; ;pic18f4520.h: 7177: extern volatile __bit CCP1M0 __at(0x7DE8);
[; ;pic18f4520.h: 7180: extern volatile __bit CCP1M1 __at(0x7DE9);
[; ;pic18f4520.h: 7183: extern volatile __bit CCP1M2 __at(0x7DEA);
[; ;pic18f4520.h: 7186: extern volatile __bit CCP1M3 __at(0x7DEB);
[; ;pic18f4520.h: 7189: extern volatile __bit CCP1X __at(0x7DED);
[; ;pic18f4520.h: 7192: extern volatile __bit CCP1Y __at(0x7DEC);
[; ;pic18f4520.h: 7195: extern volatile __bit CCP2IE __at(0x7D00);
[; ;pic18f4520.h: 7198: extern volatile __bit CCP2IF __at(0x7D08);
[; ;pic18f4520.h: 7201: extern volatile __bit CCP2IP __at(0x7D10);
[; ;pic18f4520.h: 7204: extern volatile __bit CCP2M0 __at(0x7DD0);
[; ;pic18f4520.h: 7207: extern volatile __bit CCP2M1 __at(0x7DD1);
[; ;pic18f4520.h: 7210: extern volatile __bit CCP2M2 __at(0x7DD2);
[; ;pic18f4520.h: 7213: extern volatile __bit CCP2M3 __at(0x7DD3);
[; ;pic18f4520.h: 7216: extern volatile __bit CCP2X __at(0x7DD5);
[; ;pic18f4520.h: 7219: extern volatile __bit CCP2Y __at(0x7DD4);
[; ;pic18f4520.h: 7222: extern volatile __bit CCP2_PA2 __at(0x7C0B);
[; ;pic18f4520.h: 7225: extern volatile __bit CCP9E __at(0x7C23);
[; ;pic18f4520.h: 7228: extern volatile __bit CFGS __at(0x7D36);
[; ;pic18f4520.h: 7231: extern volatile __bit CHS0 __at(0x7E12);
[; ;pic18f4520.h: 7234: extern volatile __bit CHS1 __at(0x7E13);
[; ;pic18f4520.h: 7237: extern volatile __bit CHS2 __at(0x7E14);
[; ;pic18f4520.h: 7240: extern volatile __bit CHS3 __at(0x7E15);
[; ;pic18f4520.h: 7243: extern volatile __bit CHSN3 __at(0x7E0B);
[; ;pic18f4520.h: 7246: extern volatile __bit CIS __at(0x7DA3);
[; ;pic18f4520.h: 7249: extern volatile __bit CK __at(0x7C16);
[; ;pic18f4520.h: 7252: extern volatile __bit CKE __at(0x7E3E);
[; ;pic18f4520.h: 7255: extern volatile __bit CKP __at(0x7E34);
[; ;pic18f4520.h: 7258: extern volatile __bit CLKI __at(0x7C07);
[; ;pic18f4520.h: 7261: extern volatile __bit CLKO __at(0x7C06);
[; ;pic18f4520.h: 7264: extern volatile __bit CM0 __at(0x7DA0);
[; ;pic18f4520.h: 7267: extern volatile __bit CM1 __at(0x7DA1);
[; ;pic18f4520.h: 7270: extern volatile __bit CM2 __at(0x7DA2);
[; ;pic18f4520.h: 7273: extern volatile __bit CMEN0 __at(0x7DA0);
[; ;pic18f4520.h: 7276: extern volatile __bit CMEN1 __at(0x7DA1);
[; ;pic18f4520.h: 7279: extern volatile __bit CMEN2 __at(0x7DA2);
[; ;pic18f4520.h: 7282: extern volatile __bit CMIE __at(0x7D06);
[; ;pic18f4520.h: 7285: extern volatile __bit CMIF __at(0x7D0E);
[; ;pic18f4520.h: 7288: extern volatile __bit CMIP __at(0x7D16);
[; ;pic18f4520.h: 7291: extern volatile __bit CREN __at(0x7D5C);
[; ;pic18f4520.h: 7294: extern volatile __bit CS __at(0x7C22);
[; ;pic18f4520.h: 7297: extern volatile __bit CSRC __at(0x7D67);
[; ;pic18f4520.h: 7300: extern volatile __bit CSRC1 __at(0x7D67);
[; ;pic18f4520.h: 7303: extern volatile __bit CVR0 __at(0x7DA8);
[; ;pic18f4520.h: 7306: extern volatile __bit CVR1 __at(0x7DA9);
[; ;pic18f4520.h: 7309: extern volatile __bit CVR2 __at(0x7DAA);
[; ;pic18f4520.h: 7312: extern volatile __bit CVR3 __at(0x7DAB);
[; ;pic18f4520.h: 7315: extern volatile __bit CVREF __at(0x7C02);
[; ;pic18f4520.h: 7318: extern volatile __bit CVREN __at(0x7DAF);
[; ;pic18f4520.h: 7321: extern volatile __bit CVROE __at(0x7DAE);
[; ;pic18f4520.h: 7324: extern volatile __bit CVROEN __at(0x7DAE);
[; ;pic18f4520.h: 7327: extern volatile __bit CVRR __at(0x7DAD);
[; ;pic18f4520.h: 7330: extern volatile __bit CVRSS __at(0x7DAC);
[; ;pic18f4520.h: 7333: extern volatile __bit DA __at(0x7E3D);
[; ;pic18f4520.h: 7336: extern volatile __bit DC __at(0x7EC1);
[; ;pic18f4520.h: 7339: extern volatile __bit DC1B0 __at(0x7DEC);
[; ;pic18f4520.h: 7342: extern volatile __bit DC1B1 __at(0x7DED);
[; ;pic18f4520.h: 7345: extern volatile __bit DC2B0 __at(0x7DD4);
[; ;pic18f4520.h: 7348: extern volatile __bit DC2B1 __at(0x7DD5);
[; ;pic18f4520.h: 7351: extern volatile __bit DONE __at(0x7E11);
[; ;pic18f4520.h: 7354: extern volatile __bit DT __at(0x7C17);
[; ;pic18f4520.h: 7357: extern volatile __bit D_A __at(0x7E3D);
[; ;pic18f4520.h: 7360: extern volatile __bit D_NOT_A __at(0x7E3D);
[; ;pic18f4520.h: 7363: extern volatile __bit D_nA __at(0x7E3D);
[; ;pic18f4520.h: 7366: extern volatile __bit EBDIS __at(0x7E5F);
[; ;pic18f4520.h: 7369: extern volatile __bit ECCPAS0 __at(0x7DB4);
[; ;pic18f4520.h: 7372: extern volatile __bit ECCPAS1 __at(0x7DB5);
[; ;pic18f4520.h: 7375: extern volatile __bit ECCPAS2 __at(0x7DB6);
[; ;pic18f4520.h: 7378: extern volatile __bit ECCPASE __at(0x7DB7);
[; ;pic18f4520.h: 7381: extern volatile __bit EEFS __at(0x7D36);
[; ;pic18f4520.h: 7384: extern volatile __bit EEIE __at(0x7D04);
[; ;pic18f4520.h: 7387: extern volatile __bit EEIF __at(0x7D0C);
[; ;pic18f4520.h: 7390: extern volatile __bit EEIP __at(0x7D14);
[; ;pic18f4520.h: 7393: extern volatile __bit EEPGD __at(0x7D37);
[; ;pic18f4520.h: 7396: extern volatile __bit FERR __at(0x7D5A);
[; ;pic18f4520.h: 7399: extern volatile __bit FLT0 __at(0x7C08);
[; ;pic18f4520.h: 7402: extern volatile __bit FLTS __at(0x7E9A);
[; ;pic18f4520.h: 7405: extern volatile __bit FREE __at(0x7D34);
[; ;pic18f4520.h: 7408: extern volatile __bit GCEN __at(0x7E2F);
[; ;pic18f4520.h: 7411: extern volatile __bit GIE __at(0x7F97);
[; ;pic18f4520.h: 7414: extern volatile __bit GIEH __at(0x7F97);
[; ;pic18f4520.h: 7417: extern volatile __bit GIEL __at(0x7F96);
[; ;pic18f4520.h: 7420: extern volatile __bit GIE_GIEH __at(0x7F97);
[; ;pic18f4520.h: 7423: extern volatile __bit GO __at(0x7E11);
[; ;pic18f4520.h: 7426: extern volatile __bit GODONE __at(0x7E11);
[; ;pic18f4520.h: 7429: extern volatile __bit GO_DONE __at(0x7E11);
[; ;pic18f4520.h: 7432: extern volatile __bit GO_NOT_DONE __at(0x7E11);
[; ;pic18f4520.h: 7435: extern volatile __bit GO_nDONE __at(0x7E11);
[; ;pic18f4520.h: 7438: extern volatile __bit HLVDEN __at(0x7E94);
[; ;pic18f4520.h: 7441: extern volatile __bit HLVDIE __at(0x7D02);
[; ;pic18f4520.h: 7444: extern volatile __bit HLVDIF __at(0x7D0A);
[; ;pic18f4520.h: 7447: extern volatile __bit HLVDIN __at(0x7C05);
[; ;pic18f4520.h: 7450: extern volatile __bit HLVDIP __at(0x7D12);
[; ;pic18f4520.h: 7453: extern volatile __bit HLVDL0 __at(0x7E90);
[; ;pic18f4520.h: 7456: extern volatile __bit HLVDL1 __at(0x7E91);
[; ;pic18f4520.h: 7459: extern volatile __bit HLVDL2 __at(0x7E92);
[; ;pic18f4520.h: 7462: extern volatile __bit HLVDL3 __at(0x7E93);
[; ;pic18f4520.h: 7465: extern volatile __bit IBF __at(0x7CB7);
[; ;pic18f4520.h: 7468: extern volatile __bit IBOV __at(0x7CB5);
[; ;pic18f4520.h: 7471: extern volatile __bit IDLEN __at(0x7E9F);
[; ;pic18f4520.h: 7474: extern volatile __bit INT0 __at(0x7C08);
[; ;pic18f4520.h: 7477: extern volatile __bit INT0E __at(0x7F94);
[; ;pic18f4520.h: 7480: extern volatile __bit INT0F __at(0x7F91);
[; ;pic18f4520.h: 7483: extern volatile __bit INT0IE __at(0x7F94);
[; ;pic18f4520.h: 7486: extern volatile __bit INT0IF __at(0x7F91);
[; ;pic18f4520.h: 7489: extern volatile __bit INT1 __at(0x7C09);
[; ;pic18f4520.h: 7492: extern volatile __bit INT1E __at(0x7F83);
[; ;pic18f4520.h: 7495: extern volatile __bit INT1F __at(0x7F80);
[; ;pic18f4520.h: 7498: extern volatile __bit INT1IE __at(0x7F83);
[; ;pic18f4520.h: 7501: extern volatile __bit INT1IF __at(0x7F80);
[; ;pic18f4520.h: 7504: extern volatile __bit INT1IP __at(0x7F86);
[; ;pic18f4520.h: 7507: extern volatile __bit INT1P __at(0x7F86);
[; ;pic18f4520.h: 7510: extern volatile __bit INT2 __at(0x7C0A);
[; ;pic18f4520.h: 7513: extern volatile __bit INT2E __at(0x7F84);
[; ;pic18f4520.h: 7516: extern volatile __bit INT2F __at(0x7F81);
[; ;pic18f4520.h: 7519: extern volatile __bit INT2IE __at(0x7F84);
[; ;pic18f4520.h: 7522: extern volatile __bit INT2IF __at(0x7F81);
[; ;pic18f4520.h: 7525: extern volatile __bit INT2IP __at(0x7F87);
[; ;pic18f4520.h: 7528: extern volatile __bit INT2P __at(0x7F87);
[; ;pic18f4520.h: 7531: extern volatile __bit INTEDG0 __at(0x7F8E);
[; ;pic18f4520.h: 7534: extern volatile __bit INTEDG1 __at(0x7F8D);
[; ;pic18f4520.h: 7537: extern volatile __bit INTEDG2 __at(0x7F8C);
[; ;pic18f4520.h: 7540: extern volatile __bit INTSRC __at(0x7CDF);
[; ;pic18f4520.h: 7543: extern volatile __bit IOFS __at(0x7E9A);
[; ;pic18f4520.h: 7546: extern volatile __bit IPEN __at(0x7E87);
[; ;pic18f4520.h: 7549: extern volatile __bit IRCF0 __at(0x7E9C);
[; ;pic18f4520.h: 7552: extern volatile __bit IRCF1 __at(0x7E9D);
[; ;pic18f4520.h: 7555: extern volatile __bit IRCF2 __at(0x7E9E);
[; ;pic18f4520.h: 7558: extern volatile __bit IRVST __at(0x7E95);
[; ;pic18f4520.h: 7561: extern volatile __bit IVRST __at(0x7E95);
[; ;pic18f4520.h: 7564: extern volatile __bit KBI0 __at(0x7C0C);
[; ;pic18f4520.h: 7567: extern volatile __bit KBI1 __at(0x7C0D);
[; ;pic18f4520.h: 7570: extern volatile __bit KBI2 __at(0x7C0E);
[; ;pic18f4520.h: 7573: extern volatile __bit KBI3 __at(0x7C0F);
[; ;pic18f4520.h: 7576: extern volatile __bit LA0 __at(0x7C48);
[; ;pic18f4520.h: 7579: extern volatile __bit LA1 __at(0x7C49);
[; ;pic18f4520.h: 7582: extern volatile __bit LA2 __at(0x7C4A);
[; ;pic18f4520.h: 7585: extern volatile __bit LA3 __at(0x7C4B);
[; ;pic18f4520.h: 7588: extern volatile __bit LA4 __at(0x7C4C);
[; ;pic18f4520.h: 7591: extern volatile __bit LA5 __at(0x7C4D);
[; ;pic18f4520.h: 7594: extern volatile __bit LA6 __at(0x7C4E);
[; ;pic18f4520.h: 7597: extern volatile __bit LA7 __at(0x7C4F);
[; ;pic18f4520.h: 7600: extern volatile __bit LATA0 __at(0x7C48);
[; ;pic18f4520.h: 7603: extern volatile __bit LATA1 __at(0x7C49);
[; ;pic18f4520.h: 7606: extern volatile __bit LATA2 __at(0x7C4A);
[; ;pic18f4520.h: 7609: extern volatile __bit LATA3 __at(0x7C4B);
[; ;pic18f4520.h: 7612: extern volatile __bit LATA4 __at(0x7C4C);
[; ;pic18f4520.h: 7615: extern volatile __bit LATA5 __at(0x7C4D);
[; ;pic18f4520.h: 7618: extern volatile __bit LATA6 __at(0x7C4E);
[; ;pic18f4520.h: 7621: extern volatile __bit LATA7 __at(0x7C4F);
[; ;pic18f4520.h: 7624: extern volatile __bit LATB0 __at(0x7C50);
[; ;pic18f4520.h: 7627: extern volatile __bit LATB1 __at(0x7C51);
[; ;pic18f4520.h: 7630: extern volatile __bit LATB2 __at(0x7C52);
[; ;pic18f4520.h: 7633: extern volatile __bit LATB3 __at(0x7C53);
[; ;pic18f4520.h: 7636: extern volatile __bit LATB4 __at(0x7C54);
[; ;pic18f4520.h: 7639: extern volatile __bit LATB5 __at(0x7C55);
[; ;pic18f4520.h: 7642: extern volatile __bit LATB6 __at(0x7C56);
[; ;pic18f4520.h: 7645: extern volatile __bit LATB7 __at(0x7C57);
[; ;pic18f4520.h: 7648: extern volatile __bit LATC0 __at(0x7C58);
[; ;pic18f4520.h: 7651: extern volatile __bit LATC1 __at(0x7C59);
[; ;pic18f4520.h: 7654: extern volatile __bit LATC2 __at(0x7C5A);
[; ;pic18f4520.h: 7657: extern volatile __bit LATC3 __at(0x7C5B);
[; ;pic18f4520.h: 7660: extern volatile __bit LATC4 __at(0x7C5C);
[; ;pic18f4520.h: 7663: extern volatile __bit LATC5 __at(0x7C5D);
[; ;pic18f4520.h: 7666: extern volatile __bit LATC6 __at(0x7C5E);
[; ;pic18f4520.h: 7669: extern volatile __bit LATC7 __at(0x7C5F);
[; ;pic18f4520.h: 7672: extern volatile __bit LATD0 __at(0x7C60);
[; ;pic18f4520.h: 7675: extern volatile __bit LATD1 __at(0x7C61);
[; ;pic18f4520.h: 7678: extern volatile __bit LATD2 __at(0x7C62);
[; ;pic18f4520.h: 7681: extern volatile __bit LATD3 __at(0x7C63);
[; ;pic18f4520.h: 7684: extern volatile __bit LATD4 __at(0x7C64);
[; ;pic18f4520.h: 7687: extern volatile __bit LATD5 __at(0x7C65);
[; ;pic18f4520.h: 7690: extern volatile __bit LATD6 __at(0x7C66);
[; ;pic18f4520.h: 7693: extern volatile __bit LATD7 __at(0x7C67);
[; ;pic18f4520.h: 7696: extern volatile __bit LATE0 __at(0x7C68);
[; ;pic18f4520.h: 7699: extern volatile __bit LATE1 __at(0x7C69);
[; ;pic18f4520.h: 7702: extern volatile __bit LATE2 __at(0x7C6A);
[; ;pic18f4520.h: 7705: extern volatile __bit LB0 __at(0x7C50);
[; ;pic18f4520.h: 7708: extern volatile __bit LB1 __at(0x7C51);
[; ;pic18f4520.h: 7711: extern volatile __bit LB2 __at(0x7C52);
[; ;pic18f4520.h: 7714: extern volatile __bit LB3 __at(0x7C53);
[; ;pic18f4520.h: 7717: extern volatile __bit LB4 __at(0x7C54);
[; ;pic18f4520.h: 7720: extern volatile __bit LB5 __at(0x7C55);
[; ;pic18f4520.h: 7723: extern volatile __bit LB6 __at(0x7C56);
[; ;pic18f4520.h: 7726: extern volatile __bit LB7 __at(0x7C57);
[; ;pic18f4520.h: 7729: extern volatile __bit LC0 __at(0x7C58);
[; ;pic18f4520.h: 7732: extern volatile __bit LC1 __at(0x7C59);
[; ;pic18f4520.h: 7735: extern volatile __bit LC2 __at(0x7C5A);
[; ;pic18f4520.h: 7738: extern volatile __bit LC3 __at(0x7C5B);
[; ;pic18f4520.h: 7741: extern volatile __bit LC4 __at(0x7C5C);
[; ;pic18f4520.h: 7744: extern volatile __bit LC5 __at(0x7C5D);
[; ;pic18f4520.h: 7747: extern volatile __bit LC6 __at(0x7C5E);
[; ;pic18f4520.h: 7750: extern volatile __bit LC7 __at(0x7C5F);
[; ;pic18f4520.h: 7753: extern volatile __bit LD0 __at(0x7C60);
[; ;pic18f4520.h: 7756: extern volatile __bit LD1 __at(0x7C61);
[; ;pic18f4520.h: 7759: extern volatile __bit LD2 __at(0x7C62);
[; ;pic18f4520.h: 7762: extern volatile __bit LD3 __at(0x7C63);
[; ;pic18f4520.h: 7765: extern volatile __bit LD4 __at(0x7C64);
[; ;pic18f4520.h: 7768: extern volatile __bit LD5 __at(0x7C65);
[; ;pic18f4520.h: 7771: extern volatile __bit LD6 __at(0x7C66);
[; ;pic18f4520.h: 7774: extern volatile __bit LD7 __at(0x7C67);
[; ;pic18f4520.h: 7777: extern volatile __bit LE0 __at(0x7C68);
[; ;pic18f4520.h: 7780: extern volatile __bit LE1 __at(0x7C69);
[; ;pic18f4520.h: 7783: extern volatile __bit LE2 __at(0x7C6A);
[; ;pic18f4520.h: 7786: extern volatile __bit LVDEN __at(0x7E94);
[; ;pic18f4520.h: 7789: extern volatile __bit LVDIE __at(0x7D02);
[; ;pic18f4520.h: 7792: extern volatile __bit LVDIF __at(0x7D0A);
[; ;pic18f4520.h: 7795: extern volatile __bit LVDIN __at(0x7C05);
[; ;pic18f4520.h: 7798: extern volatile __bit LVDIP __at(0x7D12);
[; ;pic18f4520.h: 7801: extern volatile __bit LVDL0 __at(0x7E90);
[; ;pic18f4520.h: 7804: extern volatile __bit LVDL1 __at(0x7E91);
[; ;pic18f4520.h: 7807: extern volatile __bit LVDL2 __at(0x7E92);
[; ;pic18f4520.h: 7810: extern volatile __bit LVDL3 __at(0x7E93);
[; ;pic18f4520.h: 7813: extern volatile __bit LVV0 __at(0x7E90);
[; ;pic18f4520.h: 7816: extern volatile __bit LVV1 __at(0x7E91);
[; ;pic18f4520.h: 7819: extern volatile __bit LVV2 __at(0x7E92);
[; ;pic18f4520.h: 7822: extern volatile __bit LVV3 __at(0x7E93);
[; ;pic18f4520.h: 7825: extern volatile __bit MCLR __at(0x7C23);
[; ;pic18f4520.h: 7828: extern volatile __bit NEGATIVE __at(0x7EC4);
[; ;pic18f4520.h: 7831: extern volatile __bit NOT_A __at(0x7E3D);
[; ;pic18f4520.h: 7834: extern volatile __bit NOT_ADDRESS __at(0x7E3D);
[; ;pic18f4520.h: 7837: extern volatile __bit NOT_BOR __at(0x7E80);
[; ;pic18f4520.h: 7840: extern volatile __bit NOT_CS __at(0x7C22);
[; ;pic18f4520.h: 7843: extern volatile __bit NOT_DONE __at(0x7E11);
[; ;pic18f4520.h: 7846: extern volatile __bit NOT_MCLR __at(0x7C23);
[; ;pic18f4520.h: 7849: extern volatile __bit NOT_PD __at(0x7E82);
[; ;pic18f4520.h: 7852: extern volatile __bit NOT_POR __at(0x7E81);
[; ;pic18f4520.h: 7855: extern volatile __bit NOT_RBPU __at(0x7F8F);
[; ;pic18f4520.h: 7858: extern volatile __bit NOT_RD __at(0x7C20);
[; ;pic18f4520.h: 7861: extern volatile __bit NOT_RI __at(0x7E84);
[; ;pic18f4520.h: 7864: extern volatile __bit NOT_SS __at(0x7C05);
[; ;pic18f4520.h: 7867: extern volatile __bit NOT_T1SYNC __at(0x7E6A);
[; ;pic18f4520.h: 7870: extern volatile __bit NOT_T3SYNC __at(0x7D8A);
[; ;pic18f4520.h: 7873: extern volatile __bit NOT_TO __at(0x7E83);
[; ;pic18f4520.h: 7876: extern volatile __bit NOT_W __at(0x7E3A);
[; ;pic18f4520.h: 7879: extern volatile __bit NOT_WR __at(0x7C21);
[; ;pic18f4520.h: 7882: extern volatile __bit NOT_WRITE __at(0x7E3A);
[; ;pic18f4520.h: 7885: extern volatile __bit OBF __at(0x7CB6);
[; ;pic18f4520.h: 7888: extern volatile __bit OERR __at(0x7D59);
[; ;pic18f4520.h: 7891: extern volatile __bit OSC1 __at(0x7C07);
[; ;pic18f4520.h: 7894: extern volatile __bit OSC2 __at(0x7C06);
[; ;pic18f4520.h: 7897: extern volatile __bit OSCFIE __at(0x7D07);
[; ;pic18f4520.h: 7900: extern volatile __bit OSCFIF __at(0x7D0F);
[; ;pic18f4520.h: 7903: extern volatile __bit OSCFIP __at(0x7D17);
[; ;pic18f4520.h: 7906: extern volatile __bit OSTS __at(0x7E9B);
[; ;pic18f4520.h: 7909: extern volatile __bit OV __at(0x7EC3);
[; ;pic18f4520.h: 7912: extern volatile __bit OVERFLOW __at(0x7EC3);
[; ;pic18f4520.h: 7915: extern volatile __bit P1A __at(0x7C12);
[; ;pic18f4520.h: 7918: extern volatile __bit P1B __at(0x7C1D);
[; ;pic18f4520.h: 7921: extern volatile __bit P1C __at(0x7C1E);
[; ;pic18f4520.h: 7924: extern volatile __bit P1D __at(0x7C1F);
[; ;pic18f4520.h: 7927: extern volatile __bit P1M0 __at(0x7DEE);
[; ;pic18f4520.h: 7930: extern volatile __bit P1M1 __at(0x7DEF);
[; ;pic18f4520.h: 7933: extern volatile __bit PA1 __at(0x7C12);
[; ;pic18f4520.h: 7936: extern volatile __bit PA2 __at(0x7C11);
[; ;pic18f4520.h: 7939: extern volatile __bit PB2 __at(0x7C22);
[; ;pic18f4520.h: 7942: extern volatile __bit PC2 __at(0x7C21);
[; ;pic18f4520.h: 7945: extern volatile __bit PC3E __at(0x7C23);
[; ;pic18f4520.h: 7948: extern volatile __bit PCFG0 __at(0x7E08);
[; ;pic18f4520.h: 7951: extern volatile __bit PCFG1 __at(0x7E09);
[; ;pic18f4520.h: 7954: extern volatile __bit PCFG2 __at(0x7E0A);
[; ;pic18f4520.h: 7957: extern volatile __bit PCFG3 __at(0x7E0B);
[; ;pic18f4520.h: 7960: extern volatile __bit PD __at(0x7E82);
[; ;pic18f4520.h: 7963: extern volatile __bit PD2 __at(0x7C20);
[; ;pic18f4520.h: 7966: extern volatile __bit PDC0 __at(0x7DB8);
[; ;pic18f4520.h: 7969: extern volatile __bit PDC1 __at(0x7DB9);
[; ;pic18f4520.h: 7972: extern volatile __bit PDC2 __at(0x7DBA);
[; ;pic18f4520.h: 7975: extern volatile __bit PDC3 __at(0x7DBB);
[; ;pic18f4520.h: 7978: extern volatile __bit PDC4 __at(0x7DBC);
[; ;pic18f4520.h: 7981: extern volatile __bit PDC5 __at(0x7DBD);
[; ;pic18f4520.h: 7984: extern volatile __bit PDC6 __at(0x7DBE);
[; ;pic18f4520.h: 7987: extern volatile __bit PEIE __at(0x7F96);
[; ;pic18f4520.h: 7990: extern volatile __bit PEIE_GIEL __at(0x7F96);
[; ;pic18f4520.h: 7993: extern volatile __bit PEN __at(0x7E2A);
[; ;pic18f4520.h: 7996: extern volatile __bit PGC __at(0x7C0E);
[; ;pic18f4520.h: 7999: extern volatile __bit PGD __at(0x7C0F);
[; ;pic18f4520.h: 8002: extern volatile __bit PGM __at(0x7C0D);
[; ;pic18f4520.h: 8005: extern volatile __bit PLLEN __at(0x7CDE);
[; ;pic18f4520.h: 8008: extern volatile __bit POR __at(0x7E81);
[; ;pic18f4520.h: 8011: extern volatile __bit PRSEN __at(0x7DBF);
[; ;pic18f4520.h: 8014: extern volatile __bit PSA __at(0x7EAB);
[; ;pic18f4520.h: 8017: extern volatile __bit PSP0 __at(0x7C18);
[; ;pic18f4520.h: 8020: extern volatile __bit PSP1 __at(0x7C19);
[; ;pic18f4520.h: 8023: extern volatile __bit PSP2 __at(0x7C1A);
[; ;pic18f4520.h: 8026: extern volatile __bit PSP3 __at(0x7C1B);
[; ;pic18f4520.h: 8029: extern volatile __bit PSP4 __at(0x7C1C);
[; ;pic18f4520.h: 8032: extern volatile __bit PSP5 __at(0x7C1D);
[; ;pic18f4520.h: 8035: extern volatile __bit PSP6 __at(0x7C1E);
[; ;pic18f4520.h: 8038: extern volatile __bit PSP7 __at(0x7C1F);
[; ;pic18f4520.h: 8041: extern volatile __bit PSPIE __at(0x7CEF);
[; ;pic18f4520.h: 8044: extern volatile __bit PSPIF __at(0x7CF7);
[; ;pic18f4520.h: 8047: extern volatile __bit PSPIP __at(0x7CFF);
[; ;pic18f4520.h: 8050: extern volatile __bit PSPMODE __at(0x7CB4);
[; ;pic18f4520.h: 8053: extern volatile __bit PSSAC0 __at(0x7DB2);
[; ;pic18f4520.h: 8056: extern volatile __bit PSSAC1 __at(0x7DB3);
[; ;pic18f4520.h: 8059: extern volatile __bit PSSBD0 __at(0x7DB0);
[; ;pic18f4520.h: 8062: extern volatile __bit PSSBD1 __at(0x7DB1);
[; ;pic18f4520.h: 8065: extern volatile __bit __attribute__((__deprecated__)) RA0 __at(0x7C00);
[; ;pic18f4520.h: 8068: extern volatile __bit __attribute__((__deprecated__)) RA1 __at(0x7C01);
[; ;pic18f4520.h: 8071: extern volatile __bit __attribute__((__deprecated__)) RA2 __at(0x7C02);
[; ;pic18f4520.h: 8074: extern volatile __bit __attribute__((__deprecated__)) RA3 __at(0x7C03);
[; ;pic18f4520.h: 8077: extern volatile __bit __attribute__((__deprecated__)) RA4 __at(0x7C04);
[; ;pic18f4520.h: 8080: extern volatile __bit __attribute__((__deprecated__)) RA5 __at(0x7C05);
[; ;pic18f4520.h: 8083: extern volatile __bit __attribute__((__deprecated__)) RA6 __at(0x7C06);
[; ;pic18f4520.h: 8086: extern volatile __bit __attribute__((__deprecated__)) RA7 __at(0x7C07);
[; ;pic18f4520.h: 8089: extern volatile __bit __attribute__((__deprecated__)) RB0 __at(0x7C08);
[; ;pic18f4520.h: 8092: extern volatile __bit __attribute__((__deprecated__)) RB1 __at(0x7C09);
[; ;pic18f4520.h: 8095: extern volatile __bit __attribute__((__deprecated__)) RB2 __at(0x7C0A);
[; ;pic18f4520.h: 8098: extern volatile __bit __attribute__((__deprecated__)) RB3 __at(0x7C0B);
[; ;pic18f4520.h: 8101: extern volatile __bit __attribute__((__deprecated__)) RB4 __at(0x7C0C);
[; ;pic18f4520.h: 8104: extern volatile __bit __attribute__((__deprecated__)) RB5 __at(0x7C0D);
[; ;pic18f4520.h: 8107: extern volatile __bit __attribute__((__deprecated__)) RB6 __at(0x7C0E);
[; ;pic18f4520.h: 8110: extern volatile __bit __attribute__((__deprecated__)) RB7 __at(0x7C0F);
[; ;pic18f4520.h: 8113: extern volatile __bit RBIE __at(0x7F93);
[; ;pic18f4520.h: 8116: extern volatile __bit RBIF __at(0x7F90);
[; ;pic18f4520.h: 8119: extern volatile __bit RBIP __at(0x7F88);
[; ;pic18f4520.h: 8122: extern volatile __bit RBPU __at(0x7F8F);
[; ;pic18f4520.h: 8125: extern volatile __bit __attribute__((__deprecated__)) RC0 __at(0x7C10);
[; ;pic18f4520.h: 8128: extern volatile __bit __attribute__((__deprecated__)) RC1 __at(0x7C11);
[; ;pic18f4520.h: 8131: extern volatile __bit RC1IE __at(0x7CED);
[; ;pic18f4520.h: 8134: extern volatile __bit RC1IF __at(0x7CF5);
[; ;pic18f4520.h: 8137: extern volatile __bit RC1IP __at(0x7CFD);
[; ;pic18f4520.h: 8140: extern volatile __bit __attribute__((__deprecated__)) RC2 __at(0x7C12);
[; ;pic18f4520.h: 8143: extern volatile __bit __attribute__((__deprecated__)) RC3 __at(0x7C13);
[; ;pic18f4520.h: 8146: extern volatile __bit __attribute__((__deprecated__)) RC4 __at(0x7C14);
[; ;pic18f4520.h: 8149: extern volatile __bit __attribute__((__deprecated__)) RC5 __at(0x7C15);
[; ;pic18f4520.h: 8152: extern volatile __bit __attribute__((__deprecated__)) RC6 __at(0x7C16);
[; ;pic18f4520.h: 8155: extern volatile __bit __attribute__((__deprecated__)) RC7 __at(0x7C17);
[; ;pic18f4520.h: 8158: extern volatile __bit RC8_9 __at(0x7D5E);
[; ;pic18f4520.h: 8161: extern volatile __bit RC9 __at(0x7D5E);
[; ;pic18f4520.h: 8164: extern volatile __bit RCD8 __at(0x7D58);
[; ;pic18f4520.h: 8167: extern volatile __bit RCEN __at(0x7E2B);
[; ;pic18f4520.h: 8170: extern volatile __bit RCIDL __at(0x7DC6);
[; ;pic18f4520.h: 8173: extern volatile __bit RCIE __at(0x7CED);
[; ;pic18f4520.h: 8176: extern volatile __bit RCIF __at(0x7CF5);
[; ;pic18f4520.h: 8179: extern volatile __bit RCIP __at(0x7CFD);
[; ;pic18f4520.h: 8182: extern volatile __bit RCMT __at(0x7DC6);
[; ;pic18f4520.h: 8185: extern volatile __bit __attribute__((__deprecated__)) RD __at(0x7D30);
[; ;pic18f4520.h: 8188: extern volatile __bit __attribute__((__deprecated__)) RD0 __at(0x7C18);
[; ;pic18f4520.h: 8191: extern volatile __bit __attribute__((__deprecated__)) RD1 __at(0x7C19);
[; ;pic18f4520.h: 8194: extern volatile __bit RD163 __at(0x7D8F);
[; ;pic18f4520.h: 8197: extern volatile __bit __attribute__((__deprecated__)) RD2 __at(0x7C1A);
[; ;pic18f4520.h: 8200: extern volatile __bit __attribute__((__deprecated__)) RD3 __at(0x7C1B);
[; ;pic18f4520.h: 8203: extern volatile __bit __attribute__((__deprecated__)) RD4 __at(0x7C1C);
[; ;pic18f4520.h: 8206: extern volatile __bit __attribute__((__deprecated__)) RD5 __at(0x7C1D);
[; ;pic18f4520.h: 8209: extern volatile __bit __attribute__((__deprecated__)) RD6 __at(0x7C1E);
[; ;pic18f4520.h: 8212: extern volatile __bit __attribute__((__deprecated__)) RD7 __at(0x7C1F);
[; ;pic18f4520.h: 8215: extern volatile __bit RDE __at(0x7C20);
[; ;pic18f4520.h: 8218: extern volatile __bit __attribute__((__deprecated__)) RE0 __at(0x7C20);
[; ;pic18f4520.h: 8221: extern volatile __bit __attribute__((__deprecated__)) RE1 __at(0x7C21);
[; ;pic18f4520.h: 8224: extern volatile __bit __attribute__((__deprecated__)) RE2 __at(0x7C22);
[; ;pic18f4520.h: 8227: extern volatile __bit __attribute__((__deprecated__)) RE3 __at(0x7C23);
[; ;pic18f4520.h: 8230: extern volatile __bit RI __at(0x7E84);
[; ;pic18f4520.h: 8233: extern volatile __bit RJPU __at(0x7C07);
[; ;pic18f4520.h: 8236: extern volatile __bit RSEN __at(0x7E29);
[; ;pic18f4520.h: 8239: extern volatile __bit RW __at(0x7E3A);
[; ;pic18f4520.h: 8242: extern volatile __bit RX __at(0x7C17);
[; ;pic18f4520.h: 8245: extern volatile __bit RX9 __at(0x7D5E);
[; ;pic18f4520.h: 8248: extern volatile __bit RX9D __at(0x7D58);
[; ;pic18f4520.h: 8251: extern volatile __bit RXCKP __at(0x7DC5);
[; ;pic18f4520.h: 8254: extern volatile __bit RXDTP __at(0x7DC5);
[; ;pic18f4520.h: 8257: extern volatile __bit R_NOT_W __at(0x7E3A);
[; ;pic18f4520.h: 8260: extern volatile __bit R_W __at(0x7E3A);
[; ;pic18f4520.h: 8263: extern volatile __bit R_nW __at(0x7E3A);
[; ;pic18f4520.h: 8266: extern volatile __bit SBOREN __at(0x7E86);
[; ;pic18f4520.h: 8269: extern volatile __bit SCK __at(0x7C13);
[; ;pic18f4520.h: 8272: extern volatile __bit SCKP __at(0x7DC4);
[; ;pic18f4520.h: 8275: extern volatile __bit SCL __at(0x7C13);
[; ;pic18f4520.h: 8278: extern volatile __bit SCS0 __at(0x7E98);
[; ;pic18f4520.h: 8281: extern volatile __bit SCS1 __at(0x7E99);
[; ;pic18f4520.h: 8284: extern volatile __bit SDA __at(0x7C14);
[; ;pic18f4520.h: 8287: extern volatile __bit SDI __at(0x7C14);
[; ;pic18f4520.h: 8290: extern volatile __bit SDO __at(0x7C15);
[; ;pic18f4520.h: 8293: extern volatile __bit SEN __at(0x7E28);
[; ;pic18f4520.h: 8296: extern volatile __bit SENDB __at(0x7D63);
[; ;pic18f4520.h: 8299: extern volatile __bit SENDB1 __at(0x7D63);
[; ;pic18f4520.h: 8302: extern volatile __bit SMP __at(0x7E3F);
[; ;pic18f4520.h: 8305: extern volatile __bit SOSCEN __at(0x7E6B);
[; ;pic18f4520.h: 8308: extern volatile __bit SOSCEN3 __at(0x7D8B);
[; ;pic18f4520.h: 8311: extern volatile __bit SP0 __at(0x7FE0);
[; ;pic18f4520.h: 8314: extern volatile __bit SP1 __at(0x7FE1);
[; ;pic18f4520.h: 8317: extern volatile __bit SP2 __at(0x7FE2);
[; ;pic18f4520.h: 8320: extern volatile __bit SP3 __at(0x7FE3);
[; ;pic18f4520.h: 8323: extern volatile __bit SP4 __at(0x7FE4);
[; ;pic18f4520.h: 8326: extern volatile __bit SPEN __at(0x7D5F);
[; ;pic18f4520.h: 8329: extern volatile __bit SREN __at(0x7D5D);
[; ;pic18f4520.h: 8332: extern volatile __bit SRENA __at(0x7D5D);
[; ;pic18f4520.h: 8335: extern volatile __bit SS __at(0x7C05);
[; ;pic18f4520.h: 8338: extern volatile __bit SS2 __at(0x7C1F);
[; ;pic18f4520.h: 8341: extern volatile __bit SSPEN __at(0x7E35);
[; ;pic18f4520.h: 8344: extern volatile __bit SSPIE __at(0x7CEB);
[; ;pic18f4520.h: 8347: extern volatile __bit SSPIF __at(0x7CF3);
[; ;pic18f4520.h: 8350: extern volatile __bit SSPIP __at(0x7CFB);
[; ;pic18f4520.h: 8353: extern volatile __bit SSPM0 __at(0x7E30);
[; ;pic18f4520.h: 8356: extern volatile __bit SSPM1 __at(0x7E31);
[; ;pic18f4520.h: 8359: extern volatile __bit SSPM2 __at(0x7E32);
[; ;pic18f4520.h: 8362: extern volatile __bit SSPM3 __at(0x7E33);
[; ;pic18f4520.h: 8365: extern volatile __bit SSPOV __at(0x7E36);
[; ;pic18f4520.h: 8368: extern volatile __bit START __at(0x7E3B);
[; ;pic18f4520.h: 8371: extern volatile __bit STKFUL __at(0x7FE7);
[; ;pic18f4520.h: 8374: extern volatile __bit STKOVF __at(0x7FE7);
[; ;pic18f4520.h: 8377: extern volatile __bit STKUNF __at(0x7FE6);
[; ;pic18f4520.h: 8380: extern volatile __bit STOP __at(0x7E3C);
[; ;pic18f4520.h: 8383: extern volatile __bit SWDTE __at(0x7E88);
[; ;pic18f4520.h: 8386: extern volatile __bit SWDTEN __at(0x7E88);
[; ;pic18f4520.h: 8389: extern volatile __bit SYNC __at(0x7D64);
[; ;pic18f4520.h: 8392: extern volatile __bit SYNC1 __at(0x7D64);
[; ;pic18f4520.h: 8395: extern volatile __bit T016BIT __at(0x7EAE);
[; ;pic18f4520.h: 8398: extern volatile __bit T08BIT __at(0x7EAE);
[; ;pic18f4520.h: 8401: extern volatile __bit T0CKI __at(0x7C04);
[; ;pic18f4520.h: 8404: extern volatile __bit T0CS __at(0x7EAD);
[; ;pic18f4520.h: 8407: extern volatile __bit T0IE __at(0x7F95);
[; ;pic18f4520.h: 8410: extern volatile __bit T0IF __at(0x7F92);
[; ;pic18f4520.h: 8413: extern volatile __bit T0PS0 __at(0x7EA8);
[; ;pic18f4520.h: 8416: extern volatile __bit T0PS1 __at(0x7EA9);
[; ;pic18f4520.h: 8419: extern volatile __bit T0PS2 __at(0x7EAA);
[; ;pic18f4520.h: 8422: extern volatile __bit T0PS3 __at(0x7EAB);
[; ;pic18f4520.h: 8425: extern volatile __bit T0SE __at(0x7EAC);
[; ;pic18f4520.h: 8428: extern volatile __bit T13CKI __at(0x7C10);
[; ;pic18f4520.h: 8431: extern volatile __bit T1CKI __at(0x7C10);
[; ;pic18f4520.h: 8434: extern volatile __bit T1CKPS0 __at(0x7E6C);
[; ;pic18f4520.h: 8437: extern volatile __bit T1CKPS1 __at(0x7E6D);
[; ;pic18f4520.h: 8440: extern volatile __bit T1OSCEN __at(0x7E6B);
[; ;pic18f4520.h: 8443: extern volatile __bit T1OSI __at(0x7C11);
[; ;pic18f4520.h: 8446: extern volatile __bit T1OSO __at(0x7C10);
[; ;pic18f4520.h: 8449: extern volatile __bit T1RD16 __at(0x7E6F);
[; ;pic18f4520.h: 8452: extern volatile __bit T1RUN __at(0x7E6E);
[; ;pic18f4520.h: 8455: extern volatile __bit T1SYNC __at(0x7E6A);
[; ;pic18f4520.h: 8458: extern volatile __bit T2CKPS0 __at(0x7E50);
[; ;pic18f4520.h: 8461: extern volatile __bit T2CKPS1 __at(0x7E51);
[; ;pic18f4520.h: 8464: extern volatile __bit T2OUTPS0 __at(0x7E53);
[; ;pic18f4520.h: 8467: extern volatile __bit T2OUTPS1 __at(0x7E54);
[; ;pic18f4520.h: 8470: extern volatile __bit T2OUTPS2 __at(0x7E55);
[; ;pic18f4520.h: 8473: extern volatile __bit T2OUTPS3 __at(0x7E56);
[; ;pic18f4520.h: 8476: extern volatile __bit T3CCP1 __at(0x7D8B);
[; ;pic18f4520.h: 8479: extern volatile __bit T3CCP2 __at(0x7D8E);
[; ;pic18f4520.h: 8482: extern volatile __bit T3CKPS0 __at(0x7D8C);
[; ;pic18f4520.h: 8485: extern volatile __bit T3CKPS1 __at(0x7D8D);
[; ;pic18f4520.h: 8488: extern volatile __bit T3RD16 __at(0x7D8F);
[; ;pic18f4520.h: 8491: extern volatile __bit T3SYNC __at(0x7D8A);
[; ;pic18f4520.h: 8494: extern volatile __bit TMR0IE __at(0x7F95);
[; ;pic18f4520.h: 8497: extern volatile __bit TMR0IF __at(0x7F92);
[; ;pic18f4520.h: 8500: extern volatile __bit TMR0IP __at(0x7F8A);
[; ;pic18f4520.h: 8503: extern volatile __bit TMR0ON __at(0x7EAF);
[; ;pic18f4520.h: 8506: extern volatile __bit TMR1CS __at(0x7E69);
[; ;pic18f4520.h: 8509: extern volatile __bit TMR1IE __at(0x7CE8);
[; ;pic18f4520.h: 8512: extern volatile __bit TMR1IF __at(0x7CF0);
[; ;pic18f4520.h: 8515: extern volatile __bit TMR1IP __at(0x7CF8);
[; ;pic18f4520.h: 8518: extern volatile __bit TMR1ON __at(0x7E68);
[; ;pic18f4520.h: 8521: extern volatile __bit TMR2IE __at(0x7CE9);
[; ;pic18f4520.h: 8524: extern volatile __bit TMR2IF __at(0x7CF1);
[; ;pic18f4520.h: 8527: extern volatile __bit TMR2IP __at(0x7CF9);
[; ;pic18f4520.h: 8530: extern volatile __bit TMR2ON __at(0x7E52);
[; ;pic18f4520.h: 8533: extern volatile __bit TMR3CS __at(0x7D89);
[; ;pic18f4520.h: 8536: extern volatile __bit TMR3IE __at(0x7D01);
[; ;pic18f4520.h: 8539: extern volatile __bit TMR3IF __at(0x7D09);
[; ;pic18f4520.h: 8542: extern volatile __bit TMR3IP __at(0x7D11);
[; ;pic18f4520.h: 8545: extern volatile __bit TMR3ON __at(0x7D88);
[; ;pic18f4520.h: 8548: extern volatile __bit TO __at(0x7E83);
[; ;pic18f4520.h: 8551: extern volatile __bit TOUTPS0 __at(0x7E53);
[; ;pic18f4520.h: 8554: extern volatile __bit TOUTPS1 __at(0x7E54);
[; ;pic18f4520.h: 8557: extern volatile __bit TOUTPS2 __at(0x7E55);
[; ;pic18f4520.h: 8560: extern volatile __bit TOUTPS3 __at(0x7E56);
[; ;pic18f4520.h: 8563: extern volatile __bit TRISA0 __at(0x7C90);
[; ;pic18f4520.h: 8566: extern volatile __bit TRISA1 __at(0x7C91);
[; ;pic18f4520.h: 8569: extern volatile __bit TRISA2 __at(0x7C92);
[; ;pic18f4520.h: 8572: extern volatile __bit TRISA3 __at(0x7C93);
[; ;pic18f4520.h: 8575: extern volatile __bit TRISA4 __at(0x7C94);
[; ;pic18f4520.h: 8578: extern volatile __bit TRISA5 __at(0x7C95);
[; ;pic18f4520.h: 8581: extern volatile __bit TRISA6 __at(0x7C96);
[; ;pic18f4520.h: 8584: extern volatile __bit TRISA7 __at(0x7C97);
[; ;pic18f4520.h: 8587: extern volatile __bit TRISB0 __at(0x7C98);
[; ;pic18f4520.h: 8590: extern volatile __bit TRISB1 __at(0x7C99);
[; ;pic18f4520.h: 8593: extern volatile __bit TRISB2 __at(0x7C9A);
[; ;pic18f4520.h: 8596: extern volatile __bit TRISB3 __at(0x7C9B);
[; ;pic18f4520.h: 8599: extern volatile __bit TRISB4 __at(0x7C9C);
[; ;pic18f4520.h: 8602: extern volatile __bit TRISB5 __at(0x7C9D);
[; ;pic18f4520.h: 8605: extern volatile __bit TRISB6 __at(0x7C9E);
[; ;pic18f4520.h: 8608: extern volatile __bit TRISB7 __at(0x7C9F);
[; ;pic18f4520.h: 8611: extern volatile __bit TRISC0 __at(0x7CA0);
[; ;pic18f4520.h: 8614: extern volatile __bit TRISC1 __at(0x7CA1);
[; ;pic18f4520.h: 8617: extern volatile __bit TRISC2 __at(0x7CA2);
[; ;pic18f4520.h: 8620: extern volatile __bit TRISC3 __at(0x7CA3);
[; ;pic18f4520.h: 8623: extern volatile __bit TRISC4 __at(0x7CA4);
[; ;pic18f4520.h: 8626: extern volatile __bit TRISC5 __at(0x7CA5);
[; ;pic18f4520.h: 8629: extern volatile __bit TRISC6 __at(0x7CA6);
[; ;pic18f4520.h: 8632: extern volatile __bit TRISC7 __at(0x7CA7);
[; ;pic18f4520.h: 8635: extern volatile __bit TRISD0 __at(0x7CA8);
[; ;pic18f4520.h: 8638: extern volatile __bit TRISD1 __at(0x7CA9);
[; ;pic18f4520.h: 8641: extern volatile __bit TRISD2 __at(0x7CAA);
[; ;pic18f4520.h: 8644: extern volatile __bit TRISD3 __at(0x7CAB);
[; ;pic18f4520.h: 8647: extern volatile __bit TRISD4 __at(0x7CAC);
[; ;pic18f4520.h: 8650: extern volatile __bit TRISD5 __at(0x7CAD);
[; ;pic18f4520.h: 8653: extern volatile __bit TRISD6 __at(0x7CAE);
[; ;pic18f4520.h: 8656: extern volatile __bit TRISD7 __at(0x7CAF);
[; ;pic18f4520.h: 8659: extern volatile __bit TRISE0 __at(0x7CB0);
[; ;pic18f4520.h: 8662: extern volatile __bit TRISE1 __at(0x7CB1);
[; ;pic18f4520.h: 8665: extern volatile __bit TRISE2 __at(0x7CB2);
[; ;pic18f4520.h: 8668: extern volatile __bit TRMT __at(0x7D61);
[; ;pic18f4520.h: 8671: extern volatile __bit TRMT1 __at(0x7D61);
[; ;pic18f4520.h: 8674: extern volatile __bit TUN0 __at(0x7CD8);
[; ;pic18f4520.h: 8677: extern volatile __bit TUN1 __at(0x7CD9);
[; ;pic18f4520.h: 8680: extern volatile __bit TUN2 __at(0x7CDA);
[; ;pic18f4520.h: 8683: extern volatile __bit TUN3 __at(0x7CDB);
[; ;pic18f4520.h: 8686: extern volatile __bit TUN4 __at(0x7CDC);
[; ;pic18f4520.h: 8689: extern volatile __bit TX __at(0x7C16);
[; ;pic18f4520.h: 8692: extern volatile __bit TX1IE __at(0x7CEC);
[; ;pic18f4520.h: 8695: extern volatile __bit TX1IF __at(0x7CF4);
[; ;pic18f4520.h: 8698: extern volatile __bit TX1IP __at(0x7CFC);
[; ;pic18f4520.h: 8701: extern volatile __bit TX8_9 __at(0x7D66);
[; ;pic18f4520.h: 8704: extern volatile __bit TX9 __at(0x7D66);
[; ;pic18f4520.h: 8707: extern volatile __bit TX91 __at(0x7D66);
[; ;pic18f4520.h: 8710: extern volatile __bit TX9D __at(0x7D60);
[; ;pic18f4520.h: 8713: extern volatile __bit TX9D1 __at(0x7D60);
[; ;pic18f4520.h: 8716: extern volatile __bit TXCKP __at(0x7DC4);
[; ;pic18f4520.h: 8719: extern volatile __bit TXD8 __at(0x7D60);
[; ;pic18f4520.h: 8722: extern volatile __bit TXEN __at(0x7D65);
[; ;pic18f4520.h: 8725: extern volatile __bit TXEN1 __at(0x7D65);
[; ;pic18f4520.h: 8728: extern volatile __bit TXIE __at(0x7CEC);
[; ;pic18f4520.h: 8731: extern volatile __bit TXIF __at(0x7CF4);
[; ;pic18f4520.h: 8734: extern volatile __bit TXIP __at(0x7CFC);
[; ;pic18f4520.h: 8737: extern volatile __bit UA __at(0x7E39);
[; ;pic18f4520.h: 8740: extern volatile __bit ULPWUIN __at(0x7C00);
[; ;pic18f4520.h: 8743: extern volatile __bit VCFG0 __at(0x7E0C);
[; ;pic18f4520.h: 8746: extern volatile __bit VCFG01 __at(0x7E0C);
[; ;pic18f4520.h: 8749: extern volatile __bit VCFG1 __at(0x7E0D);
[; ;pic18f4520.h: 8752: extern volatile __bit VCFG11 __at(0x7E0D);
[; ;pic18f4520.h: 8755: extern volatile __bit VDIRMAG __at(0x7E97);
[; ;pic18f4520.h: 8758: extern volatile __bit VPP __at(0x7C23);
[; ;pic18f4520.h: 8761: extern volatile __bit VREFN __at(0x7C02);
[; ;pic18f4520.h: 8764: extern volatile __bit VREFP __at(0x7C03);
[; ;pic18f4520.h: 8767: extern volatile __bit W4E __at(0x7DC1);
[; ;pic18f4520.h: 8770: extern volatile __bit WAIT0 __at(0x7E5C);
[; ;pic18f4520.h: 8773: extern volatile __bit WAIT1 __at(0x7E5D);
[; ;pic18f4520.h: 8776: extern volatile __bit WCOL __at(0x7E37);
[; ;pic18f4520.h: 8779: extern volatile __bit WM0 __at(0x7E58);
[; ;pic18f4520.h: 8782: extern volatile __bit WM1 __at(0x7E59);
[; ;pic18f4520.h: 8785: extern volatile __bit __attribute__((__deprecated__)) WR __at(0x7D31);
[; ;pic18f4520.h: 8788: extern volatile __bit WRE __at(0x7C21);
[; ;pic18f4520.h: 8791: extern volatile __bit WREN __at(0x7D32);
[; ;pic18f4520.h: 8794: extern volatile __bit WRERR __at(0x7D33);
[; ;pic18f4520.h: 8797: extern volatile __bit WUE __at(0x7DC1);
[; ;pic18f4520.h: 8800: extern volatile __bit ZERO __at(0x7EC2);
[; ;pic18f4520.h: 8803: extern volatile __bit nA __at(0x7E3D);
[; ;pic18f4520.h: 8806: extern volatile __bit nADDRESS __at(0x7E3D);
[; ;pic18f4520.h: 8809: extern volatile __bit nBOR __at(0x7E80);
[; ;pic18f4520.h: 8812: extern volatile __bit nCS __at(0x7C22);
[; ;pic18f4520.h: 8815: extern volatile __bit nDONE __at(0x7E11);
[; ;pic18f4520.h: 8818: extern volatile __bit nMCLR __at(0x7C23);
[; ;pic18f4520.h: 8821: extern volatile __bit nPD __at(0x7E82);
[; ;pic18f4520.h: 8824: extern volatile __bit nPOR __at(0x7E81);
[; ;pic18f4520.h: 8827: extern volatile __bit nRBPU __at(0x7F8F);
[; ;pic18f4520.h: 8830: extern volatile __bit nRD __at(0x7C20);
[; ;pic18f4520.h: 8833: extern volatile __bit nRI __at(0x7E84);
[; ;pic18f4520.h: 8836: extern volatile __bit nSS __at(0x7C05);
[; ;pic18f4520.h: 8839: extern volatile __bit nT1SYNC __at(0x7E6A);
[; ;pic18f4520.h: 8842: extern volatile __bit nT3SYNC __at(0x7D8A);
[; ;pic18f4520.h: 8845: extern volatile __bit nTO __at(0x7E83);
[; ;pic18f4520.h: 8848: extern volatile __bit nW __at(0x7E3A);
[; ;pic18f4520.h: 8851: extern volatile __bit nWR __at(0x7C21);
[; ;pic18f4520.h: 8854: extern volatile __bit nWRITE __at(0x7E3A);
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 50: extern void __nop(void);
[; ;pic18.h: 154: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 155: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 156: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 174: unsigned char __t1rd16on(void);
[; ;pic18.h: 175: unsigned char __t3rd16on(void);
[; ;pic18.h: 183: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 185: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 187: extern __nonreentrant void _delay3(unsigned char);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 65: extern double atof(const char *);
[; ;stdlib.h: 66: extern double strtod(const char *, const char **);
[; ;stdlib.h: 67: extern int atoi(const char *);
[; ;stdlib.h: 68: extern unsigned xtoi(const char *);
[; ;stdlib.h: 69: extern long atol(const char *);
[; ;stdlib.h: 73: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 75: extern int rand(void);
[; ;stdlib.h: 76: extern void srand(unsigned int);
[; ;stdlib.h: 77: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 78: extern div_t div(int numer, int denom);
[; ;stdlib.h: 79: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 80: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 81: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 85: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 86: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 87: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 88: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 93: extern void * malloc(size_t);
[; ;stdlib.h: 94: extern void free(void *);
[; ;stdlib.h: 95: extern void * realloc(void *, size_t);
[; ;stdlib.h: 104: extern int atexit(void (*)(void));
[; ;stdlib.h: 105: extern char * getenv(const char *);
[; ;stdlib.h: 106: extern char ** environ;
[; ;stdlib.h: 107: extern int system(char *);
[; ;stdlib.h: 108: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 109: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 110: extern int abs(int);
[; ;stdlib.h: 111: extern long labs(long);
[; ;stdlib.h: 113: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 114: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 119: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 120: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 122: extern char * ftoa(float f, int * status);
[; ;math.h: 30: extern double fabs(double);
[; ;math.h: 31: extern double floor(double);
[; ;math.h: 32: extern double ceil(double);
[; ;math.h: 33: extern double modf(double, double *);
[; ;math.h: 34: extern double sqrt(double);
[; ;math.h: 35: extern double atof(const char *);
[; ;math.h: 36: extern double sin(double) ;
[; ;math.h: 37: extern double cos(double) ;
[; ;math.h: 38: extern double tan(double) ;
[; ;math.h: 39: extern double asin(double) ;
[; ;math.h: 40: extern double acos(double) ;
[; ;math.h: 41: extern double atan(double);
[; ;math.h: 42: extern double atan2(double, double) ;
[; ;math.h: 43: extern double log(double);
[; ;math.h: 44: extern double log10(double);
[; ;math.h: 45: extern double pow(double, double) ;
[; ;math.h: 46: extern double exp(double) ;
[; ;math.h: 47: extern double sinh(double) ;
[; ;math.h: 48: extern double cosh(double) ;
[; ;math.h: 49: extern double tanh(double);
[; ;math.h: 50: extern double eval_poly(double, const double *, int);
[; ;math.h: 51: extern double frexp(double, int *);
[; ;math.h: 52: extern double ldexp(double, int);
[; ;math.h: 53: extern double fmod(double, double);
[; ;math.h: 54: extern double trunc(double);
[; ;math.h: 55: extern double round(double);
[; ;string.h: 14: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 15: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 16: extern void * memset(void *, int, size_t);
[; ;string.h: 36: extern char * strcat(char *, const char *);
[; ;string.h: 37: extern char * strcpy(char *, const char *);
[; ;string.h: 38: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 39: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 40: extern char * strdup(const char *);
[; ;string.h: 41: extern char * strtok(char *, const char *);
[; ;string.h: 44: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 45: extern int strcmp(const char *, const char *);
[; ;string.h: 46: extern int stricmp(const char *, const char *);
[; ;string.h: 47: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 48: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 49: extern void * memchr(const void *, int, size_t);
[; ;string.h: 50: extern size_t strcspn(const char *, const char *);
[; ;string.h: 51: extern char * strpbrk(const char *, const char *);
[; ;string.h: 52: extern size_t strspn(const char *, const char *);
[; ;string.h: 53: extern char * strstr(const char *, const char *);
[; ;string.h: 54: extern char * stristr(const char *, const char *);
[; ;string.h: 55: extern char * strerror(int);
[; ;string.h: 56: extern size_t strlen(const char *);
[; ;string.h: 57: extern char * strchr(const char *, int);
[; ;string.h: 58: extern char * strichr(const char *, int);
[; ;string.h: 59: extern char * strrchr(const char *, int);
[; ;string.h: 60: extern char * strrichr(const char *, int);
"17 Lab7.c
[p x OSC=HS ]
"18
[p x PWRT=OFF ]
"19
[p x MCLRE=ON ]
"20
[p x WDT=OFF ]
"21
[p x LVP=OFF ]
[; ;Lab7.c: 25: void transmit (unsigned char c);
[; ;Lab7.c: 26: unsigned char receive ();
[; ;Lab7.c: 27: unsigned char keypadReceive ();
[; ;Lab7.c: 28: unsigned char receiveFinal ();
[; ;Lab7.c: 30: void transmitString (unsigned char* s);
[; ;Lab7.c: 31: void receiveString (unsigned char* s, int size);
[; ;Lab7.c: 32: void receiveStringKeypad (unsigned char* s, int size);
[; ;Lab7.c: 33: void receiveStringFinal (unsigned char* s, int size);
[; ;Lab7.c: 34: void newLine();
[; ;Lab7.c: 35: void displayMenu();
[; ;Lab7.c: 37: void passcodeHandler();
[; ;Lab7.c: 38: void changePasscode();
[; ;Lab7.c: 40: void pirHandler();
[; ;Lab7.c: 41: void disablePIR();
[; ;Lab7.c: 42: void enablePIR();
[; ;Lab7.c: 44: void tempHandler();
[; ;Lab7.c: 45: void enableTemp();
[; ;Lab7.c: 46: void disableTemp();
[; ;Lab7.c: 47: void adjustTemp();
[; ;Lab7.c: 48: void initialize_timer();
[; ;Lab7.c: 49: void interrupt low_priority Timer(void);
[; ;Lab7.c: 50: int getTemp();
"51
[v _tempLow `i ~T0 @X0 1 e ]
[; ;Lab7.c: 51: int tempLow;
"52
[v _tempHigh `i ~T0 @X0 1 e ]
[; ;Lab7.c: 52: int tempHigh;
[; ;Lab7.c: 54: void inputHandler();
[; ;Lab7.c: 55: void enableKeyboard();
[; ;Lab7.c: 56: void enableKeypad();
[; ;Lab7.c: 58: void interrupt RB0_Interrupt(void);
[; ;Lab7.c: 59: void Red_LED();
[; ;Lab7.c: 61: void enabledDisabled(unsigned char c);
[; ;Lab7.c: 62: void validatePassword();
[; ;Lab7.c: 63: void EEPROM_WriteByte(unsigned char eepromAddress, unsigned char eepromData);
[; ;Lab7.c: 64: unsigned char EEPROM_ReadByte(unsigned char eepromAddress);
[; ;Lab7.c: 66: void EEPROM_WriteString(unsigned char* eepromAddress, unsigned char* eepromData, int size);
[; ;Lab7.c: 67: void EEPROM_ReadString(unsigned char* eepromAddress, unsigned char* eepromData, int size);
[; ;Lab7.c: 69: void putch(unsigned char data);
[; ;Lab7.c: 70: void clear();
"72
[v _password `uc ~T0 @X0 -> 5 `i e ]
[; ;Lab7.c: 72: unsigned char password[5];
"73
[v _keypad `uc ~T0 @X0 1 e ]
[i _keypad
-> -> 0 `i `uc
]
[; ;Lab7.c: 73: unsigned char keypad = 0;
"74
[v _tempSensor `uc ~T0 @X0 1 e ]
[i _tempSensor
-> -> 0 `i `uc
]
[; ;Lab7.c: 74: unsigned char tempSensor = 0;
"76
[v _newAddress `uc ~T0 @X0 1 e ]
[i _newAddress
-> -> 0 `i `uc
]
[; ;Lab7.c: 76: unsigned char newAddress = 0x00;
"77
[v _passwordAddress `uc ~T0 @X0 -> 0 `x e ]
[i _passwordAddress
:U ..
-> -> 1 `i `uc
-> -> 2 `i `uc
-> -> 3 `i `uc
-> -> 4 `i `uc
..
]
[; ;Lab7.c: 77: unsigned char passwordAddress[] = {0x01, 0x02, 0x03, 0x04};
"78
[v _pirAddress `uc ~T0 @X0 1 e ]
[i _pirAddress
-> -> 5 `i `uc
]
[; ;Lab7.c: 78: unsigned char pirAddress = 0x05;
"79
[v _inputAddress `uc ~T0 @X0 1 e ]
[i _inputAddress
-> -> 6 `i `uc
]
[; ;Lab7.c: 79: unsigned char inputAddress = 0x06;
"80
[v _tempAddress `uc ~T0 @X0 1 e ]
[i _tempAddress
-> -> 7 `i `uc
]
[; ;Lab7.c: 80: unsigned char tempAddress = 0x07;
"81
[v _lowAddress `uc ~T0 @X0 -> 0 `x e ]
[i _lowAddress
:U ..
-> -> 8 `i `uc
-> -> 9 `i `uc
-> -> 10 `i `uc
..
]
[; ;Lab7.c: 81: unsigned char lowAddress[] = {0x08, 0x09, 0x0A};
"82
[v _highAddress `uc ~T0 @X0 -> 0 `x e ]
[i _highAddress
:U ..
-> -> 11 `i `uc
-> -> 12 `i `uc
-> -> 13 `i `uc
..
]
[; ;Lab7.c: 82: unsigned char highAddress[] = {0x0B, 0x0C, 0x0D};
"84
[v _recentTemperature `i ~T0 @X0 1 e ]
[; ;Lab7.c: 84: int recentTemperature;
"85
[v _printTemp `uc ~T0 @X0 -> 4 `i e ]
[; ;Lab7.c: 85: char printTemp[4];
[; ;Lab7.c: 87: int isValidEntry(unsigned char c);
[; ;Lab7.c: 88: void waitForEnter();
[v $root$_main `(v ~T0 @X0 0 e ]
"92
[v _main `(v ~T0 @X0 1 ef ]
"93
{
[; ;Lab7.c: 92: void main()
[; ;Lab7.c: 93: {
[e :U _main ]
[f ]
[; ;Lab7.c: 94: TRISDbits.RD1 = 0;
"94
[e = . . _TRISDbits 1 1 -> -> 0 `i `uc ]
[; ;Lab7.c: 95: PORTDbits.RD1 = 0;
"95
[e = . . _PORTDbits 0 1 -> -> 0 `i `uc ]
[; ;Lab7.c: 96: TRISDbits.RD0 = 0;
"96
[e = . . _TRISDbits 1 0 -> -> 0 `i `uc ]
[; ;Lab7.c: 97: PORTDbits.RD0 = 0;
"97
[e = . . _PORTDbits 0 0 -> -> 0 `i `uc ]
[; ;Lab7.c: 98: TRISDbits.RD2 = 0;
"98
[e = . . _TRISDbits 1 2 -> -> 0 `i `uc ]
[; ;Lab7.c: 99: TRISAbits.RA4 = 0;
"99
[e = . . _TRISAbits 1 4 -> -> 0 `i `uc ]
[; ;Lab7.c: 101: TRISBbits.RB5 = 0;
"101
[e = . . _TRISBbits 1 5 -> -> 0 `i `uc ]
[; ;Lab7.c: 102: TRISBbits.RB4 = 0;
"102
[e = . . _TRISBbits 1 4 -> -> 0 `i `uc ]
[; ;Lab7.c: 103: TRISBbits.RB3 = 0;
"103
[e = . . _TRISBbits 1 3 -> -> 0 `i `uc ]
[; ;Lab7.c: 104: TRISBbits.RB2 = 0;
"104
[e = . . _TRISBbits 1 2 -> -> 0 `i `uc ]
[; ;Lab7.c: 105: PORTBbits.RB5 = 0;
"105
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;Lab7.c: 106: PORTBbits.RB4 = 0;
"106
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;Lab7.c: 107: PORTBbits.RB3 = 0;
"107
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[; ;Lab7.c: 108: PORTBbits.RB2 = 0;
"108
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;Lab7.c: 110: TRISCbits.RC5 = 1;
"110
[e = . . _TRISCbits 1 5 -> -> 1 `i `uc ]
[; ;Lab7.c: 111: TRISCbits.RC4 = 1;
"111
[e = . . _TRISCbits 1 4 -> -> 1 `i `uc ]
[; ;Lab7.c: 112: TRISDbits.RD3 = 1;
"112
[e = . . _TRISDbits 1 3 -> -> 1 `i `uc ]
[; ;Lab7.c: 114: TRISAbits.RA1 = 1;
"114
[e = . . _TRISAbits 1 1 -> -> 1 `i `uc ]
[; ;Lab7.c: 116: ADCON1bits.PCFG = 0b1101;
"116
[e = . . _ADCON1bits 0 0 -> -> 13 `i `uc ]
"119
[v _inputStatus `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 119: unsigned char inputStatus = EEPROM_ReadByte(inputAddress);
[e = _inputStatus ( _EEPROM_ReadByte (1 _inputAddress ]
[; ;Lab7.c: 120: if(inputStatus == 0xFF)
"120
[e $ ! == -> _inputStatus `i -> 255 `i 282  ]
[; ;Lab7.c: 121: enableKeyboard();
"121
[e ( _enableKeyboard ..  ]
[e $U 283  ]
"122
[e :U 282 ]
[; ;Lab7.c: 122: else
[; ;Lab7.c: 123: enableKeypad();
"123
[e ( _enableKeypad ..  ]
[e :U 283 ]
[; ;Lab7.c: 124: PORTDbits.RD2 = keypad;
"124
[e = . . _PORTDbits 0 2 _keypad ]
"127
[v _tempStatus `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 127: unsigned char tempStatus = EEPROM_ReadByte(tempAddress);
[e = _tempStatus ( _EEPROM_ReadByte (1 _tempAddress ]
[; ;Lab7.c: 128: if(tempStatus == 0xFF)
"128
[e $ ! == -> _tempStatus `i -> 255 `i 284  ]
[; ;Lab7.c: 129: disableTemp();
"129
[e ( _disableTemp ..  ]
[e $U 285  ]
"130
[e :U 284 ]
[; ;Lab7.c: 130: else
[; ;Lab7.c: 131: enableTemp();
"131
[e ( _enableTemp ..  ]
[e :U 285 ]
"133
[v _enterNew `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 133: unsigned char enterNew = EEPROM_ReadByte(newAddress);
[e = _enterNew ( _EEPROM_ReadByte (1 _newAddress ]
[; ;Lab7.c: 135: clear();
"135
[e ( _clear ..  ]
[; ;Lab7.c: 137: if(enterNew == 0xFF) {
"137
[e $ ! == -> _enterNew `i -> 255 `i 286  ]
{
[; ;Lab7.c: 139: transmitString("Enter new password: ");
"139
[e ( _transmitString (1 -> :s 1C `*uc ]
[; ;Lab7.c: 140: receiveStringFinal(password, 4);
"140
[e ( _receiveStringFinal (2 , &U _password -> 4 `i ]
[; ;Lab7.c: 141: enterNew = 0;
"141
[e = _enterNew -> -> 0 `i `uc ]
[; ;Lab7.c: 144: EEPROM_WriteByte(newAddress, enterNew);
"144
[e ( _EEPROM_WriteByte (2 , _newAddress _enterNew ]
[; ;Lab7.c: 145: EEPROM_WriteString(passwordAddress, password, 4);
"145
[e ( _EEPROM_WriteString (3 , , &U _passwordAddress &U _password -> 4 `i ]
[; ;Lab7.c: 148: tempLow = 0;
"148
[e = _tempLow -> 0 `i ]
[; ;Lab7.c: 149: tempHigh = 100;
"149
[e = _tempHigh -> 100 `i ]
"150
}
[; ;Lab7.c: 150: } else {
[e $U 287  ]
[e :U 286 ]
{
[; ;Lab7.c: 151: EEPROM_ReadString(passwordAddress, password, 4);
"151
[e ( _EEPROM_ReadString (3 , , &U _passwordAddress &U _password -> 4 `i ]
[; ;Lab7.c: 154: tempLow = (EEPROM_ReadByte(lowAddress[0])-48) * 100;
"154
[e = _tempLow * - -> ( _EEPROM_ReadByte (1 *U + &U _lowAddress * -> -> -> 0 `i `ui `ux -> -> # *U &U _lowAddress `ui `ux `i -> 48 `i -> 100 `i ]
[; ;Lab7.c: 155: tempLow += (EEPROM_ReadByte(lowAddress[1])-48) * 10;
"155
[e =+ _tempLow * - -> ( _EEPROM_ReadByte (1 *U + &U _lowAddress * -> -> -> 1 `i `ui `ux -> -> # *U &U _lowAddress `ui `ux `i -> 48 `i -> 10 `i ]
[; ;Lab7.c: 156: tempLow += EEPROM_ReadByte(lowAddress[2]) - 48;
"156
[e =+ _tempLow - -> ( _EEPROM_ReadByte (1 *U + &U _lowAddress * -> -> -> 2 `i `ui `ux -> -> # *U &U _lowAddress `ui `ux `i -> 48 `i ]
[; ;Lab7.c: 158: tempHigh = (EEPROM_ReadByte(highAddress[0])-48) * 100;
"158
[e = _tempHigh * - -> ( _EEPROM_ReadByte (1 *U + &U _highAddress * -> -> -> 0 `i `ui `ux -> -> # *U &U _highAddress `ui `ux `i -> 48 `i -> 100 `i ]
[; ;Lab7.c: 159: tempHigh += (EEPROM_ReadByte(highAddress[1])-48) * 10;
"159
[e =+ _tempHigh * - -> ( _EEPROM_ReadByte (1 *U + &U _highAddress * -> -> -> 1 `i `ui `ux -> -> # *U &U _highAddress `ui `ux `i -> 48 `i -> 10 `i ]
[; ;Lab7.c: 160: tempHigh += EEPROM_ReadByte(highAddress[2]) - 48;
"160
[e =+ _tempHigh - -> ( _EEPROM_ReadByte (1 *U + &U _highAddress * -> -> -> 2 `i `ui `ux -> -> # *U &U _highAddress `ui `ux `i -> 48 `i ]
"161
}
[e :U 287 ]
[; ;Lab7.c: 161: }
[; ;Lab7.c: 164: validatePassword();
"164
[e ( _validatePassword ..  ]
[; ;Lab7.c: 168: TRISBbits.RB0 = 1;
"168
[e = . . _TRISBbits 1 0 -> -> 1 `i `uc ]
"171
[v _pirStatus `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 171: unsigned char pirStatus = EEPROM_ReadByte(pirAddress);
[e = _pirStatus ( _EEPROM_ReadByte (1 _pirAddress ]
[; ;Lab7.c: 172: if(pirStatus == '0')
"172
[e $ ! == -> _pirStatus `ui -> 48 `ui 288  ]
[; ;Lab7.c: 173: enablePIR();
"173
[e ( _enablePIR ..  ]
[e $U 289  ]
"174
[e :U 288 ]
[; ;Lab7.c: 174: else
[; ;Lab7.c: 175: disablePIR();
"175
[e ( _disablePIR ..  ]
[e :U 289 ]
[; ;Lab7.c: 177: INTCON2 = 0b11110000;
"177
[e = _INTCON2 -> -> 240 `i `uc ]
[; ;Lab7.c: 178: INTCON3 = 0b00001000;
"178
[e = _INTCON3 -> -> 8 `i `uc ]
[; ;Lab7.c: 180: RCONbits.IPEN = 1;
"180
[e = . . _RCONbits 5 7 -> -> 1 `i `uc ]
[; ;Lab7.c: 181: INTCONbits.PEIE = 1;
"181
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;Lab7.c: 182: INTCONbits.GIE = 1;
"182
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;Lab7.c: 184: initialize_timer();
"184
[e ( _initialize_timer ..  ]
[; ;Lab7.c: 186: while(1)
"186
[e :U 291 ]
[; ;Lab7.c: 187: {
"187
{
[; ;Lab7.c: 188: displayMenu();
"188
[e ( _displayMenu ..  ]
"189
[v _option `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 189: unsigned char option = 0;
[e = _option -> -> 0 `i `uc ]
[; ;Lab7.c: 191: option = receiveFinal();
"191
[e = _option ( _receiveFinal ..  ]
[; ;Lab7.c: 192: newLine(); newLine();
"192
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 194: switch(option) {
"194
[e $U 294  ]
{
[; ;Lab7.c: 195: case '1' :
"195
[e :U 295 ]
[; ;Lab7.c: 196: passcodeHandler();
"196
[e ( _passcodeHandler ..  ]
[; ;Lab7.c: 197: break;
"197
[e $U 293  ]
[; ;Lab7.c: 198: case '2' :
"198
[e :U 296 ]
[; ;Lab7.c: 199: pirHandler();
"199
[e ( _pirHandler ..  ]
[; ;Lab7.c: 200: break;
"200
[e $U 293  ]
[; ;Lab7.c: 201: case '3' :
"201
[e :U 297 ]
[; ;Lab7.c: 202: tempHandler();
"202
[e ( _tempHandler ..  ]
[; ;Lab7.c: 203: break;
"203
[e $U 293  ]
[; ;Lab7.c: 204: case '4' :
"204
[e :U 298 ]
[; ;Lab7.c: 205: inputHandler();
"205
[e ( _inputHandler ..  ]
[; ;Lab7.c: 206: break;
"206
[e $U 293  ]
[; ;Lab7.c: 207: case '5' :
"207
[e :U 299 ]
[; ;Lab7.c: 208: newLine();
"208
[e ( _newLine ..  ]
[; ;Lab7.c: 209: do { ((void)0); asm("reset"); }while(0);
"209
[e :U 302 ]
{
[e -> 0 `i ]
[; <" reset ;# ">
}
[e :U 301 ]
[; ;Lab7.c: 210: default :
"210
[e :U 303 ]
[; ;Lab7.c: 211: break;
"211
[e $U 293  ]
"212
}
[; ;Lab7.c: 212: }
[e $U 293  ]
"194
[e :U 294 ]
[e [\ _option , $ -> -> 49 `ui `uc 295
 , $ -> -> 50 `ui `uc 296
 , $ -> -> 51 `ui `uc 297
 , $ -> -> 52 `ui `uc 298
 , $ -> -> 53 `ui `uc 299
 303 ]
"212
[e :U 293 ]
"214
}
[e :U 290 ]
"186
[e $U 291  ]
[e :U 292 ]
[; ;Lab7.c: 214: }
[; ;Lab7.c: 216: }
"216
[e :UE 281 ]
}
"218
[v _passcodeHandler `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 218: void passcodeHandler(){
[e :U _passcodeHandler ]
[f ]
[; ;Lab7.c: 219: transmitString("1. Change passcode"); newLine();
"219
[e ( _transmitString (1 -> :s 2C `*uc ]
[e ( _newLine ..  ]
[; ;Lab7.c: 220: transmitString("2. Return to main menu"); newLine(); newLine();
"220
[e ( _transmitString (1 -> :s 3C `*uc ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 221: transmitString("> ");
"221
[e ( _transmitString (1 -> :s 4C `*uc ]
"222
[v _option `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 222: char option = receiveFinal(); newLine(); newLine();
[e = _option ( _receiveFinal ..  ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 224: switch(option) {
"224
[e $U 306  ]
{
[; ;Lab7.c: 225: case '1':
"225
[e :U 307 ]
[; ;Lab7.c: 226: changePasscode();
"226
[e ( _changePasscode ..  ]
[; ;Lab7.c: 227: break;
"227
[e $U 305  ]
[; ;Lab7.c: 228: default:
"228
[e :U 308 ]
[; ;Lab7.c: 229: break;
"229
[e $U 305  ]
"230
}
[; ;Lab7.c: 230: }
[e $U 305  ]
"224
[e :U 306 ]
[e [\ _option , $ -> -> 49 `ui `uc 307
 308 ]
"230
[e :U 305 ]
[; ;Lab7.c: 231: }
"231
[e :UE 304 ]
}
"233
[v _changePasscode `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 233: void changePasscode() {
[e :U _changePasscode ]
[f ]
[; ;Lab7.c: 234: validatePassword();
"234
[e ( _validatePassword ..  ]
[; ;Lab7.c: 236: transmitString("Enter new password: ");
"236
[e ( _transmitString (1 -> :s 5C `*uc ]
[; ;Lab7.c: 237: receiveStringFinal(password, 4);
"237
[e ( _receiveStringFinal (2 , &U _password -> 4 `i ]
[; ;Lab7.c: 238: newLine();
"238
[e ( _newLine ..  ]
[; ;Lab7.c: 240: EEPROM_WriteString(passwordAddress, password, 4);
"240
[e ( _EEPROM_WriteString (3 , , &U _passwordAddress &U _password -> 4 `i ]
[; ;Lab7.c: 241: }
"241
[e :UE 309 ]
}
"243
[v _pirHandler `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 243: void pirHandler() {
[e :U _pirHandler ]
[f ]
[; ;Lab7.c: 244: transmitString("1. Enable PIR sensor"); newLine();
"244
[e ( _transmitString (1 -> :s 6C `*uc ]
[e ( _newLine ..  ]
[; ;Lab7.c: 245: transmitString("2. Disable PIR sensor"); newLine();
"245
[e ( _transmitString (1 -> :s 7C `*uc ]
[e ( _newLine ..  ]
[; ;Lab7.c: 246: transmitString("3. Return to main menu"); newLine(); newLine();
"246
[e ( _transmitString (1 -> :s 8C `*uc ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 247: transmitString("> ");
"247
[e ( _transmitString (1 -> :s 9C `*uc ]
"248
[v _option `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 248: char option = receiveFinal(); newLine(); newLine();
[e = _option ( _receiveFinal ..  ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 250: switch(option) {
"250
[e $U 312  ]
{
[; ;Lab7.c: 251: case '1':
"251
[e :U 313 ]
[; ;Lab7.c: 252: enablePIR();
"252
[e ( _enablePIR ..  ]
[; ;Lab7.c: 253: break;
"253
[e $U 311  ]
[; ;Lab7.c: 254: case '2':
"254
[e :U 314 ]
[; ;Lab7.c: 255: disablePIR();
"255
[e ( _disablePIR ..  ]
[; ;Lab7.c: 256: break;
"256
[e $U 311  ]
[; ;Lab7.c: 257: default:
"257
[e :U 315 ]
[; ;Lab7.c: 258: break;
"258
[e $U 311  ]
"259
}
[; ;Lab7.c: 259: }
[e $U 311  ]
"250
[e :U 312 ]
[e [\ _option , $ -> -> 49 `ui `uc 313
 , $ -> -> 50 `ui `uc 314
 315 ]
"259
[e :U 311 ]
[; ;Lab7.c: 260: }
"260
[e :UE 310 ]
}
"262
[v _enablePIR `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 262: void enablePIR() {
[e :U _enablePIR ]
[f ]
[; ;Lab7.c: 263: INTCONbits.INT0IE = 1;
"263
[e = . . _INTCONbits 0 4 -> -> 1 `i `uc ]
[; ;Lab7.c: 264: INTCONbits.INT0IF = 0;
"264
[e = . . _INTCONbits 0 1 -> -> 0 `i `uc ]
[; ;Lab7.c: 266: EEPROM_WriteByte(pirAddress, '0');
"266
[e ( _EEPROM_WriteByte (2 , _pirAddress -> -> 48 `ui `uc ]
[; ;Lab7.c: 267: }
"267
[e :UE 316 ]
}
"269
[v _disablePIR `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 269: void disablePIR() {
[e :U _disablePIR ]
[f ]
[; ;Lab7.c: 270: INTCONbits.INT0IE = 0;
"270
[e = . . _INTCONbits 0 4 -> -> 0 `i `uc ]
[; ;Lab7.c: 271: INTCONbits.INT0IF = 0;
"271
[e = . . _INTCONbits 0 1 -> -> 0 `i `uc ]
[; ;Lab7.c: 273: EEPROM_WriteByte(pirAddress, 0xFF);
"273
[e ( _EEPROM_WriteByte (2 , _pirAddress -> -> 255 `i `uc ]
[; ;Lab7.c: 274: }
"274
[e :UE 317 ]
}
"276
[v _tempHandler `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 276: void tempHandler() {
[e :U _tempHandler ]
[f ]
"277
[v _templ `uc ~T0 @X0 -> 4 `i a ]
[; ;Lab7.c: 277: char templ[4];
[; ;Lab7.c: 278: templ[0] = (char)(tempLow/100 + '0');
"278
[e = *U + &U _templ * -> -> -> 0 `i `ui `ux -> -> # *U &U _templ `ui `ux -> + -> / _tempLow -> 100 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 279: templ[1] = (char)(tempLow%100/10 + '0');
"279
[e = *U + &U _templ * -> -> -> 1 `i `ui `ux -> -> # *U &U _templ `ui `ux -> + -> / % _tempLow -> 100 `i -> 10 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 280: templ[2] = (char)(tempLow%10 + '0');
"280
[e = *U + &U _templ * -> -> -> 2 `i `ui `ux -> -> # *U &U _templ `ui `ux -> + -> % _tempLow -> 10 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 281: templ[3] = 0;
"281
[e = *U + &U _templ * -> -> -> 3 `i `ui `ux -> -> # *U &U _templ `ui `ux -> -> 0 `i `uc ]
"283
[v _temph `uc ~T0 @X0 -> 4 `i a ]
[; ;Lab7.c: 283: char temph[4];
[; ;Lab7.c: 284: temph[0] = (char)(tempHigh/100 + '0');
"284
[e = *U + &U _temph * -> -> -> 0 `i `ui `ux -> -> # *U &U _temph `ui `ux -> + -> / _tempHigh -> 100 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 285: temph[1] = (char)(tempHigh%100/10 + '0');
"285
[e = *U + &U _temph * -> -> -> 1 `i `ui `ux -> -> # *U &U _temph `ui `ux -> + -> / % _tempHigh -> 100 `i -> 10 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 286: temph[2] = (char)(tempHigh%10 + '0');
"286
[e = *U + &U _temph * -> -> -> 2 `i `ui `ux -> -> # *U &U _temph `ui `ux -> + -> % _tempHigh -> 10 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 287: temph[3] = 0;
"287
[e = *U + &U _temph * -> -> -> 3 `i `ui `ux -> -> # *U &U _temph `ui `ux -> -> 0 `i `uc ]
[; ;Lab7.c: 289: transmitString("1. Enable TEMP sensor"); newLine();
"289
[e ( _transmitString (1 -> :s 10C `*uc ]
[e ( _newLine ..  ]
[; ;Lab7.c: 290: transmitString("2. Disable TEMP sensor"); newLine();
"290
[e ( _transmitString (1 -> :s 11C `*uc ]
[e ( _newLine ..  ]
[; ;Lab7.c: 291: transmitString("3. Adjust TEMP sensor (");
"291
[e ( _transmitString (1 -> :s 12C `*uc ]
[; ;Lab7.c: 292: transmitString(templ); transmitString("-"); transmitString(temph); transmitString(")"); newLine();
"292
[e ( _transmitString (1 &U _templ ]
[e ( _transmitString (1 -> :s 13C `*uc ]
[e ( _transmitString (1 &U _temph ]
[e ( _transmitString (1 -> :s 14C `*uc ]
[e ( _newLine ..  ]
[; ;Lab7.c: 293: transmitString("4. Return to main menu"); newLine();
"293
[e ( _transmitString (1 -> :s 15C `*uc ]
[e ( _newLine ..  ]
[; ;Lab7.c: 294: transmitString(" (Current temp: "); transmitString(printTemp); transmitString (" F)"); newLine(); newLine();
"294
[e ( _transmitString (1 -> :s 16C `*uc ]
[e ( _transmitString (1 &U _printTemp ]
[e ( _transmitString (1 -> :s 17C `*uc ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 295: transmitString("> ");
"295
[e ( _transmitString (1 -> :s 18C `*uc ]
"296
[v _option `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 296: char option = receiveFinal(); newLine(); newLine();
[e = _option ( _receiveFinal ..  ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 298: switch(option) {
"298
[e $U 320  ]
{
[; ;Lab7.c: 299: case '1':
"299
[e :U 321 ]
[; ;Lab7.c: 300: enableTemp();
"300
[e ( _enableTemp ..  ]
[; ;Lab7.c: 301: break;
"301
[e $U 319  ]
[; ;Lab7.c: 302: case '2':
"302
[e :U 322 ]
[; ;Lab7.c: 303: disableTemp();
"303
[e ( _disableTemp ..  ]
[; ;Lab7.c: 304: break;
"304
[e $U 319  ]
[; ;Lab7.c: 305: case '3':
"305
[e :U 323 ]
[; ;Lab7.c: 306: adjustTemp();
"306
[e ( _adjustTemp ..  ]
[; ;Lab7.c: 307: break;
"307
[e $U 319  ]
[; ;Lab7.c: 308: default:
"308
[e :U 324 ]
[; ;Lab7.c: 309: break;
"309
[e $U 319  ]
"310
}
[; ;Lab7.c: 310: }
[e $U 319  ]
"298
[e :U 320 ]
[e [\ _option , $ -> -> 49 `ui `uc 321
 , $ -> -> 50 `ui `uc 322
 , $ -> -> 51 `ui `uc 323
 324 ]
"310
[e :U 319 ]
[; ;Lab7.c: 312: }
"312
[e :UE 318 ]
}
"314
[v _enableTemp `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 314: void enableTemp(){
[e :U _enableTemp ]
[f ]
[; ;Lab7.c: 315: tempSensor = 1;
"315
[e = _tempSensor -> -> 1 `i `uc ]
[; ;Lab7.c: 316: EEPROM_WriteByte(tempAddress, '0');
"316
[e ( _EEPROM_WriteByte (2 , _tempAddress -> -> 48 `ui `uc ]
[; ;Lab7.c: 317: }
"317
[e :UE 325 ]
}
"319
[v _disableTemp `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 319: void disableTemp() {
[e :U _disableTemp ]
[f ]
[; ;Lab7.c: 320: tempSensor = 0;
"320
[e = _tempSensor -> -> 0 `i `uc ]
[; ;Lab7.c: 321: EEPROM_WriteByte(tempAddress, 0xFF);
"321
[e ( _EEPROM_WriteByte (2 , _tempAddress -> -> 255 `i `uc ]
[; ;Lab7.c: 322: }
"322
[e :UE 326 ]
}
"324
[v _adjustTemp `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 324: void adjustTemp() {
[e :U _adjustTemp ]
[f ]
"325
[v _tempTemp `uc ~T0 @X0 -> 4 `i a ]
[; ;Lab7.c: 325: char tempTemp[4];
[; ;Lab7.c: 327: transmitString("Enter minimum temperature (F)"); newLine(); newLine();
"327
[e ( _transmitString (1 -> :s 19C `*uc ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 328: transmitString("> ");
"328
[e ( _transmitString (1 -> :s 20C `*uc ]
[; ;Lab7.c: 329: receiveStringFinal(tempTemp, 3); newLine(); newLine();
"329
[e ( _receiveStringFinal (2 , &U _tempTemp -> 3 `i ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 330: tempLow = atoi(tempTemp);
"330
[e = _tempLow ( _atoi (1 -> &U _tempTemp `*Cuc ]
[; ;Lab7.c: 332: transmitString("Enter maximum temperature (F)"); newLine(); newLine();
"332
[e ( _transmitString (1 -> :s 21C `*uc ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 333: transmitString("> ");
"333
[e ( _transmitString (1 -> :s 22C `*uc ]
[; ;Lab7.c: 334: receiveStringFinal(tempTemp, 3); newLine(); newLine();
"334
[e ( _receiveStringFinal (2 , &U _tempTemp -> 3 `i ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 335: tempHigh = atoi(tempTemp);
"335
[e = _tempHigh ( _atoi (1 -> &U _tempTemp `*Cuc ]
"337
[v _templ `uc ~T0 @X0 -> 4 `i a ]
[; ;Lab7.c: 337: char templ[4];
[; ;Lab7.c: 338: templ[0] = (char)(tempLow/100 + '0');
"338
[e = *U + &U _templ * -> -> -> 0 `i `ui `ux -> -> # *U &U _templ `ui `ux -> + -> / _tempLow -> 100 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 339: templ[1] = (char)(tempLow%100/10 + '0');
"339
[e = *U + &U _templ * -> -> -> 1 `i `ui `ux -> -> # *U &U _templ `ui `ux -> + -> / % _tempLow -> 100 `i -> 10 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 340: templ[2] = (char)(tempLow%10 + '0');
"340
[e = *U + &U _templ * -> -> -> 2 `i `ui `ux -> -> # *U &U _templ `ui `ux -> + -> % _tempLow -> 10 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 341: templ[3] = 0;
"341
[e = *U + &U _templ * -> -> -> 3 `i `ui `ux -> -> # *U &U _templ `ui `ux -> -> 0 `i `uc ]
"343
[v _temph `uc ~T0 @X0 -> 4 `i a ]
[; ;Lab7.c: 343: char temph[4];
[; ;Lab7.c: 344: temph[0] = (char)(tempHigh/100 + '0');
"344
[e = *U + &U _temph * -> -> -> 0 `i `ui `ux -> -> # *U &U _temph `ui `ux -> + -> / _tempHigh -> 100 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 345: temph[1] = (char)(tempHigh%100/10 + '0');
"345
[e = *U + &U _temph * -> -> -> 1 `i `ui `ux -> -> # *U &U _temph `ui `ux -> + -> / % _tempHigh -> 100 `i -> 10 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 346: temph[2] = (char)(tempHigh%10 + '0');
"346
[e = *U + &U _temph * -> -> -> 2 `i `ui `ux -> -> # *U &U _temph `ui `ux -> + -> % _tempHigh -> 10 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 347: temph[3] = 0;
"347
[e = *U + &U _temph * -> -> -> 3 `i `ui `ux -> -> # *U &U _temph `ui `ux -> -> 0 `i `uc ]
[; ;Lab7.c: 349: EEPROM_WriteString(lowAddress, templ, 3);
"349
[e ( _EEPROM_WriteString (3 , , &U _lowAddress &U _templ -> 3 `i ]
[; ;Lab7.c: 350: EEPROM_WriteString(highAddress, temph, 3);
"350
[e ( _EEPROM_WriteString (3 , , &U _highAddress &U _temph -> 3 `i ]
[; ;Lab7.c: 351: }
"351
[e :UE 327 ]
}
"353
[v _initialize_timer `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 353: void initialize_timer(){
[e :U _initialize_timer ]
[f ]
[; ;Lab7.c: 355: T0CONbits.T08BIT = 0;
"355
[e = . . _T0CONbits 0 4 -> -> 0 `i `uc ]
[; ;Lab7.c: 356: T0CONbits.T0CS = 0;
"356
[e = . . _T0CONbits 0 3 -> -> 0 `i `uc ]
[; ;Lab7.c: 357: T0CONbits.T0SE = 0;
"357
[e = . . _T0CONbits 0 2 -> -> 0 `i `uc ]
[; ;Lab7.c: 358: T0CONbits.PSA = 0;
"358
[e = . . _T0CONbits 0 1 -> -> 0 `i `uc ]
[; ;Lab7.c: 359: T0CONbits.T0PS = 0b111;
"359
[e = . . _T0CONbits 0 0 -> -> 7 `i `uc ]
"362
[v _x `ui ~T0 @X0 1 a ]
[; ;Lab7.c: 362: unsigned int x = (unsigned int)(10e6/256);
[e = _x -> / .10e6 -> -> 256 `i `d `ui ]
"363
[v _pre `ui ~T0 @X0 1 a ]
[; ;Lab7.c: 363: unsigned int pre = 65535 - x;
[e = _pre -> - -> 65535 `l -> _x `l `ui ]
"365
[v _high `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 365: unsigned char high = (pre >> 8);
[e = _high -> >> _pre -> 8 `i `uc ]
"366
[v _low `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 366: unsigned char low = (pre << 8) >> 8;
[e = _low -> >> << _pre -> 8 `i -> 8 `i `uc ]
[; ;Lab7.c: 367: TMR0H = high;
"367
[e = _TMR0H _high ]
[; ;Lab7.c: 368: TMR0L = low;
"368
[e = _TMR0L _low ]
[; ;Lab7.c: 370: INTCONbits.TMR0IE = 1;
"370
[e = . . _INTCONbits 0 5 -> -> 1 `i `uc ]
[; ;Lab7.c: 371: INTCONbits.TMR0IF = 0;
"371
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;Lab7.c: 372: }
"372
[e :UE 328 ]
}
[v $root$_Timer `(v ~T0 @X0 0 e ]
[v F2741 `(v ~T0 @X0 1 tf ]
"375
[v _Timer `ILF2741 ~T0 @X0 1 e ]
{
[; ;Lab7.c: 375: void interrupt low_priority Timer(void) {
[e :U _Timer ]
[f ]
[; ;Lab7.c: 376: if( (INTCONbits.TMR0IE == 1) && (INTCONbits.TMR0IF == 1) ){
"376
[e $ ! && == -> . . _INTCONbits 0 5 `i -> 1 `i == -> . . _INTCONbits 0 2 `i -> 1 `i 330  ]
{
[; ;Lab7.c: 377: getTemp();
"377
[e ( _getTemp ..  ]
[; ;Lab7.c: 378: initialize_timer();
"378
[e ( _initialize_timer ..  ]
"379
}
[e :U 330 ]
[; ;Lab7.c: 379: }
[; ;Lab7.c: 380: }
"380
[e :UE 329 ]
}
"382
[v _getTemp `(i ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 382: int getTemp() {
[e :U _getTemp ]
[f ]
[; ;Lab7.c: 384: PORTAbits.RA4 = 1;
"384
[e = . . _PORTAbits 0 4 -> -> 1 `i `uc ]
[; ;Lab7.c: 386: ADCON1bits.VCFG = 0b00;
"386
[e = . . _ADCON1bits 0 1 -> -> 0 `i `uc ]
[; ;Lab7.c: 387: ADCON0 = 0b00000101;
"387
[e = _ADCON0 -> -> 5 `i `uc ]
[; ;Lab7.c: 388: ADCON2 = 0b10111010;
"388
[e = _ADCON2 -> -> 186 `i `uc ]
[; ;Lab7.c: 390: ADCON0bits.GO = 1;
"390
[e = . . _ADCON0bits 2 1 -> -> 1 `i `uc ]
[; ;Lab7.c: 391: while(ADCON0bits.DONE == 1) ;
"391
[e $U 332  ]
[e :U 333 ]
[e :U 332 ]
[e $ == -> . . _ADCON0bits 3 1 `i -> 1 `i 333  ]
[e :U 334 ]
"394
[v _adLow `l ~T0 @X0 1 a ]
[; ;Lab7.c: 394: long adLow = ADRESL;
[e = _adLow -> _ADRESL `l ]
"395
[v _adHigh `l ~T0 @X0 1 a ]
[; ;Lab7.c: 395: long adHigh = ADRESH;
[e = _adHigh -> _ADRESH `l ]
[; ;Lab7.c: 397: PIR1bits.ADIF = 0;
"397
[e = . . _PIR1bits 0 6 -> -> 0 `i `uc ]
"398
[v _fullAD `l ~T0 @X0 1 a ]
[; ;Lab7.c: 398: long fullAD = adHigh << 8;
[e = _fullAD << _adHigh -> 8 `i ]
[; ;Lab7.c: 399: fullAD += adLow;
"399
[e =+ _fullAD _adLow ]
"403
[v _temp1 `d ~T0 @X0 1 a ]
[; ;Lab7.c: 403: double temp1 = (fullAD*(5.0)/((1 << 10) - 1));
[e = _temp1 / * -> _fullAD `d .5.0 -> - << -> 1 `i -> 10 `i -> 1 `i `d ]
"404
[v _temp `i ~T0 @X0 1 a ]
[; ;Lab7.c: 404: int temp = (int)(temp1*180 - 58);
[e = _temp -> - * _temp1 -> -> 180 `i `d -> -> 58 `i `d `i ]
[; ;Lab7.c: 407: recentTemperature = temp;
"407
[e = _recentTemperature _temp ]
[; ;Lab7.c: 409: printTemp[0] = (char)(temp/100 + '0');
"409
[e = *U + &U _printTemp * -> -> -> 0 `i `ui `ux -> -> # *U &U _printTemp `ui `ux -> + -> / _temp -> 100 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 410: printTemp[1] = (char)(temp%100/10 + '0');
"410
[e = *U + &U _printTemp * -> -> -> 1 `i `ui `ux -> -> # *U &U _printTemp `ui `ux -> + -> / % _temp -> 100 `i -> 10 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 411: printTemp[2] = (char)(temp%10 + '0');
"411
[e = *U + &U _printTemp * -> -> -> 2 `i `ui `ux -> -> # *U &U _printTemp `ui `ux -> + -> % _temp -> 10 `i `ui -> 48 `ui `uc ]
[; ;Lab7.c: 412: printTemp[3] = 0;
"412
[e = *U + &U _printTemp * -> -> -> 3 `i `ui `ux -> -> # *U &U _printTemp `ui `ux -> -> 0 `i `uc ]
[; ;Lab7.c: 414: if(tempSensor == 1 && (temp > tempHigh || temp < tempLow)) {
"414
[e $ ! && == -> _tempSensor `i -> 1 `i || > _temp _tempHigh < _temp _tempLow 335  ]
{
[; ;Lab7.c: 415: clear();
"415
[e ( _clear ..  ]
[; ;Lab7.c: 417: validatePassword();
"417
[e ( _validatePassword ..  ]
[; ;Lab7.c: 418: PORTAbits.RA4 = 0;
"418
[e = . . _PORTAbits 0 4 -> -> 0 `i `uc ]
[; ;Lab7.c: 420: transmitString("1. Adjust TEMP threshold"); newLine();
"420
[e ( _transmitString (1 -> :s 23C `*uc ]
[e ( _newLine ..  ]
[; ;Lab7.c: 421: transmitString("2. Return to main menu"); newLine(); newLine();
"421
[e ( _transmitString (1 -> :s 24C `*uc ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 422: transmitString("> ");
"422
[e ( _transmitString (1 -> :s 25C `*uc ]
"423
[v _option `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 423: char option = receiveFinal(); newLine(); newLine();
[e = _option ( _receiveFinal ..  ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 425: switch(option) {
"425
[e $U 337  ]
{
[; ;Lab7.c: 426: case '1':
"426
[e :U 338 ]
[; ;Lab7.c: 427: adjustTemp();
"427
[e ( _adjustTemp ..  ]
[; ;Lab7.c: 428: break;
"428
[e $U 336  ]
[; ;Lab7.c: 429: default:
"429
[e :U 339 ]
[; ;Lab7.c: 430: break;
"430
[e $U 336  ]
"431
}
[; ;Lab7.c: 431: }
[e $U 336  ]
"425
[e :U 337 ]
[e [\ _option , $ -> -> 49 `ui `uc 338
 339 ]
"431
[e :U 336 ]
[; ;Lab7.c: 433: displayMenu();
"433
[e ( _displayMenu ..  ]
"434
}
[e :U 335 ]
[; ;Lab7.c: 434: }
[; ;Lab7.c: 440: PORTAbits.RA4 = 0;
"440
[e = . . _PORTAbits 0 4 -> -> 0 `i `uc ]
[; ;Lab7.c: 441: }
"441
[e :UE 331 ]
}
"443
[v _inputHandler `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 443: void inputHandler() {
[e :U _inputHandler ]
[f ]
[; ;Lab7.c: 444: transmitString("1. Keyboard Input"); newLine();
"444
[e ( _transmitString (1 -> :s 26C `*uc ]
[e ( _newLine ..  ]
[; ;Lab7.c: 445: transmitString("2. Keypad Input"); newLine(); newLine();
"445
[e ( _transmitString (1 -> :s 27C `*uc ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 446: transmitString("> ");
"446
[e ( _transmitString (1 -> :s 28C `*uc ]
"447
[v _option `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 447: char option = receiveFinal(); newLine(); newLine();
[e = _option ( _receiveFinal ..  ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 449: switch(option) {
"449
[e $U 342  ]
{
[; ;Lab7.c: 450: case '1':
"450
[e :U 343 ]
[; ;Lab7.c: 451: enableKeyboard();
"451
[e ( _enableKeyboard ..  ]
[; ;Lab7.c: 452: break;
"452
[e $U 341  ]
[; ;Lab7.c: 453: case '2':
"453
[e :U 344 ]
[; ;Lab7.c: 454: enableKeypad();
"454
[e ( _enableKeypad ..  ]
[; ;Lab7.c: 455: break;
"455
[e $U 341  ]
[; ;Lab7.c: 456: default:
"456
[e :U 345 ]
[; ;Lab7.c: 457: break;
"457
[e $U 341  ]
"458
}
[; ;Lab7.c: 458: }
[e $U 341  ]
"449
[e :U 342 ]
[e [\ _option , $ -> -> 49 `ui `uc 343
 , $ -> -> 50 `ui `uc 344
 345 ]
"458
[e :U 341 ]
[; ;Lab7.c: 460: PORTDbits.RD2 = keypad;
"460
[e = . . _PORTDbits 0 2 _keypad ]
[; ;Lab7.c: 461: }
"461
[e :UE 340 ]
}
"463
[v _enableKeyboard `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 463: void enableKeyboard(){
[e :U _enableKeyboard ]
[f ]
[; ;Lab7.c: 464: keypad = 0;
"464
[e = _keypad -> -> 0 `i `uc ]
[; ;Lab7.c: 465: EEPROM_WriteByte(inputAddress, 0xFF);
"465
[e ( _EEPROM_WriteByte (2 , _inputAddress -> -> 255 `i `uc ]
[; ;Lab7.c: 466: }
"466
[e :UE 346 ]
}
"468
[v _enableKeypad `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 468: void enableKeypad() {
[e :U _enableKeypad ]
[f ]
[; ;Lab7.c: 469: keypad = 1;
"469
[e = _keypad -> -> 1 `i `uc ]
[; ;Lab7.c: 470: EEPROM_WriteByte(inputAddress, '0');
"470
[e ( _EEPROM_WriteByte (2 , _inputAddress -> -> 48 `ui `uc ]
[; ;Lab7.c: 471: }
"471
[e :UE 347 ]
}
[v $root$_RB0_Interrupt `(v ~T0 @X0 0 e ]
[v F2750 `(v ~T0 @X0 1 tf ]
"473
[v _RB0_Interrupt `IF2750 ~T0 @X0 1 e ]
"474
{
[; ;Lab7.c: 473: void interrupt RB0_Interrupt(void)
[; ;Lab7.c: 474: {
[e :U _RB0_Interrupt ]
[f ]
[; ;Lab7.c: 477: if((INTCONbits.INT0IE == 1) && (INTCONbits.INT0IF == 1)) {
"477
[e $ ! && == -> . . _INTCONbits 0 4 `i -> 1 `i == -> . . _INTCONbits 0 1 `i -> 1 `i 349  ]
{
[; ;Lab7.c: 478: Red_LED();
"478
[e ( _Red_LED ..  ]
[; ;Lab7.c: 479: INTCONbits.INT0IF = 0;
"479
[e = . . _INTCONbits 0 1 -> -> 0 `i `uc ]
"480
}
[e :U 349 ]
[; ;Lab7.c: 480: }
[; ;Lab7.c: 481: }
"481
[e :UE 348 ]
}
"483
[v _Red_LED `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 483: void Red_LED(){
[e :U _Red_LED ]
[f ]
[; ;Lab7.c: 484: clear();
"484
[e ( _clear ..  ]
[; ;Lab7.c: 486: PORTDbits.RD0 = 1;
"486
[e = . . _PORTDbits 0 0 -> -> 1 `i `uc ]
[; ;Lab7.c: 487: validatePassword();
"487
[e ( _validatePassword ..  ]
[; ;Lab7.c: 488: PORTDbits.RD0 = 0;
"488
[e = . . _PORTDbits 0 0 -> -> 0 `i `uc ]
[; ;Lab7.c: 490: transmitString("1. Disable PIR sensor"); newLine();
"490
[e ( _transmitString (1 -> :s 29C `*uc ]
[e ( _newLine ..  ]
[; ;Lab7.c: 491: transmitString("2. Return to main menu"); newLine(); newLine();
"491
[e ( _transmitString (1 -> :s 30C `*uc ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 492: transmitString("> ");
"492
[e ( _transmitString (1 -> :s 31C `*uc ]
"493
[v _option `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 493: char option = receiveFinal(); newLine(); newLine();
[e = _option ( _receiveFinal ..  ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 495: switch(option) {
"495
[e $U 352  ]
{
[; ;Lab7.c: 496: case '1':
"496
[e :U 353 ]
[; ;Lab7.c: 497: disablePIR();
"497
[e ( _disablePIR ..  ]
[; ;Lab7.c: 498: break;
"498
[e $U 351  ]
[; ;Lab7.c: 499: default:
"499
[e :U 354 ]
[; ;Lab7.c: 500: break;
"500
[e $U 351  ]
"501
}
[; ;Lab7.c: 501: }
[e $U 351  ]
"495
[e :U 352 ]
[e [\ _option , $ -> -> 49 `ui `uc 353
 354 ]
"501
[e :U 351 ]
[; ;Lab7.c: 503: displayMenu();
"503
[e ( _displayMenu ..  ]
[; ;Lab7.c: 504: }
"504
[e :UE 350 ]
}
"508
[v _transmit `(v ~T0 @X0 1 ef1`uc ]
{
[; ;Lab7.c: 508: void transmit (unsigned char c) {
[e :U _transmit ]
[v _c `uc ~T0 @X0 1 r1 ]
[f ]
[; ;Lab7.c: 509: TRISCbits.RC7 = 1;
"509
[e = . . _TRISCbits 1 7 -> -> 1 `i `uc ]
[; ;Lab7.c: 510: SPBRG = 129;
"510
[e = _SPBRG -> -> 129 `i `uc ]
[; ;Lab7.c: 511: TXSTAbits.SYNC = 0;
"511
[e = . . _TXSTAbits 0 4 -> -> 0 `i `uc ]
[; ;Lab7.c: 512: TXSTAbits.BRGH = 1;
"512
[e = . . _TXSTAbits 0 2 -> -> 1 `i `uc ]
[; ;Lab7.c: 513: RCSTAbits.RX9 = 0;
"513
[e = . . _RCSTAbits 0 6 -> -> 0 `i `uc ]
[; ;Lab7.c: 514: RCSTAbits.SPEN = 1;
"514
[e = . . _RCSTAbits 0 7 -> -> 1 `i `uc ]
[; ;Lab7.c: 515: TXSTAbits.TXEN = 1;
"515
[e = . . _TXSTAbits 0 5 -> -> 1 `i `uc ]
[; ;Lab7.c: 517: while(TXSTAbits.TRMT == 0);
"517
[e $U 356  ]
[e :U 357 ]
[e :U 356 ]
[e $ == -> . . _TXSTAbits 0 1 `i -> 0 `i 357  ]
[e :U 358 ]
[; ;Lab7.c: 519: TXREG = c;
"519
[e = _TXREG _c ]
[; ;Lab7.c: 520: }
"520
[e :UE 355 ]
}
"524
[v _receive `(uc ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 524: unsigned char receive () {
[e :U _receive ]
[f ]
"525
[v _c `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 525: unsigned char c = 0;
[e = _c -> -> 0 `i `uc ]
[; ;Lab7.c: 527: while(!isValidEntry(c)) {
"527
[e $U 360  ]
[e :U 361 ]
{
[; ;Lab7.c: 528: TRISCbits.RC7 = 1;
"528
[e = . . _TRISCbits 1 7 -> -> 1 `i `uc ]
[; ;Lab7.c: 529: SPBRG = 129;
"529
[e = _SPBRG -> -> 129 `i `uc ]
[; ;Lab7.c: 530: TXSTAbits.SYNC = 0;
"530
[e = . . _TXSTAbits 0 4 -> -> 0 `i `uc ]
[; ;Lab7.c: 531: TXSTAbits.BRGH = 1;
"531
[e = . . _TXSTAbits 0 2 -> -> 1 `i `uc ]
[; ;Lab7.c: 532: RCSTAbits.RX9 = 0;
"532
[e = . . _RCSTAbits 0 6 -> -> 0 `i `uc ]
[; ;Lab7.c: 533: RCSTAbits.SPEN = 1;
"533
[e = . . _RCSTAbits 0 7 -> -> 1 `i `uc ]
[; ;Lab7.c: 534: RCSTAbits.CREN = 1;
"534
[e = . . _RCSTAbits 0 4 -> -> 1 `i `uc ]
[; ;Lab7.c: 536: while(PIR1bits.RCIF == 0);
"536
[e $U 363  ]
[e :U 364 ]
[e :U 363 ]
[e $ == -> . . _PIR1bits 0 5 `i -> 0 `i 364  ]
[e :U 365 ]
[; ;Lab7.c: 538: c = RCREG;
"538
[e = _c _RCREG ]
"539
}
[e :U 360 ]
"527
[e $ ! != ( _isValidEntry (1 _c -> 0 `i 361  ]
[e :U 362 ]
[; ;Lab7.c: 539: }
[; ;Lab7.c: 541: transmit(c);
"541
[e ( _transmit (1 _c ]
[; ;Lab7.c: 542: _delay((unsigned long)((10)*(20000000/4000.0)));
"542
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 20000000 `l `d .4000.0 `ul ]
[; ;Lab7.c: 543: return c;
"543
[e ) _c ]
[e $UE 359  ]
[; ;Lab7.c: 544: }
"544
[e :UE 359 ]
}
"546
[v _keypadReceive `(uc ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 546: unsigned char keypadReceive () {
[e :U _keypadReceive ]
[f ]
"547
[v _option `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 547: unsigned char option = 0;
[e = _option -> -> 0 `i `uc ]
[; ;Lab7.c: 549: while(!isValidEntry(option)) {
"549
[e $U 367  ]
[e :U 368 ]
{
[; ;Lab7.c: 550: while(option == 0) {
"550
[e $U 370  ]
[e :U 371 ]
{
[; ;Lab7.c: 551: PORTBbits.RB5 = 1;
"551
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[; ;Lab7.c: 552: if(PORTCbits.RC5 == 1) {
"552
[e $ ! == -> . . _PORTCbits 0 5 `i -> 1 `i 373  ]
{
[; ;Lab7.c: 553: option = '1';
"553
[e = _option -> -> 49 `ui `uc ]
[; ;Lab7.c: 554: while(PORTCbits.RC5 == 1);
"554
[e $U 374  ]
[e :U 375 ]
[e :U 374 ]
[e $ == -> . . _PORTCbits 0 5 `i -> 1 `i 375  ]
[e :U 376 ]
"555
}
[e :U 373 ]
[; ;Lab7.c: 555: }
[; ;Lab7.c: 556: if(PORTCbits.RC4 == 1) {
"556
[e $ ! == -> . . _PORTCbits 0 4 `i -> 1 `i 377  ]
{
[; ;Lab7.c: 557: option = '2';
"557
[e = _option -> -> 50 `ui `uc ]
[; ;Lab7.c: 558: while(PORTCbits.RC4 == 1);
"558
[e $U 378  ]
[e :U 379 ]
[e :U 378 ]
[e $ == -> . . _PORTCbits 0 4 `i -> 1 `i 379  ]
[e :U 380 ]
"559
}
[e :U 377 ]
[; ;Lab7.c: 559: }
[; ;Lab7.c: 560: if(PORTDbits.RD3 == 1) {
"560
[e $ ! == -> . . _PORTDbits 0 3 `i -> 1 `i 381  ]
{
[; ;Lab7.c: 561: option = '3';
"561
[e = _option -> -> 51 `ui `uc ]
[; ;Lab7.c: 562: while(PORTDbits.RD3 == 1);
"562
[e $U 382  ]
[e :U 383 ]
[e :U 382 ]
[e $ == -> . . _PORTDbits 0 3 `i -> 1 `i 383  ]
[e :U 384 ]
"563
}
[e :U 381 ]
[; ;Lab7.c: 563: }
[; ;Lab7.c: 564: PORTBbits.RB5 = 0;
"564
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;Lab7.c: 566: PORTBbits.RB4 = 1;
"566
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;Lab7.c: 567: if(PORTCbits.RC5 == 1) {
"567
[e $ ! == -> . . _PORTCbits 0 5 `i -> 1 `i 385  ]
{
[; ;Lab7.c: 568: option = '4';
"568
[e = _option -> -> 52 `ui `uc ]
[; ;Lab7.c: 569: while(PORTCbits.RC5 == 1);
"569
[e $U 386  ]
[e :U 387 ]
[e :U 386 ]
[e $ == -> . . _PORTCbits 0 5 `i -> 1 `i 387  ]
[e :U 388 ]
"570
}
[e :U 385 ]
[; ;Lab7.c: 570: }
[; ;Lab7.c: 571: if(PORTCbits.RC4 == 1) {
"571
[e $ ! == -> . . _PORTCbits 0 4 `i -> 1 `i 389  ]
{
[; ;Lab7.c: 572: option = '5';
"572
[e = _option -> -> 53 `ui `uc ]
[; ;Lab7.c: 573: while(PORTCbits.RC4 == 1);
"573
[e $U 390  ]
[e :U 391 ]
[e :U 390 ]
[e $ == -> . . _PORTCbits 0 4 `i -> 1 `i 391  ]
[e :U 392 ]
"574
}
[e :U 389 ]
[; ;Lab7.c: 574: }
[; ;Lab7.c: 575: if(PORTDbits.RD3 == 1) {
"575
[e $ ! == -> . . _PORTDbits 0 3 `i -> 1 `i 393  ]
{
[; ;Lab7.c: 576: option = '6';
"576
[e = _option -> -> 54 `ui `uc ]
[; ;Lab7.c: 577: while(PORTDbits.RD3 == 1);
"577
[e $U 394  ]
[e :U 395 ]
[e :U 394 ]
[e $ == -> . . _PORTDbits 0 3 `i -> 1 `i 395  ]
[e :U 396 ]
"578
}
[e :U 393 ]
[; ;Lab7.c: 578: }
[; ;Lab7.c: 579: PORTBbits.RB4 = 0;
"579
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;Lab7.c: 581: PORTBbits.RB3 = 1;
"581
[e = . . _PORTBbits 0 3 -> -> 1 `i `uc ]
[; ;Lab7.c: 582: if(PORTCbits.RC5 == 1) {
"582
[e $ ! == -> . . _PORTCbits 0 5 `i -> 1 `i 397  ]
{
[; ;Lab7.c: 583: option = '7';
"583
[e = _option -> -> 55 `ui `uc ]
[; ;Lab7.c: 584: while(PORTCbits.RC5 == 1);
"584
[e $U 398  ]
[e :U 399 ]
[e :U 398 ]
[e $ == -> . . _PORTCbits 0 5 `i -> 1 `i 399  ]
[e :U 400 ]
"585
}
[e :U 397 ]
[; ;Lab7.c: 585: }
[; ;Lab7.c: 586: if(PORTCbits.RC4 == 1) {
"586
[e $ ! == -> . . _PORTCbits 0 4 `i -> 1 `i 401  ]
{
[; ;Lab7.c: 587: option = '8';
"587
[e = _option -> -> 56 `ui `uc ]
[; ;Lab7.c: 588: while(PORTCbits.RC4 == 1);
"588
[e $U 402  ]
[e :U 403 ]
[e :U 402 ]
[e $ == -> . . _PORTCbits 0 4 `i -> 1 `i 403  ]
[e :U 404 ]
"589
}
[e :U 401 ]
[; ;Lab7.c: 589: }
[; ;Lab7.c: 590: if(PORTDbits.RD3 == 1) {
"590
[e $ ! == -> . . _PORTDbits 0 3 `i -> 1 `i 405  ]
{
[; ;Lab7.c: 591: option = '9';
"591
[e = _option -> -> 57 `ui `uc ]
[; ;Lab7.c: 592: while(PORTDbits.RD3 == 1);
"592
[e $U 406  ]
[e :U 407 ]
[e :U 406 ]
[e $ == -> . . _PORTDbits 0 3 `i -> 1 `i 407  ]
[e :U 408 ]
"593
}
[e :U 405 ]
[; ;Lab7.c: 593: }
[; ;Lab7.c: 594: PORTBbits.RB3 = 0;
"594
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[; ;Lab7.c: 596: PORTBbits.RB2 = 1;
"596
[e = . . _PORTBbits 0 2 -> -> 1 `i `uc ]
[; ;Lab7.c: 597: if(PORTCbits.RC4 == 1) {
"597
[e $ ! == -> . . _PORTCbits 0 4 `i -> 1 `i 409  ]
{
[; ;Lab7.c: 598: option = '0';
"598
[e = _option -> -> 48 `ui `uc ]
[; ;Lab7.c: 599: while(PORTCbits.RC4 == 1);
"599
[e $U 410  ]
[e :U 411 ]
[e :U 410 ]
[e $ == -> . . _PORTCbits 0 4 `i -> 1 `i 411  ]
[e :U 412 ]
"600
}
[e :U 409 ]
[; ;Lab7.c: 600: }
[; ;Lab7.c: 601: if(PORTDbits.RD3 == 1) {
"601
[e $ ! == -> . . _PORTDbits 0 3 `i -> 1 `i 413  ]
{
[; ;Lab7.c: 602: option = '#';
"602
[e = _option -> -> 35 `ui `uc ]
[; ;Lab7.c: 603: while(PORTDbits.RD3 == 1);
"603
[e $U 414  ]
[e :U 415 ]
[e :U 414 ]
[e $ == -> . . _PORTDbits 0 3 `i -> 1 `i 415  ]
[e :U 416 ]
"604
}
[e :U 413 ]
[; ;Lab7.c: 604: }
[; ;Lab7.c: 605: PORTBbits.RB2 = 0;
"605
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;Lab7.c: 606: _delay((unsigned long)((10)*(20000000/4000.0)));
"606
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 20000000 `l `d .4000.0 `ul ]
"608
}
[e :U 370 ]
"550
[e $ == -> _option `i -> 0 `i 371  ]
[e :U 372 ]
"609
}
[e :U 367 ]
"549
[e $ ! != ( _isValidEntry (1 _option -> 0 `i 368  ]
[e :U 369 ]
[; ;Lab7.c: 608: }
[; ;Lab7.c: 609: }
[; ;Lab7.c: 611: transmit(option);
"611
[e ( _transmit (1 _option ]
[; ;Lab7.c: 612: return option;
"612
[e ) _option ]
[e $UE 366  ]
[; ;Lab7.c: 613: }
"613
[e :UE 366 ]
}
"615
[v _keypadReceiveString `(v ~T0 @X0 1 ef2`*uc`i ]
{
[; ;Lab7.c: 615: void keypadReceiveString (unsigned char* s, int size){
[e :U _keypadReceiveString ]
[v _s `*uc ~T0 @X0 1 r1 ]
[v _size `i ~T0 @X0 1 r2 ]
[f ]
[; ;Lab7.c: 616: for(int i = 0; i < size; i++) {
"616
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $U 421  ]
[e :U 418 ]
{
[; ;Lab7.c: 617: s[i] = keypadReceive();
"617
[e = *U + _s * -> _i `x -> -> # *U _s `i `x ( _keypadReceive ..  ]
"618
}
"616
[e ++ _i -> 1 `i ]
[e :U 421 ]
[e $ < _i _size 418  ]
[e :U 419 ]
"618
}
[; ;Lab7.c: 618: }
[; ;Lab7.c: 619: s[size] = '\0';
"619
[e = *U + _s * -> _size `x -> -> # *U _s `i `x -> -> 0 `ui `uc ]
[; ;Lab7.c: 621: waitForEnter();
"621
[e ( _waitForEnter ..  ]
[; ;Lab7.c: 622: newLine();
"622
[e ( _newLine ..  ]
[; ;Lab7.c: 623: }
"623
[e :UE 417 ]
}
"626
[v _transmitString `(v ~T0 @X0 1 ef1`*uc ]
{
[; ;Lab7.c: 626: void transmitString (unsigned char* s) {
[e :U _transmitString ]
[v _s `*uc ~T0 @X0 1 r1 ]
[f ]
"627
[v _size `i ~T0 @X0 1 a ]
[; ;Lab7.c: 627: int size = strlen(s);
[e = _size -> ( _strlen (1 -> _s `*Cuc `i ]
[; ;Lab7.c: 629: for(int i = 0; i < size; i++)
"629
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $U 426  ]
"630
[e :U 423 ]
[; ;Lab7.c: 630: transmit(s[i]);
[e ( _transmit (1 *U + _s * -> _i `x -> -> # *U _s `i `x ]
"629
[e ++ _i -> 1 `i ]
[e :U 426 ]
[e $ < _i _size 423  ]
[e :U 424 ]
"630
}
[; ;Lab7.c: 631: }
"631
[e :UE 422 ]
}
"634
[v _receiveString `(v ~T0 @X0 1 ef2`*uc`i ]
{
[; ;Lab7.c: 634: void receiveString (unsigned char* s, int size){
[e :U _receiveString ]
[v _s `*uc ~T0 @X0 1 r1 ]
[v _size `i ~T0 @X0 1 r2 ]
[f ]
[; ;Lab7.c: 635: for(int i = 0; i < size; i++) {
"635
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $U 431  ]
[e :U 428 ]
{
[; ;Lab7.c: 636: s[i] = receive();
"636
[e = *U + _s * -> _i `x -> -> # *U _s `i `x ( _receive ..  ]
"637
}
"635
[e ++ _i -> 1 `i ]
[e :U 431 ]
[e $ < _i _size 428  ]
[e :U 429 ]
"637
}
[; ;Lab7.c: 637: }
[; ;Lab7.c: 639: s[size] = '\0';
"639
[e = *U + _s * -> _size `x -> -> # *U _s `i `x -> -> 0 `ui `uc ]
[; ;Lab7.c: 641: waitForEnter();
"641
[e ( _waitForEnter ..  ]
[; ;Lab7.c: 643: newLine();
"643
[e ( _newLine ..  ]
[; ;Lab7.c: 644: }
"644
[e :UE 427 ]
}
"647
[v _receiveFinal `(uc ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 647: unsigned char receiveFinal() {
[e :U _receiveFinal ]
[f ]
"648
[v _c `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 648: unsigned char c = 0;
[e = _c -> -> 0 `i `uc ]
[; ;Lab7.c: 650: if(keypad == 0)
"650
[e $ ! == -> _keypad `i -> 0 `i 433  ]
[; ;Lab7.c: 651: c = receive();
"651
[e = _c ( _receive ..  ]
[e $U 434  ]
"652
[e :U 433 ]
[; ;Lab7.c: 652: else c = keypadReceive();
[e = _c ( _keypadReceive ..  ]
[e :U 434 ]
[; ;Lab7.c: 654: waitForEnter();
"654
[e ( _waitForEnter ..  ]
[; ;Lab7.c: 656: return c;
"656
[e ) _c ]
[e $UE 432  ]
[; ;Lab7.c: 657: }
"657
[e :UE 432 ]
}
"660
[v _receiveStringFinal `(v ~T0 @X0 1 ef2`*uc`i ]
{
[; ;Lab7.c: 660: void receiveStringFinal(unsigned char* s, int size) {
[e :U _receiveStringFinal ]
[v _s `*uc ~T0 @X0 1 r1 ]
[v _size `i ~T0 @X0 1 r2 ]
[f ]
[; ;Lab7.c: 661: if(keypad == 0)
"661
[e $ ! == -> _keypad `i -> 0 `i 436  ]
[; ;Lab7.c: 662: receiveString(s, size);
"662
[e ( _receiveString (2 , _s _size ]
[e $U 437  ]
"663
[e :U 436 ]
[; ;Lab7.c: 663: else
[; ;Lab7.c: 664: keypadReceiveString(s, size);
"664
[e ( _keypadReceiveString (2 , _s _size ]
[e :U 437 ]
[; ;Lab7.c: 665: }
"665
[e :UE 435 ]
}
"667
[v _enabledDisabled `(v ~T0 @X0 1 ef1`uc ]
{
[; ;Lab7.c: 667: void enabledDisabled(unsigned char c) {
[e :U _enabledDisabled ]
[v _c `uc ~T0 @X0 1 r1 ]
[f ]
[; ;Lab7.c: 668: if(c == 0)
"668
[e $ ! == -> _c `i -> 0 `i 439  ]
[; ;Lab7.c: 669: transmitString(" (Disabled)");
"669
[e ( _transmitString (1 -> :s 32C `*uc ]
[e $U 440  ]
"670
[e :U 439 ]
[; ;Lab7.c: 670: else if (c == 1)
[e $ ! == -> _c `i -> 1 `i 441  ]
[; ;Lab7.c: 671: transmitString(" (Enabled)");
"671
[e ( _transmitString (1 -> :s 33C `*uc ]
[e :U 441 ]
"672
[e :U 440 ]
[; ;Lab7.c: 672: }
[e :UE 438 ]
}
"674
[v _validatePassword `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 674: void validatePassword() {
[e :U _validatePassword ]
[f ]
"675
[v _validLogin `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 675: char validLogin = 0;
[e = _validLogin -> -> 0 `i `uc ]
[; ;Lab7.c: 676: while (validLogin == 0) {
"676
[e $U 443  ]
[e :U 444 ]
{
[; ;Lab7.c: 677: transmitString("Enter password: ");
"677
[e ( _transmitString (1 -> :s 34C `*uc ]
"678
[v _attempt `uc ~T0 @X0 -> 5 `i a ]
[; ;Lab7.c: 678: char attempt[5];
[; ;Lab7.c: 679: receiveStringFinal(attempt, 4);
"679
[e ( _receiveStringFinal (2 , &U _attempt -> 4 `i ]
[; ;Lab7.c: 681: if(strcmp(attempt, password) == 0) {
"681
[e $ ! == ( _strcmp (2 , -> &U _attempt `*Cuc -> &U _password `*Cuc -> 0 `i 446  ]
{
[; ;Lab7.c: 682: newLine();
"682
[e ( _newLine ..  ]
[; ;Lab7.c: 683: validLogin = 1;
"683
[e = _validLogin -> -> 1 `i `uc ]
[; ;Lab7.c: 685: PORTDbits.RD1 = 1;
"685
[e = . . _PORTDbits 0 1 -> -> 1 `i `uc ]
"686
}
[e :U 446 ]
"687
}
[e :U 443 ]
"676
[e $ == -> _validLogin `i -> 0 `i 444  ]
[e :U 445 ]
[; ;Lab7.c: 686: }
[; ;Lab7.c: 687: }
[; ;Lab7.c: 688: }
"688
[e :UE 442 ]
}
"690
[v _newLine `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 690: void newLine() {
[e :U _newLine ]
[f ]
[; ;Lab7.c: 691: transmitString("\n\r\r");
"691
[e ( _transmitString (1 -> :s 35C `*uc ]
[; ;Lab7.c: 692: }
"692
[e :UE 447 ]
}
"695
[v _EEPROM_WriteByte `(v ~T0 @X0 1 ef2`uc`uc ]
"696
{
[; ;Lab7.c: 695: void EEPROM_WriteByte(unsigned char eepromAddress, unsigned char eepromData)
[; ;Lab7.c: 696: {
[e :U _EEPROM_WriteByte ]
"695
[v _eepromAddress `uc ~T0 @X0 1 r1 ]
[v _eepromData `uc ~T0 @X0 1 r2 ]
"696
[f ]
[; ;Lab7.c: 697: EEADR = eepromAddress;
"697
[e = _EEADR _eepromAddress ]
[; ;Lab7.c: 698: EEDATA = eepromData;
"698
[e = _EEDATA _eepromData ]
[; ;Lab7.c: 700: EECON1bits.EEPGD = 0;
"700
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;Lab7.c: 701: EECON1bits.CFGS = 0;
"701
[e = . . _EECON1bits 0 6 -> -> 0 `i `uc ]
[; ;Lab7.c: 702: EECON1bits.WREN = 1;
"702
[e = . . _EECON1bits 0 2 -> -> 1 `i `uc ]
[; ;Lab7.c: 704: EECON2 = 0x55;
"704
[e = _EECON2 -> -> 85 `i `uc ]
[; ;Lab7.c: 705: EECON2 = 0xaa;
"705
[e = _EECON2 -> -> 170 `i `uc ]
[; ;Lab7.c: 707: EECON1bits.WR = 1;
"707
[e = . . _EECON1bits 0 1 -> -> 1 `i `uc ]
[; ;Lab7.c: 708: while(EECON1bits.WR == 1);
"708
[e $U 449  ]
[e :U 450 ]
[e :U 449 ]
[e $ == -> . . _EECON1bits 0 1 `i -> 1 `i 450  ]
[e :U 451 ]
[; ;Lab7.c: 709: }
"709
[e :UE 448 ]
}
"712
[v _EEPROM_ReadByte `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;Lab7.c: 712: unsigned char EEPROM_ReadByte(unsigned char eepromAddress) {
[e :U _EEPROM_ReadByte ]
[v _eepromAddress `uc ~T0 @X0 1 r1 ]
[f ]
[; ;Lab7.c: 713: EEADR = eepromAddress;
"713
[e = _EEADR _eepromAddress ]
[; ;Lab7.c: 715: EECON1bits.EEPGD = 0;
"715
[e = . . _EECON1bits 0 7 -> -> 0 `i `uc ]
[; ;Lab7.c: 716: EECON1bits.CFGS = 0;
"716
[e = . . _EECON1bits 0 6 -> -> 0 `i `uc ]
[; ;Lab7.c: 717: EECON1bits.RD = 1;
"717
[e = . . _EECON1bits 0 0 -> -> 1 `i `uc ]
"719
[v _c `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 719: char c = EEDATA;
[e = _c _EEDATA ]
[; ;Lab7.c: 720: return c;
"720
[e ) _c ]
[e $UE 452  ]
[; ;Lab7.c: 721: }
"721
[e :UE 452 ]
}
"724
[v _EEPROM_WriteString `(v ~T0 @X0 1 ef3`*uc`*uc`i ]
{
[; ;Lab7.c: 724: void EEPROM_WriteString(unsigned char* eepromAddress, unsigned char* eepromData, int size) {
[e :U _EEPROM_WriteString ]
[v _eepromAddress `*uc ~T0 @X0 1 r1 ]
[v _eepromData `*uc ~T0 @X0 1 r2 ]
[v _size `i ~T0 @X0 1 r3 ]
[f ]
[; ;Lab7.c: 725: for(int i = 0; i < size; i++)
"725
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $U 457  ]
"726
[e :U 454 ]
[; ;Lab7.c: 726: EEPROM_WriteByte(eepromAddress[i], eepromData[i]);
[e ( _EEPROM_WriteByte (2 , *U + _eepromAddress * -> _i `x -> -> # *U _eepromAddress `i `x *U + _eepromData * -> _i `x -> -> # *U _eepromData `i `x ]
"725
[e ++ _i -> 1 `i ]
[e :U 457 ]
[e $ < _i _size 454  ]
[e :U 455 ]
"726
}
[; ;Lab7.c: 727: }
"727
[e :UE 453 ]
}
"730
[v _EEPROM_ReadString `(v ~T0 @X0 1 ef3`*uc`*uc`i ]
{
[; ;Lab7.c: 730: void EEPROM_ReadString(unsigned char* eepromAddress, unsigned char* eepromData, int size) {
[e :U _EEPROM_ReadString ]
[v _eepromAddress `*uc ~T0 @X0 1 r1 ]
[v _eepromData `*uc ~T0 @X0 1 r2 ]
[v _size `i ~T0 @X0 1 r3 ]
[f ]
[; ;Lab7.c: 731: for(int i = 0; i < size; i++)
"731
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $U 462  ]
"732
[e :U 459 ]
[; ;Lab7.c: 732: eepromData[i] = EEPROM_ReadByte(eepromAddress[i]);
[e = *U + _eepromData * -> _i `x -> -> # *U _eepromData `i `x ( _EEPROM_ReadByte (1 *U + _eepromAddress * -> _i `x -> -> # *U _eepromAddress `i `x ]
"731
[e ++ _i -> 1 `i ]
[e :U 462 ]
[e $ < _i _size 459  ]
[e :U 460 ]
"732
}
[; ;Lab7.c: 733: }
"733
[e :UE 458 ]
}
"735
[v _putch `(v ~T0 @X0 1 ef1`uc ]
{
[; ;Lab7.c: 735: void putch(unsigned char data) {
[e :U _putch ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;Lab7.c: 736: while(!PIR1bits.TXIF)
"736
[e $U 464  ]
[e :U 465 ]
[; ;Lab7.c: 737: continue;
"737
[e $U 464  ]
[e :U 464 ]
"736
[e $ ! != -> . . _PIR1bits 0 4 `i -> -> -> 0 `i `Vuc `i 465  ]
[e :U 466 ]
[; ;Lab7.c: 739: TXREG = data;
"739
[e = _TXREG _data ]
[; ;Lab7.c: 740: }
"740
[e :UE 463 ]
}
"742
[v _clear `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 742: void clear() {
[e :U _clear ]
[f ]
[; ;Lab7.c: 743: transmitString("\033[2J");
"743
[e ( _transmitString (1 -> :s 36C `*uc ]
[; ;Lab7.c: 744: transmitString("\033[0;0H");
"744
[e ( _transmitString (1 -> :s 37C `*uc ]
[; ;Lab7.c: 745: }
"745
[e :UE 467 ]
}
"747
[v _displayMenu `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 747: void displayMenu() {
[e :U _displayMenu ]
[f ]
[; ;Lab7.c: 748: transmitString("1. Passcode Options"); newLine();
"748
[e ( _transmitString (1 -> :s 38C `*uc ]
[e ( _newLine ..  ]
[; ;Lab7.c: 749: transmitString("2. PIR Sensor Alarm"); enabledDisabled(INTCONbits.INT0IE); newLine();
"749
[e ( _transmitString (1 -> :s 39C `*uc ]
[e ( _enabledDisabled (1 . . _INTCONbits 0 4 ]
[e ( _newLine ..  ]
[; ;Lab7.c: 750: transmitString("3. Temperature Sensor Alarm"); enabledDisabled(tempSensor); newLine();
"750
[e ( _transmitString (1 -> :s 40C `*uc ]
[e ( _enabledDisabled (1 _tempSensor ]
[e ( _newLine ..  ]
[; ;Lab7.c: 751: transmitString("4. Switch Input Method"); newLine();
"751
[e ( _transmitString (1 -> :s 41C `*uc ]
[e ( _newLine ..  ]
[; ;Lab7.c: 752: transmitString("5. Reset"); newLine(); newLine();
"752
[e ( _transmitString (1 -> :s 42C `*uc ]
[e ( _newLine ..  ]
[e ( _newLine ..  ]
[; ;Lab7.c: 754: transmitString("> ");
"754
[e ( _transmitString (1 -> :s 43C `*uc ]
[; ;Lab7.c: 755: }
"755
[e :UE 468 ]
}
"757
[v _isValidEntry `(i ~T0 @X0 1 ef1`uc ]
{
[; ;Lab7.c: 757: int isValidEntry(unsigned char c) {
[e :U _isValidEntry ]
[v _c `uc ~T0 @X0 1 r1 ]
[f ]
[; ;Lab7.c: 758: if(c == 13 || c == '#')
"758
[e $ ! || == -> _c `i -> 13 `i == -> _c `ui -> 35 `ui 470  ]
[; ;Lab7.c: 759: return 1;
"759
[e ) -> 1 `i ]
[e $UE 469  ]
[e :U 470 ]
[; ;Lab7.c: 760: if(c > 47 && c < 58)
"760
[e $ ! && > -> _c `i -> 47 `i < -> _c `i -> 58 `i 471  ]
[; ;Lab7.c: 761: return 1;
"761
[e ) -> 1 `i ]
[e $UE 469  ]
[e :U 471 ]
[; ;Lab7.c: 763: return 0;
"763
[e ) -> 0 `i ]
[e $UE 469  ]
[; ;Lab7.c: 764: }
"764
[e :UE 469 ]
}
"766
[v _waitForEnter `(v ~T0 @X0 1 ef ]
{
[; ;Lab7.c: 766: void waitForEnter() {
[e :U _waitForEnter ]
[f ]
"767
[v _e `uc ~T0 @X0 1 a ]
[; ;Lab7.c: 767: unsigned char e = 0;
[e = _e -> -> 0 `i `uc ]
[; ;Lab7.c: 768: if(keypad)
"768
[e $ ! != -> _keypad `i -> -> -> 0 `i `uc `i 473  ]
[; ;Lab7.c: 769: while(e != '#')
"769
[e $U 474  ]
[e :U 475 ]
[; ;Lab7.c: 770: e = keypadReceive();
"770
[e = _e ( _keypadReceive ..  ]
[e :U 474 ]
"769
[e $ != -> _e `ui -> 35 `ui 475  ]
[e :U 476 ]
"770
[e $U 477  ]
"771
[e :U 473 ]
[; ;Lab7.c: 771: else
[; ;Lab7.c: 772: while(e != 13)
"772
[e $U 478  ]
[e :U 479 ]
[; ;Lab7.c: 773: e = receive();
"773
[e = _e ( _receive ..  ]
[e :U 478 ]
"772
[e $ != -> _e `i -> 13 `i 479  ]
[e :U 480 ]
"773
[e :U 477 ]
[; ;Lab7.c: 774: }
"774
[e :UE 472 ]
}
[a 15C 52 46 32 82 101 116 117 114 110 32 116 111 32 109 97 105 110 32 109 101 110 117 0 ]
[a 8C 51 46 32 82 101 116 117 114 110 32 116 111 32 109 97 105 110 32 109 101 110 117 0 ]
[a 3C 50 46 32 82 101 116 117 114 110 32 116 111 32 109 97 105 110 32 109 101 110 117 0 ]
[a 24C 50 46 32 82 101 116 117 114 110 32 116 111 32 109 97 105 110 32 109 101 110 117 0 ]
[a 30C 50 46 32 82 101 116 117 114 110 32 116 111 32 109 97 105 110 32 109 101 110 117 0 ]
[a 26C 49 46 32 75 101 121 98 111 97 114 100 32 73 110 112 117 116 0 ]
[a 27C 50 46 32 75 101 121 112 97 100 32 73 110 112 117 116 0 ]
[a 42C 53 46 32 82 101 115 101 116 0 ]
[a 38C 49 46 32 80 97 115 115 99 111 100 101 32 79 112 116 105 111 110 115 0 ]
[a 7C 50 46 32 68 105 115 97 98 108 101 32 80 73 82 32 115 101 110 115 111 114 0 ]
[a 29C 49 46 32 68 105 115 97 98 108 101 32 80 73 82 32 115 101 110 115 111 114 0 ]
[a 6C 49 46 32 69 110 97 98 108 101 32 80 73 82 32 115 101 110 115 111 114 0 ]
[a 11C 50 46 32 68 105 115 97 98 108 101 32 84 69 77 80 32 115 101 110 115 111 114 0 ]
[a 10C 49 46 32 69 110 97 98 108 101 32 84 69 77 80 32 115 101 110 115 111 114 0 ]
[a 40C 51 46 32 84 101 109 112 101 114 97 116 117 114 101 32 83 101 110 115 111 114 32 65 108 97 114 109 0 ]
[a 39C 50 46 32 80 73 82 32 83 101 110 115 111 114 32 65 108 97 114 109 0 ]
[a 2C 49 46 32 67 104 97 110 103 101 32 112 97 115 115 99 111 100 101 0 ]
[a 41C 52 46 32 83 119 105 116 99 104 32 73 110 112 117 116 32 77 101 116 104 111 100 0 ]
[a 23C 49 46 32 65 100 106 117 115 116 32 84 69 77 80 32 116 104 114 101 115 104 111 108 100 0 ]
[a 36C 27 91 50 74 0 ]
[a 37C 27 91 48 59 48 72 0 ]
[a 13C 45 0 ]
[a 32C 32 40 68 105 115 97 98 108 101 100 41 0 ]
[a 33C 32 40 69 110 97 98 108 101 100 41 0 ]
[a 21C 69 110 116 101 114 32 109 97 120 105 109 117 109 32 116 101 109 112 101 114 97 116 117 114 101 32 40 70 41 0 ]
[a 19C 69 110 116 101 114 32 109 105 110 105 109 117 109 32 116 101 109 112 101 114 97 116 117 114 101 32 40 70 41 0 ]
[a 17C 32 70 41 0 ]
[a 14C 41 0 ]
[a 12C 51 46 32 65 100 106 117 115 116 32 84 69 77 80 32 115 101 110 115 111 114 32 40 0 ]
[a 4C 62 32 0 ]
[a 9C 62 32 0 ]
[a 18C 62 32 0 ]
[a 20C 62 32 0 ]
[a 22C 62 32 0 ]
[a 25C 62 32 0 ]
[a 28C 62 32 0 ]
[a 31C 62 32 0 ]
[a 43C 62 32 0 ]
[a 16C 32 40 67 117 114 114 101 110 116 32 116 101 109 112 58 32 0 ]
[a 1C 69 110 116 101 114 32 110 101 119 32 112 97 115 115 119 111 114 100 58 32 0 ]
[a 5C 69 110 116 101 114 32 110 101 119 32 112 97 115 115 119 111 114 100 58 32 0 ]
[a 34C 69 110 116 101 114 32 112 97 115 115 119 111 114 100 58 32 0 ]
[a 35C 10 13 13 0 ]
