;------------------------------------------------------------------------------
; Copyright 2014 Silicon Laboratories, Inc.
; All rights reserved. This program and the accompanying materials
; are made available under the terms of the Silicon Laboratories End User
; License Agreement which accompanies this distribution, and is available at
; http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.txt
; Original content and implementation provided by Silicon Laboratories.
;------------------------------------------------------------------------------
;Supported Devices:
;  EFM8LB10F16E
;  EFM8LB10F16E
;  EFM8LB10F16E
;  EFM8LB10F16E
;  EFM8LB11F16E
;  EFM8LB11F16E
;  EFM8LB11F16E
;  EFM8LB11F16E
;  EFM8LB11F32E
;  EFM8LB11F32E
;  EFM8LB11F32E
;  EFM8LB11F32E
;  EFM8LB12F32E
;  EFM8LB12F32E
;  EFM8LB12F32E
;  EFM8LB12F32E
;  EFM8LB12F64E
;  EFM8LB12F64E
;  EFM8LB12F64E
;  EFM8LB12F64E

;------------------------------------------------------------------------------
; ADC0ASAH Enums (ADC0 Autoscan Start Address High Byte @ 0xB6)
;------------------------------------------------------------------------------
ADC0ASAH_STADDRH__FMASK EQU 00FH ; Start Address High
ADC0ASAH_STADDRH__SHIFT EQU 000H ; Start Address High
                                                     
;------------------------------------------------------------------------------
; ADC0ASAL Enums (ADC0 Autoscan Start Address Low Byte @ 0xB5)
;------------------------------------------------------------------------------
ADC0ASAL_ENDIAN__BMASK         EQU 001H ; Endianness Control                             
ADC0ASAL_ENDIAN__SHIFT         EQU 000H ; Endianness Control                             
ADC0ASAL_ENDIAN__BIG_ENDIAN    EQU 000H ; ADC results in XRAM are stored in big-endian   
                                        ; order. This will result in the most significant
                                        ; byte stored in the even-numbered address.      
ADC0ASAL_ENDIAN__LITTLE_ENDIAN EQU 001H ; ADC results in XRAM are stored in little-endian
                                        ; order. This will result in the most significant
                                        ; byte stored in the odd-numbered address.       
                                                                                         
ADC0ASAL_STADDRL__FMASK        EQU 0FEH ; Start Address Low                              
ADC0ASAL_STADDRL__SHIFT        EQU 001H ; Start Address Low                              
                                                                                         
;------------------------------------------------------------------------------
; ADC0ASCF Enums (ADC0 Autoscan Configuration @ 0xA1)
;------------------------------------------------------------------------------
ADC0ASCF_NASCH__FMASK            EQU 003H ; Number of Autoscan Channels                      
ADC0ASCF_NASCH__SHIFT            EQU 000H ; Number of Autoscan Channels                      
ADC0ASCF_NASCH__ONE              EQU 000H ; Autoscan will only use the ADC0MX setting        
                                          ; directly.                                        
ADC0ASCF_NASCH__TWO              EQU 001H ; Autoscan will alternate between ADC0MX and       
                                          ; ADC0MX+1.                                        
ADC0ASCF_NASCH__THREE            EQU 002H ; Autoscan will cycle through ADC0MX, ADC0MX+1 and 
                                          ; ADC0MX+2.                                        
ADC0ASCF_NASCH__FOUR             EQU 003H ; Autoscan will cycle through ADC0MX, ADC0MX+1,    
                                          ; ADC0MX+2, and ADC0MX+3.                          
                                                                                             
ADC0ASCF_ASACT__BMASK            EQU 020H ; Autoscan Active                                  
ADC0ASCF_ASACT__SHIFT            EQU 005H ; Autoscan Active                                  
ADC0ASCF_ASACT__NOT_ACTIVE       EQU 000H ; No scan is in progress.                          
ADC0ASCF_ASACT__ACTIVE           EQU 020H ; A scan is in progress.                           
                                                                                             
ADC0ASCF_STEN__BMASK             EQU 040H ; Autoscan Single Trigger Enable                   
ADC0ASCF_STEN__SHIFT             EQU 006H ; Autoscan Single Trigger Enable                   
ADC0ASCF_STEN__MULTIPLE_TRIGGERS EQU 000H ; Each conversion in a scan requires a new         
                                          ; conversion trigger from the selected conversion  
                                          ; trigger source.                                  
ADC0ASCF_STEN__SINGLE_TRIGGER    EQU 040H ; The selected conversion trigger source will begin
                                          ; each scan cycle. All conversions within a scan   
                                          ; cycle are performed automatically when the       
                                          ; previous conversion is complete.                 
                                                                                             
ADC0ASCF_ASEN__BMASK             EQU 080H ; Autoscan Enable                                  
ADC0ASCF_ASEN__SHIFT             EQU 007H ; Autoscan Enable                                  
ADC0ASCF_ASEN__HALT_SCAN         EQU 000H ; Clearing to 0 will halt scan operations once any 
                                          ; pending scan is complete.                        
ADC0ASCF_ASEN__START_SCAN        EQU 080H ; Setting to 1 will initialize a scan operation. If
                                          ; set to 1 at the end of a scan, a new scan will   
                                          ; begin.                                           
                                                                                             
;------------------------------------------------------------------------------
; ADC0ASCT Enums (ADC0 Autoscan Output Count @ 0xC7)
;------------------------------------------------------------------------------
ADC0ASCT_ASCNT__FMASK EQU 03FH ; Autoscan Output Count
ADC0ASCT_ASCNT__SHIFT EQU 000H ; Autoscan Output Count
                                                      
;------------------------------------------------------------------------------
; ADC0CF0 Enums (ADC0 Configuration @ 0xBC)
;------------------------------------------------------------------------------
ADC0CF0_ADCLKSEL__BMASK  EQU 004H ; ADC Clock Select 
ADC0CF0_ADCLKSEL__SHIFT  EQU 002H ; ADC Clock Select 
ADC0CF0_ADCLKSEL__SYSCLK EQU 000H ; ADCCLK = SYSCLK. 
ADC0CF0_ADCLKSEL__HFOSC0 EQU 004H ; ADCCLK = HFOSC0. 
                                                     
ADC0CF0_ADSC__FMASK      EQU 0F8H ; SAR Clock Divider
ADC0CF0_ADSC__SHIFT      EQU 003H ; SAR Clock Divider
                                                     
;------------------------------------------------------------------------------
; ADC0CF1 Enums (ADC0 Configuration @ 0xB9)
;------------------------------------------------------------------------------
ADC0CF1_ADTK__FMASK        EQU 03FH ; Conversion Tracking Time
ADC0CF1_ADTK__SHIFT        EQU 000H ; Conversion Tracking Time
                                                              
ADC0CF1_ADLPM__BMASK       EQU 080H ; Low Power Mode Enable   
ADC0CF1_ADLPM__SHIFT       EQU 007H ; Low Power Mode Enable   
ADC0CF1_ADLPM__LP_DISABLED EQU 000H ; Disable low power mode. 
ADC0CF1_ADLPM__LP_ENABLED  EQU 080H ; Enable low power mode.  
                                                              
;------------------------------------------------------------------------------
; ADC0CF2 Enums (ADC0 Power Control @ 0xDF)
;------------------------------------------------------------------------------
ADC0CF2_ADPWR__FMASK         EQU 01FH ; Power Up Delay Time                               
ADC0CF2_ADPWR__SHIFT         EQU 000H ; Power Up Delay Time                               
                                                                                          
ADC0CF2_REFSL__FMASK         EQU 060H ; Voltage Reference Select                          
ADC0CF2_REFSL__SHIFT         EQU 005H ; Voltage Reference Select                          
ADC0CF2_REFSL__VREF_PIN      EQU 000H ; The ADC0 voltage reference is the VREF pin        
                                      ; (external or from the on-chip reference).         
ADC0CF2_REFSL__VDD_PIN       EQU 020H ; The ADC0 voltage reference is the VDD pin.        
ADC0CF2_REFSL__INTERNAL_LDO  EQU 040H ; The ADC0 voltage reference is the internal 1.8 V  
                                      ; digital supply voltage.                           
ADC0CF2_REFSL__INTERNAL_VREF EQU 060H ; The ADC0 voltage reference is the internal voltage
                                      ; reference.                                        
                                                                                          
ADC0CF2_GNDSL__BMASK         EQU 080H ; Analog Ground Reference                           
ADC0CF2_GNDSL__SHIFT         EQU 007H ; Analog Ground Reference                           
ADC0CF2_GNDSL__GND_PIN       EQU 000H ; The ADC0 ground reference is the GND pin.         
ADC0CF2_GNDSL__AGND_PIN      EQU 080H ; The ADC0 ground reference is the AGND pin.        
                                                                                          
;------------------------------------------------------------------------------
; ADC0CN0 Enums (ADC0 Control 0 @ 0xE8)
;------------------------------------------------------------------------------
ADC0CN0_TEMPE__BMASK         EQU 001H ; Temperature Sensor Enable                         
ADC0CN0_TEMPE__SHIFT         EQU 000H ; Temperature Sensor Enable                         
ADC0CN0_TEMPE__TEMP_DISABLED EQU 000H ; Disable the Temperature Sensor.                   
ADC0CN0_TEMPE__TEMP_ENABLED  EQU 001H ; Enable the Temperature Sensor.                    
                                                                                          
ADC0CN0_ADGN__FMASK          EQU 006H ; Gain Control                                      
ADC0CN0_ADGN__SHIFT          EQU 001H ; Gain Control                                      
ADC0CN0_ADGN__GAIN_1         EQU 000H ; The on-chip PGA gain is 1.                        
ADC0CN0_ADGN__GAIN_0P75      EQU 002H ; The on-chip PGA gain is 0.75.                     
ADC0CN0_ADGN__GAIN_0P5       EQU 004H ; The on-chip PGA gain is 0.5.                      
ADC0CN0_ADGN__GAIN_0P25      EQU 006H ; The on-chip PGA gain is 0.25.                     
                                                                                          
ADC0CN0_ADWINT__BMASK        EQU 008H ; Window Compare Interrupt Flag                     
ADC0CN0_ADWINT__SHIFT        EQU 003H ; Window Compare Interrupt Flag                     
ADC0CN0_ADWINT__NOT_SET      EQU 000H ; An ADC window compare event did not occur.        
ADC0CN0_ADWINT__SET          EQU 008H ; An ADC window compare event occurred.             
                                                                                          
ADC0CN0_ADBUSY__BMASK        EQU 010H ; ADC Busy                                          
ADC0CN0_ADBUSY__SHIFT        EQU 004H ; ADC Busy                                          
ADC0CN0_ADBUSY__NOT_SET      EQU 000H ; An ADC0 conversion is not currently in progress.  
ADC0CN0_ADBUSY__SET          EQU 010H ; ADC0 conversion is in progress or start an ADC0   
                                      ; conversion.                                       
                                                                                          
ADC0CN0_ADINT__BMASK         EQU 020H ; Conversion Complete Interrupt Flag                
ADC0CN0_ADINT__SHIFT         EQU 005H ; Conversion Complete Interrupt Flag                
ADC0CN0_ADINT__NOT_SET       EQU 000H ; ADC0 has not completed a conversion since the last
                                      ; time ADINT was cleared.                           
ADC0CN0_ADINT__SET           EQU 020H ; ADC0 completed a data conversion.                 
                                                                                          
ADC0CN0_IPOEN__BMASK         EQU 040H ; Idle Powered-off Enable                           
ADC0CN0_IPOEN__SHIFT         EQU 006H ; Idle Powered-off Enable                           
ADC0CN0_IPOEN__ALWAYS_ON     EQU 000H ; Keep ADC powered on when ADEN is 1.               
ADC0CN0_IPOEN__POWER_DOWN    EQU 040H ; Power down when ADC is idle (not converting).     
                                                                                          
ADC0CN0_ADEN__BMASK          EQU 080H ; ADC Enable                                        
ADC0CN0_ADEN__SHIFT          EQU 007H ; ADC Enable                                        
ADC0CN0_ADEN__DISABLED       EQU 000H ; Disable ADC0 (low-power shutdown).                
ADC0CN0_ADEN__ENABLED        EQU 080H ; Enable ADC0 (active and ready for data            
                                      ; conversions).                                     
                                                                                          
;------------------------------------------------------------------------------
; ADC0CN1 Enums (ADC0 Control 1 @ 0xB2)
;------------------------------------------------------------------------------
ADC0CN1_ADRPT__FMASK           EQU 007H ; Repeat Count                             
ADC0CN1_ADRPT__SHIFT           EQU 000H ; Repeat Count                             
ADC0CN1_ADRPT__ACC_1           EQU 000H ; Perform and Accumulate 1 conversion.     
ADC0CN1_ADRPT__ACC_4           EQU 001H ; Perform and Accumulate 4 conversions.    
ADC0CN1_ADRPT__ACC_8           EQU 002H ; Perform and Accumulate 8 conversions.    
ADC0CN1_ADRPT__ACC_16          EQU 003H ; Perform and Accumulate 16 conversions.   
ADC0CN1_ADRPT__ACC_32          EQU 004H ; Perform and Accumulate 32 conversions.   
                                                                                   
ADC0CN1_ADSJST__FMASK          EQU 038H ; Accumulator Shift and Justify            
ADC0CN1_ADSJST__SHIFT          EQU 003H ; Accumulator Shift and Justify            
ADC0CN1_ADSJST__RIGHT_NO_SHIFT EQU 000H ; Right justified. No shifting applied.    
ADC0CN1_ADSJST__RIGHT_SHIFT_1  EQU 008H ; Right justified. Shifted right by 1 bit. 
ADC0CN1_ADSJST__RIGHT_SHIFT_2  EQU 010H ; Right justified. Shifted right by 2 bits.
ADC0CN1_ADSJST__RIGHT_SHIFT_3  EQU 018H ; Right justified. Shifted right by 3 bits.
                                                                                   
ADC0CN1_ADBITS__FMASK          EQU 0C0H ; Resolution Control                       
ADC0CN1_ADBITS__SHIFT          EQU 006H ; Resolution Control                       
ADC0CN1_ADBITS__10_BIT         EQU 000H ; ADC0 operates in 10-bit mode.            
ADC0CN1_ADBITS__12_BIT         EQU 040H ; ADC0 operates in 12-bit mode.            
ADC0CN1_ADBITS__14_BIT         EQU 080H ; ADC0 operates in 14-bit mode.            
                                                                                   
;------------------------------------------------------------------------------
; ADC0CN2 Enums (ADC0 Control 2 @ 0xB3)
;------------------------------------------------------------------------------
ADC0CN2_ADCM__FMASK         EQU 00FH ; Start of Conversion Mode Select                   
ADC0CN2_ADCM__SHIFT         EQU 000H ; Start of Conversion Mode Select                   
ADC0CN2_ADCM__ADBUSY        EQU 000H ; ADC0 conversion initiated on write of 1 to ADBUSY.
ADC0CN2_ADCM__TIMER0        EQU 001H ; ADC0 conversion initiated on overflow of Timer 0. 
ADC0CN2_ADCM__TIMER2        EQU 002H ; ADC0 conversion initiated on overflow of Timer 2. 
ADC0CN2_ADCM__TIMER3        EQU 003H ; ADC0 conversion initiated on overflow of Timer 3. 
ADC0CN2_ADCM__CNVSTR        EQU 004H ; ADC0 conversion initiated on rising edge of       
                                     ; CNVSTR.                                           
ADC0CN2_ADCM__CEX5          EQU 005H ; ADC0 conversion initiated on rising edge of CEX5. 
ADC0CN2_ADCM__TIMER4        EQU 006H ; ADC0 conversion initiated on overflow of Timer 4. 
ADC0CN2_ADCM__TIMER5        EQU 007H ; ADC0 conversion initiated on overflow of Timer 5. 
ADC0CN2_ADCM__CLU0          EQU 008H ; ADC0 conversion initiated on CLU0 Output.         
ADC0CN2_ADCM__CLU1          EQU 009H ; ADC0 conversion initiated on CLU1 Output.         
ADC0CN2_ADCM__CLU2          EQU 00AH ; ADC0 conversion initiated on CLU2 Output.         
ADC0CN2_ADCM__CLU3          EQU 00BH ; ADC0 conversion initiated on CLU3 Output.         
                                                                                         
ADC0CN2_PACEN__BMASK        EQU 080H ; Preserve Accumulator Enable                       
ADC0CN2_PACEN__SHIFT        EQU 007H ; Preserve Accumulator Enable                       
ADC0CN2_PACEN__PAC_DISABLED EQU 000H ; The ADC accumulator is over-written with the      
                                     ; results of any conversion (or set of conversions  
                                     ; as specified by ADRPT).                           
ADC0CN2_PACEN__PAC_ENABLED  EQU 080H ; The ADC accumulator always adds new results to the
                                     ; existing output. The accumulator is never cleared 
                                     ; in this mode.                                     
                                                                                         
;------------------------------------------------------------------------------
; ADC0GTH Enums (ADC0 Greater-Than High Byte @ 0xC4)
;------------------------------------------------------------------------------
ADC0GTH_ADC0GTH__FMASK EQU 0FFH ; Greater-Than High Byte
ADC0GTH_ADC0GTH__SHIFT EQU 000H ; Greater-Than High Byte
                                                        
;------------------------------------------------------------------------------
; ADC0GTL Enums (ADC0 Greater-Than Low Byte @ 0xC3)
;------------------------------------------------------------------------------
ADC0GTL_ADC0GTL__FMASK EQU 0FFH ; Greater-Than Low Byte
ADC0GTL_ADC0GTL__SHIFT EQU 000H ; Greater-Than Low Byte
                                                       
;------------------------------------------------------------------------------
; ADC0H Enums (ADC0 Data Word High Byte @ 0xBE)
;------------------------------------------------------------------------------
ADC0H_ADC0H__FMASK EQU 0FFH ; Data Word High Byte
ADC0H_ADC0H__SHIFT EQU 000H ; Data Word High Byte
                                                 
;------------------------------------------------------------------------------
; ADC0L Enums (ADC0 Data Word Low Byte @ 0xBD)
;------------------------------------------------------------------------------
ADC0L_ADC0L__FMASK EQU 0FFH ; Data Word Low Byte
ADC0L_ADC0L__SHIFT EQU 000H ; Data Word Low Byte
                                                
;------------------------------------------------------------------------------
; ADC0LTH Enums (ADC0 Less-Than High Byte @ 0xC6)
;------------------------------------------------------------------------------
ADC0LTH_ADC0LTH__FMASK EQU 0FFH ; Less-Than High Byte
ADC0LTH_ADC0LTH__SHIFT EQU 000H ; Less-Than High Byte
                                                     
;------------------------------------------------------------------------------
; ADC0LTL Enums (ADC0 Less-Than Low Byte @ 0xC5)
;------------------------------------------------------------------------------
ADC0LTL_ADC0LTL__FMASK EQU 0FFH ; Less-Than Low Byte
ADC0LTL_ADC0LTL__SHIFT EQU 000H ; Less-Than Low Byte
                                                    
;------------------------------------------------------------------------------
; ADC0MX Enums (ADC0 Multiplexer Selection @ 0xBB)
;------------------------------------------------------------------------------
ADC0MX_ADC0MX__FMASK   EQU 01FH ; AMUX0 Positive Input Selection
ADC0MX_ADC0MX__SHIFT   EQU 000H ; AMUX0 Positive Input Selection
ADC0MX_ADC0MX__ADC0P0  EQU 000H ; Select ADC0.0.                
ADC0MX_ADC0MX__ADC0P1  EQU 001H ; Select ADC0.1.                
ADC0MX_ADC0MX__ADC0P2  EQU 002H ; Select ADC0.2.                
ADC0MX_ADC0MX__ADC0P3  EQU 003H ; Select ADC0.3.                
ADC0MX_ADC0MX__ADC0P4  EQU 004H ; Select ADC0.4.                
ADC0MX_ADC0MX__ADC0P5  EQU 005H ; Select ADC0.5.                
ADC0MX_ADC0MX__ADC0P6  EQU 006H ; Select ADC0.6.                
ADC0MX_ADC0MX__ADC0P7  EQU 007H ; Select ADC0.7.                
ADC0MX_ADC0MX__ADC0P8  EQU 008H ; Select ADC0.8.                
ADC0MX_ADC0MX__ADC0P9  EQU 009H ; Select ADC0.9.                
ADC0MX_ADC0MX__ADC0P10 EQU 00AH ; Select ADC0.10.               
ADC0MX_ADC0MX__ADC0P11 EQU 00BH ; Select ADC0.11.               
ADC0MX_ADC0MX__ADC0P12 EQU 00CH ; Select ADC0.12.               
ADC0MX_ADC0MX__ADC0P13 EQU 00DH ; Select ADC0.13.               
ADC0MX_ADC0MX__ADC0P14 EQU 00EH ; Select ADC0.14.               
ADC0MX_ADC0MX__ADC0P15 EQU 00FH ; Select ADC0.15.               
ADC0MX_ADC0MX__ADC0P16 EQU 010H ; Select ADC0.16.               
ADC0MX_ADC0MX__ADC0P17 EQU 011H ; Select ADC0.17.               
ADC0MX_ADC0MX__ADC0P18 EQU 012H ; Select ADC0.18.               
ADC0MX_ADC0MX__ADC0P19 EQU 013H ; Select ADC0.19.               
ADC0MX_ADC0MX__TEMP    EQU 014H ; Select ADC0.20                
ADC0MX_ADC0MX__LDO_OUT EQU 015H ; Select ADC0.21                
ADC0MX_ADC0MX__VDD     EQU 016H ; Select ADC0.22                
ADC0MX_ADC0MX__GND     EQU 017H ; Select ADC0.23                
ADC0MX_ADC0MX__NONE    EQU 01FH ; No input selected.            
                                                                
;------------------------------------------------------------------------------
; ACC Enums (Accumulator @ 0xE0)
;------------------------------------------------------------------------------
ACC_ACC__FMASK EQU 0FFH ; Accumulator
ACC_ACC__SHIFT EQU 000H ; Accumulator
                                     
;------------------------------------------------------------------------------
; B Enums (B Register @ 0xF0)
;------------------------------------------------------------------------------
B_B__FMASK EQU 0FFH ; B Register
B_B__SHIFT EQU 000H ; B Register
                                
;------------------------------------------------------------------------------
; DPH Enums (Data Pointer High @ 0x83)
;------------------------------------------------------------------------------
DPH_DPH__FMASK EQU 0FFH ; Data Pointer High
DPH_DPH__SHIFT EQU 000H ; Data Pointer High
                                           
;------------------------------------------------------------------------------
; DPL Enums (Data Pointer Low @ 0x82)
;------------------------------------------------------------------------------
DPL_DPL__FMASK EQU 0FFH ; Data Pointer Low
DPL_DPL__SHIFT EQU 000H ; Data Pointer Low
                                          
;------------------------------------------------------------------------------
; PFE0CN Enums (Prefetch Engine Control @ 0xC1)
;------------------------------------------------------------------------------
PFE0CN_FLRT__FMASK               EQU 030H ; Flash Read Timing
PFE0CN_FLRT__SHIFT               EQU 004H ; Flash Read Timing
PFE0CN_FLRT__SYSCLK_BELOW_25_MHZ EQU 000H ; SYSCLK < 25 MHz. 
PFE0CN_FLRT__SYSCLK_BELOW_50_MHZ EQU 010H ; SYSCLK < 50 MHz. 
PFE0CN_FLRT__SYSCLK_BELOW_75_MHZ EQU 020H ; SYSCLK < 75 MHz. 
                                                             
;------------------------------------------------------------------------------
; PSW Enums (Program Status Word @ 0xD0)
;------------------------------------------------------------------------------
PSW_PARITY__BMASK   EQU 001H ; Parity Flag                                       
PSW_PARITY__SHIFT   EQU 000H ; Parity Flag                                       
PSW_PARITY__NOT_SET EQU 000H ; The sum of the 8 bits in the accumulator is even. 
PSW_PARITY__SET     EQU 001H ; The sum of the 8 bits in the accumulator is odd.  
                                                                                 
PSW_F1__BMASK       EQU 002H ; User Flag 1                                       
PSW_F1__SHIFT       EQU 001H ; User Flag 1                                       
PSW_F1__NOT_SET     EQU 000H ; Flag is not set.                                  
PSW_F1__SET         EQU 002H ; Flag is set.                                      
                                                                                 
PSW_OV__BMASK       EQU 004H ; Overflow Flag                                     
PSW_OV__SHIFT       EQU 002H ; Overflow Flag                                     
PSW_OV__NOT_SET     EQU 000H ; An overflow did not occur.                        
PSW_OV__SET         EQU 004H ; An overflow occurred.                             
                                                                                 
PSW_RS__FMASK       EQU 018H ; Register Bank Select                              
PSW_RS__SHIFT       EQU 003H ; Register Bank Select                              
PSW_RS__BANK0       EQU 000H ; Bank 0, Addresses 0x00-0x07                       
PSW_RS__BANK1       EQU 008H ; Bank 1, Addresses 0x08-0x0F                       
PSW_RS__BANK2       EQU 010H ; Bank 2, Addresses 0x10-0x17                       
PSW_RS__BANK3       EQU 018H ; Bank 3, Addresses 0x18-0x1F                       
                                                                                 
PSW_F0__BMASK       EQU 020H ; User Flag 0                                       
PSW_F0__SHIFT       EQU 005H ; User Flag 0                                       
PSW_F0__NOT_SET     EQU 000H ; Flag is not set.                                  
PSW_F0__SET         EQU 020H ; Flag is set.                                      
                                                                                 
PSW_AC__BMASK       EQU 040H ; Auxiliary Carry Flag                              
PSW_AC__SHIFT       EQU 006H ; Auxiliary Carry Flag                              
PSW_AC__NOT_SET     EQU 000H ; A carry into (addition) or borrow from            
                             ; (subtraction) the high order nibble did not occur.
PSW_AC__SET         EQU 040H ; A carry into (addition) or borrow from            
                             ; (subtraction) the high order nibble occurred.     
                                                                                 
PSW_CY__BMASK       EQU 080H ; Carry Flag                                        
PSW_CY__SHIFT       EQU 007H ; Carry Flag                                        
PSW_CY__NOT_SET     EQU 000H ; A carry (addition) or borrow (subtraction) did not
                             ; occur.                                            
PSW_CY__SET         EQU 080H ; A carry (addition) or borrow (subtraction)        
                             ; occurred.                                         
                                                                                 
;------------------------------------------------------------------------------
; SP Enums (Stack Pointer @ 0x81)
;------------------------------------------------------------------------------
SP_SP__FMASK EQU 0FFH ; Stack Pointer
SP_SP__SHIFT EQU 000H ; Stack Pointer
                                     
;------------------------------------------------------------------------------
; CLKSEL Enums (Clock Select @ 0xA9)
;------------------------------------------------------------------------------
CLKSEL_CLKSL__FMASK           EQU 007H ; Clock Source Select                             
CLKSEL_CLKSL__SHIFT           EQU 000H ; Clock Source Select                             
CLKSEL_CLKSL__HFOSC0          EQU 000H ; Clock derived from the Internal High Frequency  
                                       ; Oscillator 0.                                   
CLKSEL_CLKSL__EXTOSC          EQU 001H ; Clock derived from the External Oscillator      
                                       ; circuit.                                        
CLKSEL_CLKSL__LFOSC           EQU 002H ; Clock derived from the Internal Low-Frequency   
                                       ; Oscillator.                                     
CLKSEL_CLKSL__HFOSC1          EQU 003H ; Clock derived from the Internal High Frequency  
                                       ; Oscillator 1.                                   
CLKSEL_CLKSL__HFOSC0_DIV_1P5  EQU 004H ; Clock derived from the Internal High Frequency  
                                       ; Oscillator 0, pre-scaled by 1.5.                
CLKSEL_CLKSL__HFOSC1_DIV_1P5  EQU 007H ; Clock derived from the Internal High Frequency  
                                       ; Oscillator 1, pre-scaled by 1.5.                
                                                                                         
CLKSEL_CLKDIV__FMASK          EQU 070H ; Clock Source Divider                            
CLKSEL_CLKDIV__SHIFT          EQU 004H ; Clock Source Divider                            
CLKSEL_CLKDIV__SYSCLK_DIV_1   EQU 000H ; SYSCLK is equal to selected clock source divided
                                       ; by 1.                                           
CLKSEL_CLKDIV__SYSCLK_DIV_2   EQU 010H ; SYSCLK is equal to selected clock source divided
                                       ; by 2.                                           
CLKSEL_CLKDIV__SYSCLK_DIV_4   EQU 020H ; SYSCLK is equal to selected clock source divided
                                       ; by 4.                                           
CLKSEL_CLKDIV__SYSCLK_DIV_8   EQU 030H ; SYSCLK is equal to selected clock source divided
                                       ; by 8.                                           
CLKSEL_CLKDIV__SYSCLK_DIV_16  EQU 040H ; SYSCLK is equal to selected clock source divided
                                       ; by 16.                                          
CLKSEL_CLKDIV__SYSCLK_DIV_32  EQU 050H ; SYSCLK is equal to selected clock source divided
                                       ; by 32.                                          
CLKSEL_CLKDIV__SYSCLK_DIV_64  EQU 060H ; SYSCLK is equal to selected clock source divided
                                       ; by 64.                                          
CLKSEL_CLKDIV__SYSCLK_DIV_128 EQU 070H ; SYSCLK is equal to selected clock source divided
                                       ; by 128.                                         
                                                                                         
CLKSEL_DIVRDY__BMASK          EQU 080H ; Clock Divider Ready                             
CLKSEL_DIVRDY__SHIFT          EQU 007H ; Clock Divider Ready                             
CLKSEL_DIVRDY__NOT_READY      EQU 000H ; Clock has not propagated through divider yet.   
CLKSEL_DIVRDY__READY          EQU 080H ; Clock has propagated through divider.           
                                                                                         
;------------------------------------------------------------------------------
; CLU0CF Enums (Configurable Logic Unit 0 Configuration @ 0xB1)
;------------------------------------------------------------------------------
CLU0CF_CLKSEL__FMASK     EQU 003H ; CLU D flip-flop Clock Selection                  
CLU0CF_CLKSEL__SHIFT     EQU 000H ; CLU D flip-flop Clock Selection                  
CLU0CF_CLKSEL__CARRY_IN  EQU 000H ; The carry-in signal.                             
CLU0CF_CLKSEL__MXA_INPUT EQU 001H ; The MXA input.                                   
CLU0CF_CLKSEL__SYSCLK    EQU 002H ; SYSCLK.                                          
CLU0CF_CLKSEL__ALTCLK    EQU 003H ; The alternate clock signal CLU0ALTCLK.           
                                                                                     
CLU0CF_CLKINV__BMASK     EQU 004H ; CLU D flip-flop Clock Invert                     
CLU0CF_CLKINV__SHIFT     EQU 002H ; CLU D flip-flop Clock Invert                     
CLU0CF_CLKINV__NORMAL    EQU 000H ; Clock signal is not inverted.                    
CLU0CF_CLKINV__INVERT    EQU 004H ; Clock signal will be inverted.                   
                                                                                     
CLU0CF_RST__BMASK        EQU 008H ; CLU D flip-flop Reset                            
CLU0CF_RST__SHIFT        EQU 003H ; CLU D flip-flop Reset                            
CLU0CF_RST__RESET        EQU 008H ; Reset the flip flop.                             
                                                                                     
CLU0CF_OEN__BMASK        EQU 040H ; CLU Port Output Enable                           
CLU0CF_OEN__SHIFT        EQU 006H ; CLU Port Output Enable                           
CLU0CF_OEN__DISABLE      EQU 000H ; Disables asynchronous output to the selected GPIO
                                  ; pin                                              
CLU0CF_OEN__ENABLE       EQU 040H ; Enables asynchronous output to the selected GPIO 
                                  ; pin                                              
                                                                                     
CLU0CF_OUTSEL__BMASK     EQU 080H ; CLU Output Select                                
CLU0CF_OUTSEL__SHIFT     EQU 007H ; CLU Output Select                                
CLU0CF_OUTSEL__D_FF      EQU 000H ; Select D flip-flop output of CLU                 
CLU0CF_OUTSEL__LUT       EQU 080H ; Select LUT output.                               
                                                                                     
;------------------------------------------------------------------------------
; CLU0FN Enums (Configurable Logic Unit 0 Function Select @ 0xAF)
;------------------------------------------------------------------------------
CLU0FN_FNSEL__FMASK EQU 0FFH ; CLU Look-Up-Table function select
CLU0FN_FNSEL__SHIFT EQU 000H ; CLU Look-Up-Table function select
                                                                
;------------------------------------------------------------------------------
; CLU0MX Enums (Configurable Logic Unit 0 Multiplexer @ 0x84)
;------------------------------------------------------------------------------
CLU0MX_MXB__FMASK   EQU 00FH ; CLU0 B Input Multiplexer Selection
CLU0MX_MXB__SHIFT   EQU 000H ; CLU0 B Input Multiplexer Selection
CLU0MX_MXB__CLU0B0  EQU 000H ; Select CLU0B.0                    
CLU0MX_MXB__CLU0B1  EQU 001H ; Select CLU0B.1                    
CLU0MX_MXB__CLU0B2  EQU 002H ; Select CLU0B.2                    
CLU0MX_MXB__CLU0B3  EQU 003H ; Select CLU0B.3                    
CLU0MX_MXB__CLU0B4  EQU 004H ; Select CLU0B.4                    
CLU0MX_MXB__CLU0B5  EQU 005H ; Select CLU0B.5                    
CLU0MX_MXB__CLU0B6  EQU 006H ; Select CLU0B.6                    
CLU0MX_MXB__CLU0B7  EQU 007H ; Select CLU0B.7                    
CLU0MX_MXB__CLU0B8  EQU 008H ; Select CLU0B.8                    
CLU0MX_MXB__CLU0B9  EQU 009H ; Select CLU0B.9                    
CLU0MX_MXB__CLU0B10 EQU 00AH ; Select CLU0B.10                   
CLU0MX_MXB__CLU0B11 EQU 00BH ; Select CLU0B.11                   
CLU0MX_MXB__CLU0B12 EQU 00CH ; Select CLU0B.12                   
CLU0MX_MXB__CLU0B13 EQU 00DH ; Select CLU0B.13                   
CLU0MX_MXB__CLU0B14 EQU 00EH ; Select CLU0B.14                   
CLU0MX_MXB__CLU0B15 EQU 00FH ; Select CLU0B.15                   
                                                                 
CLU0MX_MXA__FMASK   EQU 0F0H ; CLU0 A Input Multiplexer Selection
CLU0MX_MXA__SHIFT   EQU 004H ; CLU0 A Input Multiplexer Selection
CLU0MX_MXA__CLU0A0  EQU 000H ; Select CLU0A.0                    
CLU0MX_MXA__CLU0A1  EQU 010H ; Select CLU0A.1                    
CLU0MX_MXA__CLU0A2  EQU 020H ; Select CLU0A.2                    
CLU0MX_MXA__CLU0A3  EQU 030H ; Select CLU0A.3                    
CLU0MX_MXA__CLU0A4  EQU 040H ; Select CLU0A.4                    
CLU0MX_MXA__CLU0A5  EQU 050H ; Select CLU0A.5                    
CLU0MX_MXA__CLU0A6  EQU 060H ; Select CLU0A.6                    
CLU0MX_MXA__CLU0A7  EQU 070H ; Select CLU0A.7                    
CLU0MX_MXA__CLU0A8  EQU 080H ; Select CLU0A.8                    
CLU0MX_MXA__CLU0A9  EQU 090H ; Select CLU0A.9                    
CLU0MX_MXA__CLU0A10 EQU 0A0H ; Select CLU0A.10                   
CLU0MX_MXA__CLU0A11 EQU 0B0H ; Select CLU0A.11                   
CLU0MX_MXA__CLU0A12 EQU 0C0H ; Select CLU0A.12                   
CLU0MX_MXA__CLU0A13 EQU 0D0H ; Select CLU0A.13                   
CLU0MX_MXA__CLU0A14 EQU 0E0H ; Select CLU0A.14                   
CLU0MX_MXA__CLU0A15 EQU 0F0H ; Select CLU0A.15                   
                                                                 
;------------------------------------------------------------------------------
; CLU1CF Enums (Configurable Logic Unit 1 Configuration @ 0xB3)
;------------------------------------------------------------------------------
CLU1CF_CLKSEL__FMASK     EQU 003H ; CLU D flip-flop Clock Selection                  
CLU1CF_CLKSEL__SHIFT     EQU 000H ; CLU D flip-flop Clock Selection                  
CLU1CF_CLKSEL__CARRY_IN  EQU 000H ; The carry-in signal.                             
CLU1CF_CLKSEL__MXA_INPUT EQU 001H ; The MXA input.                                   
CLU1CF_CLKSEL__SYSCLK    EQU 002H ; SYSCLK.                                          
CLU1CF_CLKSEL__ALTCLK    EQU 003H ; The alternate clock signal CLU1ALTCLK.           
                                                                                     
CLU1CF_CLKINV__BMASK     EQU 004H ; CLU D flip-flop Clock Invert                     
CLU1CF_CLKINV__SHIFT     EQU 002H ; CLU D flip-flop Clock Invert                     
CLU1CF_CLKINV__NORMAL    EQU 000H ; Clock signal is not inverted.                    
CLU1CF_CLKINV__INVERT    EQU 004H ; Clock signal will be inverted.                   
                                                                                     
CLU1CF_RST__BMASK        EQU 008H ; CLU D flip-flop Reset                            
CLU1CF_RST__SHIFT        EQU 003H ; CLU D flip-flop Reset                            
CLU1CF_RST__RESET        EQU 008H ; Reset the flip flop.                             
                                                                                     
CLU1CF_OEN__BMASK        EQU 040H ; CLU Port Output Enable                           
CLU1CF_OEN__SHIFT        EQU 006H ; CLU Port Output Enable                           
CLU1CF_OEN__DISABLE      EQU 000H ; Disables asynchronous output to the selected GPIO
                                  ; pin                                              
CLU1CF_OEN__ENABLE       EQU 040H ; Enables asynchronous output to the selected GPIO 
                                  ; pin                                              
                                                                                     
CLU1CF_OUTSEL__BMASK     EQU 080H ; CLU Output Select                                
CLU1CF_OUTSEL__SHIFT     EQU 007H ; CLU Output Select                                
CLU1CF_OUTSEL__D_FF      EQU 000H ; Select D flip-flop output of CLU                 
CLU1CF_OUTSEL__LUT       EQU 080H ; Select LUT output.                               
                                                                                     
;------------------------------------------------------------------------------
; CLU1FN Enums (Configurable Logic Unit 1 Function Select @ 0xB2)
;------------------------------------------------------------------------------
CLU1FN_FNSEL__FMASK EQU 0FFH ; CLU Look-Up-Table function select
CLU1FN_FNSEL__SHIFT EQU 000H ; CLU Look-Up-Table function select
                                                                
;------------------------------------------------------------------------------
; CLU1MX Enums (Configurable Logic Unit 1 Multiplexer @ 0x85)
;------------------------------------------------------------------------------
CLU1MX_MXB__FMASK   EQU 00FH ; CLU1 B Input Multiplexer Selection
CLU1MX_MXB__SHIFT   EQU 000H ; CLU1 B Input Multiplexer Selection
CLU1MX_MXB__CLU1B0  EQU 000H ; Select CLU1B.0                    
CLU1MX_MXB__CLU1B1  EQU 001H ; Select CLU1B.1                    
CLU1MX_MXB__CLU1B2  EQU 002H ; Select CLU1B.2                    
CLU1MX_MXB__CLU1B3  EQU 003H ; Select CLU1B.3                    
CLU1MX_MXB__CLU1B4  EQU 004H ; Select CLU1B.4                    
CLU1MX_MXB__CLU1B5  EQU 005H ; Select CLU1B.5                    
CLU1MX_MXB__CLU1B6  EQU 006H ; Select CLU1B.6                    
CLU1MX_MXB__CLU1B7  EQU 007H ; Select CLU1B.7                    
CLU1MX_MXB__CLU1B8  EQU 008H ; Select CLU1B.8                    
CLU1MX_MXB__CLU1B9  EQU 009H ; Select CLU1B.9                    
CLU1MX_MXB__CLU1B10 EQU 00AH ; Select CLU1B.10                   
CLU1MX_MXB__CLU1B11 EQU 00BH ; Select CLU1B.11                   
CLU1MX_MXB__CLU1B12 EQU 00CH ; Select CLU1B.12                   
CLU1MX_MXB__CLU1B13 EQU 00DH ; Select CLU1B.13                   
CLU1MX_MXB__CLU1B14 EQU 00EH ; Select CLU1B.14                   
CLU1MX_MXB__CLU1B15 EQU 00FH ; Select CLU1B.15                   
                                                                 
CLU1MX_MXA__FMASK   EQU 0F0H ; CLU1 A Input Multiplexer Selection
CLU1MX_MXA__SHIFT   EQU 004H ; CLU1 A Input Multiplexer Selection
CLU1MX_MXA__CLU1A0  EQU 000H ; Select CLU1A.0                    
CLU1MX_MXA__CLU1A1  EQU 010H ; Select CLU1A.1                    
CLU1MX_MXA__CLU1A2  EQU 020H ; Select CLU1A.2                    
CLU1MX_MXA__CLU1A3  EQU 030H ; Select CLU1A.3                    
CLU1MX_MXA__CLU1A4  EQU 040H ; Select CLU1A.4                    
CLU1MX_MXA__CLU1A5  EQU 050H ; Select CLU1A.5                    
CLU1MX_MXA__CLU1A6  EQU 060H ; Select CLU1A.6                    
CLU1MX_MXA__CLU1A7  EQU 070H ; Select CLU1A.7                    
CLU1MX_MXA__CLU1A8  EQU 080H ; Select CLU1A.8                    
CLU1MX_MXA__CLU1A9  EQU 090H ; Select CLU1A.9                    
CLU1MX_MXA__CLU1A10 EQU 0A0H ; Select CLU1A.10                   
CLU1MX_MXA__CLU1A11 EQU 0B0H ; Select CLU1A.11                   
CLU1MX_MXA__CLU1A12 EQU 0C0H ; Select CLU1A.12                   
CLU1MX_MXA__CLU1A13 EQU 0D0H ; Select CLU1A.13                   
CLU1MX_MXA__CLU1A14 EQU 0E0H ; Select CLU1A.14                   
CLU1MX_MXA__CLU1A15 EQU 0F0H ; Select CLU1A.15                   
                                                                 
;------------------------------------------------------------------------------
; CLU2CF Enums (Configurable Logic Unit 2 Configuration @ 0xB6)
;------------------------------------------------------------------------------
CLU2CF_CLKSEL__FMASK     EQU 003H ; CLU D flip-flop Clock Selection                  
CLU2CF_CLKSEL__SHIFT     EQU 000H ; CLU D flip-flop Clock Selection                  
CLU2CF_CLKSEL__CARRY_IN  EQU 000H ; The carry-in signal.                             
CLU2CF_CLKSEL__MXA_INPUT EQU 001H ; The MXA input.                                   
CLU2CF_CLKSEL__SYSCLK    EQU 002H ; SYSCLK.                                          
CLU2CF_CLKSEL__ALTCLK    EQU 003H ; The alternate clock signal CLU2ALTCLK.           
                                                                                     
CLU2CF_CLKINV__BMASK     EQU 004H ; CLU D flip-flop Clock Invert                     
CLU2CF_CLKINV__SHIFT     EQU 002H ; CLU D flip-flop Clock Invert                     
CLU2CF_CLKINV__NORMAL    EQU 000H ; Clock signal is not inverted.                    
CLU2CF_CLKINV__INVERT    EQU 004H ; Clock signal will be inverted.                   
                                                                                     
CLU2CF_RST__BMASK        EQU 008H ; CLU D flip-flop Reset                            
CLU2CF_RST__SHIFT        EQU 003H ; CLU D flip-flop Reset                            
CLU2CF_RST__RESET        EQU 008H ; Reset the flip flop.                             
                                                                                     
CLU2CF_OEN__BMASK        EQU 040H ; CLU Port Output Enable                           
CLU2CF_OEN__SHIFT        EQU 006H ; CLU Port Output Enable                           
CLU2CF_OEN__DISABLE      EQU 000H ; Disables asynchronous output to the selected GPIO
                                  ; pin                                              
CLU2CF_OEN__ENABLE       EQU 040H ; Enables asynchronous output to the selected GPIO 
                                  ; pin                                              
                                                                                     
CLU2CF_OUTSEL__BMASK     EQU 080H ; CLU Output Select                                
CLU2CF_OUTSEL__SHIFT     EQU 007H ; CLU Output Select                                
CLU2CF_OUTSEL__D_FF      EQU 000H ; Select D flip-flop output of CLU                 
CLU2CF_OUTSEL__LUT       EQU 080H ; Select LUT output.                               
                                                                                     
;------------------------------------------------------------------------------
; CLU2FN Enums (Configurable Logic Unit 2 Function Select @ 0xB5)
;------------------------------------------------------------------------------
CLU2FN_FNSEL__FMASK EQU 0FFH ; CLU Look-Up-Table function select
CLU2FN_FNSEL__SHIFT EQU 000H ; CLU Look-Up-Table function select
                                                                
;------------------------------------------------------------------------------
; CLU2MX Enums (Configurable Logic Unit 2 Multiplexer @ 0x91)
;------------------------------------------------------------------------------
CLU2MX_MXB__FMASK   EQU 00FH ; CLU2 B Input Multiplexer Selection
CLU2MX_MXB__SHIFT   EQU 000H ; CLU2 B Input Multiplexer Selection
CLU2MX_MXB__CLU2B0  EQU 000H ; Select CLU2B.0                    
CLU2MX_MXB__CLU2B1  EQU 001H ; Select CLU2B.1                    
CLU2MX_MXB__CLU2B2  EQU 002H ; Select CLU2B.2                    
CLU2MX_MXB__CLU2B3  EQU 003H ; Select CLU2B.3                    
CLU2MX_MXB__CLU2B4  EQU 004H ; Select CLU2B.4                    
CLU2MX_MXB__CLU2B5  EQU 005H ; Select CLU2B.5                    
CLU2MX_MXB__CLU2B6  EQU 006H ; Select CLU2B.6                    
CLU2MX_MXB__CLU2B7  EQU 007H ; Select CLU2B.7                    
CLU2MX_MXB__CLU2B8  EQU 008H ; Select CLU2B.8                    
CLU2MX_MXB__CLU2B9  EQU 009H ; Select CLU2B.9                    
CLU2MX_MXB__CLU2B10 EQU 00AH ; Select CLU2B.10                   
CLU2MX_MXB__CLU2B11 EQU 00BH ; Select CLU2B.11                   
CLU2MX_MXB__CLU2B12 EQU 00CH ; Select CLU2B.12                   
CLU2MX_MXB__CLU2B13 EQU 00DH ; Select CLU2B.13                   
CLU2MX_MXB__CLU2B14 EQU 00EH ; Select CLU2B.14                   
CLU2MX_MXB__CLU2B15 EQU 00FH ; Select CLU2B.15                   
                                                                 
CLU2MX_MXA__FMASK   EQU 0F0H ; CLU2 A Input Multiplexer Selection
CLU2MX_MXA__SHIFT   EQU 004H ; CLU2 A Input Multiplexer Selection
CLU2MX_MXA__CLU2A0  EQU 000H ; Select CLU2A.0                    
CLU2MX_MXA__CLU2A1  EQU 010H ; Select CLU2A.1                    
CLU2MX_MXA__CLU2A2  EQU 020H ; Select CLU2A.2                    
CLU2MX_MXA__CLU2A3  EQU 030H ; Select CLU2A.3                    
CLU2MX_MXA__CLU2A4  EQU 040H ; Select CLU2A.4                    
CLU2MX_MXA__CLU2A5  EQU 050H ; Select CLU2A.5                    
CLU2MX_MXA__CLU2A6  EQU 060H ; Select CLU2A.6                    
CLU2MX_MXA__CLU2A7  EQU 070H ; Select CLU2A.7                    
CLU2MX_MXA__CLU2A8  EQU 080H ; Select CLU2A.8                    
CLU2MX_MXA__CLU2A9  EQU 090H ; Select CLU2A.9                    
CLU2MX_MXA__CLU2A10 EQU 0A0H ; Select CLU2A.10                   
CLU2MX_MXA__CLU2A11 EQU 0B0H ; Select CLU2A.11                   
CLU2MX_MXA__CLU2A12 EQU 0C0H ; Select CLU2A.12                   
CLU2MX_MXA__CLU2A13 EQU 0D0H ; Select CLU2A.13                   
CLU2MX_MXA__CLU2A14 EQU 0E0H ; Select CLU2A.14                   
CLU2MX_MXA__CLU2A15 EQU 0F0H ; Select CLU2A.15                   
                                                                 
;------------------------------------------------------------------------------
; CLU3CF Enums (Configurable Logic Unit 3 Configuration @ 0xBF)
;------------------------------------------------------------------------------
CLU3CF_CLKSEL__FMASK     EQU 003H ; CLU D flip-flop Clock Selection                  
CLU3CF_CLKSEL__SHIFT     EQU 000H ; CLU D flip-flop Clock Selection                  
CLU3CF_CLKSEL__CARRY_IN  EQU 000H ; The carry-in signal.                             
CLU3CF_CLKSEL__MXA_INPUT EQU 001H ; The MXA input.                                   
CLU3CF_CLKSEL__SYSCLK    EQU 002H ; SYSCLK.                                          
CLU3CF_CLKSEL__ALTCLK    EQU 003H ; The alternate clock signal CLU3ALTCLK.           
                                                                                     
CLU3CF_CLKINV__BMASK     EQU 004H ; CLU D flip-flop Clock Invert                     
CLU3CF_CLKINV__SHIFT     EQU 002H ; CLU D flip-flop Clock Invert                     
CLU3CF_CLKINV__NORMAL    EQU 000H ; Clock signal is not inverted.                    
CLU3CF_CLKINV__INVERT    EQU 004H ; Clock signal will be inverted.                   
                                                                                     
CLU3CF_RST__BMASK        EQU 008H ; CLU D flip-flop Reset                            
CLU3CF_RST__SHIFT        EQU 003H ; CLU D flip-flop Reset                            
CLU3CF_RST__RESET        EQU 008H ; Reset the flip flop.                             
                                                                                     
CLU3CF_OEN__BMASK        EQU 040H ; CLU Port Output Enable                           
CLU3CF_OEN__SHIFT        EQU 006H ; CLU Port Output Enable                           
CLU3CF_OEN__DISABLE      EQU 000H ; Disables asynchronous output to the selected GPIO
                                  ; pin                                              
CLU3CF_OEN__ENABLE       EQU 040H ; Enables asynchronous output to the selected GPIO 
                                  ; pin                                              
                                                                                     
CLU3CF_OUTSEL__BMASK     EQU 080H ; CLU Output Select                                
CLU3CF_OUTSEL__SHIFT     EQU 007H ; CLU Output Select                                
CLU3CF_OUTSEL__D_FF      EQU 000H ; Select D flip-flop output of CLU                 
CLU3CF_OUTSEL__LUT       EQU 080H ; Select LUT output.                               
                                                                                     
;------------------------------------------------------------------------------
; CLU3FN Enums (Configurable Logic Unit 3 Function Select @ 0xBE)
;------------------------------------------------------------------------------
CLU3FN_FNSEL__FMASK EQU 0FFH ; CLU Look-Up-Table function select
CLU3FN_FNSEL__SHIFT EQU 000H ; CLU Look-Up-Table function select
                                                                
;------------------------------------------------------------------------------
; CLU3MX Enums (Configurable Logic Unit 3 Multiplexer @ 0xAE)
;------------------------------------------------------------------------------
CLU3MX_MXB__FMASK   EQU 00FH ; CLU3 B Input Multiplexer Selection
CLU3MX_MXB__SHIFT   EQU 000H ; CLU3 B Input Multiplexer Selection
CLU3MX_MXB__CLU3B0  EQU 000H ; Select CLU3B.0                    
CLU3MX_MXB__CLU3B1  EQU 001H ; Select CLU3B.1                    
CLU3MX_MXB__CLU3B2  EQU 002H ; Select CLU3B.2                    
CLU3MX_MXB__CLU3B3  EQU 003H ; Select CLU3B.3                    
CLU3MX_MXB__CLU3B4  EQU 004H ; Select CLU3B.4                    
CLU3MX_MXB__CLU3B5  EQU 005H ; Select CLU3B.5                    
CLU3MX_MXB__CLU3B6  EQU 006H ; Select CLU3B.6                    
CLU3MX_MXB__CLU3B7  EQU 007H ; Select CLU3B.7                    
CLU3MX_MXB__CLU3B8  EQU 008H ; Select CLU3B.8                    
CLU3MX_MXB__CLU3B9  EQU 009H ; Select CLU3B.9                    
CLU3MX_MXB__CLU3B10 EQU 00AH ; Select CLU3B.10                   
CLU3MX_MXB__CLU3B11 EQU 00BH ; Select CLU3B.11                   
CLU3MX_MXB__CLU3B12 EQU 00CH ; Select CLU3B.12                   
CLU3MX_MXB__CLU3B13 EQU 00DH ; Select CLU3B.13                   
CLU3MX_MXB__CLU3B14 EQU 00EH ; Select CLU3B.14                   
CLU3MX_MXB__CLU3B15 EQU 00FH ; Select CLU3B.15                   
                                                                 
CLU3MX_MXA__FMASK   EQU 0F0H ; CLU3 A Input Multiplexer Selection
CLU3MX_MXA__SHIFT   EQU 004H ; CLU3 A Input Multiplexer Selection
CLU3MX_MXA__CLU3A0  EQU 000H ; Select CLU3A.0                    
CLU3MX_MXA__CLU3A1  EQU 010H ; Select CLU3A.1                    
CLU3MX_MXA__CLU3A2  EQU 020H ; Select CLU3A.2                    
CLU3MX_MXA__CLU3A3  EQU 030H ; Select CLU3A.3                    
CLU3MX_MXA__CLU3A4  EQU 040H ; Select CLU3A.4                    
CLU3MX_MXA__CLU3A5  EQU 050H ; Select CLU3A.5                    
CLU3MX_MXA__CLU3A6  EQU 060H ; Select CLU3A.6                    
CLU3MX_MXA__CLU3A7  EQU 070H ; Select CLU3A.7                    
CLU3MX_MXA__CLU3A8  EQU 080H ; Select CLU3A.8                    
CLU3MX_MXA__CLU3A9  EQU 090H ; Select CLU3A.9                    
CLU3MX_MXA__CLU3A10 EQU 0A0H ; Select CLU3A.10                   
CLU3MX_MXA__CLU3A11 EQU 0B0H ; Select CLU3A.11                   
CLU3MX_MXA__CLU3A12 EQU 0C0H ; Select CLU3A.12                   
CLU3MX_MXA__CLU3A13 EQU 0D0H ; Select CLU3A.13                   
CLU3MX_MXA__CLU3A14 EQU 0E0H ; Select CLU3A.14                   
CLU3MX_MXA__CLU3A15 EQU 0F0H ; Select CLU3A.15                   
                                                                 
;------------------------------------------------------------------------------
; CLEN0 Enums (Configurable Logic Enable 0 @ 0xC6)
;------------------------------------------------------------------------------
CLEN0_C0EN__BMASK   EQU 001H ; CLU0 Enable                                      
CLEN0_C0EN__SHIFT   EQU 000H ; CLU0 Enable                                      
CLEN0_C0EN__DISABLE EQU 000H ; CLU0 is disabled. The output of the block will be
                             ; logic low.                                       
CLEN0_C0EN__ENABLE  EQU 001H ; CLU0 is enabled.                                 
                                                                                
CLEN0_C1EN__BMASK   EQU 002H ; CLU1 Enable                                      
CLEN0_C1EN__SHIFT   EQU 001H ; CLU1 Enable                                      
CLEN0_C1EN__DISABLE EQU 000H ; CLU1 is disabled. The output of the block will be
                             ; logic low.                                       
CLEN0_C1EN__ENABLE  EQU 002H ; CLU1 is enabled.                                 
                                                                                
CLEN0_C2EN__BMASK   EQU 004H ; CLU2 Enable                                      
CLEN0_C2EN__SHIFT   EQU 002H ; CLU2 Enable                                      
CLEN0_C2EN__DISABLE EQU 000H ; CLU2 is disabled. The output of the block will be
                             ; logic low.                                       
CLEN0_C2EN__ENABLE  EQU 004H ; CLU2 is enabled.                                 
                                                                                
CLEN0_C3EN__BMASK   EQU 008H ; CLU3 Enable                                      
CLEN0_C3EN__SHIFT   EQU 003H ; CLU3 Enable                                      
CLEN0_C3EN__DISABLE EQU 000H ; CLU3 is disabled. The output of the block will be
                             ; logic low.                                       
CLEN0_C3EN__ENABLE  EQU 008H ; CLU3 is enabled.                                 
                                                                                
;------------------------------------------------------------------------------
; CLIE0 Enums (Configurable Logic Interrupt Enable 0 @ 0xC7)
;------------------------------------------------------------------------------
CLIE0_C0FIE__BMASK   EQU 001H ; CLU0 Falling Edge Interrupt Enable                
CLIE0_C0FIE__SHIFT   EQU 000H ; CLU0 Falling Edge Interrupt Enable                
CLIE0_C0FIE__DISABLE EQU 000H ; Interrupts will not be generated for CLU0 falling-
                              ; edge events.                                      
CLIE0_C0FIE__ENABLE  EQU 001H ; Interrupts will be generated for CLU0 falling-edge
                              ; events.                                           
                                                                                  
CLIE0_C0RIE__BMASK   EQU 002H ; CLU0 Rising Edge Interrupt Enable                 
CLIE0_C0RIE__SHIFT   EQU 001H ; CLU0 Rising Edge Interrupt Enable                 
CLIE0_C0RIE__DISABLE EQU 000H ; Interrupts will not be generated for CLU0 rising- 
                              ; edge events.                                      
CLIE0_C0RIE__ENABLE  EQU 002H ; Interrupts will be generated for CLU0 rising-edge 
                              ; events.                                           
                                                                                  
CLIE0_C1FIE__BMASK   EQU 004H ; CLU1 Falling Edge Interrupt Enable                
CLIE0_C1FIE__SHIFT   EQU 002H ; CLU1 Falling Edge Interrupt Enable                
CLIE0_C1FIE__DISABLE EQU 000H ; Interrupts will not be generated for CLU1 falling-
                              ; edge events.                                      
CLIE0_C1FIE__ENABLE  EQU 004H ; Interrupts will be generated for CLU1 falling-edge
                              ; events.                                           
                                                                                  
CLIE0_C1RIE__BMASK   EQU 008H ; CLU1 Rising Edge Interrupt Enable                 
CLIE0_C1RIE__SHIFT   EQU 003H ; CLU1 Rising Edge Interrupt Enable                 
CLIE0_C1RIE__DISABLE EQU 000H ; Interrupts will not be generated for CLU1 rising- 
                              ; edge events.                                      
CLIE0_C1RIE__ENABLE  EQU 008H ; Interrupts will be generated for CLU1 rising-edge 
                              ; events.                                           
                                                                                  
CLIE0_C2FIE__BMASK   EQU 010H ; CLU2 Falling Edge Interrupt Enable                
CLIE0_C2FIE__SHIFT   EQU 004H ; CLU2 Falling Edge Interrupt Enable                
CLIE0_C2FIE__DISABLE EQU 000H ; Interrupts will not be generated for CLU2 falling-
                              ; edge events.                                      
CLIE0_C2FIE__ENABLE  EQU 010H ; Interrupts will be generated for CLU2 falling-edge
                              ; events.                                           
                                                                                  
CLIE0_C2RIE__BMASK   EQU 020H ; CLU2 Rising Edge Interrupt Enable                 
CLIE0_C2RIE__SHIFT   EQU 005H ; CLU2 Rising Edge Interrupt Enable                 
CLIE0_C2RIE__DISABLE EQU 000H ; Interrupts will not be generated for CLU2 rising- 
                              ; edge events.                                      
CLIE0_C2RIE__ENABLE  EQU 020H ; Interrupts will be generated for CLU2 rising-edge 
                              ; events.                                           
                                                                                  
CLIE0_C3FIE__BMASK   EQU 040H ; CLU3 Falling Edge Interrupt Enable                
CLIE0_C3FIE__SHIFT   EQU 006H ; CLU3 Falling Edge Interrupt Enable                
CLIE0_C3FIE__DISABLE EQU 000H ; Interrupts will not be generated for CLU3 falling-
                              ; edge events.                                      
CLIE0_C3FIE__ENABLE  EQU 040H ; Interrupts will be generated for CLU3 falling-edge
                              ; events.                                           
                                                                                  
CLIE0_C3RIE__BMASK   EQU 080H ; CLU3 Rising Edge Interrupt Enable                 
CLIE0_C3RIE__SHIFT   EQU 007H ; CLU3 Rising Edge Interrupt Enable                 
CLIE0_C3RIE__DISABLE EQU 000H ; Interrupts will not be generated for CLU3 rising- 
                              ; edge events.                                      
CLIE0_C3RIE__ENABLE  EQU 080H ; Interrupts will be generated for CLU3 rising-edge 
                              ; events.                                           
                                                                                  
;------------------------------------------------------------------------------
; CLIF0 Enums (Configurable Logic Interrupt Flag 0 @ 0xE8)
;------------------------------------------------------------------------------
CLIF0_C0FIF__BMASK   EQU 001H ; CLU0 Falling Edge Interrupt Flag                  
CLIF0_C0FIF__SHIFT   EQU 000H ; CLU0 Falling Edge Interrupt Flag                  
CLIF0_C0FIF__NOT_SET EQU 000H ; A CLU0 falling edge has not been detected since   
                              ; this flag was last cleared.                       
CLIF0_C0FIF__SET     EQU 001H ; A CLU0 falling edge (synchronized with SYSCLK) has
                              ; occurred. This bit must be cleared by firmware.   
                                                                                  
CLIF0_C0RIF__BMASK   EQU 002H ; CLU0 Rising Edge Interrupt Flag                   
CLIF0_C0RIF__SHIFT   EQU 001H ; CLU0 Rising Edge Interrupt Flag                   
CLIF0_C0RIF__NOT_SET EQU 000H ; A CLU0 rising edge has not been detected since    
                              ; this flag was last cleared.                       
CLIF0_C0RIF__SET     EQU 002H ; A CLU0 rising edge (synchronized with SYSCLK) has 
                              ; occurred. This bit must be cleared by firmware.   
                                                                                  
CLIF0_C1FIF__BMASK   EQU 004H ; CLU1 Falling Edge Interrupt Flag                  
CLIF0_C1FIF__SHIFT   EQU 002H ; CLU1 Falling Edge Interrupt Flag                  
CLIF0_C1FIF__NOT_SET EQU 000H ; A CLU1 falling edge has not been detected since   
                              ; this flag was last cleared.                       
CLIF0_C1FIF__SET     EQU 004H ; A CLU1 falling edge (synchronized with SYSCLK) has
                              ; occurred. This bit must be cleared by firmware.   
                                                                                  
CLIF0_C1RIF__BMASK   EQU 008H ; CLU1 Rising Edge Interrupt Flag                   
CLIF0_C1RIF__SHIFT   EQU 003H ; CLU1 Rising Edge Interrupt Flag                   
CLIF0_C1RIF__NOT_SET EQU 000H ; A CLU1 rising edge has not been detected since    
                              ; this flag was last cleared.                       
CLIF0_C1RIF__SET     EQU 008H ; A CLU1 rising edge (synchronized with SYSCLK) has 
                              ; occurred. This bit must be cleared by firmware.   
                                                                                  
CLIF0_C2FIF__BMASK   EQU 010H ; CLU2 Falling Edge Interrupt Flag                  
CLIF0_C2FIF__SHIFT   EQU 004H ; CLU2 Falling Edge Interrupt Flag                  
CLIF0_C2FIF__NOT_SET EQU 000H ; A CLU2 falling edge has not been detected since   
                              ; this flag was last cleared.                       
CLIF0_C2FIF__SET     EQU 010H ; A CLU2 falling edge (synchronized with SYSCLK) has
                              ; occurred. This bit must be cleared by firmware.   
                                                                                  
CLIF0_C2RIF__BMASK   EQU 020H ; CLU2 Rising Edge Interrupt Flag                   
CLIF0_C2RIF__SHIFT   EQU 005H ; CLU2 Rising Edge Interrupt Flag                   
CLIF0_C2RIF__NOT_SET EQU 000H ; A CLU2 rising edge has not been detected since    
                              ; this flag was last cleared.                       
CLIF0_C2RIF__SET     EQU 020H ; A CLU2 rising edge (synchronized with SYSCLK) has 
                              ; occurred. This bit must be cleared by firmware.   
                                                                                  
CLIF0_C3FIF__BMASK   EQU 040H ; CLU3 Falling Edge Interrupt Flag                  
CLIF0_C3FIF__SHIFT   EQU 006H ; CLU3 Falling Edge Interrupt Flag                  
CLIF0_C3FIF__NOT_SET EQU 000H ; A CLU3 falling edge has not been detected since   
                              ; this flag was last cleared.                       
CLIF0_C3FIF__SET     EQU 040H ; A CLU3 falling edge (synchronized with SYSCLK) has
                              ; occurred. This bit must be cleared by firmware.   
                                                                                  
CLIF0_C3RIF__BMASK   EQU 080H ; CLU3 Rising Edge Interrupt Flag                   
CLIF0_C3RIF__SHIFT   EQU 007H ; CLU3 Rising Edge Interrupt Flag                   
CLIF0_C3RIF__NOT_SET EQU 000H ; A CLU3 rising edge has not been detected since    
                              ; this flag was last cleared.                       
CLIF0_C3RIF__SET     EQU 080H ; A CLU3 rising edge (synchronized with SYSCLK) has 
                              ; occurred. This bit must be cleared by firmware.   
                                                                                  
;------------------------------------------------------------------------------
; CLOUT0 Enums (Configurable Logic Output 0 @ 0xD1)
;------------------------------------------------------------------------------
CLOUT0_C0OUT__BMASK EQU 001H ; CLU0 Output State
CLOUT0_C0OUT__SHIFT EQU 000H ; CLU0 Output State
                                                
CLOUT0_C1OUT__BMASK EQU 002H ; CLU1 Output State
CLOUT0_C1OUT__SHIFT EQU 001H ; CLU1 Output State
                                                
CLOUT0_C2OUT__BMASK EQU 004H ; CLU2 Output State
CLOUT0_C2OUT__SHIFT EQU 002H ; CLU2 Output State
                                                
CLOUT0_C3OUT__BMASK EQU 008H ; CLU3 Output State
CLOUT0_C3OUT__SHIFT EQU 003H ; CLU3 Output State
                                                
;------------------------------------------------------------------------------
; CMP0CN0 Enums (Comparator 0 Control 0 @ 0x9B)
;------------------------------------------------------------------------------
CMP0CN0_CPHYN__FMASK                EQU 003H ; Comparator Negative Hysteresis Control            
CMP0CN0_CPHYN__SHIFT                EQU 000H ; Comparator Negative Hysteresis Control            
CMP0CN0_CPHYN__DISABLED             EQU 000H ; Negative Hysteresis disabled.                     
CMP0CN0_CPHYN__ENABLED_MODE1        EQU 001H ; Negative Hysteresis = Hysteresis 1.               
CMP0CN0_CPHYN__ENABLED_MODE2        EQU 002H ; Negative Hysteresis = Hysteresis 2.               
CMP0CN0_CPHYN__ENABLED_MODE3        EQU 003H ; Negative Hysteresis = Hysteresis 3 (Maximum).     
                                                                                                 
CMP0CN0_CPHYP__FMASK                EQU 00CH ; Comparator Positive Hysteresis Control            
CMP0CN0_CPHYP__SHIFT                EQU 002H ; Comparator Positive Hysteresis Control            
CMP0CN0_CPHYP__DISABLED             EQU 000H ; Positive Hysteresis disabled.                     
CMP0CN0_CPHYP__ENABLED_MODE1        EQU 004H ; Positive Hysteresis = Hysteresis 1.               
CMP0CN0_CPHYP__ENABLED_MODE2        EQU 008H ; Positive Hysteresis = Hysteresis 2.               
CMP0CN0_CPHYP__ENABLED_MODE3        EQU 00CH ; Positive Hysteresis = Hysteresis 3 (Maximum).     
                                                                                                 
CMP0CN0_CPFIF__BMASK                EQU 010H ; Comparator Falling-Edge Flag                      
CMP0CN0_CPFIF__SHIFT                EQU 004H ; Comparator Falling-Edge Flag                      
CMP0CN0_CPFIF__NOT_SET              EQU 000H ; No comparator falling edge has occurred since this
                                             ; flag was last cleared.                            
CMP0CN0_CPFIF__FALLING_EDGE         EQU 010H ; Comparator falling edge has occurred.             
                                                                                                 
CMP0CN0_CPRIF__BMASK                EQU 020H ; Comparator Rising-Edge Flag                       
CMP0CN0_CPRIF__SHIFT                EQU 005H ; Comparator Rising-Edge Flag                       
CMP0CN0_CPRIF__NOT_SET              EQU 000H ; No comparator rising edge has occurred since this 
                                             ; flag was last cleared.                            
CMP0CN0_CPRIF__RISING_EDGE          EQU 020H ; Comparator rising edge has occurred.              
                                                                                                 
CMP0CN0_CPOUT__BMASK                EQU 040H ; Comparator Output State Flag                      
CMP0CN0_CPOUT__SHIFT                EQU 006H ; Comparator Output State Flag                      
CMP0CN0_CPOUT__POS_LESS_THAN_NEG    EQU 000H ; Voltage on CP0P < CP0N.                           
CMP0CN0_CPOUT__POS_GREATER_THAN_NEG EQU 040H ; Voltage on CP0P > CP0N.                           
                                                                                                 
CMP0CN0_CPEN__BMASK                 EQU 080H ; Comparator Enable                                 
CMP0CN0_CPEN__SHIFT                 EQU 007H ; Comparator Enable                                 
CMP0CN0_CPEN__DISABLED              EQU 000H ; Comparator disabled.                              
CMP0CN0_CPEN__ENABLED               EQU 080H ; Comparator enabled.                               
                                                                                                 
;------------------------------------------------------------------------------
; CMP0CN1 Enums (Comparator 0 Control 1 @ 0x99)
;------------------------------------------------------------------------------
CMP0CN1_DACLVL__FMASK   EQU 03FH ; Internal Comparator DAC Reference Level           
CMP0CN1_DACLVL__SHIFT   EQU 000H ; Internal Comparator DAC Reference Level           
                                                                                     
CMP0CN1_CPINH__BMASK    EQU 080H ; Output Inhibit                                    
CMP0CN1_CPINH__SHIFT    EQU 007H ; Output Inhibit                                    
CMP0CN1_CPINH__DISABLED EQU 000H ; The comparator output will always reflect the     
                                 ; input conditions.                                 
CMP0CN1_CPINH__ENABLED  EQU 080H ; The comparator output will hold state any time the
                                 ; PCA CEX2 channel is low.                          
                                                                                     
;------------------------------------------------------------------------------
; CMP0MD Enums (Comparator 0 Mode @ 0x9D)
;------------------------------------------------------------------------------
CMP0MD_CPMD__FMASK              EQU 003H ; Comparator Mode Select                            
CMP0MD_CPMD__SHIFT              EQU 000H ; Comparator Mode Select                            
CMP0MD_CPMD__MODE0              EQU 000H ; Mode 0 (Fastest Response Time, Highest Power      
                                         ; Consumption)                                      
CMP0MD_CPMD__MODE1              EQU 001H ; Mode 1                                            
CMP0MD_CPMD__MODE2              EQU 002H ; Mode 2                                            
CMP0MD_CPMD__MODE3              EQU 003H ; Mode 3 (Slowest Response Time, Lowest Power       
                                         ; Consumption)                                      
                                                                                             
CMP0MD_INSL__FMASK              EQU 00CH ; Comparator Input Selection                        
CMP0MD_INSL__SHIFT              EQU 002H ; Comparator Input Selection                        
CMP0MD_INSL__CMXP_CMXN          EQU 000H ; Connect the comparator inputs directly to the     
                                         ; signals selected in the CMP0MX register. CMP+ is  
                                         ; selected by CMXP and CMP- is selected by CMXN. The
                                         ; internal DAC is not active.                       
CMP0MD_INSL__CMXP_GND           EQU 004H ; Connect the CMP+ input to the signal selected by  
                                         ; CMXP, and CMP- is connected to GND. The internal  
                                         ; DAC is not active.                                
CMP0MD_INSL__DAC_CMXN           EQU 008H ; Connect the CMP+ input to the internal DAC output,
                                         ; and CMP- is selected by CMXN. The internal DAC    
                                         ; uses the signal specified by CMXP as its full-    
                                         ; scale reference.                                  
CMP0MD_INSL__CMXP_DAC           EQU 00CH ; Connect the CMP- input to the internal DAC output,
                                         ; and CMP+ is selected by CMXP. The internal DAC    
                                         ; uses the signal specified by CMXN as its full-    
                                         ; scale reference.                                  
                                                                                             
CMP0MD_CPFIE__BMASK             EQU 010H ; Comparator Falling-Edge Interrupt Enable          
CMP0MD_CPFIE__SHIFT             EQU 004H ; Comparator Falling-Edge Interrupt Enable          
CMP0MD_CPFIE__FALL_INT_DISABLED EQU 000H ; Comparator falling-edge interrupt disabled.       
CMP0MD_CPFIE__FALL_INT_ENABLED  EQU 010H ; Comparator falling-edge interrupt enabled.        
                                                                                             
CMP0MD_CPRIE__BMASK             EQU 020H ; Comparator Rising-Edge Interrupt Enable           
CMP0MD_CPRIE__SHIFT             EQU 005H ; Comparator Rising-Edge Interrupt Enable           
CMP0MD_CPRIE__RISE_INT_DISABLED EQU 000H ; Comparator rising-edge interrupt disabled.        
CMP0MD_CPRIE__RISE_INT_ENABLED  EQU 020H ; Comparator rising-edge interrupt enabled.         
                                                                                             
CMP0MD_CPINV__BMASK             EQU 040H ; Output Inversion                                  
CMP0MD_CPINV__SHIFT             EQU 006H ; Output Inversion                                  
CMP0MD_CPINV__NORMAL            EQU 000H ; Output is not inverted.                           
CMP0MD_CPINV__INVERT            EQU 040H ; Output is inverted.                               
                                                                                             
CMP0MD_CPLOUT__BMASK            EQU 080H ; Comparator Latched Output Flag                    
CMP0MD_CPLOUT__SHIFT            EQU 007H ; Comparator Latched Output Flag                    
CMP0MD_CPLOUT__LOW              EQU 000H ; Comparator output was logic low at last PCA       
                                         ; overflow.                                         
CMP0MD_CPLOUT__HIGH             EQU 080H ; Comparator output was logic high at last PCA      
                                         ; overflow.                                         
                                                                                             
;------------------------------------------------------------------------------
; CMP0MX Enums (Comparator 0 Multiplexer Selection @ 0x9F)
;------------------------------------------------------------------------------
CMP0MX_CMXP__FMASK   EQU 00FH ; Comparator Positive Input MUX Selection
CMP0MX_CMXP__SHIFT   EQU 000H ; Comparator Positive Input MUX Selection
CMP0MX_CMXP__CMP0P0  EQU 000H ; External pin CMP0P.0.                  
CMP0MX_CMXP__CMP0P1  EQU 001H ; External pin CMP0P.1.                  
CMP0MX_CMXP__CMP0P2  EQU 002H ; External pin CMP0P.2.                  
CMP0MX_CMXP__CMP0P3  EQU 003H ; External pin CMP0P.3.                  
CMP0MX_CMXP__CMP0P4  EQU 004H ; External pin CMP0P.4.                  
CMP0MX_CMXP__CMP0P5  EQU 005H ; External pin CMP0P.5.                  
CMP0MX_CMXP__CMP0P6  EQU 006H ; External pin CMP0P.6.                  
CMP0MX_CMXP__CMP0P7  EQU 007H ; External pin CMP0P.7.                  
CMP0MX_CMXP__CMP0P8  EQU 008H ; External pin CMP0P.8.                  
CMP0MX_CMXP__CMP0P9  EQU 009H ; External pin CMP0P.9.                  
CMP0MX_CMXP__CMP0P10 EQU 00AH ; External pin CMP0P.10.                 
CMP0MX_CMXP__CMP0P11 EQU 00BH ; External pin CMP0P.11.                 
CMP0MX_CMXP__CMP0P12 EQU 00CH ; External pin CMP0P.12.                 
CMP0MX_CMXP__CMP0P15 EQU 00FH ; External pin CMP0P.15.                 
                                                                       
CMP0MX_CMXN__FMASK   EQU 0F0H ; Comparator Negative Input MUX Selection
CMP0MX_CMXN__SHIFT   EQU 004H ; Comparator Negative Input MUX Selection
CMP0MX_CMXN__CMP0N0  EQU 000H ; External pin CMP0N.0.                  
CMP0MX_CMXN__CMP0N1  EQU 010H ; External pin CMP0N.1.                  
CMP0MX_CMXN__CMP0N2  EQU 020H ; External pin CMP0N.2.                  
CMP0MX_CMXN__CMP0N3  EQU 030H ; External pin CMP0N.3.                  
CMP0MX_CMXN__CMP0N4  EQU 040H ; External pin CMP0N.4.                  
CMP0MX_CMXN__CMP0N5  EQU 050H ; External pin CMP0N.5.                  
CMP0MX_CMXN__CMP0N6  EQU 060H ; External pin CMP0N.6.                  
CMP0MX_CMXN__CMP0N7  EQU 070H ; External pin CMP0N.7.                  
CMP0MX_CMXN__CMP0N8  EQU 080H ; External pin CMP0N.8.                  
CMP0MX_CMXN__CMP0N9  EQU 090H ; External pin CMP0N.9.                  
CMP0MX_CMXN__CMP0N10 EQU 0A0H ; External pin CMP0N.10.                 
CMP0MX_CMXN__CMP0N11 EQU 0B0H ; External pin CMP0N.11.                 
CMP0MX_CMXN__CMP0N12 EQU 0C0H ; External pin CMP0N.12.                 
CMP0MX_CMXN__CMP0N15 EQU 0F0H ; External pin CMP0N.15.                 
                                                                       
;------------------------------------------------------------------------------
; CMP1CN0 Enums (Comparator 1 Control 0 @ 0xBF)
;------------------------------------------------------------------------------
CMP1CN0_CPHYN__FMASK                EQU 003H ; Comparator Negative Hysteresis Control            
CMP1CN0_CPHYN__SHIFT                EQU 000H ; Comparator Negative Hysteresis Control            
CMP1CN0_CPHYN__DISABLED             EQU 000H ; Negative Hysteresis disabled.                     
CMP1CN0_CPHYN__ENABLED_MODE1        EQU 001H ; Negative Hysteresis = Hysteresis 1.               
CMP1CN0_CPHYN__ENABLED_MODE2        EQU 002H ; Negative Hysteresis = Hysteresis 2.               
CMP1CN0_CPHYN__ENABLED_MODE3        EQU 003H ; Negative Hysteresis = Hysteresis 3 (Maximum).     
                                                                                                 
CMP1CN0_CPHYP__FMASK                EQU 00CH ; Comparator Positive Hysteresis Control            
CMP1CN0_CPHYP__SHIFT                EQU 002H ; Comparator Positive Hysteresis Control            
CMP1CN0_CPHYP__DISABLED             EQU 000H ; Positive Hysteresis disabled.                     
CMP1CN0_CPHYP__ENABLED_MODE1        EQU 004H ; Positive Hysteresis = Hysteresis 1.               
CMP1CN0_CPHYP__ENABLED_MODE2        EQU 008H ; Positive Hysteresis = Hysteresis 2.               
CMP1CN0_CPHYP__ENABLED_MODE3        EQU 00CH ; Positive Hysteresis = Hysteresis 3 (Maximum).     
                                                                                                 
CMP1CN0_CPFIF__BMASK                EQU 010H ; Comparator Falling-Edge Flag                      
CMP1CN0_CPFIF__SHIFT                EQU 004H ; Comparator Falling-Edge Flag                      
CMP1CN0_CPFIF__NOT_SET              EQU 000H ; No comparator falling edge has occurred since this
                                             ; flag was last cleared.                            
CMP1CN0_CPFIF__FALLING_EDGE         EQU 010H ; Comparator falling edge has occurred.             
                                                                                                 
CMP1CN0_CPRIF__BMASK                EQU 020H ; Comparator Rising-Edge Flag                       
CMP1CN0_CPRIF__SHIFT                EQU 005H ; Comparator Rising-Edge Flag                       
CMP1CN0_CPRIF__NOT_SET              EQU 000H ; No comparator rising edge has occurred since this 
                                             ; flag was last cleared.                            
CMP1CN0_CPRIF__RISING_EDGE          EQU 020H ; Comparator rising edge has occurred.              
                                                                                                 
CMP1CN0_CPOUT__BMASK                EQU 040H ; Comparator Output State Flag                      
CMP1CN0_CPOUT__SHIFT                EQU 006H ; Comparator Output State Flag                      
CMP1CN0_CPOUT__POS_LESS_THAN_NEG    EQU 000H ; Voltage on CP1P < CP1N.                           
CMP1CN0_CPOUT__POS_GREATER_THAN_NEG EQU 040H ; Voltage on CP1P > CP1N.                           
                                                                                                 
CMP1CN0_CPEN__BMASK                 EQU 080H ; Comparator Enable                                 
CMP1CN0_CPEN__SHIFT                 EQU 007H ; Comparator Enable                                 
CMP1CN0_CPEN__DISABLED              EQU 000H ; Comparator disabled.                              
CMP1CN0_CPEN__ENABLED               EQU 080H ; Comparator enabled.                               
                                                                                                 
;------------------------------------------------------------------------------
; CMP1CN1 Enums (Comparator 1 Control 1 @ 0xAC)
;------------------------------------------------------------------------------
CMP1CN1_DACLVL__FMASK   EQU 03FH ; Internal Comparator DAC Reference Level           
CMP1CN1_DACLVL__SHIFT   EQU 000H ; Internal Comparator DAC Reference Level           
                                                                                     
CMP1CN1_CPINH__BMASK    EQU 080H ; Output Inhibit                                    
CMP1CN1_CPINH__SHIFT    EQU 007H ; Output Inhibit                                    
CMP1CN1_CPINH__DISABLED EQU 000H ; The comparator output will always reflect the     
                                 ; input conditions.                                 
CMP1CN1_CPINH__ENABLED  EQU 080H ; The comparator output will hold state any time the
                                 ; PCA CEX2 channel is low.                          
                                                                                     
;------------------------------------------------------------------------------
; CMP1MD Enums (Comparator 1 Mode @ 0xAB)
;------------------------------------------------------------------------------
CMP1MD_CPMD__FMASK              EQU 003H ; Comparator Mode Select                            
CMP1MD_CPMD__SHIFT              EQU 000H ; Comparator Mode Select                            
CMP1MD_CPMD__MODE0              EQU 000H ; Mode 0 (Fastest Response Time, Highest Power      
                                         ; Consumption)                                      
CMP1MD_CPMD__MODE1              EQU 001H ; Mode 1                                            
CMP1MD_CPMD__MODE2              EQU 002H ; Mode 2                                            
CMP1MD_CPMD__MODE3              EQU 003H ; Mode 3 (Slowest Response Time, Lowest Power       
                                         ; Consumption)                                      
                                                                                             
CMP1MD_INSL__FMASK              EQU 00CH ; Comparator Input Selection                        
CMP1MD_INSL__SHIFT              EQU 002H ; Comparator Input Selection                        
CMP1MD_INSL__CMXP_CMXN          EQU 000H ; Connect the comparator inputs directly to the     
                                         ; signals selected in the CMP1MX register. CMP+ is  
                                         ; selected by CMXP and CMP- is selected by CMXN. The
                                         ; internal DAC is not active.                       
CMP1MD_INSL__CMXP_GND           EQU 004H ; Connect the CMP+ input to the signal selected by  
                                         ; CMXP, and CMP- is connected to GND. The internal  
                                         ; DAC is not active.                                
CMP1MD_INSL__DAC_CMXN           EQU 008H ; Connect the CMP+ input to the internal DAC output,
                                         ; and CMP- is selected by CMXN. The internal DAC    
                                         ; uses the signal specified by CMXP as its full-    
                                         ; scale reference.                                  
CMP1MD_INSL__CMXP_DAC           EQU 00CH ; Connect the CMP- input to the internal DAC output,
                                         ; and CMP+ is selected by CMXP. The internal DAC    
                                         ; uses the signal specified by CMXN as its full-    
                                         ; scale reference.                                  
                                                                                             
CMP1MD_CPFIE__BMASK             EQU 010H ; Comparator Falling-Edge Interrupt Enable          
CMP1MD_CPFIE__SHIFT             EQU 004H ; Comparator Falling-Edge Interrupt Enable          
CMP1MD_CPFIE__FALL_INT_DISABLED EQU 000H ; Comparator falling-edge interrupt disabled.       
CMP1MD_CPFIE__FALL_INT_ENABLED  EQU 010H ; Comparator falling-edge interrupt enabled.        
                                                                                             
CMP1MD_CPRIE__BMASK             EQU 020H ; Comparator Rising-Edge Interrupt Enable           
CMP1MD_CPRIE__SHIFT             EQU 005H ; Comparator Rising-Edge Interrupt Enable           
CMP1MD_CPRIE__RISE_INT_DISABLED EQU 000H ; Comparator rising-edge interrupt disabled.        
CMP1MD_CPRIE__RISE_INT_ENABLED  EQU 020H ; Comparator rising-edge interrupt enabled.         
                                                                                             
CMP1MD_CPINV__BMASK             EQU 040H ; Output Inversion                                  
CMP1MD_CPINV__SHIFT             EQU 006H ; Output Inversion                                  
CMP1MD_CPINV__NORMAL            EQU 000H ; Output is not inverted.                           
CMP1MD_CPINV__INVERT            EQU 040H ; Output is inverted.                               
                                                                                             
CMP1MD_CPLOUT__BMASK            EQU 080H ; Comparator Latched Output Flag                    
CMP1MD_CPLOUT__SHIFT            EQU 007H ; Comparator Latched Output Flag                    
CMP1MD_CPLOUT__LOW              EQU 000H ; Comparator output was logic low at last PCA       
                                         ; overflow.                                         
CMP1MD_CPLOUT__HIGH             EQU 080H ; Comparator output was logic high at last PCA      
                                         ; overflow.                                         
                                                                                             
;------------------------------------------------------------------------------
; CMP1MX Enums (Comparator 1 Multiplexer Selection @ 0xAA)
;------------------------------------------------------------------------------
CMP1MX_CMXP__FMASK   EQU 00FH ; Comparator Positive Input MUX Selection
CMP1MX_CMXP__SHIFT   EQU 000H ; Comparator Positive Input MUX Selection
CMP1MX_CMXP__CMP1P0  EQU 000H ; External pin CMP1P.0.                  
CMP1MX_CMXP__CMP1P1  EQU 001H ; External pin CMP1P.1.                  
CMP1MX_CMXP__CMP1P2  EQU 002H ; External pin CMP1P.2.                  
CMP1MX_CMXP__CMP1P3  EQU 003H ; External pin CMP1P.3.                  
CMP1MX_CMXP__CMP1P4  EQU 004H ; External pin CMP1P.4.                  
CMP1MX_CMXP__CMP1P5  EQU 005H ; External pin CMP1P.5.                  
CMP1MX_CMXP__CMP1P6  EQU 006H ; External pin CMP1P.6.                  
CMP1MX_CMXP__CMP1P7  EQU 007H ; External pin CMP1P.7.                  
CMP1MX_CMXP__CMP1P8  EQU 008H ; External pin CMP1P.8.                  
CMP1MX_CMXP__CMP1P9  EQU 009H ; External pin CMP1P.9.                  
CMP1MX_CMXP__CMP1P10 EQU 00AH ; External pin CMP1P.10.                 
CMP1MX_CMXP__CMP1P11 EQU 00BH ; External pin CMP1P.11.                 
CMP1MX_CMXP__CMP1P12 EQU 00CH ; External pin CMP1P.12.                 
CMP1MX_CMXP__CMP1P15 EQU 00FH ; External pin CMP1P.15.                 
                                                                       
CMP1MX_CMXN__FMASK   EQU 0F0H ; Comparator Negative Input MUX Selection
CMP1MX_CMXN__SHIFT   EQU 004H ; Comparator Negative Input MUX Selection
CMP1MX_CMXN__CMP1N0  EQU 000H ; External pin CMP1N.0.                  
CMP1MX_CMXN__CMP1N1  EQU 010H ; External pin CMP1N.1.                  
CMP1MX_CMXN__CMP1N2  EQU 020H ; External pin CMP1N.2.                  
CMP1MX_CMXN__CMP1N3  EQU 030H ; External pin CMP1N.3.                  
CMP1MX_CMXN__CMP1N4  EQU 040H ; External pin CMP1N.4.                  
CMP1MX_CMXN__CMP1N5  EQU 050H ; External pin CMP1N.5.                  
CMP1MX_CMXN__CMP1N6  EQU 060H ; External pin CMP1N.6.                  
CMP1MX_CMXN__CMP1N7  EQU 070H ; External pin CMP1N.7.                  
CMP1MX_CMXN__CMP1N8  EQU 080H ; External pin CMP1N.8.                  
CMP1MX_CMXN__CMP1N9  EQU 090H ; External pin CMP1N.9.                  
CMP1MX_CMXN__CMP1N10 EQU 0A0H ; External pin CMP1N.10.                 
CMP1MX_CMXN__CMP1N11 EQU 0B0H ; External pin CMP1N.11.                 
CMP1MX_CMXN__CMP1N12 EQU 0C0H ; External pin CMP1N.12.                 
CMP1MX_CMXN__CMP1N15 EQU 0F0H ; External pin CMP1N.15.                 
                                                                       
;------------------------------------------------------------------------------
; CRC0CN0 Enums (CRC0 Control 0 @ 0xCE)
;------------------------------------------------------------------------------
CRC0CN0_CRCPNT__BMASK        EQU 001H ; CRC Result Pointer                               
CRC0CN0_CRCPNT__SHIFT        EQU 000H ; CRC Result Pointer                               
CRC0CN0_CRCPNT__ACCESS_LOWER EQU 000H ; CRC0DAT accesses bits 7-0 of the 16-bit CRC      
                                      ; result.                                          
CRC0CN0_CRCPNT__ACCESS_UPPER EQU 001H ; CRC0DAT accesses bits 15-8 of the 16-bit CRC     
                                      ; result.                                          
                                                                                         
CRC0CN0_CRCVAL__BMASK        EQU 004H ; CRC Initialization Value                         
CRC0CN0_CRCVAL__SHIFT        EQU 002H ; CRC Initialization Value                         
CRC0CN0_CRCVAL__SET_ZEROES   EQU 000H ; CRC result is set to 0x0000 on write of 1 to     
                                      ; CRCINIT.                                         
CRC0CN0_CRCVAL__SET_ONES     EQU 004H ; CRC result is set to 0xFFFF on write of 1 to     
                                      ; CRCINIT.                                         
                                                                                         
CRC0CN0_CRCINIT__BMASK       EQU 008H ; CRC Initialization Enable                        
CRC0CN0_CRCINIT__SHIFT       EQU 003H ; CRC Initialization Enable                        
CRC0CN0_CRCINIT__DO_NOT_INIT EQU 000H ; Do not initialize the CRC result.                
CRC0CN0_CRCINIT__INIT        EQU 008H ; Initialize the CRC result to ones or zeroes vased
                                      ; on the value of CRCVAL.                          
                                                                                         
;------------------------------------------------------------------------------
; CRC0CN1 Enums (CRC0 Control 1 @ 0x86)
;------------------------------------------------------------------------------
CRC0CN1_CRCDN__BMASK     EQU 040H ; Automatic CRC Calculation Complete        
CRC0CN1_CRCDN__SHIFT     EQU 006H ; Automatic CRC Calculation Complete        
CRC0CN1_CRCDN__NOT_SET   EQU 000H ; A CRC calculation is in progress.         
CRC0CN1_CRCDN__SET       EQU 040H ; A CRC calculation is not in progress.     
                                                                              
CRC0CN1_AUTOEN__BMASK    EQU 080H ; Automatic CRC Calculation Enable          
CRC0CN1_AUTOEN__SHIFT    EQU 007H ; Automatic CRC Calculation Enable          
CRC0CN1_AUTOEN__DISABLED EQU 000H ; Disable automatic CRC operations on flash.
CRC0CN1_AUTOEN__ENABLED  EQU 080H ; Enable automatic CRC operations on flash. 
                                                                              
;------------------------------------------------------------------------------
; CRC0CNT Enums (CRC0 Automatic Flash Sector Count @ 0xD3)
;------------------------------------------------------------------------------
CRC0CNT_CRCCNT__FMASK EQU 0FFH ; Automatic CRC Calculation Block Count
CRC0CNT_CRCCNT__SHIFT EQU 000H ; Automatic CRC Calculation Block Count
                                                                      
;------------------------------------------------------------------------------
; CRC0DAT Enums (CRC0 Data Output @ 0xCB)
;------------------------------------------------------------------------------
CRC0DAT_CRC0DAT__FMASK EQU 0FFH ; CRC Data Output
CRC0DAT_CRC0DAT__SHIFT EQU 000H ; CRC Data Output
                                                 
;------------------------------------------------------------------------------
; CRC0FLIP Enums (CRC0 Bit Flip @ 0xCF)
;------------------------------------------------------------------------------
CRC0FLIP_CRC0FLIP__FMASK EQU 0FFH ; CRC0 Bit Flip
CRC0FLIP_CRC0FLIP__SHIFT EQU 000H ; CRC0 Bit Flip
                                                 
;------------------------------------------------------------------------------
; CRC0IN Enums (CRC0 Data Input @ 0xCA)
;------------------------------------------------------------------------------
CRC0IN_CRC0IN__FMASK EQU 0FFH ; CRC Data Input
CRC0IN_CRC0IN__SHIFT EQU 000H ; CRC Data Input
                                              
;------------------------------------------------------------------------------
; CRC0ST Enums (CRC0 Automatic Flash Sector Start @ 0xD2)
;------------------------------------------------------------------------------
CRC0ST_CRCST__FMASK EQU 0FFH ; Automatic CRC Calculation Starting Block
CRC0ST_CRCST__SHIFT EQU 000H ; Automatic CRC Calculation Starting Block
                                                                       
;------------------------------------------------------------------------------
; DACGCF0 Enums (DAC Global Configuration 0 @ 0x88)
;------------------------------------------------------------------------------
DACGCF0_D1SRC__FMASK       EQU 003H ; DAC1 Data Source                                  
DACGCF0_D1SRC__SHIFT       EQU 000H ; DAC1 Data Source                                  
DACGCF0_D1SRC__DAC1        EQU 000H ; Input = DAC1H:DAC1L.                              
DACGCF0_D1SRC__DAC1_INVERT EQU 001H ; Input = Inverse of DAC1H:DAC1L (one's complement).
DACGCF0_D1SRC__DAC0        EQU 002H ; Input = DAC0H:DAC0L.                              
DACGCF0_D1SRC__DAC0_INVERT EQU 003H ; Input = Inverse of DAC0H:DAC0L (one's complement).
                                                                                        
DACGCF0_D1AMEN__BMASK      EQU 004H ; DAC1 Alternating Mode Enable                      
DACGCF0_D1AMEN__SHIFT      EQU 002H ; DAC1 Alternating Mode Enable                      
DACGCF0_D1AMEN__NORMAL     EQU 000H ; DAC1 always updates from the data source selected 
                                    ; in D1SRC. This mode may be used with any trigger  
                                    ; source.                                           
DACGCF0_D1AMEN__ALTERNATE  EQU 004H ; DAC1 updates occur on the rising or falling edge  
                                    ; of the trigger signal. On a falling edge, DAC1    
                                    ; receives the DAC1H/L registers. On a rising edge, 
                                    ; DAC1 receives the data source selected in D1SRC.  
                                    ; *This mode may only be used with Configurable     
                                    ; Logic trigger sources, and the selected trigger   
                                    ; source must be high or low for two or more SYSCLK 
                                    ; cycles.*                                          
                                                                                        
DACGCF0_D01REFSL__BMASK    EQU 008H ; DAC0 and DAC1 Reference Voltage Select            
DACGCF0_D01REFSL__SHIFT    EQU 003H ; DAC0 and DAC1 Reference Voltage Select            
DACGCF0_D01REFSL__VREF     EQU 000H ; Select the VREF pin.                              
DACGCF0_D01REFSL__VDD      EQU 008H ; Select the VDD supply.                            
                                                                                        
DACGCF0_D3SRC__FMASK       EQU 030H ; DAC3 Data Source                                  
DACGCF0_D3SRC__SHIFT       EQU 004H ; DAC3 Data Source                                  
DACGCF0_D3SRC__DAC3        EQU 000H ; Input = DAC3H:DAC3L.                              
DACGCF0_D3SRC__DAC3_INVERT EQU 010H ; Input = Inverse of DAC3H:DAC3L (one's complement).
DACGCF0_D3SRC__DAC2        EQU 020H ; Input = DAC2H:DAC2L.                              
DACGCF0_D3SRC__DAC2_INVERT EQU 030H ; Input = Inverse of DAC2H:DAC2L (one's complement).
                                                                                        
DACGCF0_D3AMEN__BMASK      EQU 040H ; DAC3 Alternating Mode Enable                      
DACGCF0_D3AMEN__SHIFT      EQU 006H ; DAC3 Alternating Mode Enable                      
DACGCF0_D3AMEN__NORMAL     EQU 000H ; DAC3 always updates from the data source selected 
                                    ; in D3SRC. This mode may be used with any trigger  
                                    ; source.                                           
DACGCF0_D3AMEN__ALTERNATE  EQU 040H ; DAC3 updates occur on the rising or falling edge  
                                    ; of the trigger signal. On a falling edge, DAC3    
                                    ; receives the DAC3H/L registers. On a rising edge, 
                                    ; DAC3 receives the data source selected in D3SRC.  
                                    ; *This mode may only be used with Configurable     
                                    ; Logic trigger sources, and the selected trigger   
                                    ; source must be high or low for two or more SYSCLK 
                                    ; cycles.*                                          
                                                                                        
DACGCF0_D23REFSL__BMASK    EQU 080H ; DAC2 and DAC3 Reference Voltage Select            
DACGCF0_D23REFSL__SHIFT    EQU 007H ; DAC2 and DAC3 Reference Voltage Select            
DACGCF0_D23REFSL__VREF     EQU 000H ; Select the VREF pin.                              
DACGCF0_D23REFSL__VDD      EQU 080H ; Select the VDD supply.                            
                                                                                        
;------------------------------------------------------------------------------
; DACGCF1 Enums (DAC Global Configuration 1 @ 0x98)
;------------------------------------------------------------------------------
DACGCF1_D0UDIS__BMASK   EQU 001H ; DAC0 Update Disable                  
DACGCF1_D0UDIS__SHIFT   EQU 000H ; DAC0 Update Disable                  
DACGCF1_D0UDIS__ENABLE  EQU 000H ; Allow triggers to update DAC0 output.
DACGCF1_D0UDIS__DISABLE EQU 001H ; Triggers will not update DAC0 output.
                                                                        
DACGCF1_D1UDIS__BMASK   EQU 002H ; DAC1 Update Disable                  
DACGCF1_D1UDIS__SHIFT   EQU 001H ; DAC1 Update Disable                  
DACGCF1_D1UDIS__ENABLE  EQU 000H ; Allow triggers to update DAC1 output.
DACGCF1_D1UDIS__DISABLE EQU 002H ; Triggers will not update DAC1 output.
                                                                        
DACGCF1_D2UDIS__BMASK   EQU 004H ; DAC2 Update Disable                  
DACGCF1_D2UDIS__SHIFT   EQU 002H ; DAC2 Update Disable                  
DACGCF1_D2UDIS__ENABLE  EQU 000H ; Allow triggers to update DAC2 output.
DACGCF1_D2UDIS__DISABLE EQU 004H ; Triggers will not update DAC2 output.
                                                                        
DACGCF1_D3UDIS__BMASK   EQU 008H ; DAC3 Update Disable                  
DACGCF1_D3UDIS__SHIFT   EQU 003H ; DAC3 Update Disable                  
DACGCF1_D3UDIS__ENABLE  EQU 000H ; Allow triggers to update DAC3 output.
DACGCF1_D3UDIS__DISABLE EQU 008H ; Triggers will not update DAC3 output.
                                                                        
;------------------------------------------------------------------------------
; DACGCF2 Enums (DAC Global Configuration 2 @ 0xA2)
;------------------------------------------------------------------------------
DACGCF2_D01REFGN__FMASK     EQU 003H ; DAC0/1 Reference Buffer Gain                     
DACGCF2_D01REFGN__SHIFT     EQU 000H ; DAC0/1 Reference Buffer Gain                     
DACGCF2_D01REFGN__ATTEN_2P0 EQU 000H ; Selected reference will be attenuated by a factor
                                     ; of 2.                                            
DACGCF2_D01REFGN__ATTEN_2P4 EQU 001H ; Selected reference will be attenuated by a factor
                                     ; of 2.4 (Gain = 1/2.4).                           
DACGCF2_D01REFGN__ATTEN_3P0 EQU 002H ; Selected reference will be attenuated by a factor
                                     ; of 3 (Gain = 1/3).                               
                                                                                        
DACGCF2_D23REFGN__FMASK     EQU 030H ; DAC2/3 Reference Buffer Gain                     
DACGCF2_D23REFGN__SHIFT     EQU 004H ; DAC2/3 Reference Buffer Gain                     
DACGCF2_D23REFGN__ATTEN_2P0 EQU 000H ; Selected reference will be attenuated by a factor
                                     ; of 2.                                            
DACGCF2_D23REFGN__ATTEN_2P4 EQU 010H ; Selected reference will be attenuated by a factor
                                     ; of 2.4 (Gain = 1/2.4).                           
DACGCF2_D23REFGN__ATTEN_3P0 EQU 020H ; Selected reference will be attenuated by a factor
                                     ; of 3 (Gain = 1/3).                               
                                                                                        
;------------------------------------------------------------------------------
; DAC0CF0 Enums (DAC0 Configuration 0 @ 0x91)
;------------------------------------------------------------------------------
DAC0CF0_UPDATE__FMASK       EQU 007H ; DAC0 Update Trigger Source                        
DAC0CF0_UPDATE__SHIFT       EQU 000H ; DAC0 Update Trigger Source                        
DAC0CF0_UPDATE__SYSCLK      EQU 000H ; DAC0 output updates occur on every clock cycle.   
DAC0CF0_UPDATE__TIMER3      EQU 001H ; DAC0 output updates occur on Timer 3 high byte    
                                     ; overflow.                                         
DAC0CF0_UPDATE__TIMER4      EQU 002H ; DAC0 output updates occur on Timer 4 high byte    
                                     ; overflow.                                         
DAC0CF0_UPDATE__TIMER5      EQU 003H ; DAC0 output updates occur on Timer 5 high byte    
                                     ; overflow.                                         
DAC0CF0_UPDATE__CLU0        EQU 004H ; DAC0 output updates occur on Configurable Logic   
                                     ; output 0 rising edge.                             
DAC0CF0_UPDATE__CLU1        EQU 005H ; DAC0 output updates occur on Configurable Logic   
                                     ; output 1 rising edge.                             
DAC0CF0_UPDATE__CLU2        EQU 006H ; DAC0 output updates occur on Configurable Logic   
                                     ; output 2 rising edge.                             
DAC0CF0_UPDATE__CLU3        EQU 007H ; DAC0 output updates occur on Configurable Logic   
                                     ; output 3 rising edge.                             
                                                                                         
DAC0CF0_LJST__BMASK         EQU 020H ; DAC0 Left Justify Enable                          
DAC0CF0_LJST__SHIFT         EQU 005H ; DAC0 Left Justify Enable                          
DAC0CF0_LJST__RIGHT_JUSTIFY EQU 000H ; DAC0 input is treated as right-justified.         
DAC0CF0_LJST__LEFT_JUSTIFY  EQU 020H ; DAC0 input is treated as left-justified.          
                                                                                         
DAC0CF0_RSTMD__BMASK        EQU 040H ; DAC0 Reset Mode                                   
DAC0CF0_RSTMD__SHIFT        EQU 006H ; DAC0 Reset Mode                                   
DAC0CF0_RSTMD__NORMAL       EQU 000H ; All resets will reset DAC0 and its associated     
                                     ; registers.                                        
DAC0CF0_RSTMD__PERSIST      EQU 040H ; DAC0 output will persist through all resets except
                                     ; for power-on-resets.                              
                                                                                         
DAC0CF0_EN__BMASK           EQU 080H ; DAC0 Enable                                       
DAC0CF0_EN__SHIFT           EQU 007H ; DAC0 Enable                                       
DAC0CF0_EN__DISABLE         EQU 000H ; DAC0 is disabled and not driven at the output pin.
DAC0CF0_EN__ENABLE          EQU 080H ; DAC0 is enabled and will drive the output pin.    
                                                                                         
;------------------------------------------------------------------------------
; DAC0CF1 Enums (DAC0 Configuration 1 @ 0x92)
;------------------------------------------------------------------------------
DAC0CF1_DRVGAIN__FMASK    EQU 003H ; DAC0 Output Buffer Gain
DAC0CF1_DRVGAIN__SHIFT    EQU 000H ; DAC0 Output Buffer Gain
DAC0CF1_DRVGAIN__GAIN_2P0 EQU 000H ; DAC output gain is 2.  
DAC0CF1_DRVGAIN__GAIN_2P4 EQU 001H ; DAC output gain is 2.4.
DAC0CF1_DRVGAIN__GAIN_3P0 EQU 002H ; DAC output gain is 3.  
                                                            
;------------------------------------------------------------------------------
; DAC0H Enums (DAC0 Data Word High Byte @ 0x85)
;------------------------------------------------------------------------------
DAC0H_DAC0H__FMASK EQU 0FFH ; Data Word High Byte
DAC0H_DAC0H__SHIFT EQU 000H ; Data Word High Byte
                                                 
;------------------------------------------------------------------------------
; DAC0L Enums (DAC0 Data Word Low Byte @ 0x84)
;------------------------------------------------------------------------------
DAC0L_DAC0L__FMASK EQU 0FFH ; Data Word Low Byte
DAC0L_DAC0L__SHIFT EQU 000H ; Data Word Low Byte
                                                
;------------------------------------------------------------------------------
; DAC1CF0 Enums (DAC1 Configuration 0 @ 0x93)
;------------------------------------------------------------------------------
DAC1CF0_UPDATE__FMASK       EQU 007H ; DAC1 Update Trigger Source                        
DAC1CF0_UPDATE__SHIFT       EQU 000H ; DAC1 Update Trigger Source                        
DAC1CF0_UPDATE__SYSCLK      EQU 000H ; DAC1 output updates occur on every clock cycle.   
DAC1CF0_UPDATE__TIMER3      EQU 001H ; DAC1 output updates occur on Timer 3 high byte    
                                     ; overflow.                                         
DAC1CF0_UPDATE__TIMER4      EQU 002H ; DAC1 output updates occur on Timer 4 high byte    
                                     ; overflow.                                         
DAC1CF0_UPDATE__TIMER5      EQU 003H ; DAC1 output updates occur on Timer 5 high byte    
                                     ; overflow.                                         
DAC1CF0_UPDATE__CLU0        EQU 004H ; DAC1 output updates occur on Configurable Logic   
                                     ; output 0 rising edge.                             
DAC1CF0_UPDATE__CLU1        EQU 005H ; DAC1 output updates occur on Configurable Logic   
                                     ; output 1 rising edge.                             
DAC1CF0_UPDATE__CLU2        EQU 006H ; DAC1 output updates occur on Configurable Logic   
                                     ; output 2 rising edge.                             
DAC1CF0_UPDATE__CLU3        EQU 007H ; DAC1 output updates occur on Configurable Logic   
                                     ; output 3 rising edge.                             
                                                                                         
DAC1CF0_LJST__BMASK         EQU 020H ; DAC1 Left Justify Enable                          
DAC1CF0_LJST__SHIFT         EQU 005H ; DAC1 Left Justify Enable                          
DAC1CF0_LJST__RIGHT_JUSTIFY EQU 000H ; DAC1 input is treated as right-justified.         
DAC1CF0_LJST__LEFT_JUSTIFY  EQU 020H ; DAC1 input is treated as left-justified.          
                                                                                         
DAC1CF0_RSTMD__BMASK        EQU 040H ; DAC1 Reset Mode                                   
DAC1CF0_RSTMD__SHIFT        EQU 006H ; DAC1 Reset Mode                                   
DAC1CF0_RSTMD__NORMAL       EQU 000H ; All resets will reset DAC1 and its associated     
                                     ; registers.                                        
DAC1CF0_RSTMD__PERSIST      EQU 040H ; DAC1 output will persist through all resets except
                                     ; for power-on-resets.                              
                                                                                         
DAC1CF0_EN__BMASK           EQU 080H ; DAC1 Enable                                       
DAC1CF0_EN__SHIFT           EQU 007H ; DAC1 Enable                                       
DAC1CF0_EN__DISABLE         EQU 000H ; DAC1 is disabled and not driven at the output pin.
DAC1CF0_EN__ENABLE          EQU 080H ; DAC1 is enabled and will drive the output pin.    
                                                                                         
;------------------------------------------------------------------------------
; DAC1CF1 Enums (DAC1 Configuration 1 @ 0x94)
;------------------------------------------------------------------------------
DAC1CF1_DRVGAIN__FMASK    EQU 003H ; DAC1 Output Buffer Gain
DAC1CF1_DRVGAIN__SHIFT    EQU 000H ; DAC1 Output Buffer Gain
DAC1CF1_DRVGAIN__GAIN_2P0 EQU 000H ; DAC output gain is 2.  
DAC1CF1_DRVGAIN__GAIN_2P4 EQU 001H ; DAC output gain is 2.4.
DAC1CF1_DRVGAIN__GAIN_3P0 EQU 002H ; DAC output gain is 3.  
                                                            
;------------------------------------------------------------------------------
; DAC1H Enums (DAC1 Data Word High Byte @ 0x8A)
;------------------------------------------------------------------------------
DAC1H_DAC1H__FMASK EQU 0FFH ; Data Word High Byte
DAC1H_DAC1H__SHIFT EQU 000H ; Data Word High Byte
                                                 
;------------------------------------------------------------------------------
; DAC1L Enums (DAC1 Data Word Low Byte @ 0x89)
;------------------------------------------------------------------------------
DAC1L_DAC1L__FMASK EQU 0FFH ; Data Word Low Byte
DAC1L_DAC1L__SHIFT EQU 000H ; Data Word Low Byte
                                                
;------------------------------------------------------------------------------
; DAC2CF0 Enums (DAC2 Configuration 0 @ 0x95)
;------------------------------------------------------------------------------
DAC2CF0_UPDATE__FMASK       EQU 007H ; DAC2 Update Trigger Source                        
DAC2CF0_UPDATE__SHIFT       EQU 000H ; DAC2 Update Trigger Source                        
DAC2CF0_UPDATE__SYSCLK      EQU 000H ; DAC2 output updates occur on every clock cycle.   
DAC2CF0_UPDATE__TIMER3      EQU 001H ; DAC2 output updates occur on Timer 3 high byte    
                                     ; overflow.                                         
DAC2CF0_UPDATE__TIMER4      EQU 002H ; DAC2 output updates occur on Timer 4 high byte    
                                     ; overflow.                                         
DAC2CF0_UPDATE__TIMER5      EQU 003H ; DAC2 output updates occur on Timer 5 high byte    
                                     ; overflow.                                         
DAC2CF0_UPDATE__CLU0        EQU 004H ; DAC2 output updates occur on Configurable Logic   
                                     ; output 0 rising edge.                             
DAC2CF0_UPDATE__CLU1        EQU 005H ; DAC2 output updates occur on Configurable Logic   
                                     ; output 1 rising edge.                             
DAC2CF0_UPDATE__CLU2        EQU 006H ; DAC2 output updates occur on Configurable Logic   
                                     ; output 2 rising edge.                             
DAC2CF0_UPDATE__CLU3        EQU 007H ; DAC2 output updates occur on Configurable Logic   
                                     ; output 3 rising edge.                             
                                                                                         
DAC2CF0_LJST__BMASK         EQU 020H ; DAC2 Left Justify Enable                          
DAC2CF0_LJST__SHIFT         EQU 005H ; DAC2 Left Justify Enable                          
DAC2CF0_LJST__RIGHT_JUSTIFY EQU 000H ; DAC2 input is treated as right-justified.         
DAC2CF0_LJST__LEFT_JUSTIFY  EQU 020H ; DAC2 input is treated as left-justified.          
                                                                                         
DAC2CF0_RSTMD__BMASK        EQU 040H ; DAC2 Reset Mode                                   
DAC2CF0_RSTMD__SHIFT        EQU 006H ; DAC2 Reset Mode                                   
DAC2CF0_RSTMD__NORMAL       EQU 000H ; All resets will reset DAC2 and its associated     
                                     ; registers.                                        
DAC2CF0_RSTMD__PERSIST      EQU 040H ; DAC2 output will persist through all resets except
                                     ; for power-on-resets.                              
                                                                                         
DAC2CF0_EN__BMASK           EQU 080H ; DAC2 Enable                                       
DAC2CF0_EN__SHIFT           EQU 007H ; DAC2 Enable                                       
DAC2CF0_EN__DISABLE         EQU 000H ; DAC2 is disabled and not driven at the output pin.
DAC2CF0_EN__ENABLE          EQU 080H ; DAC2 is enabled and will drive the output pin.    
                                                                                         
;------------------------------------------------------------------------------
; DAC2CF1 Enums (DAC2 Configuration 1 @ 0x96)
;------------------------------------------------------------------------------
DAC2CF1_DRVGAIN__FMASK    EQU 003H ; DAC2 Output Buffer Gain
DAC2CF1_DRVGAIN__SHIFT    EQU 000H ; DAC2 Output Buffer Gain
DAC2CF1_DRVGAIN__GAIN_2P0 EQU 000H ; DAC output gain is 2.  
DAC2CF1_DRVGAIN__GAIN_2P4 EQU 001H ; DAC output gain is 2.4.
DAC2CF1_DRVGAIN__GAIN_3P0 EQU 002H ; DAC output gain is 3.  
                                                            
;------------------------------------------------------------------------------
; DAC2H Enums (DAC2 Data Word High Byte @ 0x8C)
;------------------------------------------------------------------------------
DAC2H_DAC2H__FMASK EQU 0FFH ; Data Word High Byte
DAC2H_DAC2H__SHIFT EQU 000H ; Data Word High Byte
                                                 
;------------------------------------------------------------------------------
; DAC2L Enums (DAC2 Data Word Low Byte @ 0x8B)
;------------------------------------------------------------------------------
DAC2L_DAC2L__FMASK EQU 0FFH ; Data Word Low Byte
DAC2L_DAC2L__SHIFT EQU 000H ; Data Word Low Byte
                                                
;------------------------------------------------------------------------------
; DAC3CF0 Enums (DAC3 Configuration 0 @ 0x9A)
;------------------------------------------------------------------------------
DAC3CF0_UPDATE__FMASK       EQU 007H ; DAC3 Update Trigger Source                        
DAC3CF0_UPDATE__SHIFT       EQU 000H ; DAC3 Update Trigger Source                        
DAC3CF0_UPDATE__SYSCLK      EQU 000H ; DAC3 output updates occur on every clock cycle.   
DAC3CF0_UPDATE__TIMER3      EQU 001H ; DAC3 output updates occur on Timer 3 high byte    
                                     ; overflow.                                         
DAC3CF0_UPDATE__TIMER4      EQU 002H ; DAC3 output updates occur on Timer 4 high byte    
                                     ; overflow.                                         
DAC3CF0_UPDATE__TIMER5      EQU 003H ; DAC3 output updates occur on Timer 5 high byte    
                                     ; overflow.                                         
DAC3CF0_UPDATE__CLU0        EQU 004H ; DAC3 output updates occur on Configurable Logic   
                                     ; output 0 rising edge.                             
DAC3CF0_UPDATE__CLU1        EQU 005H ; DAC3 output updates occur on Configurable Logic   
                                     ; output 1 rising edge.                             
DAC3CF0_UPDATE__CLU2        EQU 006H ; DAC3 output updates occur on Configurable Logic   
                                     ; output 2 rising edge.                             
DAC3CF0_UPDATE__CLU3        EQU 007H ; DAC3 output updates occur on Configurable Logic   
                                     ; output 3 rising edge.                             
                                                                                         
DAC3CF0_LJST__BMASK         EQU 020H ; DAC3 Left Justify Enable                          
DAC3CF0_LJST__SHIFT         EQU 005H ; DAC3 Left Justify Enable                          
DAC3CF0_LJST__RIGHT_JUSTIFY EQU 000H ; DAC3 input is treated as right-justified.         
DAC3CF0_LJST__LEFT_JUSTIFY  EQU 020H ; DAC3 input is treated as left-justified.          
                                                                                         
DAC3CF0_RSTMD__BMASK        EQU 040H ; DAC3 Reset Mode                                   
DAC3CF0_RSTMD__SHIFT        EQU 006H ; DAC3 Reset Mode                                   
DAC3CF0_RSTMD__NORMAL       EQU 000H ; All resets will reset DAC3 and its associated     
                                     ; registers.                                        
DAC3CF0_RSTMD__PERSIST      EQU 040H ; DAC3 output will persist through all resets except
                                     ; for power-on-resets.                              
                                                                                         
DAC3CF0_EN__BMASK           EQU 080H ; DAC3 Enable                                       
DAC3CF0_EN__SHIFT           EQU 007H ; DAC3 Enable                                       
DAC3CF0_EN__DISABLE         EQU 000H ; DAC3 is disabled and not driven at the output pin.
DAC3CF0_EN__ENABLE          EQU 080H ; DAC3 is enabled and will drive the output pin.    
                                                                                         
;------------------------------------------------------------------------------
; DAC3CF1 Enums (DAC3 Configuration 1 @ 0x9C)
;------------------------------------------------------------------------------
DAC3CF1_DRVGAIN__FMASK    EQU 003H ; DAC3 Output Buffer Gain
DAC3CF1_DRVGAIN__SHIFT    EQU 000H ; DAC3 Output Buffer Gain
DAC3CF1_DRVGAIN__GAIN_2P0 EQU 000H ; DAC output gain is 2.  
DAC3CF1_DRVGAIN__GAIN_2P4 EQU 001H ; DAC output gain is 2.4.
DAC3CF1_DRVGAIN__GAIN_3P0 EQU 002H ; DAC output gain is 3.  
                                                            
;------------------------------------------------------------------------------
; DAC3H Enums (DAC3 Data Word High Byte @ 0x8E)
;------------------------------------------------------------------------------
DAC3H_DAC3H__FMASK EQU 0FFH ; Data Word High Byte
DAC3H_DAC3H__SHIFT EQU 000H ; Data Word High Byte
                                                 
;------------------------------------------------------------------------------
; DAC3L Enums (DAC3 Data Word Low Byte @ 0x8D)
;------------------------------------------------------------------------------
DAC3L_DAC3L__FMASK EQU 0FFH ; Data Word Low Byte
DAC3L_DAC3L__SHIFT EQU 000H ; Data Word Low Byte
                                                
;------------------------------------------------------------------------------
; DERIVID Enums (Derivative Identification @ 0xAD)
;------------------------------------------------------------------------------
DERIVID_DERIVID__FMASK               EQU 0FFH ; Derivative ID          
DERIVID_DERIVID__SHIFT               EQU 000H ; Derivative ID          
DERIVID_DERIVID__EFM8LB12F64E_QFN32  EQU 041H ; EFM8LB12F64E-{R}-QFN32 
DERIVID_DERIVID__EFM8LB12F64E_QFP32  EQU 042H ; EFM8LB12F64E-{R}-QFP32 
DERIVID_DERIVID__EFM8LB12F64E_QSOP24 EQU 043H ; EFM8LB12F64E-{R}-QSOP24
DERIVID_DERIVID__EFM8LB12F64E_QFN24  EQU 044H ; EFM8LB12F64E-{R}-QFN24 
DERIVID_DERIVID__EFM8LB12F32E_QFN32  EQU 045H ; EFM8LB12F32E-{R}-QFN32 
DERIVID_DERIVID__EFM8LB12F32E_QFP32  EQU 046H ; EFM8LB12F32E-{R}-QFP32 
DERIVID_DERIVID__EFM8LB12F32E_QSOP24 EQU 047H ; EFM8LB12F32E-{R}-QSOP24
DERIVID_DERIVID__EFM8LB12F32E_QFN24  EQU 048H ; EFM8LB12F32E-{R}-QFN24 
DERIVID_DERIVID__EFM8LB11F32E_QFN32  EQU 049H ; EFM8LB11F32E-{R}-QFN32 
DERIVID_DERIVID__EFM8LB11F32E_QFP32  EQU 04AH ; EFM8LB11F32E-{R}-QFP32 
DERIVID_DERIVID__EFM8LB11F32E_QSOP24 EQU 04BH ; EFM8LB11F32E-{R}-QSOP24
DERIVID_DERIVID__EFM8LB11F32E_QFN24  EQU 04CH ; EFM8LB11F32E-{R}-QFN24 
DERIVID_DERIVID__EFM8LB11F16E_QFN32  EQU 04DH ; EFM8LB11F16E-{R}-QFN32 
DERIVID_DERIVID__EFM8LB11F16E_QFP32  EQU 04EH ; EFM8LB11F16E-{R}-QFP32 
DERIVID_DERIVID__EFM8LB11F16E_QSOP24 EQU 04FH ; EFM8LB11F16E-{R}-QSOP24
DERIVID_DERIVID__EFM8LB11F16E_QFN24  EQU 050H ; EFM8LB11F16E-{R}-QFN24 
DERIVID_DERIVID__EFM8LB10F16E_QFN32  EQU 051H ; EFM8LB10F16E-{R}-QFN32 
DERIVID_DERIVID__EFM8LB10F16E_QFP32  EQU 052H ; EFM8LB10F16E-{R}-QFP32 
DERIVID_DERIVID__EFM8LB10F16E_QSOP24 EQU 053H ; EFM8LB10F16E-{R}-QSOP24
DERIVID_DERIVID__EFM8LB10F16E_QFN24  EQU 054H ; EFM8LB10F16E-{R}-QFN24 
                                                                       
;------------------------------------------------------------------------------
; DEVICEID Enums (Device Identification @ 0xB5)
;------------------------------------------------------------------------------
DEVICEID_DEVICEID__FMASK EQU 0FFH ; Device ID
DEVICEID_DEVICEID__SHIFT EQU 000H ; Device ID
                                             
;------------------------------------------------------------------------------
; REVID Enums (Revision Identifcation @ 0xB6)
;------------------------------------------------------------------------------
REVID_REVID__FMASK EQU 0FFH ; Revision ID
REVID_REVID__SHIFT EQU 000H ; Revision ID
REVID_REVID__REV_A EQU 000H ; Revision A.
                                         
;------------------------------------------------------------------------------
; IT01CF Enums (INT0/INT1 Configuration @ 0xE4)
;------------------------------------------------------------------------------
IT01CF_IN0SL__FMASK       EQU 007H ; INT0 Port Pin Selection   
IT01CF_IN0SL__SHIFT       EQU 000H ; INT0 Port Pin Selection   
IT01CF_IN0SL__P0_0        EQU 000H ; Select P0.0.              
IT01CF_IN0SL__P0_1        EQU 001H ; Select P0.1.              
IT01CF_IN0SL__P0_2        EQU 002H ; Select P0.2.              
IT01CF_IN0SL__P0_3        EQU 003H ; Select P0.3.              
IT01CF_IN0SL__P0_4        EQU 004H ; Select P0.4.              
IT01CF_IN0SL__P0_5        EQU 005H ; Select P0.5.              
IT01CF_IN0SL__P0_6        EQU 006H ; Select P0.6.              
IT01CF_IN0SL__P0_7        EQU 007H ; Select P0.7.              
                                                               
IT01CF_IN0PL__BMASK       EQU 008H ; INT0 Polarity             
IT01CF_IN0PL__SHIFT       EQU 003H ; INT0 Polarity             
IT01CF_IN0PL__ACTIVE_LOW  EQU 000H ; INT0 input is active low. 
IT01CF_IN0PL__ACTIVE_HIGH EQU 008H ; INT0 input is active high.
                                                               
IT01CF_IN1SL__FMASK       EQU 070H ; INT1 Port Pin Selection   
IT01CF_IN1SL__SHIFT       EQU 004H ; INT1 Port Pin Selection   
IT01CF_IN1SL__P0_0        EQU 000H ; Select P0.0.              
IT01CF_IN1SL__P0_1        EQU 010H ; Select P0.1.              
IT01CF_IN1SL__P0_2        EQU 020H ; Select P0.2.              
IT01CF_IN1SL__P0_3        EQU 030H ; Select P0.3.              
IT01CF_IN1SL__P0_4        EQU 040H ; Select P0.4.              
IT01CF_IN1SL__P0_5        EQU 050H ; Select P0.5.              
IT01CF_IN1SL__P0_6        EQU 060H ; Select P0.6.              
IT01CF_IN1SL__P0_7        EQU 070H ; Select P0.7.              
                                                               
IT01CF_IN1PL__BMASK       EQU 080H ; INT1 Polarity             
IT01CF_IN1PL__SHIFT       EQU 007H ; INT1 Polarity             
IT01CF_IN1PL__ACTIVE_LOW  EQU 000H ; INT1 input is active low. 
IT01CF_IN1PL__ACTIVE_HIGH EQU 080H ; INT1 input is active high.
                                                               
;------------------------------------------------------------------------------
; XOSC0CN Enums (External Oscillator Control @ 0x86)
;------------------------------------------------------------------------------
XOSC0CN_XFCN__FMASK           EQU 007H ; External Oscillator Frequency Control           
XOSC0CN_XFCN__SHIFT           EQU 000H ; External Oscillator Frequency Control           
XOSC0CN_XFCN__MODE0           EQU 000H ; Select external oscillator mode 0: Crystal      
                                       ; frequency <= 20 kHz, RC/C frequency <= 25 kHz.  
XOSC0CN_XFCN__MODE1           EQU 001H ; Select external oscillator mode 1: 20 kHz <     
                                       ; Crystal frequency <= 58 kHz, 25 kHz < RC/C      
                                       ; frequency <= 50 kHz.                            
XOSC0CN_XFCN__MODE2           EQU 002H ; Select external oscillator mode 2: 58 kHz <     
                                       ; Crystal frequency <= 155 kHz, 50 kHz < RC/C     
                                       ; frequency <= 100 kHz.                           
XOSC0CN_XFCN__MODE3           EQU 003H ; Select external oscillator mode 3: 155 kHz <    
                                       ; Crystal frequency <= 415 kHz, 100 kHz < RC/C    
                                       ; frequency <= 200 kHz.                           
XOSC0CN_XFCN__MODE4           EQU 004H ; Select external oscillator mode 4: 415 kHz <    
                                       ; Crystal frequency <= 1.1 MHz, 200 kHz < RC/C    
                                       ; frequency <= 400 kHz.                           
XOSC0CN_XFCN__MODE5           EQU 005H ; Select external oscillator mode 5: 1.1 MHz <    
                                       ; Crystal frequency <= 3.1 MHz, 400 kHz < RC/C    
                                       ; frequency <= 800 kHz.                           
XOSC0CN_XFCN__MODE6           EQU 006H ; Select external oscillator mode 6: 3.1 MHz <    
                                       ; Crystal frequency <= 8.2 kHz, 800 kHz < RC/C    
                                       ; frequency <= 1.6 MHz.                           
XOSC0CN_XFCN__MODE7           EQU 007H ; Select external oscillator mode 7: 8.2 MHz <    
                                       ; Crystal frequency <= 25 MHz, 1.6 MHz < RC/C     
                                       ; frequency <= 3.2 MHz.                           
                                                                                         
XOSC0CN_XOSCMD__FMASK         EQU 070H ; External Oscillator Mode                        
XOSC0CN_XOSCMD__SHIFT         EQU 004H ; External Oscillator Mode                        
XOSC0CN_XOSCMD__DISABLED      EQU 000H ; External Oscillator circuit disabled.           
XOSC0CN_XOSCMD__CMOS          EQU 020H ; External CMOS Clock Mode.                       
XOSC0CN_XOSCMD__CMOS_DIV_2    EQU 030H ; External CMOS Clock Mode with divide by 2 stage.
XOSC0CN_XOSCMD__RC            EQU 040H ; RC Oscillator Mode.                             
XOSC0CN_XOSCMD__CRYSTAL       EQU 060H ; Crystal Oscillator Mode.                        
XOSC0CN_XOSCMD__CRYSTAL_DIV_2 EQU 070H ; Crystal Oscillator Mode with divide by 2 stage. 
                                                                                         
XOSC0CN_XCLKVLD__BMASK        EQU 080H ; External Oscillator Valid Flag                  
XOSC0CN_XCLKVLD__SHIFT        EQU 007H ; External Oscillator Valid Flag                  
XOSC0CN_XCLKVLD__NOT_SET      EQU 000H ; External Oscillator is unused or not yet stable.
XOSC0CN_XCLKVLD__SET          EQU 080H ; External Oscillator is running and stable.      
                                                                                         
;------------------------------------------------------------------------------
; FLKEY Enums (Flash Lock and Key @ 0xB7)
;------------------------------------------------------------------------------
FLKEY_FLKEY__FMASK    EQU 0FFH ; Flash Lock and Key                             
FLKEY_FLKEY__SHIFT    EQU 000H ; Flash Lock and Key                             
FLKEY_FLKEY__LOCKED   EQU 000H ; Flash is write/erase locked.                   
FLKEY_FLKEY__FIRST    EQU 001H ; The first key code has been written (0xA5).    
FLKEY_FLKEY__UNLOCKED EQU 002H ; Flash is unlocked (writes/erases allowed).     
FLKEY_FLKEY__DISABLED EQU 003H ; Flash writes/erases are disabled until the next
                               ; reset.                                         
FLKEY_FLKEY__KEY1     EQU 0A5H ; Flash writes and erases are enabled by writing 
                               ; 0xA5 followed by 0xF1 to the FLKEY register.   
FLKEY_FLKEY__KEY2     EQU 0F1H ; Flash writes and erases are enabled by writing 
                               ; 0xA5 followed by 0xF1 to the FLKEY register.   
                                                                                
;------------------------------------------------------------------------------
; PSCTL Enums (Program Store Control @ 0x8F)
;------------------------------------------------------------------------------
PSCTL_PSWE__BMASK          EQU 001H ; Program Store Write Enable                      
PSCTL_PSWE__SHIFT          EQU 000H ; Program Store Write Enable                      
PSCTL_PSWE__WRITE_DISABLED EQU 000H ; Writes to flash program memory disabled.        
PSCTL_PSWE__WRITE_ENABLED  EQU 001H ; Writes to flash program memory enabled; the MOVX
                                    ; write instruction targets flash memory.         
                                                                                      
PSCTL_PSEE__BMASK          EQU 002H ; Program Store Erase Enable                      
PSCTL_PSEE__SHIFT          EQU 001H ; Program Store Erase Enable                      
PSCTL_PSEE__ERASE_DISABLED EQU 000H ; Flash program memory erasure disabled.          
PSCTL_PSEE__ERASE_ENABLED  EQU 002H ; Flash program memory erasure enabled.           
                                                                                      
;------------------------------------------------------------------------------
; HFO0CAL Enums (High Frequency Oscillator 0 Calibration @ 0xC7)
;------------------------------------------------------------------------------
HFO0CAL_HFO0CAL__FMASK EQU 0FFH ; Oscillator Calibration
HFO0CAL_HFO0CAL__SHIFT EQU 000H ; Oscillator Calibration
                                                        
;------------------------------------------------------------------------------
; HFO1CAL Enums (High Frequency Oscillator 1 Calibration @ 0xD6)
;------------------------------------------------------------------------------
HFO1CAL_HFO1CAL__FMASK EQU 07FH ; Oscillator Calibration
HFO1CAL_HFO1CAL__SHIFT EQU 000H ; Oscillator Calibration
                                                        
;------------------------------------------------------------------------------
; HFOCN Enums (High Frequency Oscillator Control @ 0xEF)
;------------------------------------------------------------------------------
HFOCN_HFO0EN__BMASK    EQU 008H ; HFOSC0 Oscillator Enable                        
HFOCN_HFO0EN__SHIFT    EQU 003H ; HFOSC0 Oscillator Enable                        
HFOCN_HFO0EN__DISABLED EQU 000H ; Disable High Frequency Oscillator 0 (HFOSC0 will
                                ; still turn on if requested by any block in the  
                                ; device or selected as the SYSCLK source).       
HFOCN_HFO0EN__ENABLED  EQU 008H ; Force High Frequency Oscillator 0 to run.       
                                                                                  
HFOCN_HFO1EN__BMASK    EQU 080H ; HFOSC1 Oscillator Enable                        
HFOCN_HFO1EN__SHIFT    EQU 007H ; HFOSC1 Oscillator Enable                        
HFOCN_HFO1EN__DISABLED EQU 000H ; Disable High Frequency Oscillator 1 (HFOSC1 will
                                ; still turn on if requested by any block in the  
                                ; device or selected as the SYSCLK source).       
HFOCN_HFO1EN__ENABLED  EQU 080H ; Force High Frequency Oscillator 1 to run.       
                                                                                  
;------------------------------------------------------------------------------
; I2C0ADM Enums (I2C0 Slave Address Mask @ 0xFF)
;------------------------------------------------------------------------------
I2C0ADM_SLVM__FMASK              EQU 07FH ; I2C Hardware Slave Address                       
I2C0ADM_SLVM__SHIFT              EQU 000H ; I2C Hardware Slave Address                       
                                                                                             
I2C0ADM_FACS__BMASK              EQU 080H ; Force Address Clock Stretching                   
I2C0ADM_FACS__SHIFT              EQU 007H ; Force Address Clock Stretching                   
I2C0ADM_FACS__DONT_FORCE_STRETCH EQU 000H ; The I2C0INT bit is not set by acking the slave   
                                          ; address alone. Additional conditions are required
                                          ; to set I2C0INT.                                  
I2C0ADM_FACS__FORCE_STRETCH      EQU 080H ; The I2C0INT bit is always set when matching slave
                                          ; address is acknowledged. This will force clock   
                                          ; stretching until firmware clears the I2C0INT bit.
                                                                                             
;------------------------------------------------------------------------------
; I2C0CN0 Enums (I2C0 Control @ 0xBA)
;------------------------------------------------------------------------------
I2C0CN0_BUSY__BMASK        EQU 001H ; Busy                                              
I2C0CN0_BUSY__SHIFT        EQU 000H ; Busy                                              
I2C0CN0_BUSY__NOT_SET      EQU 000H ; Device will acknowledge an I2C master.            
I2C0CN0_BUSY__SET          EQU 001H ; Device will not respond to an I2C master. All I2C 
                                    ; data sent to the device will be NACKed.           
                                                                                        
I2C0CN0_I2C0EN__BMASK      EQU 002H ; I2C Enable                                        
I2C0CN0_I2C0EN__SHIFT      EQU 001H ; I2C Enable                                        
I2C0CN0_I2C0EN__DISABLED   EQU 000H ; Disable the I2C0 Slave module.                    
I2C0CN0_I2C0EN__ENABLED    EQU 002H ; Enable the I2C0 Slave module.                     
                                                                                        
I2C0CN0_PRELOAD__BMASK     EQU 004H ; Preload Disable                                   
I2C0CN0_PRELOAD__SHIFT     EQU 002H ; Preload Disable                                   
I2C0CN0_PRELOAD__ENABLED   EQU 000H ; Data bytes must be written into the TX FIFO via   
                                    ; the I2C0DOUT register before the 8th SCL clock of 
                                    ; the matching slave address byte transfer arrives  
                                    ; for an I2C read operation.                        
I2C0CN0_PRELOAD__DISABLED  EQU 004H ; Data bytes need not be preloaded for I2C read     
                                    ; operations. The data byte can be written to       
                                    ; I2C0DOUT during interrupt servicing.              
                                                                                        
I2C0CN0_TIMEOUT__BMASK     EQU 008H ; SCL Low Timeout Enable                            
I2C0CN0_TIMEOUT__SHIFT     EQU 003H ; SCL Low Timeout Enable                            
I2C0CN0_TIMEOUT__DISABLED  EQU 000H ; Disable I2C SCL low timeout detection using Timer 
                                    ; 4.                                                
I2C0CN0_TIMEOUT__ENABLED   EQU 008H ; Enable I2C SCL low timeout detection using Timer 4
                                    ; if Timer 4 RLFSEL is set appropriately.           
                                                                                        
I2C0CN0_PINMD__BMASK       EQU 010H ; Pin Mode Enable                                   
I2C0CN0_PINMD__SHIFT       EQU 004H ; Pin Mode Enable                                   
I2C0CN0_PINMD__GPIO_MODE   EQU 000H ; Set the I2C0 Slave pins in GPIO mode.             
I2C0CN0_PINMD__I2C_MODE    EQU 010H ; Set the I2C0 Slave pins in I2C mode.              
                                                                                        
I2C0CN0_PINDRV__BMASK      EQU 020H ; Pin Drive Strength                                
I2C0CN0_PINDRV__SHIFT      EQU 005H ; Pin Drive Strength                                
I2C0CN0_PINDRV__LOW_DRIVE  EQU 000H ; SDA and SCL will use low drive strength.          
I2C0CN0_PINDRV__HIGH_DRIVE EQU 020H ; SDA and SCL will use high drive strength.         
                                                                                        
I2C0CN0_ADDRCHK__BMASK     EQU 040H ; Address Check Enable                              
I2C0CN0_ADDRCHK__SHIFT     EQU 006H ; Address Check Enable                              
I2C0CN0_ADDRCHK__DISABLED  EQU 000H ; The matching slave address is not copied into the 
                                    ; receive FIFO.                                     
I2C0CN0_ADDRCHK__ENABLED   EQU 040H ; The matching slave address is copied into the     
                                    ; receive FIFO.                                     
                                                                                        
;------------------------------------------------------------------------------
; I2C0DIN Enums (I2C0 Received Data @ 0xBC)
;------------------------------------------------------------------------------
I2C0DIN_I2C0DIN__FMASK EQU 0FFH ; I2C0 Received Data
I2C0DIN_I2C0DIN__SHIFT EQU 000H ; I2C0 Received Data
                                                    
;------------------------------------------------------------------------------
; I2C0DOUT Enums (I2C0 Transmit Data @ 0xBB)
;------------------------------------------------------------------------------
I2C0DOUT_I2C0DOUT__FMASK EQU 0FFH ; I2C0 Transmit Data
I2C0DOUT_I2C0DOUT__SHIFT EQU 000H ; I2C0 Transmit Data
                                                      
;------------------------------------------------------------------------------
; I2C0FCN0 Enums (I2C0 FIFO Control 0 @ 0xAD)
;------------------------------------------------------------------------------
I2C0FCN0_RXTH__FMASK     EQU 003H ; RX FIFO Threshold                                 
I2C0FCN0_RXTH__SHIFT     EQU 000H ; RX FIFO Threshold                                 
I2C0FCN0_RXTH__ZERO      EQU 000H ; RFRQ will be set anytime new data arrives in the  
                                  ; RX FIFO (when the RX FIFO is not empty).          
I2C0FCN0_RXTH__ONE       EQU 001H ; RFRQ will be set if the RX FIFO contains more than
                                  ; one byte.                                         
                                                                                      
I2C0FCN0_RFLSH__BMASK    EQU 004H ; RX FIFO Flush                                     
I2C0FCN0_RFLSH__SHIFT    EQU 002H ; RX FIFO Flush                                     
I2C0FCN0_RFLSH__FLUSH    EQU 004H ; Initiate an RX FIFO flush.                        
                                                                                      
I2C0FCN0_RFRQE__BMASK    EQU 008H ; Read Request Interrupt Enable                     
I2C0FCN0_RFRQE__SHIFT    EQU 003H ; Read Request Interrupt Enable                     
I2C0FCN0_RFRQE__DISABLED EQU 000H ; I2C0 interrupts will not be generated when RFRQ is
                                  ; set.                                              
I2C0FCN0_RFRQE__ENABLED  EQU 008H ; I2C0 interrupts will be generated if RFRQ is set. 
                                                                                      
I2C0FCN0_TXTH__FMASK     EQU 030H ; TX FIFO Threshold                                 
I2C0FCN0_TXTH__SHIFT     EQU 004H ; TX FIFO Threshold                                 
I2C0FCN0_TXTH__ZERO      EQU 000H ; TFRQ will be set when the TX FIFO is empty.       
I2C0FCN0_TXTH__ONE       EQU 010H ; TFRQ will be set when the TX FIFO contains one or 
                                  ; fewer bytes.                                      
                                                                                      
I2C0FCN0_TFLSH__BMASK    EQU 040H ; TX FIFO Flush                                     
I2C0FCN0_TFLSH__SHIFT    EQU 006H ; TX FIFO Flush                                     
I2C0FCN0_TFLSH__FLUSH    EQU 040H ; Initiate a TX FIFO flush.                         
                                                                                      
I2C0FCN0_TFRQE__BMASK    EQU 080H ; Write Request Interrupt Enable                    
I2C0FCN0_TFRQE__SHIFT    EQU 007H ; Write Request Interrupt Enable                    
I2C0FCN0_TFRQE__DISABLED EQU 000H ; I2C0 interrupts will not be generated when TFRQ is
                                  ; set.                                              
I2C0FCN0_TFRQE__ENABLED  EQU 080H ; I2C0 interrupts will be generated if TFRQ is set. 
                                                                                      
;------------------------------------------------------------------------------
; I2C0FCN1 Enums (I2C0 FIFO Control 1 @ 0xAB)
;------------------------------------------------------------------------------
I2C0FCN1_RXE__BMASK     EQU 004H ; RX FIFO Empty                                     
I2C0FCN1_RXE__SHIFT     EQU 002H ; RX FIFO Empty                                     
I2C0FCN1_RXE__NOT_EMPTY EQU 000H ; The RX FIFO contains data.                        
I2C0FCN1_RXE__EMPTY     EQU 004H ; The RX FIFO is empty.                             
                                                                                     
I2C0FCN1_RFRQ__BMASK    EQU 008H ; Receive FIFO Request                              
I2C0FCN1_RFRQ__SHIFT    EQU 003H ; Receive FIFO Request                              
I2C0FCN1_RFRQ__NOT_SET  EQU 000H ; The number of bytes in the RX FIFO is less than or
                                 ; equal to RXTH.                                    
I2C0FCN1_RFRQ__SET      EQU 008H ; The number of bytes in the RX FIFO is greater than
                                 ; RXTH.                                             
                                                                                     
I2C0FCN1_TXNF__BMASK    EQU 040H ; TX FIFO Not Full                                  
I2C0FCN1_TXNF__SHIFT    EQU 006H ; TX FIFO Not Full                                  
I2C0FCN1_TXNF__FULL     EQU 000H ; The TX FIFO is full.                              
I2C0FCN1_TXNF__NOT_FULL EQU 040H ; The TX FIFO has room for more data.               
                                                                                     
I2C0FCN1_TFRQ__BMASK    EQU 080H ; Transmit FIFO Request                             
I2C0FCN1_TFRQ__SHIFT    EQU 007H ; Transmit FIFO Request                             
I2C0FCN1_TFRQ__NOT_SET  EQU 000H ; The number of bytes in the TX FIFO is greater than
                                 ; TXTH.                                             
I2C0FCN1_TFRQ__SET      EQU 080H ; The number of bytes in the TX FIFO is less than or
                                 ; equal to TXTH.                                    
                                                                                     
;------------------------------------------------------------------------------
; I2C0FCT Enums (I2C0 FIFO Count @ 0xF5)
;------------------------------------------------------------------------------
I2C0FCT_RXCNT__FMASK EQU 007H ; RX FIFO Count
I2C0FCT_RXCNT__SHIFT EQU 000H ; RX FIFO Count
                                             
I2C0FCT_TXCNT__FMASK EQU 070H ; TX FIFO Count
I2C0FCT_TXCNT__SHIFT EQU 004H ; TX FIFO Count
                                             
;------------------------------------------------------------------------------
; I2C0SLAD Enums (I2C0 Slave Address @ 0xBD)
;------------------------------------------------------------------------------
I2C0SLAD_I2C0SLAD__FMASK EQU 07FH ; I2C Hardware Slave Address
I2C0SLAD_I2C0SLAD__SHIFT EQU 000H ; I2C Hardware Slave Address
                                                              
;------------------------------------------------------------------------------
; I2C0STAT Enums (I2C0 Status @ 0xB9)
;------------------------------------------------------------------------------
I2C0STAT_RD__BMASK        EQU 001H ; I2C Read                                        
I2C0STAT_RD__SHIFT        EQU 000H ; I2C Read                                        
I2C0STAT_RD__NOT_SET      EQU 000H ; An I2C Read operation is not in progress.       
I2C0STAT_RD__SET          EQU 001H ; An I2C Read operation is in progress.           
                                                                                     
I2C0STAT_WR__BMASK        EQU 002H ; I2C Write                                       
I2C0STAT_WR__SHIFT        EQU 001H ; I2C Write                                       
I2C0STAT_WR__NOT_SET      EQU 000H ; An I2C Write operation is not in progress.      
I2C0STAT_WR__SET          EQU 002H ; An I2C Write operation is in progress.          
                                                                                     
I2C0STAT_STOP__BMASK      EQU 004H ; Stop                                            
I2C0STAT_STOP__SHIFT      EQU 002H ; Stop                                            
I2C0STAT_STOP__NOT_SET    EQU 000H ; A STOP is not pending.                          
I2C0STAT_STOP__SET        EQU 004H ; A STOP is currently pending for the I2C0 Slave. 
                                                                                     
I2C0STAT_START__BMASK     EQU 008H ; Start                                           
I2C0STAT_START__SHIFT     EQU 003H ; Start                                           
I2C0STAT_START__NOT_SET   EQU 000H ; A START was not detected.                       
I2C0STAT_START__SET       EQU 008H ; A START is currently pending for the I2C0 Slave.
                                                                                     
I2C0STAT_NACK__BMASK      EQU 010H ; NACK                                            
I2C0STAT_NACK__SHIFT      EQU 004H ; NACK                                            
I2C0STAT_NACK__NOT_SET    EQU 000H ; A NACK did not occur.                           
I2C0STAT_NACK__SET        EQU 010H ; A NACK occurred.                                
                                                                                     
I2C0STAT_I2C0INT__BMASK   EQU 020H ; I2C Interrupt                                   
I2C0STAT_I2C0INT__SHIFT   EQU 005H ; I2C Interrupt                                   
I2C0STAT_I2C0INT__NOT_SET EQU 000H ; An interrupt did not occur.                     
I2C0STAT_I2C0INT__SET     EQU 020H ; An interrupt occurred.                          
                                                                                     
I2C0STAT_ACTIVE__BMASK    EQU 040H ; Bus Active                                      
I2C0STAT_ACTIVE__SHIFT    EQU 006H ; Bus Active                                      
I2C0STAT_ACTIVE__NOT_SET  EQU 000H ; A transfer is not in progress.                  
I2C0STAT_ACTIVE__SET      EQU 040H ; A transfer is in progress.                      
                                                                                     
I2C0STAT_HSMODE__BMASK    EQU 080H ; High Speed Mode                                 
I2C0STAT_HSMODE__SHIFT    EQU 007H ; High Speed Mode                                 
I2C0STAT_HSMODE__NOT_SET  EQU 000H ; A High Speed transfer is not in progress.       
I2C0STAT_HSMODE__SET      EQU 080H ; A High Speed transfer is in progress.           
                                                                                     
;------------------------------------------------------------------------------
; EIE1 Enums (Extended Interrupt Enable 1 @ 0xE6)
;------------------------------------------------------------------------------
EIE1_ESMB0__BMASK     EQU 001H ; SMBus (SMB0) Interrupt Enable                     
EIE1_ESMB0__SHIFT     EQU 000H ; SMBus (SMB0) Interrupt Enable                     
EIE1_ESMB0__DISABLED  EQU 000H ; Disable all SMB0 interrupts.                      
EIE1_ESMB0__ENABLED   EQU 001H ; Enable interrupt requests generated by SMB0.      
                                                                                   
EIE1_EMAT__BMASK      EQU 002H ; Port Match Interrupts Enable                      
EIE1_EMAT__SHIFT      EQU 001H ; Port Match Interrupts Enable                      
EIE1_EMAT__DISABLED   EQU 000H ; Disable all Port Match interrupts.                
EIE1_EMAT__ENABLED    EQU 002H ; Enable interrupt requests generated by a Port     
                               ; Match.                                            
                                                                                   
EIE1_EWADC0__BMASK    EQU 004H ; ADC0 Window Comparison Interrupt Enable           
EIE1_EWADC0__SHIFT    EQU 002H ; ADC0 Window Comparison Interrupt Enable           
EIE1_EWADC0__DISABLED EQU 000H ; Disable ADC0 Window Comparison interrupt.         
EIE1_EWADC0__ENABLED  EQU 004H ; Enable interrupt requests generated by ADC0 Window
                               ; Compare flag (ADWINT).                            
                                                                                   
EIE1_EADC0__BMASK     EQU 008H ; ADC0 Conversion Complete Interrupt Enable         
EIE1_EADC0__SHIFT     EQU 003H ; ADC0 Conversion Complete Interrupt Enable         
EIE1_EADC0__DISABLED  EQU 000H ; Disable ADC0 Conversion Complete interrupt.       
EIE1_EADC0__ENABLED   EQU 008H ; Enable interrupt requests generated by the ADINT  
                               ; flag.                                             
                                                                                   
EIE1_EPCA0__BMASK     EQU 010H ; Programmable Counter Array (PCA0) Interrupt Enable
EIE1_EPCA0__SHIFT     EQU 004H ; Programmable Counter Array (PCA0) Interrupt Enable
EIE1_EPCA0__DISABLED  EQU 000H ; Disable all PCA0 interrupts.                      
EIE1_EPCA0__ENABLED   EQU 010H ; Enable interrupt requests generated by PCA0.      
                                                                                   
EIE1_ECP0__BMASK      EQU 020H ; Comparator0 (CP0) Interrupt Enable                
EIE1_ECP0__SHIFT      EQU 005H ; Comparator0 (CP0) Interrupt Enable                
EIE1_ECP0__DISABLED   EQU 000H ; Disable CP0 interrupts.                           
EIE1_ECP0__ENABLED    EQU 020H ; Enable interrupt requests generated by the        
                               ; comparator 0 CPRIF or CPFIF flags.                
                                                                                   
EIE1_ECP1__BMASK      EQU 040H ; Comparator1 (CP1) Interrupt Enable                
EIE1_ECP1__SHIFT      EQU 006H ; Comparator1 (CP1) Interrupt Enable                
EIE1_ECP1__DISABLED   EQU 000H ; Disable CP1 interrupts.                           
EIE1_ECP1__ENABLED    EQU 040H ; Enable interrupt requests generated by the        
                               ; comparator 1 CPRIF or CPFIF flags.                
                                                                                   
EIE1_ET3__BMASK       EQU 080H ; Timer 3 Interrupt Enable                          
EIE1_ET3__SHIFT       EQU 007H ; Timer 3 Interrupt Enable                          
EIE1_ET3__DISABLED    EQU 000H ; Disable Timer 3 interrupts.                       
EIE1_ET3__ENABLED     EQU 080H ; Enable interrupt requests generated by the TF3L or
                               ; TF3H flags.                                       
                                                                                   
;------------------------------------------------------------------------------
; EIE2 Enums (Extended Interrupt Enable 2 @ 0xF3)
;------------------------------------------------------------------------------
EIE2_ES1__BMASK      EQU 001H ; UART1 Interrupt Enable                            
EIE2_ES1__SHIFT      EQU 000H ; UART1 Interrupt Enable                            
EIE2_ES1__DISABLED   EQU 000H ; Disable UART1 interrupts.                         
EIE2_ES1__ENABLED    EQU 001H ; Enable UART1 interrupts.                          
                                                                                  
EIE2_EI2C0__BMASK    EQU 002H ; I2C0 Slave Interrupt Enable                       
EIE2_EI2C0__SHIFT    EQU 001H ; I2C0 Slave Interrupt Enable                       
EIE2_EI2C0__DISABLED EQU 000H ; Disable all I2C0 slave interrupts.                
EIE2_EI2C0__ENABLED  EQU 002H ; Enable interrupt requests generated by the I2C0   
                              ; slave.                                            
                                                                                  
EIE2_ET4__BMASK      EQU 004H ; Timer 4 Interrupt Enable                          
EIE2_ET4__SHIFT      EQU 002H ; Timer 4 Interrupt Enable                          
EIE2_ET4__DISABLED   EQU 000H ; Disable Timer 4 interrupts.                       
EIE2_ET4__ENABLED    EQU 004H ; Enable interrupt requests generated by the TF4L or
                              ; TF4H flags.                                       
                                                                                  
EIE2_ET5__BMASK      EQU 008H ; Timer 5 Interrupt Enable                          
EIE2_ET5__SHIFT      EQU 003H ; Timer 5 Interrupt Enable                          
EIE2_ET5__DISABLED   EQU 000H ; Disable Timer 5 interrupts.                       
EIE2_ET5__ENABLED    EQU 008H ; Enable interrupt requests generated by the TF5L or
                              ; TF5H flags.                                       
                                                                                  
EIE2_CL0__BMASK      EQU 010H ; Configurable Logic (CL0) Interrupt Enable         
EIE2_CL0__SHIFT      EQU 004H ; Configurable Logic (CL0) Interrupt Enable         
EIE2_CL0__DISABLED   EQU 000H ; Disable CL0 interrupts.                           
EIE2_CL0__ENABLED    EQU 010H ; Enable interrupt requests generated by CL0.       
                                                                                  
;------------------------------------------------------------------------------
; EIP1 Enums (Extended Interrupt Priority 1 Low @ 0xBB)
;------------------------------------------------------------------------------
EIP1_PSMB0__BMASK  EQU 001H ; SMBus (SMB0) Interrupt Priority Control LSB                     
EIP1_PSMB0__SHIFT  EQU 000H ; SMBus (SMB0) Interrupt Priority Control LSB                     
EIP1_PSMB0__LOW    EQU 000H ; SMB0 interrupt priority LSB set to low.                         
EIP1_PSMB0__HIGH   EQU 001H ; SMB0 interrupt priority LSB set to high.                        
                                                                                              
EIP1_PMAT__BMASK   EQU 002H ; Port Match Interrupt Priority Control LSB                       
EIP1_PMAT__SHIFT   EQU 001H ; Port Match Interrupt Priority Control LSB                       
EIP1_PMAT__LOW     EQU 000H ; Port Match interrupt priority LSB set to low.                   
EIP1_PMAT__HIGH    EQU 002H ; Port Match interrupt priority LSB set to high.                  
                                                                                              
EIP1_PWADC0__BMASK EQU 004H ; ADC0 Window Comparator Interrupt Priority Control LSB           
EIP1_PWADC0__SHIFT EQU 002H ; ADC0 Window Comparator Interrupt Priority Control LSB           
EIP1_PWADC0__LOW   EQU 000H ; ADC0 Window interrupt priority LSB set to low.                  
EIP1_PWADC0__HIGH  EQU 004H ; ADC0 Window interrupt priority LSB set to high.                 
                                                                                              
EIP1_PADC0__BMASK  EQU 008H ; ADC0 Conversion Complete Interrupt Priority Control LSB         
EIP1_PADC0__SHIFT  EQU 003H ; ADC0 Conversion Complete Interrupt Priority Control LSB         
EIP1_PADC0__LOW    EQU 000H ; ADC0 Conversion Complete interrupt priority LSB                 
                            ; set to low.                                                     
EIP1_PADC0__HIGH   EQU 008H ; ADC0 Conversion Complete interrupt priority LSB                 
                            ; set to high.                                                    
                                                                                              
EIP1_PPCA0__BMASK  EQU 010H ; Programmable Counter Array (PCA0) Interrupt Priority Control LSB
EIP1_PPCA0__SHIFT  EQU 004H ; Programmable Counter Array (PCA0) Interrupt Priority Control LSB
EIP1_PPCA0__LOW    EQU 000H ; PCA0 interrupt priority LSB set to low.                         
EIP1_PPCA0__HIGH   EQU 010H ; PCA0 interrupt priority LSB set to high.                        
                                                                                              
EIP1_PCP0__BMASK   EQU 020H ; Comparator0 (CP0) Interrupt Priority Control LSB                
EIP1_PCP0__SHIFT   EQU 005H ; Comparator0 (CP0) Interrupt Priority Control LSB                
EIP1_PCP0__LOW     EQU 000H ; CP0 interrupt priority LSB set to low.                          
EIP1_PCP0__HIGH    EQU 020H ; CP0 interrupt priority LSB set to high.                         
                                                                                              
EIP1_PCP1__BMASK   EQU 040H ; Comparator1 (CP1) Interrupt Priority Control LSB                
EIP1_PCP1__SHIFT   EQU 006H ; Comparator1 (CP1) Interrupt Priority Control LSB                
EIP1_PCP1__LOW     EQU 000H ; CP1 interrupt priority LSB set to low.                          
EIP1_PCP1__HIGH    EQU 040H ; CP1 interrupt priority LSB set to high.                         
                                                                                              
EIP1_PT3__BMASK    EQU 080H ; Timer 3 Interrupt Priority Control LSB                          
EIP1_PT3__SHIFT    EQU 007H ; Timer 3 Interrupt Priority Control LSB                          
EIP1_PT3__LOW      EQU 000H ; Timer 3 interrupt priority LSB set to low.                      
EIP1_PT3__HIGH     EQU 080H ; Timer 3 interrupt priority LSB set to high.                     
                                                                                              
;------------------------------------------------------------------------------
; EIP1H Enums (Extended Interrupt Priority 1 High @ 0xEE)
;------------------------------------------------------------------------------
EIP1H_PHSMB0__BMASK  EQU 001H ; SMBus (SMB0) Interrupt Priority Control MSB                     
EIP1H_PHSMB0__SHIFT  EQU 000H ; SMBus (SMB0) Interrupt Priority Control MSB                     
EIP1H_PHSMB0__LOW    EQU 000H ; SMB0 interrupt priority MSB set to low.                         
EIP1H_PHSMB0__HIGH   EQU 001H ; SMB0 interrupt priority MSB set to high.                        
                                                                                                
EIP1H_PHMAT__BMASK   EQU 002H ; Port Match Interrupt Priority Control MSB                       
EIP1H_PHMAT__SHIFT   EQU 001H ; Port Match Interrupt Priority Control MSB                       
EIP1H_PHMAT__LOW     EQU 000H ; Port Match interrupt priority MSB set to low.                   
EIP1H_PHMAT__HIGH    EQU 002H ; Port Match interrupt priority MSB set to high.                  
                                                                                                
EIP1H_PHWADC0__BMASK EQU 004H ; ADC0 Window Comparator Interrupt Priority Control MSB           
EIP1H_PHWADC0__SHIFT EQU 002H ; ADC0 Window Comparator Interrupt Priority Control MSB           
EIP1H_PHWADC0__LOW   EQU 000H ; ADC0 Window interrupt priority MSB set to low.                  
EIP1H_PHWADC0__HIGH  EQU 004H ; ADC0 Window interrupt priority MSB set to high.                 
                                                                                                
EIP1H_PHADC0__BMASK  EQU 008H ; ADC0 Conversion Complete Interrupt Priority Control MSB         
EIP1H_PHADC0__SHIFT  EQU 003H ; ADC0 Conversion Complete Interrupt Priority Control MSB         
EIP1H_PHADC0__LOW    EQU 000H ; ADC0 Conversion Complete interrupt priority MSB                 
                              ; set to low.                                                     
EIP1H_PHADC0__HIGH   EQU 008H ; ADC0 Conversion Complete interrupt priority MSB                 
                              ; set to high.                                                    
                                                                                                
EIP1H_PHPCA0__BMASK  EQU 010H ; Programmable Counter Array (PCA0) Interrupt Priority Control MSB
EIP1H_PHPCA0__SHIFT  EQU 004H ; Programmable Counter Array (PCA0) Interrupt Priority Control MSB
EIP1H_PHPCA0__LOW    EQU 000H ; PCA0 interrupt priority MSB set to low.                         
EIP1H_PHPCA0__HIGH   EQU 010H ; PCA0 interrupt priority MSB set to high.                        
                                                                                                
EIP1H_PHCP0__BMASK   EQU 020H ; Comparator0 (CP0) Interrupt Priority Control MSB                
EIP1H_PHCP0__SHIFT   EQU 005H ; Comparator0 (CP0) Interrupt Priority Control MSB                
EIP1H_PHCP0__LOW     EQU 000H ; CP0 interrupt priority MSB set to low.                          
EIP1H_PHCP0__HIGH    EQU 020H ; CP0 interrupt priority MSB set to high.                         
                                                                                                
EIP1H_PHCP1__BMASK   EQU 040H ; Comparator1 (CP1) Interrupt Priority Control MSB                
EIP1H_PHCP1__SHIFT   EQU 006H ; Comparator1 (CP1) Interrupt Priority Control MSB                
EIP1H_PHCP1__LOW     EQU 000H ; CP1 interrupt priority MSB set to low.                          
EIP1H_PHCP1__HIGH    EQU 040H ; CP1 interrupt priority MSB set to high.                         
                                                                                                
EIP1H_PHT3__BMASK    EQU 080H ; Timer 3 Interrupt Priority Control MSB                          
EIP1H_PHT3__SHIFT    EQU 007H ; Timer 3 Interrupt Priority Control MSB                          
EIP1H_PHT3__LOW      EQU 000H ; Timer 3 interrupt priority MSB set to low.                      
EIP1H_PHT3__HIGH     EQU 080H ; Timer 3 interrupt priority MSB set to high.                     
                                                                                                
;------------------------------------------------------------------------------
; EIP2 Enums (Extended Interrupt Priority 2 @ 0xED)
;------------------------------------------------------------------------------
EIP2_PS1__BMASK   EQU 001H ; UART1 Interrupt Priority Control LSB                   
EIP2_PS1__SHIFT   EQU 000H ; UART1 Interrupt Priority Control LSB                   
EIP2_PS1__LOW     EQU 000H ; UART1 interrupt priority LSB set to low.               
EIP2_PS1__HIGH    EQU 001H ; UART1 interrupt priority LSB set to high.              
                                                                                    
EIP2_PI2C0__BMASK EQU 002H ; I2C0 Slave Interrupt Priority Control LSB              
EIP2_PI2C0__SHIFT EQU 001H ; I2C0 Slave Interrupt Priority Control LSB              
EIP2_PI2C0__LOW   EQU 000H ; I2C0 Slave interrupt priority LSB set to low.          
EIP2_PI2C0__HIGH  EQU 002H ; I2C0 Slave interrupt priority LSB set to high.         
                                                                                    
EIP2_PT4__BMASK   EQU 004H ; Timer 4 Interrupt Priority Control LSB                 
EIP2_PT4__SHIFT   EQU 002H ; Timer 4 Interrupt Priority Control LSB                 
EIP2_PT4__LOW     EQU 000H ; Timer 4 interrupt priority LSB set to low.             
EIP2_PT4__HIGH    EQU 004H ; Timer 4 interrupt priority LSB set to high.            
                                                                                    
EIP2_PT5__BMASK   EQU 008H ; Timer 5 Interrupt Priority Control LSB                 
EIP2_PT5__SHIFT   EQU 003H ; Timer 5 Interrupt Priority Control LSB                 
EIP2_PT5__LOW     EQU 000H ; Timer 5 interrupt priority LSB set to low.             
EIP2_PT5__HIGH    EQU 008H ; Timer 5 interrupt priority LSB set to high.            
                                                                                    
EIP2_PCL0__BMASK  EQU 010H ; Configurable Logic (CL0) Interrupt Priority Control LSB
EIP2_PCL0__SHIFT  EQU 004H ; Configurable Logic (CL0) Interrupt Priority Control LSB
EIP2_PCL0__LOW    EQU 000H ; CL0 interrupt priority LSB set to low.                 
EIP2_PCL0__HIGH   EQU 010H ; CL0 interrupt priority LSB set to high.                
                                                                                    
;------------------------------------------------------------------------------
; EIP2H Enums (Extended Interrupt Priority 2 High @ 0xF6)
;------------------------------------------------------------------------------
EIP2H_PHS1__BMASK   EQU 001H ; UART1 Interrupt Priority Control MSB                   
EIP2H_PHS1__SHIFT   EQU 000H ; UART1 Interrupt Priority Control MSB                   
EIP2H_PHS1__LOW     EQU 000H ; UART1 interrupt priority MSB set to low.               
EIP2H_PHS1__HIGH    EQU 001H ; UART1 interrupt priority MSB set to high.              
                                                                                      
EIP2H_PHI2C0__BMASK EQU 002H ; I2C0 Slave Interrupt Priority Control MSB              
EIP2H_PHI2C0__SHIFT EQU 001H ; I2C0 Slave Interrupt Priority Control MSB              
EIP2H_PHI2C0__LOW   EQU 000H ; I2C0 Slave interrupt priority MSB set to low.          
EIP2H_PHI2C0__HIGH  EQU 002H ; I2C0 Slave interrupt priority MSB set to high.         
                                                                                      
EIP2H_PHT4__BMASK   EQU 004H ; Timer 4 Interrupt Priority Control MSB                 
EIP2H_PHT4__SHIFT   EQU 002H ; Timer 4 Interrupt Priority Control MSB                 
EIP2H_PHT4__LOW     EQU 000H ; Timer 4 interrupt priority MSB set to low.             
EIP2H_PHT4__HIGH    EQU 004H ; Timer 4 interrupt priority MSB set to high.            
                                                                                      
EIP2H_PHT5__BMASK   EQU 008H ; Timer 5 Interrupt Priority Control MSB                 
EIP2H_PHT5__SHIFT   EQU 003H ; Timer 5 Interrupt Priority Control MSB                 
EIP2H_PHT5__LOW     EQU 000H ; Timer 5 interrupt priority MSB set to low.             
EIP2H_PHT5__HIGH    EQU 008H ; Timer 5 interrupt priority MSB set to high.            
                                                                                      
EIP2H_PHCL0__BMASK  EQU 010H ; Configurable Logic (CL0) Interrupt Priority Control MSB
EIP2H_PHCL0__SHIFT  EQU 004H ; Configurable Logic (CL0) Interrupt Priority Control MSB
EIP2H_PHCL0__LOW    EQU 000H ; CL0 interrupt priority MSB set to low.                 
EIP2H_PHCL0__HIGH   EQU 010H ; CL0 interrupt priority MSB set to high.                
                                                                                      
;------------------------------------------------------------------------------
; IE Enums (Interrupt Enable @ 0xA8)
;------------------------------------------------------------------------------
IE_EX0__BMASK      EQU 001H ; External Interrupt 0 Enable                       
IE_EX0__SHIFT      EQU 000H ; External Interrupt 0 Enable                       
IE_EX0__DISABLED   EQU 000H ; Disable external interrupt 0.                     
IE_EX0__ENABLED    EQU 001H ; Enable interrupt requests generated by the INT0   
                            ; input.                                            
                                                                                
IE_ET0__BMASK      EQU 002H ; Timer 0 Interrupt Enable                          
IE_ET0__SHIFT      EQU 001H ; Timer 0 Interrupt Enable                          
IE_ET0__DISABLED   EQU 000H ; Disable all Timer 0 interrupt.                    
IE_ET0__ENABLED    EQU 002H ; Enable interrupt requests generated by the TF0    
                            ; flag.                                             
                                                                                
IE_EX1__BMASK      EQU 004H ; External Interrupt 1 Enable                       
IE_EX1__SHIFT      EQU 002H ; External Interrupt 1 Enable                       
IE_EX1__DISABLED   EQU 000H ; Disable external interrupt 1.                     
IE_EX1__ENABLED    EQU 004H ; Enable interrupt requests generated by the INT1   
                            ; input.                                            
                                                                                
IE_ET1__BMASK      EQU 008H ; Timer 1 Interrupt Enable                          
IE_ET1__SHIFT      EQU 003H ; Timer 1 Interrupt Enable                          
IE_ET1__DISABLED   EQU 000H ; Disable all Timer 1 interrupt.                    
IE_ET1__ENABLED    EQU 008H ; Enable interrupt requests generated by the TF1    
                            ; flag.                                             
                                                                                
IE_ES0__BMASK      EQU 010H ; UART0 Interrupt Enable                            
IE_ES0__SHIFT      EQU 004H ; UART0 Interrupt Enable                            
IE_ES0__DISABLED   EQU 000H ; Disable UART0 interrupt.                          
IE_ES0__ENABLED    EQU 010H ; Enable UART0 interrupt.                           
                                                                                
IE_ET2__BMASK      EQU 020H ; Timer 2 Interrupt Enable                          
IE_ET2__SHIFT      EQU 005H ; Timer 2 Interrupt Enable                          
IE_ET2__DISABLED   EQU 000H ; Disable Timer 2 interrupt.                        
IE_ET2__ENABLED    EQU 020H ; Enable interrupt requests generated by the TF2L or
                            ; TF2H flags.                                       
                                                                                
IE_ESPI0__BMASK    EQU 040H ; SPI0 Interrupt Enable                             
IE_ESPI0__SHIFT    EQU 006H ; SPI0 Interrupt Enable                             
IE_ESPI0__DISABLED EQU 000H ; Disable all SPI0 interrupts.                      
IE_ESPI0__ENABLED  EQU 040H ; Enable interrupt requests generated by SPI0.      
                                                                                
IE_EA__BMASK       EQU 080H ; All Interrupts Enable                             
IE_EA__SHIFT       EQU 007H ; All Interrupts Enable                             
IE_EA__DISABLED    EQU 000H ; Disable all interrupt sources.                    
IE_EA__ENABLED     EQU 080H ; Enable each interrupt according to its individual 
                            ; mask setting.                                     
                                                                                
;------------------------------------------------------------------------------
; IP Enums (Interrupt Priority @ 0xB8)
;------------------------------------------------------------------------------
IP_PX0__BMASK   EQU 001H ; External Interrupt 0 Priority Control LSB                        
IP_PX0__SHIFT   EQU 000H ; External Interrupt 0 Priority Control LSB                        
IP_PX0__LOW     EQU 000H ; External Interrupt 0 priority LSB set to low.                    
IP_PX0__HIGH    EQU 001H ; External Interrupt 0 priority LSB set to high.                   
                                                                                            
IP_PT0__BMASK   EQU 002H ; Timer 0 Interrupt Priority Control LSB                           
IP_PT0__SHIFT   EQU 001H ; Timer 0 Interrupt Priority Control LSB                           
IP_PT0__LOW     EQU 000H ; Timer 0 interrupt priority LSB set to low.                       
IP_PT0__HIGH    EQU 002H ; Timer 0 interrupt priority LSB set to high.                      
                                                                                            
IP_PX1__BMASK   EQU 004H ; External Interrupt 1 Priority Control LSB                        
IP_PX1__SHIFT   EQU 002H ; External Interrupt 1 Priority Control LSB                        
IP_PX1__LOW     EQU 000H ; External Interrupt 1 priority LSB set to low.                    
IP_PX1__HIGH    EQU 004H ; External Interrupt 1 priority LSB set to high.                   
                                                                                            
IP_PT1__BMASK   EQU 008H ; Timer 1 Interrupt Priority Control LSB                           
IP_PT1__SHIFT   EQU 003H ; Timer 1 Interrupt Priority Control LSB                           
IP_PT1__LOW     EQU 000H ; Timer 1 interrupt priority LSB set to low.                       
IP_PT1__HIGH    EQU 008H ; Timer 1 interrupt priority LSB set to high.                      
                                                                                            
IP_PS0__BMASK   EQU 010H ; UART0 Interrupt Priority Control LSB                             
IP_PS0__SHIFT   EQU 004H ; UART0 Interrupt Priority Control LSB                             
IP_PS0__LOW     EQU 000H ; UART0 interrupt priority LSB set to low.                         
IP_PS0__HIGH    EQU 010H ; UART0 interrupt priority LSB set to high.                        
                                                                                            
IP_PT2__BMASK   EQU 020H ; Timer 2 Interrupt Priority Control LSB                           
IP_PT2__SHIFT   EQU 005H ; Timer 2 Interrupt Priority Control LSB                           
IP_PT2__LOW     EQU 000H ; Timer 2 interrupt priority LSB set to low.                       
IP_PT2__HIGH    EQU 020H ; Timer 2 interrupt priority LSB set to high.                      
                                                                                            
IP_PSPI0__BMASK EQU 040H ; Serial Peripheral Interface (SPI0) Interrupt Priority Control LSB
IP_PSPI0__SHIFT EQU 006H ; Serial Peripheral Interface (SPI0) Interrupt Priority Control LSB
IP_PSPI0__LOW   EQU 000H ; SPI0 interrupt priority LSB set to low.                          
IP_PSPI0__HIGH  EQU 040H ; SPI0 interrupt priority LSB set to high.                         
                                                                                            
;------------------------------------------------------------------------------
; IPH Enums (Interrupt Priority High @ 0xF2)
;------------------------------------------------------------------------------
IPH_PHX0__BMASK   EQU 001H ; External Interrupt 0 Priority Control MSB                        
IPH_PHX0__SHIFT   EQU 000H ; External Interrupt 0 Priority Control MSB                        
IPH_PHX0__LOW     EQU 000H ; External Interrupt 0 priority MSB set to low.                    
IPH_PHX0__HIGH    EQU 001H ; External Interrupt 0 priority MSB set to high.                   
                                                                                              
IPH_PHT0__BMASK   EQU 002H ; Timer 0 Interrupt Priority Control MSB                           
IPH_PHT0__SHIFT   EQU 001H ; Timer 0 Interrupt Priority Control MSB                           
IPH_PHT0__LOW     EQU 000H ; Timer 0 interrupt priority MSB set to low.                       
IPH_PHT0__HIGH    EQU 002H ; Timer 0 interrupt priority MSB set to high.                      
                                                                                              
IPH_PHX1__BMASK   EQU 004H ; External Interrupt 1 Priority Control MSB                        
IPH_PHX1__SHIFT   EQU 002H ; External Interrupt 1 Priority Control MSB                        
IPH_PHX1__LOW     EQU 000H ; External Interrupt 1 priority MSB set to low.                    
IPH_PHX1__HIGH    EQU 004H ; External Interrupt 1 priority MSB set to high.                   
                                                                                              
IPH_PHT1__BMASK   EQU 008H ; Timer 1 Interrupt Priority Control MSB                           
IPH_PHT1__SHIFT   EQU 003H ; Timer 1 Interrupt Priority Control MSB                           
IPH_PHT1__LOW     EQU 000H ; Timer 1 interrupt priority MSB set to low.                       
IPH_PHT1__HIGH    EQU 008H ; Timer 1 interrupt priority MSB set to high.                      
                                                                                              
IPH_PHS0__BMASK   EQU 010H ; UART0 Interrupt Priority Control MSB                             
IPH_PHS0__SHIFT   EQU 004H ; UART0 Interrupt Priority Control MSB                             
IPH_PHS0__LOW     EQU 000H ; UART0 interrupt priority MSB set to low.                         
IPH_PHS0__HIGH    EQU 010H ; UART0 interrupt priority MSB set to high.                        
                                                                                              
IPH_PHT2__BMASK   EQU 020H ; Timer 2 Interrupt Priority Control MSB                           
IPH_PHT2__SHIFT   EQU 005H ; Timer 2 Interrupt Priority Control MSB                           
IPH_PHT2__LOW     EQU 000H ; Timer 2 interrupt priority MSB set to low.                       
IPH_PHT2__HIGH    EQU 020H ; Timer 2 interrupt priority MSB set to high.                      
                                                                                              
IPH_PHSPI0__BMASK EQU 040H ; Serial Peripheral Interface (SPI0) Interrupt Priority Control MSB
IPH_PHSPI0__SHIFT EQU 006H ; Serial Peripheral Interface (SPI0) Interrupt Priority Control MSB
IPH_PHSPI0__LOW   EQU 000H ; SPI0 interrupt priority MSB set to low.                          
IPH_PHSPI0__HIGH  EQU 040H ; SPI0 interrupt priority MSB set to high.                         
                                                                                              
;------------------------------------------------------------------------------
; LFO0CN Enums (Low Frequency Oscillator Control @ 0xB1)
;------------------------------------------------------------------------------
LFO0CN_OSCLD__FMASK       EQU 003H ; Internal L-F Oscillator Divider Select           
LFO0CN_OSCLD__SHIFT       EQU 000H ; Internal L-F Oscillator Divider Select           
LFO0CN_OSCLD__DIVIDE_BY_8 EQU 000H ; Divide by 8 selected.                            
LFO0CN_OSCLD__DIVIDE_BY_4 EQU 001H ; Divide by 4 selected.                            
LFO0CN_OSCLD__DIVIDE_BY_2 EQU 002H ; Divide by 2 selected.                            
LFO0CN_OSCLD__DIVIDE_BY_1 EQU 003H ; Divide by 1 selected.                            
                                                                                      
LFO0CN_OSCLF__FMASK       EQU 03CH ; Internal L-F Oscillator Frequency Control        
LFO0CN_OSCLF__SHIFT       EQU 002H ; Internal L-F Oscillator Frequency Control        
                                                                                      
LFO0CN_OSCLRDY__BMASK     EQU 040H ; Internal L-F Oscillator Ready                    
LFO0CN_OSCLRDY__SHIFT     EQU 006H ; Internal L-F Oscillator Ready                    
LFO0CN_OSCLRDY__NOT_SET   EQU 000H ; Internal L-F Oscillator frequency not stabilized.
LFO0CN_OSCLRDY__SET       EQU 040H ; Internal L-F Oscillator frequency stabilized.    
                                                                                      
LFO0CN_OSCLEN__BMASK      EQU 080H ; Internal L-F Oscillator Enable                   
LFO0CN_OSCLEN__SHIFT      EQU 007H ; Internal L-F Oscillator Enable                   
LFO0CN_OSCLEN__DISABLED   EQU 000H ; Internal L-F Oscillator Disabled.                
LFO0CN_OSCLEN__ENABLED    EQU 080H ; Internal L-F Oscillator Enabled.                 
                                                                                      
;------------------------------------------------------------------------------
; PRTDRV Enums (Port Drive Strength @ 0xF6)
;------------------------------------------------------------------------------
PRTDRV_P0DRV__BMASK      EQU 001H ; Port 0 Drive Strength                  
PRTDRV_P0DRV__SHIFT      EQU 000H ; Port 0 Drive Strength                  
PRTDRV_P0DRV__LOW_DRIVE  EQU 000H ; All pins on P0 use low drive strength. 
PRTDRV_P0DRV__HIGH_DRIVE EQU 001H ; All pins on P0 use high drive strength.
                                                                           
PRTDRV_P1DRV__BMASK      EQU 002H ; Port 1 Drive Strength                  
PRTDRV_P1DRV__SHIFT      EQU 001H ; Port 1 Drive Strength                  
PRTDRV_P1DRV__LOW_DRIVE  EQU 000H ; All pins on P1 use low drive strength. 
PRTDRV_P1DRV__HIGH_DRIVE EQU 002H ; All pins on P1 use high drive strength.
                                                                           
PRTDRV_P2DRV__BMASK      EQU 004H ; Port 2 Drive Strength                  
PRTDRV_P2DRV__SHIFT      EQU 002H ; Port 2 Drive Strength                  
PRTDRV_P2DRV__LOW_DRIVE  EQU 000H ; All pins on P2 use low drive strength. 
PRTDRV_P2DRV__HIGH_DRIVE EQU 004H ; All pins on P2 use high drive strength.
                                                                           
PRTDRV_P3DRV__BMASK      EQU 008H ; Port 3 Drive Strength                  
PRTDRV_P3DRV__SHIFT      EQU 003H ; Port 3 Drive Strength                  
PRTDRV_P3DRV__LOW_DRIVE  EQU 000H ; All pins on P3 use low drive strength. 
PRTDRV_P3DRV__HIGH_DRIVE EQU 008H ; All pins on P3 use high drive strength.
                                                                           
;------------------------------------------------------------------------------
; XBR0 Enums (Port I/O Crossbar 0 @ 0xE1)
;------------------------------------------------------------------------------
XBR0_URT0E__BMASK     EQU 001H ; UART0 I/O Enable                                 
XBR0_URT0E__SHIFT     EQU 000H ; UART0 I/O Enable                                 
XBR0_URT0E__DISABLED  EQU 000H ; UART0 I/O unavailable at Port pin.               
XBR0_URT0E__ENABLED   EQU 001H ; UART0 TX0, RX0 routed to Port pins P0.4 and P0.5.
                                                                                  
XBR0_SPI0E__BMASK     EQU 002H ; SPI I/O Enable                                   
XBR0_SPI0E__SHIFT     EQU 001H ; SPI I/O Enable                                   
XBR0_SPI0E__DISABLED  EQU 000H ; SPI I/O unavailable at Port pins.                
XBR0_SPI0E__ENABLED   EQU 002H ; SPI I/O routed to Port pins. The SPI can be      
                               ; assigned either 3 or 4 GPIO pins.                
                                                                                  
XBR0_SMB0E__BMASK     EQU 004H ; SMB0 I/O Enable                                  
XBR0_SMB0E__SHIFT     EQU 002H ; SMB0 I/O Enable                                  
XBR0_SMB0E__DISABLED  EQU 000H ; SMBus 0 I/O unavailable at Port pins.            
XBR0_SMB0E__ENABLED   EQU 004H ; SMBus 0 I/O routed to Port pins.                 
                                                                                  
XBR0_CP0E__BMASK      EQU 008H ; Comparator0 Output Enable                        
XBR0_CP0E__SHIFT      EQU 003H ; Comparator0 Output Enable                        
XBR0_CP0E__DISABLED   EQU 000H ; CP0 unavailable at Port pin.                     
XBR0_CP0E__ENABLED    EQU 008H ; CP0 routed to Port pin.                          
                                                                                  
XBR0_CP0AE__BMASK     EQU 010H ; Comparator0 Asynchronous Output Enable           
XBR0_CP0AE__SHIFT     EQU 004H ; Comparator0 Asynchronous Output Enable           
XBR0_CP0AE__DISABLED  EQU 000H ; Asynchronous CP0 unavailable at Port pin.        
XBR0_CP0AE__ENABLED   EQU 010H ; Asynchronous CP0 routed to Port pin.             
                                                                                  
XBR0_CP1E__BMASK      EQU 020H ; Comparator1 Output Enable                        
XBR0_CP1E__SHIFT      EQU 005H ; Comparator1 Output Enable                        
XBR0_CP1E__DISABLED   EQU 000H ; CP1 unavailable at Port pin.                     
XBR0_CP1E__ENABLED    EQU 020H ; CP1 routed to Port pin.                          
                                                                                  
XBR0_CP1AE__BMASK     EQU 040H ; Comparator1 Asynchronous Output Enable           
XBR0_CP1AE__SHIFT     EQU 006H ; Comparator1 Asynchronous Output Enable           
XBR0_CP1AE__DISABLED  EQU 000H ; Asynchronous CP1 unavailable at Port pin.        
XBR0_CP1AE__ENABLED   EQU 040H ; Asynchronous CP1 routed to Port pin.             
                                                                                  
XBR0_SYSCKE__BMASK    EQU 080H ; SYSCLK Output Enable                             
XBR0_SYSCKE__SHIFT    EQU 007H ; SYSCLK Output Enable                             
XBR0_SYSCKE__DISABLED EQU 000H ; SYSCLK unavailable at Port pin.                  
XBR0_SYSCKE__ENABLED  EQU 080H ; SYSCLK output routed to Port pin.                
                                                                                  
;------------------------------------------------------------------------------
; XBR1 Enums (Port I/O Crossbar 1 @ 0xE2)
;------------------------------------------------------------------------------
XBR1_PCA0ME__FMASK        EQU 007H ; PCA Module I/O Enable                            
XBR1_PCA0ME__SHIFT        EQU 000H ; PCA Module I/O Enable                            
XBR1_PCA0ME__DISABLED     EQU 000H ; All PCA I/O unavailable at Port pins.            
XBR1_PCA0ME__CEX0         EQU 001H ; CEX0 routed to Port pin.                         
XBR1_PCA0ME__CEX0_TO_CEX1 EQU 002H ; CEX0, CEX1 routed to Port pins.                  
XBR1_PCA0ME__CEX0_TO_CEX2 EQU 003H ; CEX0, CEX1, CEX2 routed to Port pins.            
XBR1_PCA0ME__CEX0_TO_CEX3 EQU 004H ; CEX0, CEX1, CEX2, CEX3 routed to Port pins.      
XBR1_PCA0ME__CEX0_TO_CEX4 EQU 005H ; CEX0, CEX1, CEX2, CEX3, CEX4 routed to Port pins.
XBR1_PCA0ME__CEX0_TO_CEX5 EQU 006H ; CEX0, CEX1, CEX2, CEX3, CEX4, CEX5 routed to Port
                                   ; pins.                                            
                                                                                      
XBR1_ECIE__BMASK          EQU 008H ; PCA0 External Counter Input Enable               
XBR1_ECIE__SHIFT          EQU 003H ; PCA0 External Counter Input Enable               
XBR1_ECIE__DISABLED       EQU 000H ; ECI unavailable at Port pin.                     
XBR1_ECIE__ENABLED        EQU 008H ; ECI routed to Port pin.                          
                                                                                      
XBR1_T0E__BMASK           EQU 010H ; T0 Enable                                        
XBR1_T0E__SHIFT           EQU 004H ; T0 Enable                                        
XBR1_T0E__DISABLED        EQU 000H ; T0 unavailable at Port pin.                      
XBR1_T0E__ENABLED         EQU 010H ; T0 routed to Port pin.                           
                                                                                      
XBR1_T1E__BMASK           EQU 020H ; T1 Enable                                        
XBR1_T1E__SHIFT           EQU 005H ; T1 Enable                                        
XBR1_T1E__DISABLED        EQU 000H ; T1 unavailable at Port pin.                      
XBR1_T1E__ENABLED         EQU 020H ; T1 routed to Port pin.                           
                                                                                      
XBR1_T2E__BMASK           EQU 040H ; T2 Enable                                        
XBR1_T2E__SHIFT           EQU 006H ; T2 Enable                                        
XBR1_T2E__DISABLED        EQU 000H ; T2 unavailable at Port pin.                      
XBR1_T2E__ENABLED         EQU 040H ; T2 routed to Port pin.                           
                                                                                      
;------------------------------------------------------------------------------
; XBR2 Enums (Port I/O Crossbar 2 @ 0xE3)
;------------------------------------------------------------------------------
XBR2_URT1E__BMASK               EQU 001H ; UART1 I/O Enable                                
XBR2_URT1E__SHIFT               EQU 000H ; UART1 I/O Enable                                
XBR2_URT1E__DISABLED            EQU 000H ; UART1 I/O unavailable at Port pin.              
XBR2_URT1E__ENABLED             EQU 001H ; UART1 TX1 RX1 routed to Port pins.              
                                                                                           
XBR2_URT1RTSE__BMASK            EQU 002H ; UART1 RTS Output Enable                         
XBR2_URT1RTSE__SHIFT            EQU 001H ; UART1 RTS Output Enable                         
XBR2_URT1RTSE__DISABLED         EQU 000H ; UART1 RTS1 unavailable at Port pin.             
XBR2_URT1RTSE__ENABLED          EQU 002H ; UART1 RTS1 routed to Port pin.                  
                                                                                           
XBR2_URT1CTSE__BMASK            EQU 004H ; UART1 CTS Input Enable                          
XBR2_URT1CTSE__SHIFT            EQU 002H ; UART1 CTS Input Enable                          
XBR2_URT1CTSE__DISABLED         EQU 000H ; UART1 CTS1 unavailable at Port pin.             
XBR2_URT1CTSE__ENABLED          EQU 004H ; UART1 CTS1 routed to Port pin.                  
                                                                                           
XBR2_XBARE__BMASK               EQU 040H ; Crossbar Enable                                 
XBR2_XBARE__SHIFT               EQU 006H ; Crossbar Enable                                 
XBR2_XBARE__DISABLED            EQU 000H ; Crossbar disabled.                              
XBR2_XBARE__ENABLED             EQU 040H ; Crossbar enabled.                               
                                                                                           
XBR2_WEAKPUD__BMASK             EQU 080H ; Port I/O Weak Pullup Disable                    
XBR2_WEAKPUD__SHIFT             EQU 007H ; Port I/O Weak Pullup Disable                    
XBR2_WEAKPUD__PULL_UPS_ENABLED  EQU 000H ; Weak Pullups enabled (except for Ports whose I/O
                                         ; are configured for analog mode).                
XBR2_WEAKPUD__PULL_UPS_DISABLED EQU 080H ; Weak Pullups disabled.                          
                                                                                           
;------------------------------------------------------------------------------
; PCA0CPH0 Enums (PCA Channel 0 Capture Module High Byte @ 0xFC)
;------------------------------------------------------------------------------
PCA0CPH0_PCA0CPH0__FMASK EQU 0FFH ; PCA Channel 0 Capture Module High Byte
PCA0CPH0_PCA0CPH0__SHIFT EQU 000H ; PCA Channel 0 Capture Module High Byte
                                                                          
;------------------------------------------------------------------------------
; PCA0CPL0 Enums (PCA Channel 0 Capture Module Low Byte @ 0xFB)
;------------------------------------------------------------------------------
PCA0CPL0_PCA0CPL0__FMASK EQU 0FFH ; PCA Channel 0 Capture Module Low Byte
PCA0CPL0_PCA0CPL0__SHIFT EQU 000H ; PCA Channel 0 Capture Module Low Byte
                                                                         
;------------------------------------------------------------------------------
; PCA0CPM0 Enums (PCA Channel 0 Capture/Compare Mode @ 0xDA)
;------------------------------------------------------------------------------
PCA0CPM0_ECCF__BMASK    EQU 001H ; Channel 0 Capture/Compare Flag Interrupt Enable
PCA0CPM0_ECCF__SHIFT    EQU 000H ; Channel 0 Capture/Compare Flag Interrupt Enable
PCA0CPM0_ECCF__DISABLED EQU 000H ; Disable CCF0 interrupts.                       
PCA0CPM0_ECCF__ENABLED  EQU 001H ; Enable a Capture/Compare Flag interrupt request
                                 ; when CCF0 is set.                              
                                                                                  
PCA0CPM0_PWM__BMASK     EQU 002H ; Channel 0 Pulse Width Modulation Mode Enable   
PCA0CPM0_PWM__SHIFT     EQU 001H ; Channel 0 Pulse Width Modulation Mode Enable   
PCA0CPM0_PWM__DISABLED  EQU 000H ; Disable PWM function.                          
PCA0CPM0_PWM__ENABLED   EQU 002H ; Enable PWM function.                           
                                                                                  
PCA0CPM0_TOG__BMASK     EQU 004H ; Channel 0 Toggle Function Enable               
PCA0CPM0_TOG__SHIFT     EQU 002H ; Channel 0 Toggle Function Enable               
PCA0CPM0_TOG__DISABLED  EQU 000H ; Disable toggle function.                       
PCA0CPM0_TOG__ENABLED   EQU 004H ; Enable toggle function.                        
                                                                                  
PCA0CPM0_MAT__BMASK     EQU 008H ; Channel 0 Match Function Enable                
PCA0CPM0_MAT__SHIFT     EQU 003H ; Channel 0 Match Function Enable                
PCA0CPM0_MAT__DISABLED  EQU 000H ; Disable match function.                        
PCA0CPM0_MAT__ENABLED   EQU 008H ; Enable match function.                         
                                                                                  
PCA0CPM0_CAPN__BMASK    EQU 010H ; Channel 0 Capture Negative Function Enable     
PCA0CPM0_CAPN__SHIFT    EQU 004H ; Channel 0 Capture Negative Function Enable     
PCA0CPM0_CAPN__DISABLED EQU 000H ; Disable negative edge capture.                 
PCA0CPM0_CAPN__ENABLED  EQU 010H ; Enable negative edge capture.                  
                                                                                  
PCA0CPM0_CAPP__BMASK    EQU 020H ; Channel 0 Capture Positive Function Enable     
PCA0CPM0_CAPP__SHIFT    EQU 005H ; Channel 0 Capture Positive Function Enable     
PCA0CPM0_CAPP__DISABLED EQU 000H ; Disable positive edge capture.                 
PCA0CPM0_CAPP__ENABLED  EQU 020H ; Enable positive edge capture.                  
                                                                                  
PCA0CPM0_ECOM__BMASK    EQU 040H ; Channel 0 Comparator Function Enable           
PCA0CPM0_ECOM__SHIFT    EQU 006H ; Channel 0 Comparator Function Enable           
PCA0CPM0_ECOM__DISABLED EQU 000H ; Disable comparator function.                   
PCA0CPM0_ECOM__ENABLED  EQU 040H ; Enable comparator function.                    
                                                                                  
PCA0CPM0_PWM16__BMASK   EQU 080H ; Channel 0 16-bit Pulse Width Modulation Enable 
PCA0CPM0_PWM16__SHIFT   EQU 007H ; Channel 0 16-bit Pulse Width Modulation Enable 
PCA0CPM0_PWM16__8_BIT   EQU 000H ; 8 to 11-bit PWM selected.                      
PCA0CPM0_PWM16__16_BIT  EQU 080H ; 16-bit PWM selected.                           
                                                                                  
;------------------------------------------------------------------------------
; PCA0CPH1 Enums (PCA Channel 1 Capture Module High Byte @ 0xEA)
;------------------------------------------------------------------------------
PCA0CPH1_PCA0CPH1__FMASK EQU 0FFH ; PCA Channel 1 Capture Module High Byte
PCA0CPH1_PCA0CPH1__SHIFT EQU 000H ; PCA Channel 1 Capture Module High Byte
                                                                          
;------------------------------------------------------------------------------
; PCA0CPL1 Enums (PCA Channel 1 Capture Module Low Byte @ 0xE9)
;------------------------------------------------------------------------------
PCA0CPL1_PCA0CPL1__FMASK EQU 0FFH ; PCA Channel 1 Capture Module Low Byte
PCA0CPL1_PCA0CPL1__SHIFT EQU 000H ; PCA Channel 1 Capture Module Low Byte
                                                                         
;------------------------------------------------------------------------------
; PCA0CPM1 Enums (PCA Channel 1 Capture/Compare Mode @ 0xDB)
;------------------------------------------------------------------------------
PCA0CPM1_ECCF__BMASK    EQU 001H ; Channel 1 Capture/Compare Flag Interrupt Enable
PCA0CPM1_ECCF__SHIFT    EQU 000H ; Channel 1 Capture/Compare Flag Interrupt Enable
PCA0CPM1_ECCF__DISABLED EQU 000H ; Disable CCF1 interrupts.                       
PCA0CPM1_ECCF__ENABLED  EQU 001H ; Enable a Capture/Compare Flag interrupt request
                                 ; when CCF1 is set.                              
                                                                                  
PCA0CPM1_PWM__BMASK     EQU 002H ; Channel 1 Pulse Width Modulation Mode Enable   
PCA0CPM1_PWM__SHIFT     EQU 001H ; Channel 1 Pulse Width Modulation Mode Enable   
PCA0CPM1_PWM__DISABLED  EQU 000H ; Disable PWM function.                          
PCA0CPM1_PWM__ENABLED   EQU 002H ; Enable PWM function.                           
                                                                                  
PCA0CPM1_TOG__BMASK     EQU 004H ; Channel 1 Toggle Function Enable               
PCA0CPM1_TOG__SHIFT     EQU 002H ; Channel 1 Toggle Function Enable               
PCA0CPM1_TOG__DISABLED  EQU 000H ; Disable toggle function.                       
PCA0CPM1_TOG__ENABLED   EQU 004H ; Enable toggle function.                        
                                                                                  
PCA0CPM1_MAT__BMASK     EQU 008H ; Channel 1 Match Function Enable                
PCA0CPM1_MAT__SHIFT     EQU 003H ; Channel 1 Match Function Enable                
PCA0CPM1_MAT__DISABLED  EQU 000H ; Disable match function.                        
PCA0CPM1_MAT__ENABLED   EQU 008H ; Enable match function.                         
                                                                                  
PCA0CPM1_CAPN__BMASK    EQU 010H ; Channel 1 Capture Negative Function Enable     
PCA0CPM1_CAPN__SHIFT    EQU 004H ; Channel 1 Capture Negative Function Enable     
PCA0CPM1_CAPN__DISABLED EQU 000H ; Disable negative edge capture.                 
PCA0CPM1_CAPN__ENABLED  EQU 010H ; Enable negative edge capture.                  
                                                                                  
PCA0CPM1_CAPP__BMASK    EQU 020H ; Channel 1 Capture Positive Function Enable     
PCA0CPM1_CAPP__SHIFT    EQU 005H ; Channel 1 Capture Positive Function Enable     
PCA0CPM1_CAPP__DISABLED EQU 000H ; Disable positive edge capture.                 
PCA0CPM1_CAPP__ENABLED  EQU 020H ; Enable positive edge capture.                  
                                                                                  
PCA0CPM1_ECOM__BMASK    EQU 040H ; Channel 1 Comparator Function Enable           
PCA0CPM1_ECOM__SHIFT    EQU 006H ; Channel 1 Comparator Function Enable           
PCA0CPM1_ECOM__DISABLED EQU 000H ; Disable comparator function.                   
PCA0CPM1_ECOM__ENABLED  EQU 040H ; Enable comparator function.                    
                                                                                  
PCA0CPM1_PWM16__BMASK   EQU 080H ; Channel 1 16-bit Pulse Width Modulation Enable 
PCA0CPM1_PWM16__SHIFT   EQU 007H ; Channel 1 16-bit Pulse Width Modulation Enable 
PCA0CPM1_PWM16__8_BIT   EQU 000H ; 8 to 11-bit PWM selected.                      
PCA0CPM1_PWM16__16_BIT  EQU 080H ; 16-bit PWM selected.                           
                                                                                  
;------------------------------------------------------------------------------
; PCA0CPH2 Enums (PCA Channel 2 Capture Module High Byte @ 0xEC)
;------------------------------------------------------------------------------
PCA0CPH2_PCA0CPH2__FMASK EQU 0FFH ; PCA Channel 2 Capture Module High Byte
PCA0CPH2_PCA0CPH2__SHIFT EQU 000H ; PCA Channel 2 Capture Module High Byte
                                                                          
;------------------------------------------------------------------------------
; PCA0CPL2 Enums (PCA Channel 2 Capture Module Low Byte @ 0xEB)
;------------------------------------------------------------------------------
PCA0CPL2_PCA0CPL2__FMASK EQU 0FFH ; PCA Channel 2 Capture Module Low Byte
PCA0CPL2_PCA0CPL2__SHIFT EQU 000H ; PCA Channel 2 Capture Module Low Byte
                                                                         
;------------------------------------------------------------------------------
; PCA0CPM2 Enums (PCA Channel 2 Capture/Compare Mode @ 0xDC)
;------------------------------------------------------------------------------
PCA0CPM2_ECCF__BMASK    EQU 001H ; Channel 2 Capture/Compare Flag Interrupt Enable
PCA0CPM2_ECCF__SHIFT    EQU 000H ; Channel 2 Capture/Compare Flag Interrupt Enable
PCA0CPM2_ECCF__DISABLED EQU 000H ; Disable CCF2 interrupts.                       
PCA0CPM2_ECCF__ENABLED  EQU 001H ; Enable a Capture/Compare Flag interrupt request
                                 ; when CCF2 is set.                              
                                                                                  
PCA0CPM2_PWM__BMASK     EQU 002H ; Channel 2 Pulse Width Modulation Mode Enable   
PCA0CPM2_PWM__SHIFT     EQU 001H ; Channel 2 Pulse Width Modulation Mode Enable   
PCA0CPM2_PWM__DISABLED  EQU 000H ; Disable PWM function.                          
PCA0CPM2_PWM__ENABLED   EQU 002H ; Enable PWM function.                           
                                                                                  
PCA0CPM2_TOG__BMASK     EQU 004H ; Channel 2 Toggle Function Enable               
PCA0CPM2_TOG__SHIFT     EQU 002H ; Channel 2 Toggle Function Enable               
PCA0CPM2_TOG__DISABLED  EQU 000H ; Disable toggle function.                       
PCA0CPM2_TOG__ENABLED   EQU 004H ; Enable toggle function.                        
                                                                                  
PCA0CPM2_MAT__BMASK     EQU 008H ; Channel 2 Match Function Enable                
PCA0CPM2_MAT__SHIFT     EQU 003H ; Channel 2 Match Function Enable                
PCA0CPM2_MAT__DISABLED  EQU 000H ; Disable match function.                        
PCA0CPM2_MAT__ENABLED   EQU 008H ; Enable match function.                         
                                                                                  
PCA0CPM2_CAPN__BMASK    EQU 010H ; Channel 2 Capture Negative Function Enable     
PCA0CPM2_CAPN__SHIFT    EQU 004H ; Channel 2 Capture Negative Function Enable     
PCA0CPM2_CAPN__DISABLED EQU 000H ; Disable negative edge capture.                 
PCA0CPM2_CAPN__ENABLED  EQU 010H ; Enable negative edge capture.                  
                                                                                  
PCA0CPM2_CAPP__BMASK    EQU 020H ; Channel 2 Capture Positive Function Enable     
PCA0CPM2_CAPP__SHIFT    EQU 005H ; Channel 2 Capture Positive Function Enable     
PCA0CPM2_CAPP__DISABLED EQU 000H ; Disable positive edge capture.                 
PCA0CPM2_CAPP__ENABLED  EQU 020H ; Enable positive edge capture.                  
                                                                                  
PCA0CPM2_ECOM__BMASK    EQU 040H ; Channel 2 Comparator Function Enable           
PCA0CPM2_ECOM__SHIFT    EQU 006H ; Channel 2 Comparator Function Enable           
PCA0CPM2_ECOM__DISABLED EQU 000H ; Disable comparator function.                   
PCA0CPM2_ECOM__ENABLED  EQU 040H ; Enable comparator function.                    
                                                                                  
PCA0CPM2_PWM16__BMASK   EQU 080H ; Channel 2 16-bit Pulse Width Modulation Enable 
PCA0CPM2_PWM16__SHIFT   EQU 007H ; Channel 2 16-bit Pulse Width Modulation Enable 
PCA0CPM2_PWM16__8_BIT   EQU 000H ; 8 to 11-bit PWM selected.                      
PCA0CPM2_PWM16__16_BIT  EQU 080H ; 16-bit PWM selected.                           
                                                                                  
;------------------------------------------------------------------------------
; PCA0CPH3 Enums (PCA Channel 3 Capture Module High Byte @ 0xF5)
;------------------------------------------------------------------------------
PCA0CPH3_PCA0CPH3__FMASK EQU 0FFH ; PCA Channel 3 Capture Module High Byte
PCA0CPH3_PCA0CPH3__SHIFT EQU 000H ; PCA Channel 3 Capture Module High Byte
                                                                          
;------------------------------------------------------------------------------
; PCA0CPL3 Enums (PCA Channel 3 Capture Module Low Byte @ 0xF4)
;------------------------------------------------------------------------------
PCA0CPL3_PCA0CPL3__FMASK EQU 0FFH ; PCA Channel 3 Capture Module Low Byte
PCA0CPL3_PCA0CPL3__SHIFT EQU 000H ; PCA Channel 3 Capture Module Low Byte
                                                                         
;------------------------------------------------------------------------------
; PCA0CPM3 Enums (PCA Channel 3 Capture/Compare Mode @ 0xAE)
;------------------------------------------------------------------------------
PCA0CPM3_ECCF__BMASK    EQU 001H ; Channel 3 Capture/Compare Flag Interrupt Enable
PCA0CPM3_ECCF__SHIFT    EQU 000H ; Channel 3 Capture/Compare Flag Interrupt Enable
PCA0CPM3_ECCF__DISABLED EQU 000H ; Disable CCF3 interrupts.                       
PCA0CPM3_ECCF__ENABLED  EQU 001H ; Enable a Capture/Compare Flag interrupt request
                                 ; when CCF3 is set.                              
                                                                                  
PCA0CPM3_PWM__BMASK     EQU 002H ; Channel 3 Pulse Width Modulation Mode Enable   
PCA0CPM3_PWM__SHIFT     EQU 001H ; Channel 3 Pulse Width Modulation Mode Enable   
PCA0CPM3_PWM__DISABLED  EQU 000H ; Disable PWM function.                          
PCA0CPM3_PWM__ENABLED   EQU 002H ; Enable PWM function.                           
                                                                                  
PCA0CPM3_TOG__BMASK     EQU 004H ; Channel 3 Toggle Function Enable               
PCA0CPM3_TOG__SHIFT     EQU 002H ; Channel 3 Toggle Function Enable               
PCA0CPM3_TOG__DISABLED  EQU 000H ; Disable toggle function.                       
PCA0CPM3_TOG__ENABLED   EQU 004H ; Enable toggle function.                        
                                                                                  
PCA0CPM3_MAT__BMASK     EQU 008H ; Channel 3 Match Function Enable                
PCA0CPM3_MAT__SHIFT     EQU 003H ; Channel 3 Match Function Enable                
PCA0CPM3_MAT__DISABLED  EQU 000H ; Disable match function.                        
PCA0CPM3_MAT__ENABLED   EQU 008H ; Enable match function.                         
                                                                                  
PCA0CPM3_CAPN__BMASK    EQU 010H ; Channel 3 Capture Negative Function Enable     
PCA0CPM3_CAPN__SHIFT    EQU 004H ; Channel 3 Capture Negative Function Enable     
PCA0CPM3_CAPN__DISABLED EQU 000H ; Disable negative edge capture.                 
PCA0CPM3_CAPN__ENABLED  EQU 010H ; Enable negative edge capture.                  
                                                                                  
PCA0CPM3_CAPP__BMASK    EQU 020H ; Channel 3 Capture Positive Function Enable     
PCA0CPM3_CAPP__SHIFT    EQU 005H ; Channel 3 Capture Positive Function Enable     
PCA0CPM3_CAPP__DISABLED EQU 000H ; Disable positive edge capture.                 
PCA0CPM3_CAPP__ENABLED  EQU 020H ; Enable positive edge capture.                  
                                                                                  
PCA0CPM3_ECOM__BMASK    EQU 040H ; Channel 3 Comparator Function Enable           
PCA0CPM3_ECOM__SHIFT    EQU 006H ; Channel 3 Comparator Function Enable           
PCA0CPM3_ECOM__DISABLED EQU 000H ; Disable comparator function.                   
PCA0CPM3_ECOM__ENABLED  EQU 040H ; Enable comparator function.                    
                                                                                  
PCA0CPM3_PWM16__BMASK   EQU 080H ; Channel 3 16-bit Pulse Width Modulation Enable 
PCA0CPM3_PWM16__SHIFT   EQU 007H ; Channel 3 16-bit Pulse Width Modulation Enable 
PCA0CPM3_PWM16__8_BIT   EQU 000H ; 8 to 11-bit PWM selected.                      
PCA0CPM3_PWM16__16_BIT  EQU 080H ; 16-bit PWM selected.                           
                                                                                  
;------------------------------------------------------------------------------
; PCA0CPH4 Enums (PCA Channel 4 Capture Module High Byte @ 0x85)
;------------------------------------------------------------------------------
PCA0CPH4_PCA0CPH4__FMASK EQU 0FFH ; PCA Channel 4 Capture Module High Byte
PCA0CPH4_PCA0CPH4__SHIFT EQU 000H ; PCA Channel 4 Capture Module High Byte
                                                                          
;------------------------------------------------------------------------------
; PCA0CPL4 Enums (PCA Channel 4 Capture Module Low Byte @ 0x84)
;------------------------------------------------------------------------------
PCA0CPL4_PCA0CPL4__FMASK EQU 0FFH ; PCA Channel 4 Capture Module Low Byte
PCA0CPL4_PCA0CPL4__SHIFT EQU 000H ; PCA Channel 4 Capture Module Low Byte
                                                                         
;------------------------------------------------------------------------------
; PCA0CPM4 Enums (PCA Channel 4 Capture/Compare Mode @ 0xAF)
;------------------------------------------------------------------------------
PCA0CPM4_ECCF__BMASK    EQU 001H ; Channel 4 Capture/Compare Flag Interrupt Enable
PCA0CPM4_ECCF__SHIFT    EQU 000H ; Channel 4 Capture/Compare Flag Interrupt Enable
PCA0CPM4_ECCF__DISABLED EQU 000H ; Disable CCF4 interrupts.                       
PCA0CPM4_ECCF__ENABLED  EQU 001H ; Enable a Capture/Compare Flag interrupt request
                                 ; when CCF4 is set.                              
                                                                                  
PCA0CPM4_PWM__BMASK     EQU 002H ; Channel 4 Pulse Width Modulation Mode Enable   
PCA0CPM4_PWM__SHIFT     EQU 001H ; Channel 4 Pulse Width Modulation Mode Enable   
PCA0CPM4_PWM__DISABLED  EQU 000H ; Disable PWM function.                          
PCA0CPM4_PWM__ENABLED   EQU 002H ; Enable PWM function.                           
                                                                                  
PCA0CPM4_TOG__BMASK     EQU 004H ; Channel 4 Toggle Function Enable               
PCA0CPM4_TOG__SHIFT     EQU 002H ; Channel 4 Toggle Function Enable               
PCA0CPM4_TOG__DISABLED  EQU 000H ; Disable toggle function.                       
PCA0CPM4_TOG__ENABLED   EQU 004H ; Enable toggle function.                        
                                                                                  
PCA0CPM4_MAT__BMASK     EQU 008H ; Channel 4 Match Function Enable                
PCA0CPM4_MAT__SHIFT     EQU 003H ; Channel 4 Match Function Enable                
PCA0CPM4_MAT__DISABLED  EQU 000H ; Disable match function.                        
PCA0CPM4_MAT__ENABLED   EQU 008H ; Enable match function.                         
                                                                                  
PCA0CPM4_CAPN__BMASK    EQU 010H ; Channel 4 Capture Negative Function Enable     
PCA0CPM4_CAPN__SHIFT    EQU 004H ; Channel 4 Capture Negative Function Enable     
PCA0CPM4_CAPN__DISABLED EQU 000H ; Disable negative edge capture.                 
PCA0CPM4_CAPN__ENABLED  EQU 010H ; Enable negative edge capture.                  
                                                                                  
PCA0CPM4_CAPP__BMASK    EQU 020H ; Channel 4 Capture Positive Function Enable     
PCA0CPM4_CAPP__SHIFT    EQU 005H ; Channel 4 Capture Positive Function Enable     
PCA0CPM4_CAPP__DISABLED EQU 000H ; Disable positive edge capture.                 
PCA0CPM4_CAPP__ENABLED  EQU 020H ; Enable positive edge capture.                  
                                                                                  
PCA0CPM4_ECOM__BMASK    EQU 040H ; Channel 4 Comparator Function Enable           
PCA0CPM4_ECOM__SHIFT    EQU 006H ; Channel 4 Comparator Function Enable           
PCA0CPM4_ECOM__DISABLED EQU 000H ; Disable comparator function.                   
PCA0CPM4_ECOM__ENABLED  EQU 040H ; Enable comparator function.                    
                                                                                  
PCA0CPM4_PWM16__BMASK   EQU 080H ; Channel 4 16-bit Pulse Width Modulation Enable 
PCA0CPM4_PWM16__SHIFT   EQU 007H ; Channel 4 16-bit Pulse Width Modulation Enable 
PCA0CPM4_PWM16__8_BIT   EQU 000H ; 8 to 11-bit PWM selected.                      
PCA0CPM4_PWM16__16_BIT  EQU 080H ; 16-bit PWM selected.                           
                                                                                  
;------------------------------------------------------------------------------
; PCA0CPH5 Enums (PCA Channel 5 Capture Module High Byte @ 0xDE)
;------------------------------------------------------------------------------
PCA0CPH5_PCA0CPH5__FMASK EQU 0FFH ; PCA Channel 5 Capture Module High Byte
PCA0CPH5_PCA0CPH5__SHIFT EQU 000H ; PCA Channel 5 Capture Module High Byte
                                                                          
;------------------------------------------------------------------------------
; PCA0CPL5 Enums (PCA Channel 5 Capture Module Low Byte @ 0xDD)
;------------------------------------------------------------------------------
PCA0CPL5_PCA0CPL5__FMASK EQU 0FFH ; PCA Channel 5 Capture Module Low Byte
PCA0CPL5_PCA0CPL5__SHIFT EQU 000H ; PCA Channel 5 Capture Module Low Byte
                                                                         
;------------------------------------------------------------------------------
; PCA0CPM5 Enums (PCA Channel 5 Capture/Compare Mode @ 0xCC)
;------------------------------------------------------------------------------
PCA0CPM5_ECCF__BMASK    EQU 001H ; Channel 5 Capture/Compare Flag Interrupt Enable
PCA0CPM5_ECCF__SHIFT    EQU 000H ; Channel 5 Capture/Compare Flag Interrupt Enable
PCA0CPM5_ECCF__DISABLED EQU 000H ; Disable CCF5 interrupts.                       
PCA0CPM5_ECCF__ENABLED  EQU 001H ; Enable a Capture/Compare Flag interrupt request
                                 ; when CCF5 is set.                              
                                                                                  
PCA0CPM5_PWM__BMASK     EQU 002H ; Channel 5 Pulse Width Modulation Mode Enable   
PCA0CPM5_PWM__SHIFT     EQU 001H ; Channel 5 Pulse Width Modulation Mode Enable   
PCA0CPM5_PWM__DISABLED  EQU 000H ; Disable PWM function.                          
PCA0CPM5_PWM__ENABLED   EQU 002H ; Enable PWM function.                           
                                                                                  
PCA0CPM5_TOG__BMASK     EQU 004H ; Channel 5 Toggle Function Enable               
PCA0CPM5_TOG__SHIFT     EQU 002H ; Channel 5 Toggle Function Enable               
PCA0CPM5_TOG__DISABLED  EQU 000H ; Disable toggle function.                       
PCA0CPM5_TOG__ENABLED   EQU 004H ; Enable toggle function.                        
                                                                                  
PCA0CPM5_MAT__BMASK     EQU 008H ; Channel 5 Match Function Enable                
PCA0CPM5_MAT__SHIFT     EQU 003H ; Channel 5 Match Function Enable                
PCA0CPM5_MAT__DISABLED  EQU 000H ; Disable match function.                        
PCA0CPM5_MAT__ENABLED   EQU 008H ; Enable match function.                         
                                                                                  
PCA0CPM5_CAPN__BMASK    EQU 010H ; Channel 5 Capture Negative Function Enable     
PCA0CPM5_CAPN__SHIFT    EQU 004H ; Channel 5 Capture Negative Function Enable     
PCA0CPM5_CAPN__DISABLED EQU 000H ; Disable negative edge capture.                 
PCA0CPM5_CAPN__ENABLED  EQU 010H ; Enable negative edge capture.                  
                                                                                  
PCA0CPM5_CAPP__BMASK    EQU 020H ; Channel 5 Capture Positive Function Enable     
PCA0CPM5_CAPP__SHIFT    EQU 005H ; Channel 5 Capture Positive Function Enable     
PCA0CPM5_CAPP__DISABLED EQU 000H ; Disable positive edge capture.                 
PCA0CPM5_CAPP__ENABLED  EQU 020H ; Enable positive edge capture.                  
                                                                                  
PCA0CPM5_ECOM__BMASK    EQU 040H ; Channel 5 Comparator Function Enable           
PCA0CPM5_ECOM__SHIFT    EQU 006H ; Channel 5 Comparator Function Enable           
PCA0CPM5_ECOM__DISABLED EQU 000H ; Disable comparator function.                   
PCA0CPM5_ECOM__ENABLED  EQU 040H ; Enable comparator function.                    
                                                                                  
PCA0CPM5_PWM16__BMASK   EQU 080H ; Channel 5 16-bit Pulse Width Modulation Enable 
PCA0CPM5_PWM16__SHIFT   EQU 007H ; Channel 5 16-bit Pulse Width Modulation Enable 
PCA0CPM5_PWM16__8_BIT   EQU 000H ; 8 to 11-bit PWM selected.                      
PCA0CPM5_PWM16__16_BIT  EQU 080H ; 16-bit PWM selected.                           
                                                                                  
;------------------------------------------------------------------------------
; PCA0CENT Enums (PCA Center Alignment Enable @ 0x9E)
;------------------------------------------------------------------------------
PCA0CENT_CEX0CEN__BMASK  EQU 001H ; CEX0 Center Alignment Enable
PCA0CENT_CEX0CEN__SHIFT  EQU 000H ; CEX0 Center Alignment Enable
PCA0CENT_CEX0CEN__EDGE   EQU 000H ; Edge-aligned.               
PCA0CENT_CEX0CEN__CENTER EQU 001H ; Center-aligned.             
                                                                
PCA0CENT_CEX1CEN__BMASK  EQU 002H ; CEX1 Center Alignment Enable
PCA0CENT_CEX1CEN__SHIFT  EQU 001H ; CEX1 Center Alignment Enable
PCA0CENT_CEX1CEN__EDGE   EQU 000H ; Edge-aligned.               
PCA0CENT_CEX1CEN__CENTER EQU 002H ; Center-aligned.             
                                                                
PCA0CENT_CEX2CEN__BMASK  EQU 004H ; CEX2 Center Alignment Enable
PCA0CENT_CEX2CEN__SHIFT  EQU 002H ; CEX2 Center Alignment Enable
PCA0CENT_CEX2CEN__EDGE   EQU 000H ; Edge-aligned.               
PCA0CENT_CEX2CEN__CENTER EQU 004H ; Center-aligned.             
                                                                
PCA0CENT_CEX3CEN__BMASK  EQU 008H ; CEX3 Center Alignment Enable
PCA0CENT_CEX3CEN__SHIFT  EQU 003H ; CEX3 Center Alignment Enable
PCA0CENT_CEX3CEN__EDGE   EQU 000H ; Edge-aligned.               
PCA0CENT_CEX3CEN__CENTER EQU 008H ; Center-aligned.             
                                                                
PCA0CENT_CEX4CEN__BMASK  EQU 010H ; CEX4 Center Alignment Enable
PCA0CENT_CEX4CEN__SHIFT  EQU 004H ; CEX4 Center Alignment Enable
PCA0CENT_CEX4CEN__EDGE   EQU 000H ; Edge-aligned.               
PCA0CENT_CEX4CEN__CENTER EQU 010H ; Center-aligned.             
                                                                
PCA0CENT_CEX5CEN__BMASK  EQU 020H ; CEX5 Center Alignment Enable
PCA0CENT_CEX5CEN__SHIFT  EQU 005H ; CEX5 Center Alignment Enable
PCA0CENT_CEX5CEN__EDGE   EQU 000H ; Edge-aligned.               
PCA0CENT_CEX5CEN__CENTER EQU 020H ; Center-aligned.             
                                                                
;------------------------------------------------------------------------------
; PCA0CLR Enums (PCA Comparator Clear Control @ 0x9C)
;------------------------------------------------------------------------------
PCA0CLR_CPCE0__BMASK    EQU 001H ; Comparator Clear Enable for CEX0                  
PCA0CLR_CPCE0__SHIFT    EQU 000H ; Comparator Clear Enable for CEX0                  
PCA0CLR_CPCE0__DISABLED EQU 000H ; Disable the comparator clear function on PCA      
                                 ; channel 0.                                        
PCA0CLR_CPCE0__ENABLED  EQU 001H ; Enable the comparator clear function on PCA       
                                 ; channel 0.                                        
                                                                                     
PCA0CLR_CPCE1__BMASK    EQU 002H ; Comparator Clear Enable for CEX1                  
PCA0CLR_CPCE1__SHIFT    EQU 001H ; Comparator Clear Enable for CEX1                  
PCA0CLR_CPCE1__DISABLED EQU 000H ; Disable the comparator clear function on PCA      
                                 ; channel 1.                                        
PCA0CLR_CPCE1__ENABLED  EQU 002H ; Enable the comparator clear function on PCA       
                                 ; channel 1.                                        
                                                                                     
PCA0CLR_CPCE2__BMASK    EQU 004H ; Comparator Clear Enable for CEX2                  
PCA0CLR_CPCE2__SHIFT    EQU 002H ; Comparator Clear Enable for CEX2                  
PCA0CLR_CPCE2__DISABLED EQU 000H ; Disable the comparator clear function on PCA      
                                 ; channel 2.                                        
PCA0CLR_CPCE2__ENABLED  EQU 004H ; Enable the comparator clear function on PCA       
                                 ; channel 2.                                        
                                                                                     
PCA0CLR_CPCE3__BMASK    EQU 008H ; Comparator Clear Enable for CEX3                  
PCA0CLR_CPCE3__SHIFT    EQU 003H ; Comparator Clear Enable for CEX3                  
PCA0CLR_CPCE3__DISABLED EQU 000H ; Disable the comparator clear function on PCA      
                                 ; channel 3.                                        
PCA0CLR_CPCE3__ENABLED  EQU 008H ; Enable the comparator clear function on PCA       
                                 ; channel 3.                                        
                                                                                     
PCA0CLR_CPCE4__BMASK    EQU 010H ; Comparator Clear Enable for CEX4                  
PCA0CLR_CPCE4__SHIFT    EQU 004H ; Comparator Clear Enable for CEX4                  
PCA0CLR_CPCE4__DISABLED EQU 000H ; Disable the comparator clear function on PCA      
                                 ; channel 4.                                        
PCA0CLR_CPCE4__ENABLED  EQU 010H ; Enable the comparator clear function on PCA       
                                 ; channel 4.                                        
                                                                                     
PCA0CLR_CPCE5__BMASK    EQU 020H ; Comparator Clear Enable for CEX5                  
PCA0CLR_CPCE5__SHIFT    EQU 005H ; Comparator Clear Enable for CEX5                  
PCA0CLR_CPCE5__DISABLED EQU 000H ; Disable the comparator clear function on PCA      
                                 ; channel 5.                                        
PCA0CLR_CPCE5__ENABLED  EQU 020H ; Enable the comparator clear function on PCA       
                                 ; channel 5.                                        
                                                                                     
PCA0CLR_CPCSEL__BMASK   EQU 040H ; Comparator Clear Select                           
PCA0CLR_CPCSEL__SHIFT   EQU 006H ; Comparator Clear Select                           
PCA0CLR_CPCSEL__CMP_0   EQU 000H ; Comparator 0 will be used for the comparator clear
                                 ; function.                                         
PCA0CLR_CPCSEL__CMP_1   EQU 040H ; Comparator 1 will be used for the comparator clear
                                 ; function.                                         
                                                                                     
PCA0CLR_CPCPOL__BMASK   EQU 080H ; Comparator Clear Polarity                         
PCA0CLR_CPCPOL__SHIFT   EQU 007H ; Comparator Clear Polarity                         
PCA0CLR_CPCPOL__LOW     EQU 000H ; PCA channel(s) will be cleared when comparator    
                                 ; result goes logic low.                            
PCA0CLR_CPCPOL__HIGH    EQU 080H ; PCA channel(s) will be cleared when comparator    
                                 ; result goes logic high.                           
                                                                                     
;------------------------------------------------------------------------------
; PCA0CN0 Enums (PCA Control @ 0xD8)
;------------------------------------------------------------------------------
PCA0CN0_CCF0__BMASK   EQU 001H ; PCA Module 0 Capture/Compare Flag             
PCA0CN0_CCF0__SHIFT   EQU 000H ; PCA Module 0 Capture/Compare Flag             
PCA0CN0_CCF0__NOT_SET EQU 000H ; A match or capture did not occur on channel 0.
PCA0CN0_CCF0__SET     EQU 001H ; A match or capture occurred on channel 0.     
                                                                               
PCA0CN0_CCF1__BMASK   EQU 002H ; PCA Module 1 Capture/Compare Flag             
PCA0CN0_CCF1__SHIFT   EQU 001H ; PCA Module 1 Capture/Compare Flag             
PCA0CN0_CCF1__NOT_SET EQU 000H ; A match or capture did not occur on channel 1.
PCA0CN0_CCF1__SET     EQU 002H ; A match or capture occurred on channel 1.     
                                                                               
PCA0CN0_CCF2__BMASK   EQU 004H ; PCA Module 2 Capture/Compare Flag             
PCA0CN0_CCF2__SHIFT   EQU 002H ; PCA Module 2 Capture/Compare Flag             
PCA0CN0_CCF2__NOT_SET EQU 000H ; A match or capture did not occur on channel 2.
PCA0CN0_CCF2__SET     EQU 004H ; A match or capture occurred on channel 2.     
                                                                               
PCA0CN0_CCF3__BMASK   EQU 008H ; PCA Module 3 Capture/Compare Flag             
PCA0CN0_CCF3__SHIFT   EQU 003H ; PCA Module 3 Capture/Compare Flag             
PCA0CN0_CCF3__NOT_SET EQU 000H ; A match or capture did not occur on channel 3.
PCA0CN0_CCF3__SET     EQU 008H ; A match or capture occurred on channel 3.     
                                                                               
PCA0CN0_CCF4__BMASK   EQU 010H ; PCA Module 4 Capture/Compare Flag             
PCA0CN0_CCF4__SHIFT   EQU 004H ; PCA Module 4 Capture/Compare Flag             
PCA0CN0_CCF4__NOT_SET EQU 000H ; A match or capture did not occur on channel 4.
PCA0CN0_CCF4__SET     EQU 010H ; A match or capture occurred on channel 4.     
                                                                               
PCA0CN0_CCF5__BMASK   EQU 020H ; PCA Module 5 Capture/Compare Flag             
PCA0CN0_CCF5__SHIFT   EQU 005H ; PCA Module 5 Capture/Compare Flag             
PCA0CN0_CCF5__NOT_SET EQU 000H ; A match or capture did not occur on channel 5.
PCA0CN0_CCF5__SET     EQU 020H ; A match or capture occurred on channel 5.     
                                                                               
PCA0CN0_CR__BMASK     EQU 040H ; PCA Counter/Timer Run Control                 
PCA0CN0_CR__SHIFT     EQU 006H ; PCA Counter/Timer Run Control                 
PCA0CN0_CR__STOP      EQU 000H ; Stop the PCA Counter/Timer.                   
PCA0CN0_CR__RUN       EQU 040H ; Start the PCA Counter/Timer running.          
                                                                               
PCA0CN0_CF__BMASK     EQU 080H ; PCA Counter/Timer Overflow Flag               
PCA0CN0_CF__SHIFT     EQU 007H ; PCA Counter/Timer Overflow Flag               
PCA0CN0_CF__NOT_SET   EQU 000H ; The PCA counter/timer did not overflow.       
PCA0CN0_CF__SET       EQU 080H ; The PCA counter/timer overflowed.             
                                                                               
;------------------------------------------------------------------------------
; PCA0H Enums (PCA Counter/Timer High Byte @ 0xFA)
;------------------------------------------------------------------------------
PCA0H_PCA0H__FMASK EQU 0FFH ; PCA Counter/Timer High Byte
PCA0H_PCA0H__SHIFT EQU 000H ; PCA Counter/Timer High Byte
                                                         
;------------------------------------------------------------------------------
; PCA0L Enums (PCA Counter/Timer Low Byte @ 0xF9)
;------------------------------------------------------------------------------
PCA0L_PCA0L__FMASK EQU 0FFH ; PCA Counter/Timer Low Byte
PCA0L_PCA0L__SHIFT EQU 000H ; PCA Counter/Timer Low Byte
                                                        
;------------------------------------------------------------------------------
; PCA0MD Enums (PCA Mode @ 0xD9)
;------------------------------------------------------------------------------
PCA0MD_ECF__BMASK            EQU 001H ; PCA Counter/Timer Overflow Interrupt Enable       
PCA0MD_ECF__SHIFT            EQU 000H ; PCA Counter/Timer Overflow Interrupt Enable       
PCA0MD_ECF__OVF_INT_DISABLED EQU 000H ; Disable the CF interrupt.                         
PCA0MD_ECF__OVF_INT_ENABLED  EQU 001H ; Enable a PCA Counter/Timer Overflow interrupt     
                                      ; request when CF is set.                           
                                                                                          
PCA0MD_CPS__FMASK            EQU 00EH ; PCA Counter/Timer Pulse Select                    
PCA0MD_CPS__SHIFT            EQU 001H ; PCA Counter/Timer Pulse Select                    
PCA0MD_CPS__SYSCLK_DIV_12    EQU 000H ; System clock divided by 12.                       
PCA0MD_CPS__SYSCLK_DIV_4     EQU 002H ; System clock divided by 4.                        
PCA0MD_CPS__T0_OVERFLOW      EQU 004H ; Timer 0 overflow.                                 
PCA0MD_CPS__ECI              EQU 006H ; High-to-low transitions on ECI (max rate = system 
                                      ; clock divided by 4).                              
PCA0MD_CPS__SYSCLK           EQU 008H ; System clock.                                     
PCA0MD_CPS__EXTOSC_DIV_8     EQU 00AH ; External clock divided by 8 (synchronized with the
                                      ; system clock).                                    
PCA0MD_CPS__LFOSC_DIV_8      EQU 00CH ; Low frequency oscillator divided by 8.            
                                                                                          
PCA0MD_CIDL__BMASK           EQU 080H ; PCA Counter/Timer Idle Control                    
PCA0MD_CIDL__SHIFT           EQU 007H ; PCA Counter/Timer Idle Control                    
PCA0MD_CIDL__NORMAL          EQU 000H ; PCA continues to function normally while the      
                                      ; system controller is in Idle Mode.                
PCA0MD_CIDL__SUSPEND         EQU 080H ; PCA operation is suspended while the system       
                                      ; controller is in Idle Mode.                       
                                                                                          
;------------------------------------------------------------------------------
; PCA0POL Enums (PCA Output Polarity @ 0x96)
;------------------------------------------------------------------------------
PCA0POL_CEX0POL__BMASK   EQU 001H ; CEX0 Output Polarity 
PCA0POL_CEX0POL__SHIFT   EQU 000H ; CEX0 Output Polarity 
PCA0POL_CEX0POL__DEFAULT EQU 000H ; Use default polarity.
PCA0POL_CEX0POL__INVERT  EQU 001H ; Invert polarity.     
                                                         
PCA0POL_CEX1POL__BMASK   EQU 002H ; CEX1 Output Polarity 
PCA0POL_CEX1POL__SHIFT   EQU 001H ; CEX1 Output Polarity 
PCA0POL_CEX1POL__DEFAULT EQU 000H ; Use default polarity.
PCA0POL_CEX1POL__INVERT  EQU 002H ; Invert polarity.     
                                                         
PCA0POL_CEX2POL__BMASK   EQU 004H ; CEX2 Output Polarity 
PCA0POL_CEX2POL__SHIFT   EQU 002H ; CEX2 Output Polarity 
PCA0POL_CEX2POL__DEFAULT EQU 000H ; Use default polarity.
PCA0POL_CEX2POL__INVERT  EQU 004H ; Invert polarity.     
                                                         
PCA0POL_CEX3POL__BMASK   EQU 008H ; CEX3 Output Polarity 
PCA0POL_CEX3POL__SHIFT   EQU 003H ; CEX3 Output Polarity 
PCA0POL_CEX3POL__DEFAULT EQU 000H ; Use default polarity.
PCA0POL_CEX3POL__INVERT  EQU 008H ; Invert polarity.     
                                                         
PCA0POL_CEX4POL__BMASK   EQU 010H ; CEX4 Output Polarity 
PCA0POL_CEX4POL__SHIFT   EQU 004H ; CEX4 Output Polarity 
PCA0POL_CEX4POL__DEFAULT EQU 000H ; Use default polarity.
PCA0POL_CEX4POL__INVERT  EQU 010H ; Invert polarity.     
                                                         
PCA0POL_CEX5POL__BMASK   EQU 020H ; CEX5 Output Polarity 
PCA0POL_CEX5POL__SHIFT   EQU 005H ; CEX5 Output Polarity 
PCA0POL_CEX5POL__DEFAULT EQU 000H ; Use default polarity.
PCA0POL_CEX5POL__INVERT  EQU 020H ; Invert polarity.     
                                                         
;------------------------------------------------------------------------------
; PCA0PWM Enums (PCA PWM Configuration @ 0xF7)
;------------------------------------------------------------------------------
PCA0PWM_CLSEL__FMASK             EQU 007H ; Cycle Length Select                              
PCA0PWM_CLSEL__SHIFT             EQU 000H ; Cycle Length Select                              
PCA0PWM_CLSEL__8_BITS            EQU 000H ; 8 bits.                                          
PCA0PWM_CLSEL__9_BITS            EQU 001H ; 9 bits.                                          
PCA0PWM_CLSEL__10_BITS           EQU 002H ; 10 bits.                                         
PCA0PWM_CLSEL__11_BITS           EQU 003H ; 11 bits.                                         
                                                                                             
PCA0PWM_COVF__BMASK              EQU 020H ; Cycle Overflow Flag                              
PCA0PWM_COVF__SHIFT              EQU 005H ; Cycle Overflow Flag                              
PCA0PWM_COVF__NO_OVERFLOW        EQU 000H ; No overflow has occurred since the last time this
                                          ; bit was cleared.                                 
PCA0PWM_COVF__OVERFLOW           EQU 020H ; An overflow has occurred since the last time this
                                          ; bit was cleared.                                 
                                                                                             
PCA0PWM_ECOV__BMASK              EQU 040H ; Cycle Overflow Interrupt Enable                  
PCA0PWM_ECOV__SHIFT              EQU 006H ; Cycle Overflow Interrupt Enable                  
PCA0PWM_ECOV__COVF_MASK_DISABLED EQU 000H ; COVF will not generate PCA interrupts.           
PCA0PWM_ECOV__COVF_MASK_ENABLED  EQU 040H ; A PCA interrupt will be generated when COVF is   
                                          ; set.                                             
                                                                                             
PCA0PWM_ARSEL__BMASK             EQU 080H ; Auto-Reload Register Select                      
PCA0PWM_ARSEL__SHIFT             EQU 007H ; Auto-Reload Register Select                      
PCA0PWM_ARSEL__CAPTURE_COMPARE   EQU 000H ; Read/Write Capture/Compare Registers at PCA0CPHn 
                                          ; and PCA0CPLn.                                    
PCA0PWM_ARSEL__AUTORELOAD        EQU 080H ; Read/Write Auto-Reload Registers at PCA0CPHn and 
                                          ; PCA0CPLn.                                        
                                                                                             
;------------------------------------------------------------------------------
; PCON0 Enums (Power Control @ 0x87)
;------------------------------------------------------------------------------
PCON0_IDLE__BMASK  EQU 001H ; Idle Mode Select                                
PCON0_IDLE__SHIFT  EQU 000H ; Idle Mode Select                                
PCON0_IDLE__NORMAL EQU 000H ; Idle mode not activated.                        
PCON0_IDLE__IDLE   EQU 001H ; CPU goes into Idle mode (shuts off clock to CPU,
                            ; but clocks to enabled peripherals are still     
                            ; active).                                        
                                                                              
PCON0_STOP__BMASK  EQU 002H ; Stop Mode Select                                
PCON0_STOP__SHIFT  EQU 001H ; Stop Mode Select                                
PCON0_STOP__NORMAL EQU 000H ; Stop mode not activated.                        
PCON0_STOP__STOP   EQU 002H ; CPU goes into Stop mode (internal oscillator    
                            ; stopped).                                       
                                                                              
PCON0_GF0__BMASK   EQU 004H ; General Purpose Flag 0                          
PCON0_GF0__SHIFT   EQU 002H ; General Purpose Flag 0                          
PCON0_GF0__NOT_SET EQU 000H ; The GF0 flag is not set. Clear the GF0 flag.    
PCON0_GF0__SET     EQU 004H ; The GF0 flag is set. Set the GF0 flag.          
                                                                              
PCON0_GF1__BMASK   EQU 008H ; General Purpose Flag 1                          
PCON0_GF1__SHIFT   EQU 003H ; General Purpose Flag 1                          
PCON0_GF1__NOT_SET EQU 000H ; The GF1 flag is not set. Clear the GF1 flag.    
PCON0_GF1__SET     EQU 008H ; The GF1 flag is set. Set the GF1 flag.          
                                                                              
PCON0_GF2__BMASK   EQU 010H ; General Purpose Flag 2                          
PCON0_GF2__SHIFT   EQU 004H ; General Purpose Flag 2                          
PCON0_GF2__NOT_SET EQU 000H ; The GF2 flag is not set. Clear the GF2 flag.    
PCON0_GF2__SET     EQU 010H ; The GF2 flag is set. Set the GF2 flag.          
                                                                              
PCON0_GF3__BMASK   EQU 020H ; General Purpose Flag 3                          
PCON0_GF3__SHIFT   EQU 005H ; General Purpose Flag 3                          
PCON0_GF3__NOT_SET EQU 000H ; The GF3 flag is not set. Clear the GF3 flag.    
PCON0_GF3__SET     EQU 020H ; The GF3 flag is set. Set the GF3 flag.          
                                                                              
PCON0_GF4__BMASK   EQU 040H ; General Purpose Flag 4                          
PCON0_GF4__SHIFT   EQU 006H ; General Purpose Flag 4                          
PCON0_GF4__NOT_SET EQU 000H ; The GF4 flag is not set. Clear the GF4 flag.    
PCON0_GF4__SET     EQU 040H ; The GF4 flag is set. Set the GF4 flag.          
                                                                              
PCON0_GF5__BMASK   EQU 080H ; General Purpose Flag 5                          
PCON0_GF5__SHIFT   EQU 007H ; General Purpose Flag 5                          
PCON0_GF5__NOT_SET EQU 000H ; The GF5 flag is not set. Clear the GF5 flag.    
PCON0_GF5__SET     EQU 080H ; The GF5 flag is set. Set the GF5 flag.          
                                                                              
;------------------------------------------------------------------------------
; PCON1 Enums (Power Control 1 @ 0xCD)
;------------------------------------------------------------------------------
PCON1_PINRSTMD__BMASK  EQU 001H ; Pin Reset Mode                                    
PCON1_PINRSTMD__SHIFT  EQU 000H ; Pin Reset Mode                                    
PCON1_PINRSTMD__RESET  EQU 000H ; GPIO logic is reset when any reset event is       
                                ; asserted.                                         
PCON1_PINRSTMD__RETAIN EQU 001H ; Pins will retain state across any reset except for
                                ; power-on-reset events. Note that although pin     
                                ; configurations are maintained, the values of the  
                                ; pin control registers are reset. Registers PnMDIN,
                                ; PnMDOUT, Pn, and the XBARE bit may not reflect the
                                ; actual pin configuration at this time. New values 
                                ; written to these registers will take effect upon  
                                ; the write event.                                  
                                                                                    
PCON1_SUSPEND__BMASK   EQU 040H ; Suspend Mode Select                               
PCON1_SUSPEND__SHIFT   EQU 006H ; Suspend Mode Select                               
PCON1_SUSPEND__NORMAL  EQU 000H ; Suspend mode not activated.                       
PCON1_SUSPEND__SUSPEND EQU 040H ; Device goes into suspend mode (high-frequency     
                                ; oscillators and SYSCLK are halted).               
                                                                                    
PCON1_SNOOZE__BMASK    EQU 080H ; Snooze Mode Select                                
PCON1_SNOOZE__SHIFT    EQU 007H ; Snooze Mode Select                                
PCON1_SNOOZE__NORMAL   EQU 000H ; Snooze mode not activated.                        
PCON1_SNOOZE__SNOOZE   EQU 080H ; Device goes into snooze mode (high-frequency      
                                ; oscillators and SYSCLK are halted, internal LDO in
                                ; low-power state).                                 
                                                                                    
;------------------------------------------------------------------------------
; PSTAT0 Enums (PMU Status 0 @ 0xAA)
;------------------------------------------------------------------------------
PSTAT0_CPT0WK__BMASK EQU 001H ; Comparator 0 Wake Flag      
PSTAT0_CPT0WK__SHIFT EQU 000H ; Comparator 0 Wake Flag      
                                                            
PSTAT0_PMATWK__BMASK EQU 002H ; Port Match Wake Flag        
PSTAT0_PMATWK__SHIFT EQU 001H ; Port Match Wake Flag        
                                                            
PSTAT0_TMR4WK__BMASK EQU 004H ; Timer 4 Wake Flag           
PSTAT0_TMR4WK__SHIFT EQU 002H ; Timer 4 Wake Flag           
                                                            
PSTAT0_I2C0WK__BMASK EQU 008H ; I2C0 Slave Wake Flag        
PSTAT0_I2C0WK__SHIFT EQU 003H ; I2C0 Slave Wake Flag        
                                                            
PSTAT0_SPI0WK__BMASK EQU 010H ; SPI0 Slave Wake Flag        
PSTAT0_SPI0WK__SHIFT EQU 004H ; SPI0 Slave Wake Flag        
                                                            
PSTAT0_CL0WK__BMASK  EQU 020H ; Configurable Logic Wake Flag
PSTAT0_CL0WK__SHIFT  EQU 005H ; Configurable Logic Wake Flag
                                                            
;------------------------------------------------------------------------------
; P0 Enums (Port 0 Pin Latch @ 0x80)
;------------------------------------------------------------------------------
P0_B0__BMASK EQU 001H ; Port 0 Bit 0 Latch                            
P0_B0__SHIFT EQU 000H ; Port 0 Bit 0 Latch                            
P0_B0__LOW   EQU 000H ; P0.0 is low. Set P0.0 to drive low.           
P0_B0__HIGH  EQU 001H ; P0.0 is high. Set P0.0 to drive or float high.
                                                                      
P0_B1__BMASK EQU 002H ; Port 0 Bit 1 Latch                            
P0_B1__SHIFT EQU 001H ; Port 0 Bit 1 Latch                            
P0_B1__LOW   EQU 000H ; P0.1 is low. Set P0.1 to drive low.           
P0_B1__HIGH  EQU 002H ; P0.1 is high. Set P0.1 to drive or float high.
                                                                      
P0_B2__BMASK EQU 004H ; Port 0 Bit 2 Latch                            
P0_B2__SHIFT EQU 002H ; Port 0 Bit 2 Latch                            
P0_B2__LOW   EQU 000H ; P0.2 is low. Set P0.2 to drive low.           
P0_B2__HIGH  EQU 004H ; P0.2 is high. Set P0.2 to drive or float high.
                                                                      
P0_B3__BMASK EQU 008H ; Port 0 Bit 3 Latch                            
P0_B3__SHIFT EQU 003H ; Port 0 Bit 3 Latch                            
P0_B3__LOW   EQU 000H ; P0.3 is low. Set P0.3 to drive low.           
P0_B3__HIGH  EQU 008H ; P0.3 is high. Set P0.3 to drive or float high.
                                                                      
P0_B4__BMASK EQU 010H ; Port 0 Bit 4 Latch                            
P0_B4__SHIFT EQU 004H ; Port 0 Bit 4 Latch                            
P0_B4__LOW   EQU 000H ; P0.4 is low. Set P0.4 to drive low.           
P0_B4__HIGH  EQU 010H ; P0.4 is high. Set P0.4 to drive or float high.
                                                                      
P0_B5__BMASK EQU 020H ; Port 0 Bit 5 Latch                            
P0_B5__SHIFT EQU 005H ; Port 0 Bit 5 Latch                            
P0_B5__LOW   EQU 000H ; P0.5 is low. Set P0.5 to drive low.           
P0_B5__HIGH  EQU 020H ; P0.5 is high. Set P0.5 to drive or float high.
                                                                      
P0_B6__BMASK EQU 040H ; Port 0 Bit 6 Latch                            
P0_B6__SHIFT EQU 006H ; Port 0 Bit 6 Latch                            
P0_B6__LOW   EQU 000H ; P0.6 is low. Set P0.6 to drive low.           
P0_B6__HIGH  EQU 040H ; P0.6 is high. Set P0.6 to drive or float high.
                                                                      
P0_B7__BMASK EQU 080H ; Port 0 Bit 7 Latch                            
P0_B7__SHIFT EQU 007H ; Port 0 Bit 7 Latch                            
P0_B7__LOW   EQU 000H ; P0.7 is low. Set P0.7 to drive low.           
P0_B7__HIGH  EQU 080H ; P0.7 is high. Set P0.7 to drive or float high.
                                                                      
;------------------------------------------------------------------------------
; P0MASK Enums (Port 0 Mask @ 0xFE)
;------------------------------------------------------------------------------
P0MASK_B0__BMASK    EQU 001H ; Port 0 Bit 0 Mask Value                           
P0MASK_B0__SHIFT    EQU 000H ; Port 0 Bit 0 Mask Value                           
P0MASK_B0__IGNORED  EQU 000H ; P0.0 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P0MASK_B0__COMPARED EQU 001H ; P0.0 pin logic value is compared to P0MAT.0.      
                                                                                 
P0MASK_B1__BMASK    EQU 002H ; Port 0 Bit 1 Mask Value                           
P0MASK_B1__SHIFT    EQU 001H ; Port 0 Bit 1 Mask Value                           
P0MASK_B1__IGNORED  EQU 000H ; P0.1 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P0MASK_B1__COMPARED EQU 002H ; P0.1 pin logic value is compared to P0MAT.1.      
                                                                                 
P0MASK_B2__BMASK    EQU 004H ; Port 0 Bit 2 Mask Value                           
P0MASK_B2__SHIFT    EQU 002H ; Port 0 Bit 2 Mask Value                           
P0MASK_B2__IGNORED  EQU 000H ; P0.2 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P0MASK_B2__COMPARED EQU 004H ; P0.2 pin logic value is compared to P0MAT.2.      
                                                                                 
P0MASK_B3__BMASK    EQU 008H ; Port 0 Bit 3 Mask Value                           
P0MASK_B3__SHIFT    EQU 003H ; Port 0 Bit 3 Mask Value                           
P0MASK_B3__IGNORED  EQU 000H ; P0.3 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P0MASK_B3__COMPARED EQU 008H ; P0.3 pin logic value is compared to P0MAT.3.      
                                                                                 
P0MASK_B4__BMASK    EQU 010H ; Port 0 Bit 4 Mask Value                           
P0MASK_B4__SHIFT    EQU 004H ; Port 0 Bit 4 Mask Value                           
P0MASK_B4__IGNORED  EQU 000H ; P0.4 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P0MASK_B4__COMPARED EQU 010H ; P0.4 pin logic value is compared to P0MAT.4.      
                                                                                 
P0MASK_B5__BMASK    EQU 020H ; Port 0 Bit 5 Mask Value                           
P0MASK_B5__SHIFT    EQU 005H ; Port 0 Bit 5 Mask Value                           
P0MASK_B5__IGNORED  EQU 000H ; P0.5 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P0MASK_B5__COMPARED EQU 020H ; P0.5 pin logic value is compared to P0MAT.5.      
                                                                                 
P0MASK_B6__BMASK    EQU 040H ; Port 0 Bit 6 Mask Value                           
P0MASK_B6__SHIFT    EQU 006H ; Port 0 Bit 6 Mask Value                           
P0MASK_B6__IGNORED  EQU 000H ; P0.6 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P0MASK_B6__COMPARED EQU 040H ; P0.6 pin logic value is compared to P0MAT.6.      
                                                                                 
P0MASK_B7__BMASK    EQU 080H ; Port 0 Bit 7 Mask Value                           
P0MASK_B7__SHIFT    EQU 007H ; Port 0 Bit 7 Mask Value                           
P0MASK_B7__IGNORED  EQU 000H ; P0.7 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P0MASK_B7__COMPARED EQU 080H ; P0.7 pin logic value is compared to P0MAT.7.      
                                                                                 
;------------------------------------------------------------------------------
; P0MAT Enums (Port 0 Match @ 0xFD)
;------------------------------------------------------------------------------
P0MAT_B0__BMASK EQU 001H ; Port 0 Bit 0 Match Value                         
P0MAT_B0__SHIFT EQU 000H ; Port 0 Bit 0 Match Value                         
P0MAT_B0__LOW   EQU 000H ; P0.0 pin logic value is compared with logic LOW. 
P0MAT_B0__HIGH  EQU 001H ; P0.0 pin logic value is compared with logic HIGH.
                                                                            
P0MAT_B1__BMASK EQU 002H ; Port 0 Bit 1 Match Value                         
P0MAT_B1__SHIFT EQU 001H ; Port 0 Bit 1 Match Value                         
P0MAT_B1__LOW   EQU 000H ; P0.1 pin logic value is compared with logic LOW. 
P0MAT_B1__HIGH  EQU 002H ; P0.1 pin logic value is compared with logic HIGH.
                                                                            
P0MAT_B2__BMASK EQU 004H ; Port 0 Bit 2 Match Value                         
P0MAT_B2__SHIFT EQU 002H ; Port 0 Bit 2 Match Value                         
P0MAT_B2__LOW   EQU 000H ; P0.2 pin logic value is compared with logic LOW. 
P0MAT_B2__HIGH  EQU 004H ; P0.2 pin logic value is compared with logic HIGH.
                                                                            
P0MAT_B3__BMASK EQU 008H ; Port 0 Bit 3 Match Value                         
P0MAT_B3__SHIFT EQU 003H ; Port 0 Bit 3 Match Value                         
P0MAT_B3__LOW   EQU 000H ; P0.3 pin logic value is compared with logic LOW. 
P0MAT_B3__HIGH  EQU 008H ; P0.3 pin logic value is compared with logic HIGH.
                                                                            
P0MAT_B4__BMASK EQU 010H ; Port 0 Bit 4 Match Value                         
P0MAT_B4__SHIFT EQU 004H ; Port 0 Bit 4 Match Value                         
P0MAT_B4__LOW   EQU 000H ; P0.4 pin logic value is compared with logic LOW. 
P0MAT_B4__HIGH  EQU 010H ; P0.4 pin logic value is compared with logic HIGH.
                                                                            
P0MAT_B5__BMASK EQU 020H ; Port 0 Bit 5 Match Value                         
P0MAT_B5__SHIFT EQU 005H ; Port 0 Bit 5 Match Value                         
P0MAT_B5__LOW   EQU 000H ; P0.5 pin logic value is compared with logic LOW. 
P0MAT_B5__HIGH  EQU 020H ; P0.5 pin logic value is compared with logic HIGH.
                                                                            
P0MAT_B6__BMASK EQU 040H ; Port 0 Bit 6 Match Value                         
P0MAT_B6__SHIFT EQU 006H ; Port 0 Bit 6 Match Value                         
P0MAT_B6__LOW   EQU 000H ; P0.6 pin logic value is compared with logic LOW. 
P0MAT_B6__HIGH  EQU 040H ; P0.6 pin logic value is compared with logic HIGH.
                                                                            
P0MAT_B7__BMASK EQU 080H ; Port 0 Bit 7 Match Value                         
P0MAT_B7__SHIFT EQU 007H ; Port 0 Bit 7 Match Value                         
P0MAT_B7__LOW   EQU 000H ; P0.7 pin logic value is compared with logic LOW. 
P0MAT_B7__HIGH  EQU 080H ; P0.7 pin logic value is compared with logic HIGH.
                                                                            
;------------------------------------------------------------------------------
; P0MDIN Enums (Port 0 Input Mode @ 0xF1)
;------------------------------------------------------------------------------
P0MDIN_B0__BMASK   EQU 001H ; Port 0 Bit 0 Input Mode                 
P0MDIN_B0__SHIFT   EQU 000H ; Port 0 Bit 0 Input Mode                 
P0MDIN_B0__ANALOG  EQU 000H ; P0.0 pin is configured for analog mode. 
P0MDIN_B0__DIGITAL EQU 001H ; P0.0 pin is configured for digital mode.
                                                                      
P0MDIN_B1__BMASK   EQU 002H ; Port 0 Bit 1 Input Mode                 
P0MDIN_B1__SHIFT   EQU 001H ; Port 0 Bit 1 Input Mode                 
P0MDIN_B1__ANALOG  EQU 000H ; P0.1 pin is configured for analog mode. 
P0MDIN_B1__DIGITAL EQU 002H ; P0.1 pin is configured for digital mode.
                                                                      
P0MDIN_B2__BMASK   EQU 004H ; Port 0 Bit 2 Input Mode                 
P0MDIN_B2__SHIFT   EQU 002H ; Port 0 Bit 2 Input Mode                 
P0MDIN_B2__ANALOG  EQU 000H ; P0.2 pin is configured for analog mode. 
P0MDIN_B2__DIGITAL EQU 004H ; P0.2 pin is configured for digital mode.
                                                                      
P0MDIN_B3__BMASK   EQU 008H ; Port 0 Bit 3 Input Mode                 
P0MDIN_B3__SHIFT   EQU 003H ; Port 0 Bit 3 Input Mode                 
P0MDIN_B3__ANALOG  EQU 000H ; P0.3 pin is configured for analog mode. 
P0MDIN_B3__DIGITAL EQU 008H ; P0.3 pin is configured for digital mode.
                                                                      
P0MDIN_B4__BMASK   EQU 010H ; Port 0 Bit 4 Input Mode                 
P0MDIN_B4__SHIFT   EQU 004H ; Port 0 Bit 4 Input Mode                 
P0MDIN_B4__ANALOG  EQU 000H ; P0.4 pin is configured for analog mode. 
P0MDIN_B4__DIGITAL EQU 010H ; P0.4 pin is configured for digital mode.
                                                                      
P0MDIN_B5__BMASK   EQU 020H ; Port 0 Bit 5 Input Mode                 
P0MDIN_B5__SHIFT   EQU 005H ; Port 0 Bit 5 Input Mode                 
P0MDIN_B5__ANALOG  EQU 000H ; P0.5 pin is configured for analog mode. 
P0MDIN_B5__DIGITAL EQU 020H ; P0.5 pin is configured for digital mode.
                                                                      
P0MDIN_B6__BMASK   EQU 040H ; Port 0 Bit 6 Input Mode                 
P0MDIN_B6__SHIFT   EQU 006H ; Port 0 Bit 6 Input Mode                 
P0MDIN_B6__ANALOG  EQU 000H ; P0.6 pin is configured for analog mode. 
P0MDIN_B6__DIGITAL EQU 040H ; P0.6 pin is configured for digital mode.
                                                                      
P0MDIN_B7__BMASK   EQU 080H ; Port 0 Bit 7 Input Mode                 
P0MDIN_B7__SHIFT   EQU 007H ; Port 0 Bit 7 Input Mode                 
P0MDIN_B7__ANALOG  EQU 000H ; P0.7 pin is configured for analog mode. 
P0MDIN_B7__DIGITAL EQU 080H ; P0.7 pin is configured for digital mode.
                                                                      
;------------------------------------------------------------------------------
; P0MDOUT Enums (Port 0 Output Mode @ 0xA4)
;------------------------------------------------------------------------------
P0MDOUT_B0__BMASK      EQU 001H ; Port 0 Bit 0 Output Mode  
P0MDOUT_B0__SHIFT      EQU 000H ; Port 0 Bit 0 Output Mode  
P0MDOUT_B0__OPEN_DRAIN EQU 000H ; P0.0 output is open-drain.
P0MDOUT_B0__PUSH_PULL  EQU 001H ; P0.0 output is push-pull. 
                                                            
P0MDOUT_B1__BMASK      EQU 002H ; Port 0 Bit 1 Output Mode  
P0MDOUT_B1__SHIFT      EQU 001H ; Port 0 Bit 1 Output Mode  
P0MDOUT_B1__OPEN_DRAIN EQU 000H ; P0.1 output is open-drain.
P0MDOUT_B1__PUSH_PULL  EQU 002H ; P0.1 output is push-pull. 
                                                            
P0MDOUT_B2__BMASK      EQU 004H ; Port 0 Bit 2 Output Mode  
P0MDOUT_B2__SHIFT      EQU 002H ; Port 0 Bit 2 Output Mode  
P0MDOUT_B2__OPEN_DRAIN EQU 000H ; P0.2 output is open-drain.
P0MDOUT_B2__PUSH_PULL  EQU 004H ; P0.2 output is push-pull. 
                                                            
P0MDOUT_B3__BMASK      EQU 008H ; Port 0 Bit 3 Output Mode  
P0MDOUT_B3__SHIFT      EQU 003H ; Port 0 Bit 3 Output Mode  
P0MDOUT_B3__OPEN_DRAIN EQU 000H ; P0.3 output is open-drain.
P0MDOUT_B3__PUSH_PULL  EQU 008H ; P0.3 output is push-pull. 
                                                            
P0MDOUT_B4__BMASK      EQU 010H ; Port 0 Bit 4 Output Mode  
P0MDOUT_B4__SHIFT      EQU 004H ; Port 0 Bit 4 Output Mode  
P0MDOUT_B4__OPEN_DRAIN EQU 000H ; P0.4 output is open-drain.
P0MDOUT_B4__PUSH_PULL  EQU 010H ; P0.4 output is push-pull. 
                                                            
P0MDOUT_B5__BMASK      EQU 020H ; Port 0 Bit 5 Output Mode  
P0MDOUT_B5__SHIFT      EQU 005H ; Port 0 Bit 5 Output Mode  
P0MDOUT_B5__OPEN_DRAIN EQU 000H ; P0.5 output is open-drain.
P0MDOUT_B5__PUSH_PULL  EQU 020H ; P0.5 output is push-pull. 
                                                            
P0MDOUT_B6__BMASK      EQU 040H ; Port 0 Bit 6 Output Mode  
P0MDOUT_B6__SHIFT      EQU 006H ; Port 0 Bit 6 Output Mode  
P0MDOUT_B6__OPEN_DRAIN EQU 000H ; P0.6 output is open-drain.
P0MDOUT_B6__PUSH_PULL  EQU 040H ; P0.6 output is push-pull. 
                                                            
P0MDOUT_B7__BMASK      EQU 080H ; Port 0 Bit 7 Output Mode  
P0MDOUT_B7__SHIFT      EQU 007H ; Port 0 Bit 7 Output Mode  
P0MDOUT_B7__OPEN_DRAIN EQU 000H ; P0.7 output is open-drain.
P0MDOUT_B7__PUSH_PULL  EQU 080H ; P0.7 output is push-pull. 
                                                            
;------------------------------------------------------------------------------
; P0SKIP Enums (Port 0 Skip @ 0xD4)
;------------------------------------------------------------------------------
P0SKIP_B0__BMASK       EQU 001H ; Port 0 Bit 0 Skip                       
P0SKIP_B0__SHIFT       EQU 000H ; Port 0 Bit 0 Skip                       
P0SKIP_B0__NOT_SKIPPED EQU 000H ; P0.0 pin is not skipped by the crossbar.
P0SKIP_B0__SKIPPED     EQU 001H ; P0.0 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B1__BMASK       EQU 002H ; Port 0 Bit 1 Skip                       
P0SKIP_B1__SHIFT       EQU 001H ; Port 0 Bit 1 Skip                       
P0SKIP_B1__NOT_SKIPPED EQU 000H ; P0.1 pin is not skipped by the crossbar.
P0SKIP_B1__SKIPPED     EQU 002H ; P0.1 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B2__BMASK       EQU 004H ; Port 0 Bit 2 Skip                       
P0SKIP_B2__SHIFT       EQU 002H ; Port 0 Bit 2 Skip                       
P0SKIP_B2__NOT_SKIPPED EQU 000H ; P0.2 pin is not skipped by the crossbar.
P0SKIP_B2__SKIPPED     EQU 004H ; P0.2 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B3__BMASK       EQU 008H ; Port 0 Bit 3 Skip                       
P0SKIP_B3__SHIFT       EQU 003H ; Port 0 Bit 3 Skip                       
P0SKIP_B3__NOT_SKIPPED EQU 000H ; P0.3 pin is not skipped by the crossbar.
P0SKIP_B3__SKIPPED     EQU 008H ; P0.3 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B4__BMASK       EQU 010H ; Port 0 Bit 4 Skip                       
P0SKIP_B4__SHIFT       EQU 004H ; Port 0 Bit 4 Skip                       
P0SKIP_B4__NOT_SKIPPED EQU 000H ; P0.4 pin is not skipped by the crossbar.
P0SKIP_B4__SKIPPED     EQU 010H ; P0.4 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B5__BMASK       EQU 020H ; Port 0 Bit 5 Skip                       
P0SKIP_B5__SHIFT       EQU 005H ; Port 0 Bit 5 Skip                       
P0SKIP_B5__NOT_SKIPPED EQU 000H ; P0.5 pin is not skipped by the crossbar.
P0SKIP_B5__SKIPPED     EQU 020H ; P0.5 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B6__BMASK       EQU 040H ; Port 0 Bit 6 Skip                       
P0SKIP_B6__SHIFT       EQU 006H ; Port 0 Bit 6 Skip                       
P0SKIP_B6__NOT_SKIPPED EQU 000H ; P0.6 pin is not skipped by the crossbar.
P0SKIP_B6__SKIPPED     EQU 040H ; P0.6 pin is skipped by the crossbar.    
                                                                          
P0SKIP_B7__BMASK       EQU 080H ; Port 0 Bit 7 Skip                       
P0SKIP_B7__SHIFT       EQU 007H ; Port 0 Bit 7 Skip                       
P0SKIP_B7__NOT_SKIPPED EQU 000H ; P0.7 pin is not skipped by the crossbar.
P0SKIP_B7__SKIPPED     EQU 080H ; P0.7 pin is skipped by the crossbar.    
                                                                          
;------------------------------------------------------------------------------
; P1 Enums (Port 1 Pin Latch @ 0x90)
;------------------------------------------------------------------------------
P1_B0__BMASK EQU 001H ; Port 1 Bit 0 Latch                            
P1_B0__SHIFT EQU 000H ; Port 1 Bit 0 Latch                            
P1_B0__LOW   EQU 000H ; P1.0 is low. Set P1.0 to drive low.           
P1_B0__HIGH  EQU 001H ; P1.0 is high. Set P1.0 to drive or float high.
                                                                      
P1_B1__BMASK EQU 002H ; Port 1 Bit 1 Latch                            
P1_B1__SHIFT EQU 001H ; Port 1 Bit 1 Latch                            
P1_B1__LOW   EQU 000H ; P1.1 is low. Set P1.1 to drive low.           
P1_B1__HIGH  EQU 002H ; P1.1 is high. Set P1.1 to drive or float high.
                                                                      
P1_B2__BMASK EQU 004H ; Port 1 Bit 2 Latch                            
P1_B2__SHIFT EQU 002H ; Port 1 Bit 2 Latch                            
P1_B2__LOW   EQU 000H ; P1.2 is low. Set P1.2 to drive low.           
P1_B2__HIGH  EQU 004H ; P1.2 is high. Set P1.2 to drive or float high.
                                                                      
P1_B3__BMASK EQU 008H ; Port 1 Bit 3 Latch                            
P1_B3__SHIFT EQU 003H ; Port 1 Bit 3 Latch                            
P1_B3__LOW   EQU 000H ; P1.3 is low. Set P1.3 to drive low.           
P1_B3__HIGH  EQU 008H ; P1.3 is high. Set P1.3 to drive or float high.
                                                                      
P1_B4__BMASK EQU 010H ; Port 1 Bit 4 Latch                            
P1_B4__SHIFT EQU 004H ; Port 1 Bit 4 Latch                            
P1_B4__LOW   EQU 000H ; P1.4 is low. Set P1.4 to drive low.           
P1_B4__HIGH  EQU 010H ; P1.4 is high. Set P1.4 to drive or float high.
                                                                      
P1_B5__BMASK EQU 020H ; Port 1 Bit 5 Latch                            
P1_B5__SHIFT EQU 005H ; Port 1 Bit 5 Latch                            
P1_B5__LOW   EQU 000H ; P1.5 is low. Set P1.5 to drive low.           
P1_B5__HIGH  EQU 020H ; P1.5 is high. Set P1.5 to drive or float high.
                                                                      
P1_B6__BMASK EQU 040H ; Port 1 Bit 6 Latch                            
P1_B6__SHIFT EQU 006H ; Port 1 Bit 6 Latch                            
P1_B6__LOW   EQU 000H ; P1.6 is low. Set P1.6 to drive low.           
P1_B6__HIGH  EQU 040H ; P1.6 is high. Set P1.6 to drive or float high.
                                                                      
P1_B7__BMASK EQU 080H ; Port 1 Bit 7 Latch                            
P1_B7__SHIFT EQU 007H ; Port 1 Bit 7 Latch                            
P1_B7__LOW   EQU 000H ; P1.7 is low. Set P1.7 to drive low.           
P1_B7__HIGH  EQU 080H ; P1.7 is high. Set P1.7 to drive or float high.
                                                                      
;------------------------------------------------------------------------------
; P1MASK Enums (Port 1 Mask @ 0xEE)
;------------------------------------------------------------------------------
P1MASK_B0__BMASK    EQU 001H ; Port 1 Bit 0 Mask Value                           
P1MASK_B0__SHIFT    EQU 000H ; Port 1 Bit 0 Mask Value                           
P1MASK_B0__IGNORED  EQU 000H ; P1.0 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P1MASK_B0__COMPARED EQU 001H ; P1.0 pin logic value is compared to P1MAT.0.      
                                                                                 
P1MASK_B1__BMASK    EQU 002H ; Port 1 Bit 1 Mask Value                           
P1MASK_B1__SHIFT    EQU 001H ; Port 1 Bit 1 Mask Value                           
P1MASK_B1__IGNORED  EQU 000H ; P1.1 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P1MASK_B1__COMPARED EQU 002H ; P1.1 pin logic value is compared to P1MAT.1.      
                                                                                 
P1MASK_B2__BMASK    EQU 004H ; Port 1 Bit 2 Mask Value                           
P1MASK_B2__SHIFT    EQU 002H ; Port 1 Bit 2 Mask Value                           
P1MASK_B2__IGNORED  EQU 000H ; P1.2 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P1MASK_B2__COMPARED EQU 004H ; P1.2 pin logic value is compared to P1MAT.2.      
                                                                                 
P1MASK_B3__BMASK    EQU 008H ; Port 1 Bit 3 Mask Value                           
P1MASK_B3__SHIFT    EQU 003H ; Port 1 Bit 3 Mask Value                           
P1MASK_B3__IGNORED  EQU 000H ; P1.3 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P1MASK_B3__COMPARED EQU 008H ; P1.3 pin logic value is compared to P1MAT.3.      
                                                                                 
P1MASK_B4__BMASK    EQU 010H ; Port 1 Bit 4 Mask Value                           
P1MASK_B4__SHIFT    EQU 004H ; Port 1 Bit 4 Mask Value                           
P1MASK_B4__IGNORED  EQU 000H ; P1.4 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P1MASK_B4__COMPARED EQU 010H ; P1.4 pin logic value is compared to P1MAT.4.      
                                                                                 
P1MASK_B5__BMASK    EQU 020H ; Port 1 Bit 5 Mask Value                           
P1MASK_B5__SHIFT    EQU 005H ; Port 1 Bit 5 Mask Value                           
P1MASK_B5__IGNORED  EQU 000H ; P1.5 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P1MASK_B5__COMPARED EQU 020H ; P1.5 pin logic value is compared to P1MAT.5.      
                                                                                 
P1MASK_B6__BMASK    EQU 040H ; Port 1 Bit 6 Mask Value                           
P1MASK_B6__SHIFT    EQU 006H ; Port 1 Bit 6 Mask Value                           
P1MASK_B6__IGNORED  EQU 000H ; P1.6 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P1MASK_B6__COMPARED EQU 040H ; P1.6 pin logic value is compared to P1MAT.6.      
                                                                                 
P1MASK_B7__BMASK    EQU 080H ; Port 1 Bit 7 Mask Value                           
P1MASK_B7__SHIFT    EQU 007H ; Port 1 Bit 7 Mask Value                           
P1MASK_B7__IGNORED  EQU 000H ; P1.7 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P1MASK_B7__COMPARED EQU 080H ; P1.7 pin logic value is compared to P1MAT.7.      
                                                                                 
;------------------------------------------------------------------------------
; P1MAT Enums (Port 1 Match @ 0xED)
;------------------------------------------------------------------------------
P1MAT_B0__BMASK EQU 001H ; Port 1 Bit 0 Match Value                         
P1MAT_B0__SHIFT EQU 000H ; Port 1 Bit 0 Match Value                         
P1MAT_B0__LOW   EQU 000H ; P1.0 pin logic value is compared with logic LOW. 
P1MAT_B0__HIGH  EQU 001H ; P1.0 pin logic value is compared with logic HIGH.
                                                                            
P1MAT_B1__BMASK EQU 002H ; Port 1 Bit 1 Match Value                         
P1MAT_B1__SHIFT EQU 001H ; Port 1 Bit 1 Match Value                         
P1MAT_B1__LOW   EQU 000H ; P1.1 pin logic value is compared with logic LOW. 
P1MAT_B1__HIGH  EQU 002H ; P1.1 pin logic value is compared with logic HIGH.
                                                                            
P1MAT_B2__BMASK EQU 004H ; Port 1 Bit 2 Match Value                         
P1MAT_B2__SHIFT EQU 002H ; Port 1 Bit 2 Match Value                         
P1MAT_B2__LOW   EQU 000H ; P1.2 pin logic value is compared with logic LOW. 
P1MAT_B2__HIGH  EQU 004H ; P1.2 pin logic value is compared with logic HIGH.
                                                                            
P1MAT_B3__BMASK EQU 008H ; Port 1 Bit 3 Match Value                         
P1MAT_B3__SHIFT EQU 003H ; Port 1 Bit 3 Match Value                         
P1MAT_B3__LOW   EQU 000H ; P1.3 pin logic value is compared with logic LOW. 
P1MAT_B3__HIGH  EQU 008H ; P1.3 pin logic value is compared with logic HIGH.
                                                                            
P1MAT_B4__BMASK EQU 010H ; Port 1 Bit 4 Match Value                         
P1MAT_B4__SHIFT EQU 004H ; Port 1 Bit 4 Match Value                         
P1MAT_B4__LOW   EQU 000H ; P1.4 pin logic value is compared with logic LOW. 
P1MAT_B4__HIGH  EQU 010H ; P1.4 pin logic value is compared with logic HIGH.
                                                                            
P1MAT_B5__BMASK EQU 020H ; Port 1 Bit 5 Match Value                         
P1MAT_B5__SHIFT EQU 005H ; Port 1 Bit 5 Match Value                         
P1MAT_B5__LOW   EQU 000H ; P1.5 pin logic value is compared with logic LOW. 
P1MAT_B5__HIGH  EQU 020H ; P1.5 pin logic value is compared with logic HIGH.
                                                                            
P1MAT_B6__BMASK EQU 040H ; Port 1 Bit 6 Match Value                         
P1MAT_B6__SHIFT EQU 006H ; Port 1 Bit 6 Match Value                         
P1MAT_B6__LOW   EQU 000H ; P1.6 pin logic value is compared with logic LOW. 
P1MAT_B6__HIGH  EQU 040H ; P1.6 pin logic value is compared with logic HIGH.
                                                                            
P1MAT_B7__BMASK EQU 080H ; Port 1 Bit 7 Match Value                         
P1MAT_B7__SHIFT EQU 007H ; Port 1 Bit 7 Match Value                         
P1MAT_B7__LOW   EQU 000H ; P1.7 pin logic value is compared with logic LOW. 
P1MAT_B7__HIGH  EQU 080H ; P1.7 pin logic value is compared with logic HIGH.
                                                                            
;------------------------------------------------------------------------------
; P1MDIN Enums (Port 1 Input Mode @ 0xF2)
;------------------------------------------------------------------------------
P1MDIN_B0__BMASK   EQU 001H ; Port 1 Bit 0 Input Mode                 
P1MDIN_B0__SHIFT   EQU 000H ; Port 1 Bit 0 Input Mode                 
P1MDIN_B0__ANALOG  EQU 000H ; P1.0 pin is configured for analog mode. 
P1MDIN_B0__DIGITAL EQU 001H ; P1.0 pin is configured for digital mode.
                                                                      
P1MDIN_B1__BMASK   EQU 002H ; Port 1 Bit 1 Input Mode                 
P1MDIN_B1__SHIFT   EQU 001H ; Port 1 Bit 1 Input Mode                 
P1MDIN_B1__ANALOG  EQU 000H ; P1.1 pin is configured for analog mode. 
P1MDIN_B1__DIGITAL EQU 002H ; P1.1 pin is configured for digital mode.
                                                                      
P1MDIN_B2__BMASK   EQU 004H ; Port 1 Bit 2 Input Mode                 
P1MDIN_B2__SHIFT   EQU 002H ; Port 1 Bit 2 Input Mode                 
P1MDIN_B2__ANALOG  EQU 000H ; P1.2 pin is configured for analog mode. 
P1MDIN_B2__DIGITAL EQU 004H ; P1.2 pin is configured for digital mode.
                                                                      
P1MDIN_B3__BMASK   EQU 008H ; Port 1 Bit 3 Input Mode                 
P1MDIN_B3__SHIFT   EQU 003H ; Port 1 Bit 3 Input Mode                 
P1MDIN_B3__ANALOG  EQU 000H ; P1.3 pin is configured for analog mode. 
P1MDIN_B3__DIGITAL EQU 008H ; P1.3 pin is configured for digital mode.
                                                                      
P1MDIN_B4__BMASK   EQU 010H ; Port 1 Bit 4 Input Mode                 
P1MDIN_B4__SHIFT   EQU 004H ; Port 1 Bit 4 Input Mode                 
P1MDIN_B4__ANALOG  EQU 000H ; P1.4 pin is configured for analog mode. 
P1MDIN_B4__DIGITAL EQU 010H ; P1.4 pin is configured for digital mode.
                                                                      
P1MDIN_B5__BMASK   EQU 020H ; Port 1 Bit 5 Input Mode                 
P1MDIN_B5__SHIFT   EQU 005H ; Port 1 Bit 5 Input Mode                 
P1MDIN_B5__ANALOG  EQU 000H ; P1.5 pin is configured for analog mode. 
P1MDIN_B5__DIGITAL EQU 020H ; P1.5 pin is configured for digital mode.
                                                                      
P1MDIN_B6__BMASK   EQU 040H ; Port 1 Bit 6 Input Mode                 
P1MDIN_B6__SHIFT   EQU 006H ; Port 1 Bit 6 Input Mode                 
P1MDIN_B6__ANALOG  EQU 000H ; P1.6 pin is configured for analog mode. 
P1MDIN_B6__DIGITAL EQU 040H ; P1.6 pin is configured for digital mode.
                                                                      
P1MDIN_B7__BMASK   EQU 080H ; Port 1 Bit 7 Input Mode                 
P1MDIN_B7__SHIFT   EQU 007H ; Port 1 Bit 7 Input Mode                 
P1MDIN_B7__ANALOG  EQU 000H ; P1.7 pin is configured for analog mode. 
P1MDIN_B7__DIGITAL EQU 080H ; P1.7 pin is configured for digital mode.
                                                                      
;------------------------------------------------------------------------------
; P1MDOUT Enums (Port 1 Output Mode @ 0xA5)
;------------------------------------------------------------------------------
P1MDOUT_B0__BMASK      EQU 001H ; Port 1 Bit 0 Output Mode  
P1MDOUT_B0__SHIFT      EQU 000H ; Port 1 Bit 0 Output Mode  
P1MDOUT_B0__OPEN_DRAIN EQU 000H ; P1.0 output is open-drain.
P1MDOUT_B0__PUSH_PULL  EQU 001H ; P1.0 output is push-pull. 
                                                            
P1MDOUT_B1__BMASK      EQU 002H ; Port 1 Bit 1 Output Mode  
P1MDOUT_B1__SHIFT      EQU 001H ; Port 1 Bit 1 Output Mode  
P1MDOUT_B1__OPEN_DRAIN EQU 000H ; P1.1 output is open-drain.
P1MDOUT_B1__PUSH_PULL  EQU 002H ; P1.1 output is push-pull. 
                                                            
P1MDOUT_B2__BMASK      EQU 004H ; Port 1 Bit 2 Output Mode  
P1MDOUT_B2__SHIFT      EQU 002H ; Port 1 Bit 2 Output Mode  
P1MDOUT_B2__OPEN_DRAIN EQU 000H ; P1.2 output is open-drain.
P1MDOUT_B2__PUSH_PULL  EQU 004H ; P1.2 output is push-pull. 
                                                            
P1MDOUT_B3__BMASK      EQU 008H ; Port 1 Bit 3 Output Mode  
P1MDOUT_B3__SHIFT      EQU 003H ; Port 1 Bit 3 Output Mode  
P1MDOUT_B3__OPEN_DRAIN EQU 000H ; P1.3 output is open-drain.
P1MDOUT_B3__PUSH_PULL  EQU 008H ; P1.3 output is push-pull. 
                                                            
P1MDOUT_B4__BMASK      EQU 010H ; Port 1 Bit 4 Output Mode  
P1MDOUT_B4__SHIFT      EQU 004H ; Port 1 Bit 4 Output Mode  
P1MDOUT_B4__OPEN_DRAIN EQU 000H ; P1.4 output is open-drain.
P1MDOUT_B4__PUSH_PULL  EQU 010H ; P1.4 output is push-pull. 
                                                            
P1MDOUT_B5__BMASK      EQU 020H ; Port 1 Bit 5 Output Mode  
P1MDOUT_B5__SHIFT      EQU 005H ; Port 1 Bit 5 Output Mode  
P1MDOUT_B5__OPEN_DRAIN EQU 000H ; P1.5 output is open-drain.
P1MDOUT_B5__PUSH_PULL  EQU 020H ; P1.5 output is push-pull. 
                                                            
P1MDOUT_B6__BMASK      EQU 040H ; Port 1 Bit 6 Output Mode  
P1MDOUT_B6__SHIFT      EQU 006H ; Port 1 Bit 6 Output Mode  
P1MDOUT_B6__OPEN_DRAIN EQU 000H ; P1.6 output is open-drain.
P1MDOUT_B6__PUSH_PULL  EQU 040H ; P1.6 output is push-pull. 
                                                            
P1MDOUT_B7__BMASK      EQU 080H ; Port 1 Bit 7 Output Mode  
P1MDOUT_B7__SHIFT      EQU 007H ; Port 1 Bit 7 Output Mode  
P1MDOUT_B7__OPEN_DRAIN EQU 000H ; P1.7 output is open-drain.
P1MDOUT_B7__PUSH_PULL  EQU 080H ; P1.7 output is push-pull. 
                                                            
;------------------------------------------------------------------------------
; P1SKIP Enums (Port 1 Skip @ 0xD5)
;------------------------------------------------------------------------------
P1SKIP_B0__BMASK       EQU 001H ; Port 1 Bit 0 Skip                       
P1SKIP_B0__SHIFT       EQU 000H ; Port 1 Bit 0 Skip                       
P1SKIP_B0__NOT_SKIPPED EQU 000H ; P1.0 pin is not skipped by the crossbar.
P1SKIP_B0__SKIPPED     EQU 001H ; P1.0 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B1__BMASK       EQU 002H ; Port 1 Bit 1 Skip                       
P1SKIP_B1__SHIFT       EQU 001H ; Port 1 Bit 1 Skip                       
P1SKIP_B1__NOT_SKIPPED EQU 000H ; P1.1 pin is not skipped by the crossbar.
P1SKIP_B1__SKIPPED     EQU 002H ; P1.1 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B2__BMASK       EQU 004H ; Port 1 Bit 2 Skip                       
P1SKIP_B2__SHIFT       EQU 002H ; Port 1 Bit 2 Skip                       
P1SKIP_B2__NOT_SKIPPED EQU 000H ; P1.2 pin is not skipped by the crossbar.
P1SKIP_B2__SKIPPED     EQU 004H ; P1.2 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B3__BMASK       EQU 008H ; Port 1 Bit 3 Skip                       
P1SKIP_B3__SHIFT       EQU 003H ; Port 1 Bit 3 Skip                       
P1SKIP_B3__NOT_SKIPPED EQU 000H ; P1.3 pin is not skipped by the crossbar.
P1SKIP_B3__SKIPPED     EQU 008H ; P1.3 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B4__BMASK       EQU 010H ; Port 1 Bit 4 Skip                       
P1SKIP_B4__SHIFT       EQU 004H ; Port 1 Bit 4 Skip                       
P1SKIP_B4__NOT_SKIPPED EQU 000H ; P1.4 pin is not skipped by the crossbar.
P1SKIP_B4__SKIPPED     EQU 010H ; P1.4 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B5__BMASK       EQU 020H ; Port 1 Bit 5 Skip                       
P1SKIP_B5__SHIFT       EQU 005H ; Port 1 Bit 5 Skip                       
P1SKIP_B5__NOT_SKIPPED EQU 000H ; P1.5 pin is not skipped by the crossbar.
P1SKIP_B5__SKIPPED     EQU 020H ; P1.5 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B6__BMASK       EQU 040H ; Port 1 Bit 6 Skip                       
P1SKIP_B6__SHIFT       EQU 006H ; Port 1 Bit 6 Skip                       
P1SKIP_B6__NOT_SKIPPED EQU 000H ; P1.6 pin is not skipped by the crossbar.
P1SKIP_B6__SKIPPED     EQU 040H ; P1.6 pin is skipped by the crossbar.    
                                                                          
P1SKIP_B7__BMASK       EQU 080H ; Port 1 Bit 7 Skip                       
P1SKIP_B7__SHIFT       EQU 007H ; Port 1 Bit 7 Skip                       
P1SKIP_B7__NOT_SKIPPED EQU 000H ; P1.7 pin is not skipped by the crossbar.
P1SKIP_B7__SKIPPED     EQU 080H ; P1.7 pin is skipped by the crossbar.    
                                                                          
;------------------------------------------------------------------------------
; P2 Enums (Port 2 Pin Latch @ 0xA0)
;------------------------------------------------------------------------------
P2_B0__BMASK EQU 001H ; Port 2 Bit 0 Latch                            
P2_B0__SHIFT EQU 000H ; Port 2 Bit 0 Latch                            
P2_B0__LOW   EQU 000H ; P2.0 is low. Set P2.0 to drive low.           
P2_B0__HIGH  EQU 001H ; P2.0 is high. Set P2.0 to drive or float high.
                                                                      
P2_B1__BMASK EQU 002H ; Port 2 Bit 1 Latch                            
P2_B1__SHIFT EQU 001H ; Port 2 Bit 1 Latch                            
P2_B1__LOW   EQU 000H ; P2.1 is low. Set P2.1 to drive low.           
P2_B1__HIGH  EQU 002H ; P2.1 is high. Set P2.1 to drive or float high.
                                                                      
P2_B2__BMASK EQU 004H ; Port 2 Bit 2 Latch                            
P2_B2__SHIFT EQU 002H ; Port 2 Bit 2 Latch                            
P2_B2__LOW   EQU 000H ; P2.2 is low. Set P2.2 to drive low.           
P2_B2__HIGH  EQU 004H ; P2.2 is high. Set P2.2 to drive or float high.
                                                                      
P2_B3__BMASK EQU 008H ; Port 2 Bit 3 Latch                            
P2_B3__SHIFT EQU 003H ; Port 2 Bit 3 Latch                            
P2_B3__LOW   EQU 000H ; P2.3 is low. Set P2.3 to drive low.           
P2_B3__HIGH  EQU 008H ; P2.3 is high. Set P2.3 to drive or float high.
                                                                      
P2_B4__BMASK EQU 010H ; Port 2 Bit 4 Latch                            
P2_B4__SHIFT EQU 004H ; Port 2 Bit 4 Latch                            
P2_B4__LOW   EQU 000H ; P2.4 is low. Set P2.4 to drive low.           
P2_B4__HIGH  EQU 010H ; P2.4 is high. Set P2.4 to drive or float high.
                                                                      
P2_B5__BMASK EQU 020H ; Port 2 Bit 5 Latch                            
P2_B5__SHIFT EQU 005H ; Port 2 Bit 5 Latch                            
P2_B5__LOW   EQU 000H ; P2.5 is low. Set P2.5 to drive low.           
P2_B5__HIGH  EQU 020H ; P2.5 is high. Set P2.5 to drive or float high.
                                                                      
P2_B6__BMASK EQU 040H ; Port 2 Bit 6 Latch                            
P2_B6__SHIFT EQU 006H ; Port 2 Bit 6 Latch                            
P2_B6__LOW   EQU 000H ; P2.6 is low. Set P2.6 to drive low.           
P2_B6__HIGH  EQU 040H ; P2.6 is high. Set P2.6 to drive or float high.
                                                                      
;------------------------------------------------------------------------------
; P2MASK Enums (Port 2 Mask @ 0xFC)
;------------------------------------------------------------------------------
P2MASK_B0__BMASK    EQU 001H ; Port 2 Bit 0 Mask Value                           
P2MASK_B0__SHIFT    EQU 000H ; Port 2 Bit 0 Mask Value                           
P2MASK_B0__IGNORED  EQU 000H ; P2.0 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P2MASK_B0__COMPARED EQU 001H ; P2.0 pin logic value is compared to P2MAT.0.      
                                                                                 
P2MASK_B1__BMASK    EQU 002H ; Port 2 Bit 1 Mask Value                           
P2MASK_B1__SHIFT    EQU 001H ; Port 2 Bit 1 Mask Value                           
P2MASK_B1__IGNORED  EQU 000H ; P2.1 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P2MASK_B1__COMPARED EQU 002H ; P2.1 pin logic value is compared to P2MAT.1.      
                                                                                 
P2MASK_B2__BMASK    EQU 004H ; Port 2 Bit 2 Mask Value                           
P2MASK_B2__SHIFT    EQU 002H ; Port 2 Bit 2 Mask Value                           
P2MASK_B2__IGNORED  EQU 000H ; P2.2 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P2MASK_B2__COMPARED EQU 004H ; P2.2 pin logic value is compared to P2MAT.2.      
                                                                                 
P2MASK_B3__BMASK    EQU 008H ; Port 2 Bit 3 Mask Value                           
P2MASK_B3__SHIFT    EQU 003H ; Port 2 Bit 3 Mask Value                           
P2MASK_B3__IGNORED  EQU 000H ; P2.3 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P2MASK_B3__COMPARED EQU 008H ; P2.3 pin logic value is compared to P2MAT.3.      
                                                                                 
P2MASK_B4__BMASK    EQU 010H ; Port 2 Bit 4 Mask Value                           
P2MASK_B4__SHIFT    EQU 004H ; Port 2 Bit 4 Mask Value                           
P2MASK_B4__IGNORED  EQU 000H ; P2.4 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P2MASK_B4__COMPARED EQU 010H ; P2.4 pin logic value is compared to P2MAT.4.      
                                                                                 
P2MASK_B5__BMASK    EQU 020H ; Port 2 Bit 5 Mask Value                           
P2MASK_B5__SHIFT    EQU 005H ; Port 2 Bit 5 Mask Value                           
P2MASK_B5__IGNORED  EQU 000H ; P2.5 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P2MASK_B5__COMPARED EQU 020H ; P2.5 pin logic value is compared to P2MAT.5.      
                                                                                 
P2MASK_B6__BMASK    EQU 040H ; Port 2 Bit 6 Mask Value                           
P2MASK_B6__SHIFT    EQU 006H ; Port 2 Bit 6 Mask Value                           
P2MASK_B6__IGNORED  EQU 000H ; P2.6 pin logic value is ignored and will not cause
                             ; a port mismatch event.                            
P2MASK_B6__COMPARED EQU 040H ; P2.6 pin logic value is compared to P2MAT.6.      
                                                                                 
;------------------------------------------------------------------------------
; P2MAT Enums (Port 2 Match @ 0xFB)
;------------------------------------------------------------------------------
P2MAT_B0__BMASK EQU 001H ; Port 2 Bit 0 Match Value                         
P2MAT_B0__SHIFT EQU 000H ; Port 2 Bit 0 Match Value                         
P2MAT_B0__LOW   EQU 000H ; P2.0 pin logic value is compared with logic LOW. 
P2MAT_B0__HIGH  EQU 001H ; P2.0 pin logic value is compared with logic HIGH.
                                                                            
P2MAT_B1__BMASK EQU 002H ; Port 2 Bit 1 Match Value                         
P2MAT_B1__SHIFT EQU 001H ; Port 2 Bit 1 Match Value                         
P2MAT_B1__LOW   EQU 000H ; P2.1 pin logic value is compared with logic LOW. 
P2MAT_B1__HIGH  EQU 002H ; P2.1 pin logic value is compared with logic HIGH.
                                                                            
P2MAT_B2__BMASK EQU 004H ; Port 2 Bit 2 Match Value                         
P2MAT_B2__SHIFT EQU 002H ; Port 2 Bit 2 Match Value                         
P2MAT_B2__LOW   EQU 000H ; P2.2 pin logic value is compared with logic LOW. 
P2MAT_B2__HIGH  EQU 004H ; P2.2 pin logic value is compared with logic HIGH.
                                                                            
P2MAT_B3__BMASK EQU 008H ; Port 2 Bit 3 Match Value                         
P2MAT_B3__SHIFT EQU 003H ; Port 2 Bit 3 Match Value                         
P2MAT_B3__LOW   EQU 000H ; P2.3 pin logic value is compared with logic LOW. 
P2MAT_B3__HIGH  EQU 008H ; P2.3 pin logic value is compared with logic HIGH.
                                                                            
P2MAT_B4__BMASK EQU 010H ; Port 2 Bit 4 Match Value                         
P2MAT_B4__SHIFT EQU 004H ; Port 2 Bit 4 Match Value                         
P2MAT_B4__LOW   EQU 000H ; P2.4 pin logic value is compared with logic LOW. 
P2MAT_B4__HIGH  EQU 010H ; P2.4 pin logic value is compared with logic HIGH.
                                                                            
P2MAT_B5__BMASK EQU 020H ; Port 2 Bit 5 Match Value                         
P2MAT_B5__SHIFT EQU 005H ; Port 2 Bit 5 Match Value                         
P2MAT_B5__LOW   EQU 000H ; P2.5 pin logic value is compared with logic LOW. 
P2MAT_B5__HIGH  EQU 020H ; P2.5 pin logic value is compared with logic HIGH.
                                                                            
P2MAT_B6__BMASK EQU 040H ; Port 2 Bit 6 Match Value                         
P2MAT_B6__SHIFT EQU 006H ; Port 2 Bit 6 Match Value                         
P2MAT_B6__LOW   EQU 000H ; P2.6 pin logic value is compared with logic LOW. 
P2MAT_B6__HIGH  EQU 040H ; P2.6 pin logic value is compared with logic HIGH.
                                                                            
;------------------------------------------------------------------------------
; P2MDIN Enums (Port 2 Input Mode @ 0xF3)
;------------------------------------------------------------------------------
P2MDIN_B0__BMASK   EQU 001H ; Port 2 Bit 0 Input Mode                 
P2MDIN_B0__SHIFT   EQU 000H ; Port 2 Bit 0 Input Mode                 
P2MDIN_B0__ANALOG  EQU 000H ; P2.0 pin is configured for analog mode. 
P2MDIN_B0__DIGITAL EQU 001H ; P2.0 pin is configured for digital mode.
                                                                      
P2MDIN_B1__BMASK   EQU 002H ; Port 2 Bit 1 Input Mode                 
P2MDIN_B1__SHIFT   EQU 001H ; Port 2 Bit 1 Input Mode                 
P2MDIN_B1__ANALOG  EQU 000H ; P2.1 pin is configured for analog mode. 
P2MDIN_B1__DIGITAL EQU 002H ; P2.1 pin is configured for digital mode.
                                                                      
P2MDIN_B2__BMASK   EQU 004H ; Port 2 Bit 2 Input Mode                 
P2MDIN_B2__SHIFT   EQU 002H ; Port 2 Bit 2 Input Mode                 
P2MDIN_B2__ANALOG  EQU 000H ; P2.2 pin is configured for analog mode. 
P2MDIN_B2__DIGITAL EQU 004H ; P2.2 pin is configured for digital mode.
                                                                      
P2MDIN_B3__BMASK   EQU 008H ; Port 2 Bit 3 Input Mode                 
P2MDIN_B3__SHIFT   EQU 003H ; Port 2 Bit 3 Input Mode                 
P2MDIN_B3__ANALOG  EQU 000H ; P2.3 pin is configured for analog mode. 
P2MDIN_B3__DIGITAL EQU 008H ; P2.3 pin is configured for digital mode.
                                                                      
P2MDIN_B4__BMASK   EQU 010H ; Port 2 Bit 4 Input Mode                 
P2MDIN_B4__SHIFT   EQU 004H ; Port 2 Bit 4 Input Mode                 
P2MDIN_B4__ANALOG  EQU 000H ; P2.4 pin is configured for analog mode. 
P2MDIN_B4__DIGITAL EQU 010H ; P2.4 pin is configured for digital mode.
                                                                      
P2MDIN_B5__BMASK   EQU 020H ; Port 2 Bit 5 Input Mode                 
P2MDIN_B5__SHIFT   EQU 005H ; Port 2 Bit 5 Input Mode                 
P2MDIN_B5__ANALOG  EQU 000H ; P2.5 pin is configured for analog mode. 
P2MDIN_B5__DIGITAL EQU 020H ; P2.5 pin is configured for digital mode.
                                                                      
P2MDIN_B6__BMASK   EQU 040H ; Port 2 Bit 6 Input Mode                 
P2MDIN_B6__SHIFT   EQU 006H ; Port 2 Bit 6 Input Mode                 
P2MDIN_B6__ANALOG  EQU 000H ; P2.6 pin is configured for analog mode. 
P2MDIN_B6__DIGITAL EQU 040H ; P2.6 pin is configured for digital mode.
                                                                      
;------------------------------------------------------------------------------
; P2MDOUT Enums (Port 2 Output Mode @ 0xA6)
;------------------------------------------------------------------------------
P2MDOUT_B0__BMASK      EQU 001H ; Port 2 Bit 0 Output Mode  
P2MDOUT_B0__SHIFT      EQU 000H ; Port 2 Bit 0 Output Mode  
P2MDOUT_B0__OPEN_DRAIN EQU 000H ; P2.0 output is open-drain.
P2MDOUT_B0__PUSH_PULL  EQU 001H ; P2.0 output is push-pull. 
                                                            
P2MDOUT_B1__BMASK      EQU 002H ; Port 2 Bit 1 Output Mode  
P2MDOUT_B1__SHIFT      EQU 001H ; Port 2 Bit 1 Output Mode  
P2MDOUT_B1__OPEN_DRAIN EQU 000H ; P2.1 output is open-drain.
P2MDOUT_B1__PUSH_PULL  EQU 002H ; P2.1 output is push-pull. 
                                                            
P2MDOUT_B2__BMASK      EQU 004H ; Port 2 Bit 2 Output Mode  
P2MDOUT_B2__SHIFT      EQU 002H ; Port 2 Bit 2 Output Mode  
P2MDOUT_B2__OPEN_DRAIN EQU 000H ; P2.2 output is open-drain.
P2MDOUT_B2__PUSH_PULL  EQU 004H ; P2.2 output is push-pull. 
                                                            
P2MDOUT_B3__BMASK      EQU 008H ; Port 2 Bit 3 Output Mode  
P2MDOUT_B3__SHIFT      EQU 003H ; Port 2 Bit 3 Output Mode  
P2MDOUT_B3__OPEN_DRAIN EQU 000H ; P2.3 output is open-drain.
P2MDOUT_B3__PUSH_PULL  EQU 008H ; P2.3 output is push-pull. 
                                                            
P2MDOUT_B4__BMASK      EQU 010H ; Port 2 Bit 4 Output Mode  
P2MDOUT_B4__SHIFT      EQU 004H ; Port 2 Bit 4 Output Mode  
P2MDOUT_B4__OPEN_DRAIN EQU 000H ; P2.4 output is open-drain.
P2MDOUT_B4__PUSH_PULL  EQU 010H ; P2.4 output is push-pull. 
                                                            
P2MDOUT_B5__BMASK      EQU 020H ; Port 2 Bit 5 Output Mode  
P2MDOUT_B5__SHIFT      EQU 005H ; Port 2 Bit 5 Output Mode  
P2MDOUT_B5__OPEN_DRAIN EQU 000H ; P2.5 output is open-drain.
P2MDOUT_B5__PUSH_PULL  EQU 020H ; P2.5 output is push-pull. 
                                                            
P2MDOUT_B6__BMASK      EQU 040H ; Port 2 Bit 6 Output Mode  
P2MDOUT_B6__SHIFT      EQU 006H ; Port 2 Bit 6 Output Mode  
P2MDOUT_B6__OPEN_DRAIN EQU 000H ; P2.6 output is open-drain.
P2MDOUT_B6__PUSH_PULL  EQU 040H ; P2.6 output is push-pull. 
                                                            
;------------------------------------------------------------------------------
; P2SKIP Enums (Port 2 Skip @ 0xCC)
;------------------------------------------------------------------------------
P2SKIP_B0__BMASK       EQU 001H ; Port 2 Bit 0 Skip                       
P2SKIP_B0__SHIFT       EQU 000H ; Port 2 Bit 0 Skip                       
P2SKIP_B0__NOT_SKIPPED EQU 000H ; P2.0 pin is not skipped by the crossbar.
P2SKIP_B0__SKIPPED     EQU 001H ; P2.0 pin is skipped by the crossbar.    
                                                                          
P2SKIP_B1__BMASK       EQU 002H ; Port 2 Bit 1 Skip                       
P2SKIP_B1__SHIFT       EQU 001H ; Port 2 Bit 1 Skip                       
P2SKIP_B1__NOT_SKIPPED EQU 000H ; P2.1 pin is not skipped by the crossbar.
P2SKIP_B1__SKIPPED     EQU 002H ; P2.1 pin is skipped by the crossbar.    
                                                                          
P2SKIP_B2__BMASK       EQU 004H ; Port 2 Bit 2 Skip                       
P2SKIP_B2__SHIFT       EQU 002H ; Port 2 Bit 2 Skip                       
P2SKIP_B2__NOT_SKIPPED EQU 000H ; P2.2 pin is not skipped by the crossbar.
P2SKIP_B2__SKIPPED     EQU 004H ; P2.2 pin is skipped by the crossbar.    
                                                                          
P2SKIP_B3__BMASK       EQU 008H ; Port 2 Bit 3 Skip                       
P2SKIP_B3__SHIFT       EQU 003H ; Port 2 Bit 3 Skip                       
P2SKIP_B3__NOT_SKIPPED EQU 000H ; P2.3 pin is not skipped by the crossbar.
P2SKIP_B3__SKIPPED     EQU 008H ; P2.3 pin is skipped by the crossbar.    
                                                                          
;------------------------------------------------------------------------------
; P3 Enums (Port 3 Pin Latch @ 0xB0)
;------------------------------------------------------------------------------
P3_B0__BMASK EQU 001H ; Port 3 Bit 0 Latch                            
P3_B0__SHIFT EQU 000H ; Port 3 Bit 0 Latch                            
P3_B0__LOW   EQU 000H ; P3.0 is low. Set P3.0 to drive low.           
P3_B0__HIGH  EQU 001H ; P3.0 is high. Set P3.0 to drive or float high.
                                                                      
P3_B1__BMASK EQU 002H ; Port 3 Bit 1 Latch                            
P3_B1__SHIFT EQU 001H ; Port 3 Bit 1 Latch                            
P3_B1__LOW   EQU 000H ; P3.1 is low. Set P3.1 to drive low.           
P3_B1__HIGH  EQU 002H ; P3.1 is high. Set P3.1 to drive or float high.
                                                                      
P3_B2__BMASK EQU 004H ; Port 3 Bit 2 Latch                            
P3_B2__SHIFT EQU 002H ; Port 3 Bit 2 Latch                            
P3_B2__LOW   EQU 000H ; P3.2 is low. Set P3.2 to drive low.           
P3_B2__HIGH  EQU 004H ; P3.2 is high. Set P3.2 to drive or float high.
                                                                      
P3_B3__BMASK EQU 008H ; Port 3 Bit 3 Latch                            
P3_B3__SHIFT EQU 003H ; Port 3 Bit 3 Latch                            
P3_B3__LOW   EQU 000H ; P3.3 is low. Set P3.3 to drive low.           
P3_B3__HIGH  EQU 008H ; P3.3 is high. Set P3.3 to drive or float high.
                                                                      
P3_B4__BMASK EQU 010H ; Port 3 Bit 4 Latch                            
P3_B4__SHIFT EQU 004H ; Port 3 Bit 4 Latch                            
P3_B4__LOW   EQU 000H ; P3.4 is low. Set P3.4 to drive low.           
P3_B4__HIGH  EQU 010H ; P3.4 is high. Set P3.4 to drive or float high.
                                                                      
P3_B7__BMASK EQU 080H ; Port 3 Bit 7 Latch                            
P3_B7__SHIFT EQU 007H ; Port 3 Bit 7 Latch                            
P3_B7__LOW   EQU 000H ; P3.7 is low. Set P3.7 to drive low.           
P3_B7__HIGH  EQU 080H ; P3.7 is high. Set P3.7 to drive or float high.
                                                                      
;------------------------------------------------------------------------------
; P3MDIN Enums (Port 3 Input Mode @ 0xF4)
;------------------------------------------------------------------------------
P3MDIN_B0__BMASK   EQU 001H ; Port 3 Bit 0 Input Mode                 
P3MDIN_B0__SHIFT   EQU 000H ; Port 3 Bit 0 Input Mode                 
P3MDIN_B0__ANALOG  EQU 000H ; P3.0 pin is configured for analog mode. 
P3MDIN_B0__DIGITAL EQU 001H ; P3.0 pin is configured for digital mode.
                                                                      
P3MDIN_B1__BMASK   EQU 002H ; Port 3 Bit 1 Input Mode                 
P3MDIN_B1__SHIFT   EQU 001H ; Port 3 Bit 1 Input Mode                 
P3MDIN_B1__ANALOG  EQU 000H ; P3.1 pin is configured for analog mode. 
P3MDIN_B1__DIGITAL EQU 002H ; P3.1 pin is configured for digital mode.
                                                                      
P3MDIN_B2__BMASK   EQU 004H ; Port 3 Bit 2 Input Mode                 
P3MDIN_B2__SHIFT   EQU 002H ; Port 3 Bit 2 Input Mode                 
P3MDIN_B2__ANALOG  EQU 000H ; P3.2 pin is configured for analog mode. 
P3MDIN_B2__DIGITAL EQU 004H ; P3.2 pin is configured for digital mode.
                                                                      
P3MDIN_B3__BMASK   EQU 008H ; Port 3 Bit 3 Input Mode                 
P3MDIN_B3__SHIFT   EQU 003H ; Port 3 Bit 3 Input Mode                 
P3MDIN_B3__ANALOG  EQU 000H ; P3.3 pin is configured for analog mode. 
P3MDIN_B3__DIGITAL EQU 008H ; P3.3 pin is configured for digital mode.
                                                                      
P3MDIN_B4__BMASK   EQU 010H ; Port 3 Bit 4 Input Mode                 
P3MDIN_B4__SHIFT   EQU 004H ; Port 3 Bit 4 Input Mode                 
P3MDIN_B4__ANALOG  EQU 000H ; P3.4 pin is configured for analog mode. 
P3MDIN_B4__DIGITAL EQU 010H ; P3.4 pin is configured for digital mode.
                                                                      
P3MDIN_B7__BMASK   EQU 080H ; Port 3 Bit 7 Input Mode                 
P3MDIN_B7__SHIFT   EQU 007H ; Port 3 Bit 7 Input Mode                 
P3MDIN_B7__ANALOG  EQU 000H ; P3.7 pin is configured for analog mode. 
P3MDIN_B7__DIGITAL EQU 080H ; P3.7 pin is configured for digital mode.
                                                                      
;------------------------------------------------------------------------------
; P3MDOUT Enums (Port 3 Output Mode @ 0x9C)
;------------------------------------------------------------------------------
P3MDOUT_B0__BMASK      EQU 001H ; Port 3 Bit 0 Output Mode  
P3MDOUT_B0__SHIFT      EQU 000H ; Port 3 Bit 0 Output Mode  
P3MDOUT_B0__OPEN_DRAIN EQU 000H ; P3.0 output is open-drain.
P3MDOUT_B0__PUSH_PULL  EQU 001H ; P3.0 output is push-pull. 
                                                            
P3MDOUT_B1__BMASK      EQU 002H ; Port 3 Bit 1 Output Mode  
P3MDOUT_B1__SHIFT      EQU 001H ; Port 3 Bit 1 Output Mode  
P3MDOUT_B1__OPEN_DRAIN EQU 000H ; P3.1 output is open-drain.
P3MDOUT_B1__PUSH_PULL  EQU 002H ; P3.1 output is push-pull. 
                                                            
P3MDOUT_B2__BMASK      EQU 004H ; Port 3 Bit 2 Output Mode  
P3MDOUT_B2__SHIFT      EQU 002H ; Port 3 Bit 2 Output Mode  
P3MDOUT_B2__OPEN_DRAIN EQU 000H ; P3.2 output is open-drain.
P3MDOUT_B2__PUSH_PULL  EQU 004H ; P3.2 output is push-pull. 
                                                            
P3MDOUT_B3__BMASK      EQU 008H ; Port 3 Bit 3 Output Mode  
P3MDOUT_B3__SHIFT      EQU 003H ; Port 3 Bit 3 Output Mode  
P3MDOUT_B3__OPEN_DRAIN EQU 000H ; P3.3 output is open-drain.
P3MDOUT_B3__PUSH_PULL  EQU 008H ; P3.3 output is push-pull. 
                                                            
P3MDOUT_B4__BMASK      EQU 010H ; Port 3 Bit 4 Output Mode  
P3MDOUT_B4__SHIFT      EQU 004H ; Port 3 Bit 4 Output Mode  
P3MDOUT_B4__OPEN_DRAIN EQU 000H ; P3.4 output is open-drain.
P3MDOUT_B4__PUSH_PULL  EQU 010H ; P3.4 output is push-pull. 
                                                            
P3MDOUT_B7__BMASK      EQU 080H ; Port 3 Bit 7 Output Mode  
P3MDOUT_B7__SHIFT      EQU 007H ; Port 3 Bit 7 Output Mode  
P3MDOUT_B7__OPEN_DRAIN EQU 000H ; P3.7 output is open-drain.
P3MDOUT_B7__PUSH_PULL  EQU 080H ; P3.7 output is push-pull. 
                                                            
;------------------------------------------------------------------------------
; RSTSRC Enums (Reset Source @ 0xEF)
;------------------------------------------------------------------------------
RSTSRC_PINRSF__BMASK   EQU 001H ; HW Pin Reset Flag                                                    
RSTSRC_PINRSF__SHIFT   EQU 000H ; HW Pin Reset Flag                                                    
RSTSRC_PINRSF__NOT_SET EQU 000H ; The RSTb pin did not cause the last reset.                           
RSTSRC_PINRSF__SET     EQU 001H ; The RSTb pin caused the last reset.                                  
                                                                                                       
RSTSRC_PORSF__BMASK    EQU 002H ; Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset Enable
RSTSRC_PORSF__SHIFT    EQU 001H ; Power-On / Supply Monitor Reset Flag, and Supply Monitor Reset Enable
RSTSRC_PORSF__NOT_SET  EQU 000H ; A power-on or supply monitor reset did not occur.                    
RSTSRC_PORSF__SET      EQU 002H ; A power-on or supply monitor reset occurred.                         
                                                                                                       
RSTSRC_MCDRSF__BMASK   EQU 004H ; Missing Clock Detector Enable and Flag                               
RSTSRC_MCDRSF__SHIFT   EQU 002H ; Missing Clock Detector Enable and Flag                               
RSTSRC_MCDRSF__NOT_SET EQU 000H ; A missing clock detector reset did not occur.                        
RSTSRC_MCDRSF__SET     EQU 004H ; A missing clock detector reset occurred.                             
                                                                                                       
RSTSRC_WDTRSF__BMASK   EQU 008H ; Watchdog Timer Reset Flag                                            
RSTSRC_WDTRSF__SHIFT   EQU 003H ; Watchdog Timer Reset Flag                                            
RSTSRC_WDTRSF__NOT_SET EQU 000H ; A watchdog timer overflow reset did not occur.                       
RSTSRC_WDTRSF__SET     EQU 008H ; A watchdog timer overflow reset occurred.                            
                                                                                                       
RSTSRC_SWRSF__BMASK    EQU 010H ; Software Reset Force and Flag                                        
RSTSRC_SWRSF__SHIFT    EQU 004H ; Software Reset Force and Flag                                        
RSTSRC_SWRSF__NOT_SET  EQU 000H ; A software reset did not occur.                                      
RSTSRC_SWRSF__SET      EQU 010H ; A software reset occurred.                                           
                                                                                                       
RSTSRC_C0RSEF__BMASK   EQU 020H ; Comparator0 Reset Enable and Flag                                    
RSTSRC_C0RSEF__SHIFT   EQU 005H ; Comparator0 Reset Enable and Flag                                    
RSTSRC_C0RSEF__NOT_SET EQU 000H ; A Comparator 0 reset did not occur.                                  
RSTSRC_C0RSEF__SET     EQU 020H ; A Comparator 0 reset occurred.                                       
                                                                                                       
RSTSRC_FERROR__BMASK   EQU 040H ; Flash Error Reset Flag                                               
RSTSRC_FERROR__SHIFT   EQU 006H ; Flash Error Reset Flag                                               
RSTSRC_FERROR__NOT_SET EQU 000H ; A flash error reset did not occur.                                   
RSTSRC_FERROR__SET     EQU 040H ; A flash error reset occurred.                                        
                                                                                                       
;------------------------------------------------------------------------------
; SFRPAGE Enums (SFR Page @ 0xA7)
;------------------------------------------------------------------------------
SFRPAGE_SFRPAGE__FMASK EQU 0FFH ; SFR Page
SFRPAGE_SFRPAGE__SHIFT EQU 000H ; SFR Page
                                          
;------------------------------------------------------------------------------
; SFRPGCN Enums (SFR Page Control @ 0xBC)
;------------------------------------------------------------------------------
SFRPGCN_SFRPGEN__BMASK        EQU 001H ; SFR Automatic Page Control Enable                
SFRPGCN_SFRPGEN__SHIFT        EQU 000H ; SFR Automatic Page Control Enable                
SFRPGCN_SFRPGEN__DISABLED     EQU 000H ; Disable automatic SFR paging.                    
SFRPGCN_SFRPGEN__ENABLED      EQU 001H ; Enable automatic SFR paging.                     
                                                                                          
SFRPGCN_SFRPGIDX__FMASK       EQU 070H ; SFR Page Stack Index                             
SFRPGCN_SFRPGIDX__SHIFT       EQU 004H ; SFR Page Stack Index                             
SFRPGCN_SFRPGIDX__FIRST_BYTE  EQU 000H ; SFRSTACK contains the value of SFRPAGE, the      
                                       ; first/top byte of the SFR page stack.            
SFRPGCN_SFRPGIDX__SECOND_BYTE EQU 010H ; SFRSTACK contains the value of the second byte of
                                       ; the SFR page stack.                              
SFRPGCN_SFRPGIDX__THIRD_BYTE  EQU 020H ; SFRSTACK contains the value of the third byte of 
                                       ; the SFR page stack.                              
SFRPGCN_SFRPGIDX__FOURTH_BYTE EQU 030H ; SFRSTACK contains the value of the fourth byte of
                                       ; the SFR page stack.                              
SFRPGCN_SFRPGIDX__FIFTH_BYTE  EQU 040H ; SFRSTACK contains the value of the fifth byte of 
                                       ; the SFR page stack.                              
                                                                                          
;------------------------------------------------------------------------------
; SFRSTACK Enums (SFR Page Stack @ 0xD7)
;------------------------------------------------------------------------------
SFRSTACK_SFRSTACK__FMASK EQU 0FFH ; SFR Page Stack
SFRSTACK_SFRSTACK__SHIFT EQU 000H ; SFR Page Stack
                                                  
;------------------------------------------------------------------------------
; SMB0ADM Enums (SMBus 0 Slave Address Mask @ 0xD6)
;------------------------------------------------------------------------------
SMB0ADM_EHACK__BMASK             EQU 001H ; Hardware Acknowledge Enable                     
SMB0ADM_EHACK__SHIFT             EQU 000H ; Hardware Acknowledge Enable                     
SMB0ADM_EHACK__ADR_ACK_MANUAL    EQU 000H ; Firmware must manually acknowledge all incoming 
                                          ; address and data bytes.                         
SMB0ADM_EHACK__ADR_ACK_AUTOMATIC EQU 001H ; Automatic slave address recognition and hardware
                                          ; acknowledge is enabled.                         
                                                                                            
SMB0ADM_SLVM__FMASK              EQU 0FEH ; SMBus Slave Address Mask                        
SMB0ADM_SLVM__SHIFT              EQU 001H ; SMBus Slave Address Mask                        
                                                                                            
;------------------------------------------------------------------------------
; SMB0ADR Enums (SMBus 0 Slave Address @ 0xD7)
;------------------------------------------------------------------------------
SMB0ADR_GC__BMASK      EQU 001H ; General Call Address Enable        
SMB0ADR_GC__SHIFT      EQU 000H ; General Call Address Enable        
SMB0ADR_GC__IGNORED    EQU 000H ; General Call Address is ignored.   
SMB0ADR_GC__RECOGNIZED EQU 001H ; General Call Address is recognized.
                                                                     
SMB0ADR_SLV__FMASK     EQU 0FEH ; SMBus Hardware Slave Address       
SMB0ADR_SLV__SHIFT     EQU 001H ; SMBus Hardware Slave Address       
                                                                     
;------------------------------------------------------------------------------
; SMB0CF Enums (SMBus 0 Configuration @ 0xC1)
;------------------------------------------------------------------------------
SMB0CF_SMBCS__FMASK             EQU 003H ; SMBus Clock Source Selection                     
SMB0CF_SMBCS__SHIFT             EQU 000H ; SMBus Clock Source Selection                     
SMB0CF_SMBCS__TIMER0            EQU 000H ; Timer 0 Overflow.                                
SMB0CF_SMBCS__TIMER1            EQU 001H ; Timer 1 Overflow.                                
SMB0CF_SMBCS__TIMER2_HIGH       EQU 002H ; Timer 2 High Byte Overflow.                      
SMB0CF_SMBCS__TIMER2_LOW        EQU 003H ; Timer 2 Low Byte Overflow.                       
                                                                                            
SMB0CF_SMBFTE__BMASK            EQU 004H ; SMBus Free Timeout Detection Enable              
SMB0CF_SMBFTE__SHIFT            EQU 002H ; SMBus Free Timeout Detection Enable              
SMB0CF_SMBFTE__FREE_TO_DISABLED EQU 000H ; Disable bus free timeouts.                       
SMB0CF_SMBFTE__FREE_TO_ENABLED  EQU 004H ; Enable bus free timeouts. The bus the bus will be
                                         ; considered free if SCL and SDA remain high for   
                                         ; more than 10 SMBus clock source periods.         
                                                                                            
SMB0CF_SMBTOE__BMASK            EQU 008H ; SMBus SCL Timeout Detection Enable               
SMB0CF_SMBTOE__SHIFT            EQU 003H ; SMBus SCL Timeout Detection Enable               
SMB0CF_SMBTOE__SCL_TO_DISABLED  EQU 000H ; Disable SCL low timeouts.                        
SMB0CF_SMBTOE__SCL_TO_ENABLED   EQU 008H ; Enable SCL low timeouts if Timer 3 RLFSEL is set 
                                         ; appropriately.                                   
                                                                                            
SMB0CF_EXTHOLD__BMASK           EQU 010H ; SMBus Setup and Hold Time Extension Enable       
SMB0CF_EXTHOLD__SHIFT           EQU 004H ; SMBus Setup and Hold Time Extension Enable       
SMB0CF_EXTHOLD__DISABLED        EQU 000H ; Disable SDA extended setup and hold times.       
SMB0CF_EXTHOLD__ENABLED         EQU 010H ; Enable SDA extended setup and hold times.        
                                                                                            
SMB0CF_BUSY__BMASK              EQU 020H ; SMBus Busy Indicator                             
SMB0CF_BUSY__SHIFT              EQU 005H ; SMBus Busy Indicator                             
SMB0CF_BUSY__NOT_SET            EQU 000H ; The bus is not busy.                             
SMB0CF_BUSY__SET                EQU 020H ; The bus is busy and a transfer is currently in   
                                         ; progress.                                        
                                                                                            
SMB0CF_INH__BMASK               EQU 040H ; SMBus Slave Inhibit                              
SMB0CF_INH__SHIFT               EQU 006H ; SMBus Slave Inhibit                              
SMB0CF_INH__SLAVE_ENABLED       EQU 000H ; Slave states are enabled.                        
SMB0CF_INH__SLAVE_DISABLED      EQU 040H ; Slave states are inhibited.                      
                                                                                            
SMB0CF_ENSMB__BMASK             EQU 080H ; SMBus Enable                                     
SMB0CF_ENSMB__SHIFT             EQU 007H ; SMBus Enable                                     
SMB0CF_ENSMB__DISABLED          EQU 000H ; Disable the SMBus module.                        
SMB0CF_ENSMB__ENABLED           EQU 080H ; Enable the SMBus module.                         
                                                                                            
;------------------------------------------------------------------------------
; SMB0CN0 Enums (SMBus 0 Control @ 0xC0)
;------------------------------------------------------------------------------
SMB0CN0_SI__BMASK           EQU 001H ; SMBus Interrupt Flag                           
SMB0CN0_SI__SHIFT           EQU 000H ; SMBus Interrupt Flag                           
SMB0CN0_SI__NOT_SET         EQU 000H ;                                                
SMB0CN0_SI__SET             EQU 001H ;                                                
                                                                                      
SMB0CN0_ACK__BMASK          EQU 002H ; SMBus Acknowledge                              
SMB0CN0_ACK__SHIFT          EQU 001H ; SMBus Acknowledge                              
SMB0CN0_ACK__NOT_SET        EQU 000H ; Generate a NACK, or the response was a NACK.   
SMB0CN0_ACK__SET            EQU 002H ; Generate an ACK, or the response was an ACK.   
                                                                                      
SMB0CN0_ARBLOST__BMASK      EQU 004H ; SMBus Arbitration Lost Indicator               
SMB0CN0_ARBLOST__SHIFT      EQU 002H ; SMBus Arbitration Lost Indicator               
SMB0CN0_ARBLOST__NOT_SET    EQU 000H ; No arbitration error.                          
SMB0CN0_ARBLOST__ERROR      EQU 004H ; Arbitration error occurred.                    
                                                                                      
SMB0CN0_ACKRQ__BMASK        EQU 008H ; SMBus Acknowledge Request                      
SMB0CN0_ACKRQ__SHIFT        EQU 003H ; SMBus Acknowledge Request                      
SMB0CN0_ACKRQ__NOT_SET      EQU 000H ; No ACK requested.                              
SMB0CN0_ACKRQ__REQUESTED    EQU 008H ; ACK requested.                                 
                                                                                      
SMB0CN0_STO__BMASK          EQU 010H ; SMBus Stop Flag                                
SMB0CN0_STO__SHIFT          EQU 004H ; SMBus Stop Flag                                
SMB0CN0_STO__NOT_SET        EQU 000H ; A STOP is not pending.                         
SMB0CN0_STO__SET            EQU 010H ; Generate a STOP or a STOP is currently pending.
                                                                                      
SMB0CN0_STA__BMASK          EQU 020H ; SMBus Start Flag                               
SMB0CN0_STA__SHIFT          EQU 005H ; SMBus Start Flag                               
SMB0CN0_STA__NOT_SET        EQU 000H ; A START was not detected.                      
SMB0CN0_STA__SET            EQU 020H ; Generate a START, repeated START, or a START is
                                     ; currently pending.                             
                                                                                      
SMB0CN0_TXMODE__BMASK       EQU 040H ; SMBus Transmit Mode Indicator                  
SMB0CN0_TXMODE__SHIFT       EQU 006H ; SMBus Transmit Mode Indicator                  
SMB0CN0_TXMODE__RECEIVER    EQU 000H ; SMBus in Receiver Mode.                        
SMB0CN0_TXMODE__TRANSMITTER EQU 040H ; SMBus in Transmitter Mode.                     
                                                                                      
SMB0CN0_MASTER__BMASK       EQU 080H ; SMBus Master/Slave Indicator                   
SMB0CN0_MASTER__SHIFT       EQU 007H ; SMBus Master/Slave Indicator                   
SMB0CN0_MASTER__SLAVE       EQU 000H ; SMBus operating in slave mode.                 
SMB0CN0_MASTER__MASTER      EQU 080H ; SMBus operating in master mode.                
                                                                                      
;------------------------------------------------------------------------------
; SMB0DAT Enums (SMBus 0 Data @ 0xC2)
;------------------------------------------------------------------------------
SMB0DAT_SMB0DAT__FMASK EQU 0FFH ; SMBus 0 Data
SMB0DAT_SMB0DAT__SHIFT EQU 000H ; SMBus 0 Data
                                              
;------------------------------------------------------------------------------
; SMB0FCN0 Enums (SMBus 0 FIFO Control 0 @ 0xC3)
;------------------------------------------------------------------------------
SMB0FCN0_RXTH__FMASK     EQU 003H ; RX FIFO Threshold                                 
SMB0FCN0_RXTH__SHIFT     EQU 000H ; RX FIFO Threshold                                 
SMB0FCN0_RXTH__ZERO      EQU 000H ; RFRQ will be set anytime new data arrives in the  
                                  ; RX FIFO (when the RX FIFO is not empty).          
                                                                                      
SMB0FCN0_RFLSH__BMASK    EQU 004H ; RX FIFO Flush                                     
SMB0FCN0_RFLSH__SHIFT    EQU 002H ; RX FIFO Flush                                     
SMB0FCN0_RFLSH__FLUSH    EQU 004H ; Initiate an RX FIFO flush.                        
                                                                                      
SMB0FCN0_RFRQE__BMASK    EQU 008H ; Read Request Interrupt Enable                     
SMB0FCN0_RFRQE__SHIFT    EQU 003H ; Read Request Interrupt Enable                     
SMB0FCN0_RFRQE__DISABLED EQU 000H ; SMBus 0 interrupts will not be generated when RFRQ
                                  ; is set.                                           
SMB0FCN0_RFRQE__ENABLED  EQU 008H ; SMBus 0 interrupts will be generated if RFRQ is   
                                  ; set.                                              
                                                                                      
SMB0FCN0_TXTH__FMASK     EQU 030H ; TX FIFO Threshold                                 
SMB0FCN0_TXTH__SHIFT     EQU 004H ; TX FIFO Threshold                                 
SMB0FCN0_TXTH__ZERO      EQU 000H ; TFRQ will be set when the TX FIFO is empty.       
                                                                                      
SMB0FCN0_TFLSH__BMASK    EQU 040H ; TX FIFO Flush                                     
SMB0FCN0_TFLSH__SHIFT    EQU 006H ; TX FIFO Flush                                     
SMB0FCN0_TFLSH__FLUSH    EQU 040H ; Initiate a TX FIFO flush.                         
                                                                                      
SMB0FCN0_TFRQE__BMASK    EQU 080H ; Write Request Interrupt Enable                    
SMB0FCN0_TFRQE__SHIFT    EQU 007H ; Write Request Interrupt Enable                    
SMB0FCN0_TFRQE__DISABLED EQU 000H ; SMBus 0 interrupts will not be generated when TFRQ
                                  ; is set.                                           
SMB0FCN0_TFRQE__ENABLED  EQU 080H ; SMBus 0 interrupts will be generated if TFRQ is   
                                  ; set.                                              
                                                                                      
;------------------------------------------------------------------------------
; SMB0FCN1 Enums (SMBus 0 FIFO Control 1 @ 0xC4)
;------------------------------------------------------------------------------
SMB0FCN1_RXE__BMASK     EQU 004H ; RX FIFO Empty                                     
SMB0FCN1_RXE__SHIFT     EQU 002H ; RX FIFO Empty                                     
SMB0FCN1_RXE__NOT_EMPTY EQU 000H ; The RX FIFO contains data.                        
SMB0FCN1_RXE__EMPTY     EQU 004H ; The RX FIFO is empty.                             
                                                                                     
SMB0FCN1_RFRQ__BMASK    EQU 008H ; Receive FIFO Request                              
SMB0FCN1_RFRQ__SHIFT    EQU 003H ; Receive FIFO Request                              
SMB0FCN1_RFRQ__NOT_SET  EQU 000H ; The number of bytes in the RX FIFO is less than or
                                 ; equal to RXTH.                                    
SMB0FCN1_RFRQ__SET      EQU 008H ; The number of bytes in the RX FIFO is greater than
                                 ; RXTH.                                             
                                                                                     
SMB0FCN1_TXNF__BMASK    EQU 040H ; TX FIFO Not Full                                  
SMB0FCN1_TXNF__SHIFT    EQU 006H ; TX FIFO Not Full                                  
SMB0FCN1_TXNF__FULL     EQU 000H ; The TX FIFO is full.                              
SMB0FCN1_TXNF__NOT_FULL EQU 040H ; The TX FIFO has room for more data.               
                                                                                     
SMB0FCN1_TFRQ__BMASK    EQU 080H ; Transmit FIFO Request                             
SMB0FCN1_TFRQ__SHIFT    EQU 007H ; Transmit FIFO Request                             
SMB0FCN1_TFRQ__NOT_SET  EQU 000H ; The number of bytes in the TX FIFO is greater than
                                 ; TXTH.                                             
SMB0FCN1_TFRQ__SET      EQU 080H ; The number of bytes in the TX FIFO is less than or
                                 ; equal to TXTH.                                    
                                                                                     
;------------------------------------------------------------------------------
; SMB0FCT Enums (SMBus 0 FIFO Count @ 0xEF)
;------------------------------------------------------------------------------
SMB0FCT_RXCNT__BMASK EQU 001H ; RX FIFO Count
SMB0FCT_RXCNT__SHIFT EQU 000H ; RX FIFO Count
                                             
SMB0FCT_TXCNT__BMASK EQU 010H ; TX FIFO Count
SMB0FCT_TXCNT__SHIFT EQU 004H ; TX FIFO Count
                                             
;------------------------------------------------------------------------------
; SMB0RXLN Enums (SMBus 0 Receive Length Counter @ 0xC5)
;------------------------------------------------------------------------------
SMB0RXLN_RXLN__FMASK EQU 0FFH ; SMBus Receive Length Counter
SMB0RXLN_RXLN__SHIFT EQU 000H ; SMBus Receive Length Counter
                                                            
;------------------------------------------------------------------------------
; SMB0TC Enums (SMBus 0 Timing and Pin Control @ 0xAC)
;------------------------------------------------------------------------------
SMB0TC_SDD__FMASK         EQU 003H ; SMBus Start Detection Window                     
SMB0TC_SDD__SHIFT         EQU 000H ; SMBus Start Detection Window                     
SMB0TC_SDD__NONE          EQU 000H ; No additional hold time window (0-1 SYSCLK).     
SMB0TC_SDD__ADD_2_SYSCLKS EQU 001H ; Increase hold time window to 2-3 SYSCLKs.        
SMB0TC_SDD__ADD_4_SYSCLKS EQU 002H ; Increase hold time window to 4-5 SYSCLKs.        
SMB0TC_SDD__ADD_8_SYSCLKS EQU 003H ; Increase hold time window to 8-9 SYSCLKs.        
                                                                                      
SMB0TC_DLYEXT__BMASK      EQU 010H ; Setup and Hold Delay Extension                   
SMB0TC_DLYEXT__SHIFT      EQU 004H ; Setup and Hold Delay Extension                   
SMB0TC_DLYEXT__STANDARD   EQU 000H ; SDA setup time is 11 SYSCLKs and SDA hold time is
                                   ; 12 SYSCLKs.                                      
SMB0TC_DLYEXT__EXTENDED   EQU 010H ; SDA setup time is 31 SYSCLKs and SDA hold time is
                                   ; 31 SYSCLKs.                                      
                                                                                      
SMB0TC_SWAP__BMASK        EQU 080H ; SMBus Swap Pins                                  
SMB0TC_SWAP__SHIFT        EQU 007H ; SMBus Swap Pins                                  
SMB0TC_SWAP__SDA_LOW_PIN  EQU 000H ; SDA is mapped to the lower-numbered port pin, and
                                   ; SCL is mapped to the higher-numbered port pin.   
SMB0TC_SWAP__SDA_HIGH_PIN EQU 080H ; SCL is mapped to the lower-numbered port pin, and
                                   ; SDA is mapped to the higher-numbered port pin.   
                                                                                      
;------------------------------------------------------------------------------
; SPI0CFG Enums (SPI0 Configuration @ 0xA1)
;------------------------------------------------------------------------------
SPI0CFG_RXE__BMASK                  EQU 001H ; RX FIFO Empty                              
SPI0CFG_RXE__SHIFT                  EQU 000H ; RX FIFO Empty                              
SPI0CFG_RXE__NOT_EMPTY              EQU 000H ; The RX FIFO contains data.                 
SPI0CFG_RXE__EMPTY                  EQU 001H ; The RX FIFO is empty.                      
                                                                                          
SPI0CFG_SRMT__BMASK                 EQU 002H ; Shift Register Empty                       
SPI0CFG_SRMT__SHIFT                 EQU 001H ; Shift Register Empty                       
SPI0CFG_SRMT__NOT_SET               EQU 000H ; The shift register is not empty.           
SPI0CFG_SRMT__SET                   EQU 002H ; The shift register is empty.               
                                                                                          
SPI0CFG_NSSIN__BMASK                EQU 004H ; NSS Instantaneous Pin Input                
SPI0CFG_NSSIN__SHIFT                EQU 002H ; NSS Instantaneous Pin Input                
SPI0CFG_NSSIN__LOW                  EQU 000H ; The NSS pin is low.                        
SPI0CFG_NSSIN__HIGH                 EQU 004H ; The NSS pin is high.                       
                                                                                          
SPI0CFG_SLVSEL__BMASK               EQU 008H ; Slave Selected Flag                        
SPI0CFG_SLVSEL__SHIFT               EQU 003H ; Slave Selected Flag                        
SPI0CFG_SLVSEL__NOT_SELECTED        EQU 000H ; The Slave is not selected (NSS is high).   
SPI0CFG_SLVSEL__SELECTED            EQU 008H ; The Slave is selected (NSS is low).        
                                                                                          
SPI0CFG_CKPOL__BMASK                EQU 010H ; SPI0 Clock Polarity                        
SPI0CFG_CKPOL__SHIFT                EQU 004H ; SPI0 Clock Polarity                        
SPI0CFG_CKPOL__IDLE_LOW             EQU 000H ; SCK line low in idle state.                
SPI0CFG_CKPOL__IDLE_HIGH            EQU 010H ; SCK line high in idle state.               
                                                                                          
SPI0CFG_CKPHA__BMASK                EQU 020H ; SPI0 Clock Phase                           
SPI0CFG_CKPHA__SHIFT                EQU 005H ; SPI0 Clock Phase                           
SPI0CFG_CKPHA__DATA_CENTERED_FIRST  EQU 000H ; Data centered on first edge of SCK period. 
SPI0CFG_CKPHA__DATA_CENTERED_SECOND EQU 020H ; Data centered on second edge of SCK period.
                                                                                          
SPI0CFG_MSTEN__BMASK                EQU 040H ; Master Mode Enable                         
SPI0CFG_MSTEN__SHIFT                EQU 006H ; Master Mode Enable                         
SPI0CFG_MSTEN__MASTER_DISABLED      EQU 000H ; Disable master mode. Operate in slave mode.
SPI0CFG_MSTEN__MASTER_ENABLED       EQU 040H ; Enable master mode. Operate as a master.   
                                                                                          
SPI0CFG_SPIBSY__BMASK               EQU 080H ; SPI Busy                                   
SPI0CFG_SPIBSY__SHIFT               EQU 007H ; SPI Busy                                   
SPI0CFG_SPIBSY__NOT_SET             EQU 000H ; A SPI transfer is not in progress.         
SPI0CFG_SPIBSY__SET                 EQU 080H ; A SPI transfer is in progress.             
                                                                                          
;------------------------------------------------------------------------------
; SPI0CKR Enums (SPI0 Clock Rate @ 0xA2)
;------------------------------------------------------------------------------
SPI0CKR_SPI0CKR__FMASK EQU 0FFH ; SPI0 Clock Rate
SPI0CKR_SPI0CKR__SHIFT EQU 000H ; SPI0 Clock Rate
                                                 
;------------------------------------------------------------------------------
; SPI0CN0 Enums (SPI0 Control @ 0xF8)
;------------------------------------------------------------------------------
SPI0CN0_SPIEN__BMASK                  EQU 001H ; SPI0 Enable                                       
SPI0CN0_SPIEN__SHIFT                  EQU 000H ; SPI0 Enable                                       
SPI0CN0_SPIEN__DISABLED               EQU 000H ; Disable the SPI module.                           
SPI0CN0_SPIEN__ENABLED                EQU 001H ; Enable the SPI module.                            
                                                                                                   
SPI0CN0_TXNF__BMASK                   EQU 002H ; TX FIFO Not Full                                  
SPI0CN0_TXNF__SHIFT                   EQU 001H ; TX FIFO Not Full                                  
SPI0CN0_TXNF__FULL                    EQU 000H ; The TX FIFO is full.                              
SPI0CN0_TXNF__NOT_FULL                EQU 002H ; The TX FIFO has room for more data.               
                                                                                                   
SPI0CN0_NSSMD__FMASK                  EQU 00CH ; Slave Select Mode                                 
SPI0CN0_NSSMD__SHIFT                  EQU 002H ; Slave Select Mode                                 
SPI0CN0_NSSMD__3_WIRE                 EQU 000H ; 3-Wire Slave or 3-Wire Master Mode. NSS signal is 
                                               ; not routed to a port pin.                         
SPI0CN0_NSSMD__4_WIRE_SLAVE           EQU 004H ; 4-Wire Slave or Multi-Master Mode. NSS is an input
                                               ; to the device.                                    
SPI0CN0_NSSMD__4_WIRE_MASTER_NSS_LOW  EQU 008H ; 4-Wire Single-Master Mode. NSS is an output and   
                                               ; logic low.                                        
SPI0CN0_NSSMD__4_WIRE_MASTER_NSS_HIGH EQU 00CH ; 4-Wire Single-Master Mode. NSS is an output and   
                                               ; logic high.                                       
                                                                                                   
SPI0CN0_RXOVRN__BMASK                 EQU 010H ; Receive Overrun Flag                              
SPI0CN0_RXOVRN__SHIFT                 EQU 004H ; Receive Overrun Flag                              
SPI0CN0_RXOVRN__NOT_SET               EQU 000H ; A receive overrun did not occur.                  
SPI0CN0_RXOVRN__SET                   EQU 010H ; A receive overrun occurred.                       
                                                                                                   
SPI0CN0_MODF__BMASK                   EQU 020H ; Mode Fault Flag                                   
SPI0CN0_MODF__SHIFT                   EQU 005H ; Mode Fault Flag                                   
SPI0CN0_MODF__NOT_SET                 EQU 000H ; A master collision did not occur.                 
SPI0CN0_MODF__SET                     EQU 020H ; A master collision occurred.                      
                                                                                                   
SPI0CN0_WCOL__BMASK                   EQU 040H ; Write Collision Flag                              
SPI0CN0_WCOL__SHIFT                   EQU 006H ; Write Collision Flag                              
SPI0CN0_WCOL__NOT_SET                 EQU 000H ; A write collision did not occur.                  
SPI0CN0_WCOL__SET                     EQU 040H ; A write collision occurred.                       
                                                                                                   
SPI0CN0_SPIF__BMASK                   EQU 080H ; SPI0 Interrupt Flag                               
SPI0CN0_SPIF__SHIFT                   EQU 007H ; SPI0 Interrupt Flag                               
SPI0CN0_SPIF__NOT_SET                 EQU 000H ; A data transfer has not completed since the last  
                                               ; time SPIF was cleared.                            
SPI0CN0_SPIF__SET                     EQU 080H ; A data transfer completed.                        
                                                                                                   
;------------------------------------------------------------------------------
; SPI0DAT Enums (SPI0 Data @ 0xA3)
;------------------------------------------------------------------------------
SPI0DAT_SPI0DAT__FMASK EQU 0FFH ; SPI0 Transmit and Receive Data
SPI0DAT_SPI0DAT__SHIFT EQU 000H ; SPI0 Transmit and Receive Data
                                                                
;------------------------------------------------------------------------------
; SPI0FCN0 Enums (SPI0 FIFO Control 0 @ 0x9A)
;------------------------------------------------------------------------------
SPI0FCN0_RXTH__FMASK     EQU 003H ; RX FIFO Threshold                                 
SPI0FCN0_RXTH__SHIFT     EQU 000H ; RX FIFO Threshold                                 
SPI0FCN0_RXTH__ZERO      EQU 000H ; RFRQ will be set anytime new data arrives in the  
                                  ; RX FIFO (when the RX FIFO is not empty).          
SPI0FCN0_RXTH__ONE       EQU 001H ; RFRQ will be set if the RX FIFO contains more than
                                  ; one byte.                                         
                                                                                      
SPI0FCN0_RFLSH__BMASK    EQU 004H ; RX FIFO Flush                                     
SPI0FCN0_RFLSH__SHIFT    EQU 002H ; RX FIFO Flush                                     
SPI0FCN0_RFLSH__FLUSH    EQU 004H ; Initiate an RX FIFO flush.                        
                                                                                      
SPI0FCN0_RFRQE__BMASK    EQU 008H ; Read Request Interrupt Enable                     
SPI0FCN0_RFRQE__SHIFT    EQU 003H ; Read Request Interrupt Enable                     
SPI0FCN0_RFRQE__DISABLED EQU 000H ; SPI0 interrupts will not be generated when RFRQ is
                                  ; set.                                              
SPI0FCN0_RFRQE__ENABLED  EQU 008H ; SPI0 interrupts will be generated if RFRQ is set. 
                                                                                      
SPI0FCN0_TXTH__FMASK     EQU 030H ; TX FIFO Threshold                                 
SPI0FCN0_TXTH__SHIFT     EQU 004H ; TX FIFO Threshold                                 
SPI0FCN0_TXTH__ZERO      EQU 000H ; TFRQ will be set when the TX FIFO is empty.       
SPI0FCN0_TXTH__ONE       EQU 010H ; TFRQ will be set when the TX FIFO contains one or 
                                  ; fewer bytes.                                      
                                                                                      
SPI0FCN0_TFLSH__BMASK    EQU 040H ; TX FIFO Flush                                     
SPI0FCN0_TFLSH__SHIFT    EQU 006H ; TX FIFO Flush                                     
SPI0FCN0_TFLSH__FLUSH    EQU 040H ; Initiate a TX FIFO flush.                         
                                                                                      
SPI0FCN0_TFRQE__BMASK    EQU 080H ; Write Request Interrupt Enable                    
SPI0FCN0_TFRQE__SHIFT    EQU 007H ; Write Request Interrupt Enable                    
SPI0FCN0_TFRQE__DISABLED EQU 000H ; SPI0 interrupts will not be generated when TFRQ is
                                  ; set.                                              
SPI0FCN0_TFRQE__ENABLED  EQU 080H ; SPI0 interrupts will be generated if TFRQ is set. 
                                                                                      
;------------------------------------------------------------------------------
; SPI0FCN1 Enums (SPI0 FIFO Control 1 @ 0x9B)
;------------------------------------------------------------------------------
SPI0FCN1_RXFIFOE__BMASK    EQU 001H ; Receive FIFO Enable                               
SPI0FCN1_RXFIFOE__SHIFT    EQU 000H ; Receive FIFO Enable                               
SPI0FCN1_RXFIFOE__DISABLED EQU 000H ; Received bytes will be discarded.                 
SPI0FCN1_RXFIFOE__ENABLED  EQU 001H ; Received bytes will be placed in the RX FIFO.     
                                                                                        
SPI0FCN1_RXTOE__BMASK      EQU 002H ; Receive Timeout Enable                            
SPI0FCN1_RXTOE__SHIFT      EQU 001H ; Receive Timeout Enable                            
SPI0FCN1_RXTOE__DISABLED   EQU 000H ; Lingering bytes in the RX FIFO will not generate  
                                    ; an interrupt.                                     
SPI0FCN1_RXTOE__ENABLED    EQU 002H ; Lingering bytes in the RX FIFO will generate an   
                                    ; interrupt after timeout.                          
                                                                                        
SPI0FCN1_RFRQ__BMASK       EQU 008H ; Receive FIFO Request                              
SPI0FCN1_RFRQ__SHIFT       EQU 003H ; Receive FIFO Request                              
SPI0FCN1_RFRQ__NOT_SET     EQU 000H ; The number of bytes in the RX FIFO is less than or
                                    ; equal to RXTH.                                    
SPI0FCN1_RFRQ__SET         EQU 008H ; The number of bytes in the RX FIFO is greater than
                                    ; RXTH.                                             
                                                                                        
SPI0FCN1_SPIFEN__BMASK     EQU 010H ; SPIF Interrupt Enable                             
SPI0FCN1_SPIFEN__SHIFT     EQU 004H ; SPIF Interrupt Enable                             
SPI0FCN1_SPIFEN__DISABLED  EQU 000H ; SPI0 interrupts will not be generated when SPIF is
                                    ; set.                                              
SPI0FCN1_SPIFEN__ENABLED   EQU 010H ; SPI0 interrupts will be generated if SPIF is set. 
                                                                                        
SPI0FCN1_TXHOLD__BMASK     EQU 020H ; Transmit Hold                                     
SPI0FCN1_TXHOLD__SHIFT     EQU 005H ; Transmit Hold                                     
SPI0FCN1_TXHOLD__CONTINUE  EQU 000H ; The UART will continue to transmit any available  
                                    ; data in the TX FIFO.                              
SPI0FCN1_TXHOLD__HOLD      EQU 020H ; The UART will not transmit any new data from the  
                                    ; TX FIFO.                                          
                                                                                        
SPI0FCN1_THPOL__BMASK      EQU 040H ; Transmit Hold Polarity                            
SPI0FCN1_THPOL__SHIFT      EQU 006H ; Transmit Hold Polarity                            
SPI0FCN1_THPOL__HOLD_0     EQU 000H ; Data output will be held at logic low when TXHOLD 
                                    ; is set.                                           
SPI0FCN1_THPOL__HOLD_1     EQU 040H ; Data output will be held at logic high when TXHOLD
                                    ; is set.                                           
                                                                                        
SPI0FCN1_TFRQ__BMASK       EQU 080H ; Transmit FIFO Request                             
SPI0FCN1_TFRQ__SHIFT       EQU 007H ; Transmit FIFO Request                             
SPI0FCN1_TFRQ__NOT_SET     EQU 000H ; The number of bytes in the TX FIFO is greater than
                                    ; TXTH.                                             
SPI0FCN1_TFRQ__SET         EQU 080H ; The number of bytes in the TX FIFO is less than or
                                    ; equal to TXTH.                                    
                                                                                        
;------------------------------------------------------------------------------
; SPI0FCT Enums (SPI0 FIFO Count @ 0xF7)
;------------------------------------------------------------------------------
SPI0FCT_RXCNT__FMASK EQU 007H ; RX FIFO Count
SPI0FCT_RXCNT__SHIFT EQU 000H ; RX FIFO Count
                                             
SPI0FCT_TXCNT__FMASK EQU 070H ; TX FIFO Count
SPI0FCT_TXCNT__SHIFT EQU 004H ; TX FIFO Count
                                             
;------------------------------------------------------------------------------
; SPI0PCF Enums (SPI0 Pin Configuration @ 0xDF)
;------------------------------------------------------------------------------
SPI0PCF_SISEL__BMASK     EQU 001H ; Slave Data Input Select                           
SPI0PCF_SISEL__SHIFT     EQU 000H ; Slave Data Input Select                           
SPI0PCF_SISEL__CROSSBAR  EQU 000H ; MOSI (slave mode data input) is connected to the  
                                  ; pin assigned by the crossbar.                     
SPI0PCF_SISEL__CLU3      EQU 001H ; MOSI (slave mode data input) is connected to the  
                                  ; CLU3 output.                                      
                                                                                      
SPI0PCF_MISEL__BMASK     EQU 002H ; Master Data Input Select                          
SPI0PCF_MISEL__SHIFT     EQU 001H ; Master Data Input Select                          
SPI0PCF_MISEL__CROSSBAR  EQU 000H ; MISO (master mode data input) is connected to the 
                                  ; pin assigned by the crossbar.                     
SPI0PCF_MISEL__CLU2      EQU 002H ; MISO (master mode data input)  is connected to the
                                  ; CLU2 output.                                      
                                                                                      
SPI0PCF_SCKSEL__BMASK    EQU 004H ; Slave Clock Input Select                          
SPI0PCF_SCKSEL__SHIFT    EQU 002H ; Slave Clock Input Select                          
SPI0PCF_SCKSEL__CROSSBAR EQU 000H ; SCK (slave mode clock input) is connected to the  
                                  ; pin assigned by the crossbar.                     
SPI0PCF_SCKSEL__CLU1     EQU 004H ; SCK (slave mode clock input) is connected to the  
                                  ; CLU1 output.                                      
                                                                                      
;------------------------------------------------------------------------------
; TH0 Enums (Timer 0 High Byte @ 0x8C)
;------------------------------------------------------------------------------
TH0_TH0__FMASK EQU 0FFH ; Timer 0 High Byte
TH0_TH0__SHIFT EQU 000H ; Timer 0 High Byte
                                           
;------------------------------------------------------------------------------
; TH1 Enums (Timer 1 High Byte @ 0x8D)
;------------------------------------------------------------------------------
TH1_TH1__FMASK EQU 0FFH ; Timer 1 High Byte
TH1_TH1__SHIFT EQU 000H ; Timer 1 High Byte
                                           
;------------------------------------------------------------------------------
; TL0 Enums (Timer 0 Low Byte @ 0x8A)
;------------------------------------------------------------------------------
TL0_TL0__FMASK EQU 0FFH ; Timer 0 Low Byte
TL0_TL0__SHIFT EQU 000H ; Timer 0 Low Byte
                                          
;------------------------------------------------------------------------------
; TL1 Enums (Timer 1 Low Byte @ 0x8B)
;------------------------------------------------------------------------------
TL1_TL1__FMASK EQU 0FFH ; Timer 1 Low Byte
TL1_TL1__SHIFT EQU 000H ; Timer 1 Low Byte
                                          
;------------------------------------------------------------------------------
; TMR2CN0 Enums (Timer 2 Control 0 @ 0xC8)
;------------------------------------------------------------------------------
TMR2CN0_T2XCLK__FMASK          EQU 003H ; Timer 2 External Clock Select                     
TMR2CN0_T2XCLK__SHIFT          EQU 000H ; Timer 2 External Clock Select                     
TMR2CN0_T2XCLK__SYSCLK_DIV_12  EQU 000H ; Timer 2 clock is the system clock divided by 12.  
TMR2CN0_T2XCLK__EXTOSC_DIV_8   EQU 001H ; Timer 2 clock is the external oscillator divided  
                                        ; by 8 (synchronized with SYSCLK when not in suspend
                                        ; or snooze mode).                                  
                                                                                            
TMR2CN0_TR2__BMASK             EQU 004H ; Timer 2 Run Control                               
TMR2CN0_TR2__SHIFT             EQU 002H ; Timer 2 Run Control                               
TMR2CN0_TR2__STOP              EQU 000H ; Stop Timer 2.                                     
TMR2CN0_TR2__RUN               EQU 004H ; Start Timer 2 running.                            
                                                                                            
TMR2CN0_T2SPLIT__BMASK         EQU 008H ; Timer 2 Split Mode Enable                         
TMR2CN0_T2SPLIT__SHIFT         EQU 003H ; Timer 2 Split Mode Enable                         
TMR2CN0_T2SPLIT__16_BIT_RELOAD EQU 000H ; Timer 2 operates in 16-bit auto-reload mode.      
TMR2CN0_T2SPLIT__8_BIT_RELOAD  EQU 008H ; Timer 2 operates as two 8-bit auto-reload timers. 
                                                                                            
TMR2CN0_TF2CEN__BMASK          EQU 010H ; Timer 2 Capture Enable                            
TMR2CN0_TF2CEN__SHIFT          EQU 004H ; Timer 2 Capture Enable                            
TMR2CN0_TF2CEN__DISABLED       EQU 000H ; Disable capture mode.                             
TMR2CN0_TF2CEN__ENABLED        EQU 010H ; Enable capture mode.                              
                                                                                            
TMR2CN0_TF2LEN__BMASK          EQU 020H ; Timer 2 Low Byte Interrupt Enable                 
TMR2CN0_TF2LEN__SHIFT          EQU 005H ; Timer 2 Low Byte Interrupt Enable                 
TMR2CN0_TF2LEN__DISABLED       EQU 000H ; Disable low byte interrupts.                      
TMR2CN0_TF2LEN__ENABLED        EQU 020H ; Enable low byte interrupts.                       
                                                                                            
TMR2CN0_TF2L__BMASK            EQU 040H ; Timer 2 Low Byte Overflow Flag                    
TMR2CN0_TF2L__SHIFT            EQU 006H ; Timer 2 Low Byte Overflow Flag                    
TMR2CN0_TF2L__NOT_SET          EQU 000H ; Timer 2 low byte did not overflow.                
TMR2CN0_TF2L__SET              EQU 040H ; Timer 2 low byte overflowed.                      
                                                                                            
TMR2CN0_TF2H__BMASK            EQU 080H ; Timer 2 High Byte Overflow Flag                   
TMR2CN0_TF2H__SHIFT            EQU 007H ; Timer 2 High Byte Overflow Flag                   
TMR2CN0_TF2H__NOT_SET          EQU 000H ; Timer 2 8-bit high byte or 16-bit value did not   
                                        ; overflow.                                         
TMR2CN0_TF2H__SET              EQU 080H ; Timer 2 8-bit high byte or 16-bit value           
                                        ; overflowed.                                       
                                                                                            
;------------------------------------------------------------------------------
; TMR2CN1 Enums (Timer 2 Control 1 @ 0xFD)
;------------------------------------------------------------------------------
TMR2CN1_T2CSEL__FMASK       EQU 007H ; Timer 2 Capture Select                           
TMR2CN1_T2CSEL__SHIFT       EQU 000H ; Timer 2 Capture Select                           
TMR2CN1_T2CSEL__PIN         EQU 000H ; Capture high-to-low transitions on the T2 input  
                                     ; pin.                                             
TMR2CN1_T2CSEL__LFOSC       EQU 001H ; Capture high-to-low transitions of the LFO       
                                     ; oscillator.                                      
TMR2CN1_T2CSEL__COMPARATOR0 EQU 002H ; Capture high-to-low transitions of the Comparator
                                     ; 0 output.                                        
TMR2CN1_T2CSEL__CLU0_OUT    EQU 004H ; Capture high-to-low transitions on the           
                                     ; configurable logic unit 0 synchronous output.    
TMR2CN1_T2CSEL__CLU1_OUT    EQU 005H ; Capture high-to-low transitions on the           
                                     ; configurable logic unit 1 synchronous output.    
TMR2CN1_T2CSEL__CLU2_OUT    EQU 006H ; Capture high-to-low transitions on the           
                                     ; configurable logic unit 2 synchronous output.    
TMR2CN1_T2CSEL__CLU3_OUT    EQU 007H ; Capture high-to-low transitions on the           
                                     ; configurable logic unit 3 synchronous output.    
                                                                                        
TMR2CN1_RLFSEL__FMASK       EQU 0E0H ; Force Reload Select                              
TMR2CN1_RLFSEL__SHIFT       EQU 005H ; Force Reload Select                              
TMR2CN1_RLFSEL__NONE        EQU 000H ; Timer will only reload on overflow events.       
TMR2CN1_RLFSEL__CLU0_OUT    EQU 020H ; Timer will reload on overflow events and CLU0    
                                     ; synchronous output high.                         
TMR2CN1_RLFSEL__CLU2_OUT    EQU 040H ; Timer will reload on overflow events and CLU2    
                                     ; synchronous output high.                         
                                                                                        
;------------------------------------------------------------------------------
; TMR2H Enums (Timer 2 High Byte @ 0xCF)
;------------------------------------------------------------------------------
TMR2H_TMR2H__FMASK EQU 0FFH ; Timer 2 High Byte
TMR2H_TMR2H__SHIFT EQU 000H ; Timer 2 High Byte
                                               
;------------------------------------------------------------------------------
; TMR2L Enums (Timer 2 Low Byte @ 0xCE)
;------------------------------------------------------------------------------
TMR2L_TMR2L__FMASK EQU 0FFH ; Timer 2 Low Byte
TMR2L_TMR2L__SHIFT EQU 000H ; Timer 2 Low Byte
                                              
;------------------------------------------------------------------------------
; TMR2RLH Enums (Timer 2 Reload High Byte @ 0xCB)
;------------------------------------------------------------------------------
TMR2RLH_TMR2RLH__FMASK EQU 0FFH ; Timer 2 Reload High Byte
TMR2RLH_TMR2RLH__SHIFT EQU 000H ; Timer 2 Reload High Byte
                                                          
;------------------------------------------------------------------------------
; TMR2RLL Enums (Timer 2 Reload Low Byte @ 0xCA)
;------------------------------------------------------------------------------
TMR2RLL_TMR2RLL__FMASK EQU 0FFH ; Timer 2 Reload Low Byte
TMR2RLL_TMR2RLL__SHIFT EQU 000H ; Timer 2 Reload Low Byte
                                                         
;------------------------------------------------------------------------------
; TMR3CN0 Enums (Timer 3 Control 0 @ 0x91)
;------------------------------------------------------------------------------
TMR3CN0_T3XCLK__FMASK          EQU 003H ; Timer 3 External Clock Select                     
TMR3CN0_T3XCLK__SHIFT          EQU 000H ; Timer 3 External Clock Select                     
TMR3CN0_T3XCLK__SYSCLK_DIV_12  EQU 000H ; Timer 3 clock is the system clock divided by 12.  
TMR3CN0_T3XCLK__EXTOSC_DIV_8   EQU 001H ; Timer 3 clock is the external oscillator divided  
                                        ; by 8 (synchronized with SYSCLK when not in suspend
                                        ; or snooze mode).                                  
TMR3CN0_T3XCLK__LFOSC_DIV_8    EQU 003H ; Timer 3 clock is the low-frequency oscillator     
                                        ; divided by 8 (synchronized with SYSCLK when not in
                                        ; suspend or snooze mode).                          
                                                                                            
TMR3CN0_TR3__BMASK             EQU 004H ; Timer 3 Run Control                               
TMR3CN0_TR3__SHIFT             EQU 002H ; Timer 3 Run Control                               
TMR3CN0_TR3__STOP              EQU 000H ; Stop Timer 3.                                     
TMR3CN0_TR3__RUN               EQU 004H ; Start Timer 3 running.                            
                                                                                            
TMR3CN0_T3SPLIT__BMASK         EQU 008H ; Timer 3 Split Mode Enable                         
TMR3CN0_T3SPLIT__SHIFT         EQU 003H ; Timer 3 Split Mode Enable                         
TMR3CN0_T3SPLIT__16_BIT_RELOAD EQU 000H ; Timer 3 operates in 16-bit auto-reload mode.      
TMR3CN0_T3SPLIT__8_BIT_RELOAD  EQU 008H ; Timer 3 operates as two 8-bit auto-reload timers. 
                                                                                            
TMR3CN0_TF3CEN__BMASK          EQU 010H ; Timer 3 Capture Enable                            
TMR3CN0_TF3CEN__SHIFT          EQU 004H ; Timer 3 Capture Enable                            
TMR3CN0_TF3CEN__DISABLED       EQU 000H ; Disable capture mode.                             
TMR3CN0_TF3CEN__ENABLED        EQU 010H ; Enable capture mode.                              
                                                                                            
TMR3CN0_TF3LEN__BMASK          EQU 020H ; Timer 3 Low Byte Interrupt Enable                 
TMR3CN0_TF3LEN__SHIFT          EQU 005H ; Timer 3 Low Byte Interrupt Enable                 
TMR3CN0_TF3LEN__DISABLED       EQU 000H ; Disable low byte interrupts.                      
TMR3CN0_TF3LEN__ENABLED        EQU 020H ; Enable low byte interrupts.                       
                                                                                            
TMR3CN0_TF3L__BMASK            EQU 040H ; Timer 3 Low Byte Overflow Flag                    
TMR3CN0_TF3L__SHIFT            EQU 006H ; Timer 3 Low Byte Overflow Flag                    
TMR3CN0_TF3L__NOT_SET          EQU 000H ; Timer 3 low byte did not overflow.                
TMR3CN0_TF3L__SET              EQU 040H ; Timer 3 low byte overflowed.                      
                                                                                            
TMR3CN0_TF3H__BMASK            EQU 080H ; Timer 3 High Byte Overflow Flag                   
TMR3CN0_TF3H__SHIFT            EQU 007H ; Timer 3 High Byte Overflow Flag                   
TMR3CN0_TF3H__NOT_SET          EQU 000H ; Timer 3 8-bit high byte or 16-bit value did not   
                                        ; overflow.                                         
TMR3CN0_TF3H__SET              EQU 080H ; Timer 3 8-bit high byte or 16-bit value           
                                        ; overflowed.                                       
                                                                                            
;------------------------------------------------------------------------------
; TMR3CN1 Enums (Timer 3 Control 1 @ 0xFE)
;------------------------------------------------------------------------------
TMR3CN1_T3CSEL__FMASK       EQU 007H ; Timer 3 Capture Select                           
TMR3CN1_T3CSEL__SHIFT       EQU 000H ; Timer 3 Capture Select                           
TMR3CN1_T3CSEL__PIN         EQU 000H ; Capture high-to-low transitions on the T2 input  
                                     ; pin.                                             
TMR3CN1_T3CSEL__LFOSC       EQU 001H ; Capture high-to-low transitions of the LFO       
                                     ; oscillator.                                      
TMR3CN1_T3CSEL__COMPARATOR0 EQU 002H ; Capture high-to-low transitions of the Comparator
                                     ; 0 output.                                        
TMR3CN1_T3CSEL__CLU0_OUT    EQU 004H ; Capture high-to-low transitions on the           
                                     ; configurable logic unit 0 synchronous output.    
TMR3CN1_T3CSEL__CLU1_OUT    EQU 005H ; Capture high-to-low transitions on the           
                                     ; configurable logic unit 1 synchronous output.    
TMR3CN1_T3CSEL__CLU2_OUT    EQU 006H ; Capture high-to-low transitions on the           
                                     ; configurable logic unit 2 synchronous output.    
TMR3CN1_T3CSEL__CLU3_OUT    EQU 007H ; Capture high-to-low transitions on the           
                                     ; configurable logic unit 3 synchronous output.    
                                                                                        
TMR3CN1_STSYNC__BMASK       EQU 010H ; Suspend Timer Synchronization Status             
TMR3CN1_STSYNC__SHIFT       EQU 004H ; Suspend Timer Synchronization Status             
                                                                                        
TMR3CN1_RLFSEL__FMASK       EQU 0E0H ; Force Reload Select                              
TMR3CN1_RLFSEL__SHIFT       EQU 005H ; Force Reload Select                              
TMR3CN1_RLFSEL__SMB0_SCL    EQU 000H ; If the SMBTOE bit in the SMB0CF register is 0,   
                                     ; then the timer will only reload on overflow      
                                     ; events. If SMBTOE is 1, the timer will reload on 
                                     ; overflow events and when the SMB0 SCL signal is  
                                     ; high.                                            
TMR3CN1_RLFSEL__CLU1_OUT    EQU 020H ; Timer will reload on overflow events and CLU1    
                                     ; synchronous output high.                         
TMR3CN1_RLFSEL__CLU3_OUT    EQU 040H ; Timer will reload on overflow events and CLU3    
                                     ; synchronous output high.                         
TMR3CN1_RLFSEL__NONE        EQU 060H ; Timer will only reload on overflow events.       
                                                                                        
;------------------------------------------------------------------------------
; TMR3H Enums (Timer 3 High Byte @ 0x95)
;------------------------------------------------------------------------------
TMR3H_TMR3H__FMASK EQU 0FFH ; Timer 3 High Byte
TMR3H_TMR3H__SHIFT EQU 000H ; Timer 3 High Byte
                                               
;------------------------------------------------------------------------------
; TMR3L Enums (Timer 3 Low Byte @ 0x94)
;------------------------------------------------------------------------------
TMR3L_TMR3L__FMASK EQU 0FFH ; Timer 3 Low Byte
TMR3L_TMR3L__SHIFT EQU 000H ; Timer 3 Low Byte
                                              
;------------------------------------------------------------------------------
; TMR3RLH Enums (Timer 3 Reload High Byte @ 0x93)
;------------------------------------------------------------------------------
TMR3RLH_TMR3RLH__FMASK EQU 0FFH ; Timer 3 Reload High Byte
TMR3RLH_TMR3RLH__SHIFT EQU 000H ; Timer 3 Reload High Byte
                                                          
;------------------------------------------------------------------------------
; TMR3RLL Enums (Timer 3 Reload Low Byte @ 0x92)
;------------------------------------------------------------------------------
TMR3RLL_TMR3RLL__FMASK EQU 0FFH ; Timer 3 Reload Low Byte
TMR3RLL_TMR3RLL__SHIFT EQU 000H ; Timer 3 Reload Low Byte
                                                         
;------------------------------------------------------------------------------
; TMR4CN0 Enums (Timer 4 Control 0 @ 0x98)
;------------------------------------------------------------------------------
TMR4CN0_T4XCLK__FMASK          EQU 003H ; Timer 4 External Clock Select                     
TMR4CN0_T4XCLK__SHIFT          EQU 000H ; Timer 4 External Clock Select                     
TMR4CN0_T4XCLK__SYSCLK_DIV_12  EQU 000H ; Timer 4 clock is the system clock divided by 12.  
TMR4CN0_T4XCLK__EXTOSC_DIV_8   EQU 001H ; Timer 4 clock is the external oscillator divided  
                                        ; by 8 (synchronized with SYSCLK when not in suspend
                                        ; or snooze mode).                                  
TMR4CN0_T4XCLK__TIMER3         EQU 002H ; Timer 4 is clocked by Timer 3 overflows.          
TMR4CN0_T4XCLK__LFOSC_DIV_8    EQU 003H ; Timer 4 clock is the low-frequency oscillator     
                                        ; divided by 8 (synchronized with SYSCLK when not in
                                        ; suspend or snooze mode).                          
                                                                                            
TMR4CN0_TR4__BMASK             EQU 004H ; Timer 4 Run Control                               
TMR4CN0_TR4__SHIFT             EQU 002H ; Timer 4 Run Control                               
TMR4CN0_TR4__STOP              EQU 000H ; Stop Timer 4.                                     
TMR4CN0_TR4__RUN               EQU 004H ; Start Timer 4 running.                            
                                                                                            
TMR4CN0_T4SPLIT__BMASK         EQU 008H ; Timer 4 Split Mode Enable                         
TMR4CN0_T4SPLIT__SHIFT         EQU 003H ; Timer 4 Split Mode Enable                         
TMR4CN0_T4SPLIT__16_BIT_RELOAD EQU 000H ; Timer 4 operates in 16-bit auto-reload mode.      
TMR4CN0_T4SPLIT__8_BIT_RELOAD  EQU 008H ; Timer 4 operates as two 8-bit auto-reload timers. 
                                                                                            
TMR4CN0_TF4CEN__BMASK          EQU 010H ; Timer 4 Capture Enable                            
TMR4CN0_TF4CEN__SHIFT          EQU 004H ; Timer 4 Capture Enable                            
TMR4CN0_TF4CEN__DISABLED       EQU 000H ; Disable capture mode.                             
TMR4CN0_TF4CEN__ENABLED        EQU 010H ; Enable capture mode.                              
                                                                                            
TMR4CN0_TF4LEN__BMASK          EQU 020H ; Timer 4 Low Byte Interrupt Enable                 
TMR4CN0_TF4LEN__SHIFT          EQU 005H ; Timer 4 Low Byte Interrupt Enable                 
TMR4CN0_TF4LEN__DISABLED       EQU 000H ; Disable low byte interrupts.                      
TMR4CN0_TF4LEN__ENABLED        EQU 020H ; Enable low byte interrupts.                       
                                                                                            
TMR4CN0_TF4L__BMASK            EQU 040H ; Timer 4 Low Byte Overflow Flag                    
TMR4CN0_TF4L__SHIFT            EQU 006H ; Timer 4 Low Byte Overflow Flag                    
TMR4CN0_TF4L__NOT_SET          EQU 000H ; Timer 4 low byte did not overflow.                
TMR4CN0_TF4L__SET              EQU 040H ; Timer 4 low byte overflowed.                      
                                                                                            
TMR4CN0_TF4H__BMASK            EQU 080H ; Timer 4 High Byte Overflow Flag                   
TMR4CN0_TF4H__SHIFT            EQU 007H ; Timer 4 High Byte Overflow Flag                   
TMR4CN0_TF4H__NOT_SET          EQU 000H ; Timer 4 8-bit high byte or 16-bit value did not   
                                        ; overflow.                                         
TMR4CN0_TF4H__SET              EQU 080H ; Timer 4 8-bit high byte or 16-bit value           
                                        ; overflowed.                                       
                                                                                            
;------------------------------------------------------------------------------
; TMR4CN1 Enums (Timer 4 Control 1 @ 0xFF)
;------------------------------------------------------------------------------
TMR4CN1_T4CSEL__FMASK         EQU 007H ; Timer 4 Capture Select                            
TMR4CN1_T4CSEL__SHIFT         EQU 000H ; Timer 4 Capture Select                            
TMR4CN1_T4CSEL__PIN           EQU 000H ; Capture high-to-low transitions on the T2 input   
                                       ; pin.                                              
TMR4CN1_T4CSEL__LFOSC         EQU 001H ; Capture high-to-low transitions of the LFO        
                                       ; oscillator.                                       
TMR4CN1_T4CSEL__COMPARATOR0   EQU 002H ; Capture high-to-low transitions of the Comparator 
                                       ; 0 output.                                         
TMR4CN1_T4CSEL__CLU0_OUT      EQU 004H ; Capture high-to-low transitions on the            
                                       ; configurable logic unit 0 synchronous output.     
TMR4CN1_T4CSEL__CLU1_OUT      EQU 005H ; Capture high-to-low transitions on the            
                                       ; configurable logic unit 1 synchronous output.     
TMR4CN1_T4CSEL__CLU2_OUT      EQU 006H ; Capture high-to-low transitions on the            
                                       ; configurable logic unit 2 synchronous output.     
TMR4CN1_T4CSEL__CLU3_OUT      EQU 007H ; Capture high-to-low transitions on the            
                                       ; configurable logic unit 3 synchronous output.     
                                                                                           
TMR4CN1_STSYNC__BMASK         EQU 010H ; Suspend Timer Synchronization Status              
TMR4CN1_STSYNC__SHIFT         EQU 004H ; Suspend Timer Synchronization Status              
                                                                                           
TMR4CN1_RLFSEL__FMASK         EQU 0E0H ; Force Reload Select                               
TMR4CN1_RLFSEL__SHIFT         EQU 005H ; Force Reload Select                               
TMR4CN1_RLFSEL__I2CSLAVE0_SCL EQU 000H ; If the TIMEOUT bit in I2C0CN0 is 0, then the timer
                                       ; will only reload on overflow events. If TIMEOUT is
                                       ; 1, the timer will reload on overflow events and   
                                       ; when the I2C0 SCL signal is high.                 
TMR4CN1_RLFSEL__CLU0_OUT      EQU 020H ; Timer will reload on overflow events and CLU0     
                                       ; synchronous output high.                          
TMR4CN1_RLFSEL__CLU2_OUT      EQU 040H ; Timer will reload on overflow events and CLU2     
                                       ; synchronous output high.                          
TMR4CN1_RLFSEL__NONE          EQU 060H ; Timer will only reload on overflow events.        
                                                                                           
;------------------------------------------------------------------------------
; TMR4H Enums (Timer 4 High Byte @ 0xA5)
;------------------------------------------------------------------------------
TMR4H_TMR4H__FMASK EQU 0FFH ; Timer 4 High Byte
TMR4H_TMR4H__SHIFT EQU 000H ; Timer 4 High Byte
                                               
;------------------------------------------------------------------------------
; TMR4L Enums (Timer 4 Low Byte @ 0xA4)
;------------------------------------------------------------------------------
TMR4L_TMR4L__FMASK EQU 0FFH ; Timer 4 Low Byte
TMR4L_TMR4L__SHIFT EQU 000H ; Timer 4 Low Byte
                                              
;------------------------------------------------------------------------------
; TMR4RLH Enums (Timer 4 Reload High Byte @ 0xA3)
;------------------------------------------------------------------------------
TMR4RLH_TMR4RLH__FMASK EQU 0FFH ; Timer 4 Reload High Byte
TMR4RLH_TMR4RLH__SHIFT EQU 000H ; Timer 4 Reload High Byte
                                                          
;------------------------------------------------------------------------------
; TMR4RLL Enums (Timer 4 Reload Low Byte @ 0xA2)
;------------------------------------------------------------------------------
TMR4RLL_TMR4RLL__FMASK EQU 0FFH ; Timer 4 Reload Low Byte
TMR4RLL_TMR4RLL__SHIFT EQU 000H ; Timer 4 Reload Low Byte
                                                         
;------------------------------------------------------------------------------
; TMR5CN0 Enums (Timer 5 Control 0 @ 0xC0)
;------------------------------------------------------------------------------
TMR5CN0_T5XCLK__FMASK          EQU 003H ; Timer 5 External Clock Select                     
TMR5CN0_T5XCLK__SHIFT          EQU 000H ; Timer 5 External Clock Select                     
TMR5CN0_T5XCLK__SYSCLK_DIV_12  EQU 000H ; Timer 5 clock is the system clock divided by 12.  
TMR5CN0_T5XCLK__EXTOSC_DIV_8   EQU 001H ; Timer 5 clock is the external oscillator divided  
                                        ; by 8 (synchronized with SYSCLK when not in suspend
                                        ; or snooze mode).                                  
                                                                                            
TMR5CN0_TR5__BMASK             EQU 004H ; Timer 5 Run Control                               
TMR5CN0_TR5__SHIFT             EQU 002H ; Timer 5 Run Control                               
TMR5CN0_TR5__STOP              EQU 000H ; Stop Timer 5.                                     
TMR5CN0_TR5__RUN               EQU 004H ; Start Timer 5 running.                            
                                                                                            
TMR5CN0_T5SPLIT__BMASK         EQU 008H ; Timer 5 Split Mode Enable                         
TMR5CN0_T5SPLIT__SHIFT         EQU 003H ; Timer 5 Split Mode Enable                         
TMR5CN0_T5SPLIT__16_BIT_RELOAD EQU 000H ; Timer 5 operates in 16-bit auto-reload mode.      
TMR5CN0_T5SPLIT__8_BIT_RELOAD  EQU 008H ; Timer 5 operates as two 8-bit auto-reload timers. 
                                                                                            
TMR5CN0_TF5CEN__BMASK          EQU 010H ; Timer 5 Capture Enable                            
TMR5CN0_TF5CEN__SHIFT          EQU 004H ; Timer 5 Capture Enable                            
TMR5CN0_TF5CEN__DISABLED       EQU 000H ; Disable capture mode.                             
TMR5CN0_TF5CEN__ENABLED        EQU 010H ; Enable capture mode.                              
                                                                                            
TMR5CN0_TF5LEN__BMASK          EQU 020H ; Timer 5 Low Byte Interrupt Enable                 
TMR5CN0_TF5LEN__SHIFT          EQU 005H ; Timer 5 Low Byte Interrupt Enable                 
TMR5CN0_TF5LEN__DISABLED       EQU 000H ; Disable low byte interrupts.                      
TMR5CN0_TF5LEN__ENABLED        EQU 020H ; Enable low byte interrupts.                       
                                                                                            
TMR5CN0_TF5L__BMASK            EQU 040H ; Timer 5 Low Byte Overflow Flag                    
TMR5CN0_TF5L__SHIFT            EQU 006H ; Timer 5 Low Byte Overflow Flag                    
TMR5CN0_TF5L__NOT_SET          EQU 000H ; Timer 5 low byte did not overflow.                
TMR5CN0_TF5L__SET              EQU 040H ; Timer 5 low byte overflowed.                      
                                                                                            
TMR5CN0_TF5H__BMASK            EQU 080H ; Timer 5 High Byte Overflow Flag                   
TMR5CN0_TF5H__SHIFT            EQU 007H ; Timer 5 High Byte Overflow Flag                   
TMR5CN0_TF5H__NOT_SET          EQU 000H ; Timer 5 8-bit high byte or 16-bit value did not   
                                        ; overflow.                                         
TMR5CN0_TF5H__SET              EQU 080H ; Timer 5 8-bit high byte or 16-bit value           
                                        ; overflowed.                                       
                                                                                            
;------------------------------------------------------------------------------
; TMR5CN1 Enums (Timer 5 Control 1 @ 0xF1)
;------------------------------------------------------------------------------
TMR5CN1_T5CSEL__FMASK       EQU 007H ; Timer 5 Capture Select                           
TMR5CN1_T5CSEL__SHIFT       EQU 000H ; Timer 5 Capture Select                           
TMR5CN1_T5CSEL__PIN         EQU 000H ; Capture high-to-low transitions on the T2 input  
                                     ; pin.                                             
TMR5CN1_T5CSEL__LFOSC       EQU 001H ; Capture high-to-low transitions of the LFO       
                                     ; oscillator.                                      
TMR5CN1_T5CSEL__COMPARATOR0 EQU 002H ; Capture high-to-low transitions of the Comparator
                                     ; 0 output.                                        
TMR5CN1_T5CSEL__CLU0_OUT    EQU 004H ; Capture high-to-low transitions on the           
                                     ; configurable logic unit 0 synchronous output.    
TMR5CN1_T5CSEL__CLU1_OUT    EQU 005H ; Capture high-to-low transitions on the           
                                     ; configurable logic unit 1 synchronous output.    
TMR5CN1_T5CSEL__CLU2_OUT    EQU 006H ; Capture high-to-low transitions on the           
                                     ; configurable logic unit 2 synchronous output.    
TMR5CN1_T5CSEL__CLU3_OUT    EQU 007H ; Capture high-to-low transitions on the           
                                     ; configurable logic unit 3 synchronous output.    
                                                                                        
TMR5CN1_RLFSEL__FMASK       EQU 0E0H ; Force Reload Select                              
TMR5CN1_RLFSEL__SHIFT       EQU 005H ; Force Reload Select                              
TMR5CN1_RLFSEL__NONE        EQU 000H ; Timer will only reload on overflow events.       
TMR5CN1_RLFSEL__CLU1_OUT    EQU 020H ; Timer will reload on overflow events and CLU1    
                                     ; synchronous output high.                         
TMR5CN1_RLFSEL__CLU3_OUT    EQU 040H ; Timer will reload on overflow events and CLU3    
                                     ; synchronous output high.                         
                                                                                        
;------------------------------------------------------------------------------
; TMR5H Enums (Timer 5 High Byte @ 0xD5)
;------------------------------------------------------------------------------
TMR5H_TMR5H__FMASK EQU 0FFH ; Timer 5 High Byte
TMR5H_TMR5H__SHIFT EQU 000H ; Timer 5 High Byte
                                               
;------------------------------------------------------------------------------
; TMR5L Enums (Timer 5 Low Byte @ 0xD4)
;------------------------------------------------------------------------------
TMR5L_TMR5L__FMASK EQU 0FFH ; Timer 5 Low Byte
TMR5L_TMR5L__SHIFT EQU 000H ; Timer 5 Low Byte
                                              
;------------------------------------------------------------------------------
; TMR5RLH Enums (Timer 5 Reload High Byte @ 0xD3)
;------------------------------------------------------------------------------
TMR5RLH_TMR5RLH__FMASK EQU 0FFH ; Timer 5 Reload High Byte
TMR5RLH_TMR5RLH__SHIFT EQU 000H ; Timer 5 Reload High Byte
                                                          
;------------------------------------------------------------------------------
; TMR5RLL Enums (Timer 5 Reload Low Byte @ 0xD2)
;------------------------------------------------------------------------------
TMR5RLL_TMR5RLL__FMASK EQU 0FFH ; Timer 5 Reload Low Byte
TMR5RLL_TMR5RLL__SHIFT EQU 000H ; Timer 5 Reload Low Byte
                                                         
;------------------------------------------------------------------------------
; CKCON0 Enums (Clock Control 0 @ 0x8E)
;------------------------------------------------------------------------------
CKCON0_SCA__FMASK           EQU 003H ; Timer 0/1 Prescale                                
CKCON0_SCA__SHIFT           EQU 000H ; Timer 0/1 Prescale                                
CKCON0_SCA__SYSCLK_DIV_12   EQU 000H ; System clock divided by 12.                       
CKCON0_SCA__SYSCLK_DIV_4    EQU 001H ; System clock divided by 4.                        
CKCON0_SCA__SYSCLK_DIV_48   EQU 002H ; System clock divided by 48.                       
CKCON0_SCA__EXTOSC_DIV_8    EQU 003H ; External oscillator divided by 8 (synchronized    
                                     ; with the system clock).                           
                                                                                         
CKCON0_T0M__BMASK           EQU 004H ; Timer 0 Clock Select                              
CKCON0_T0M__SHIFT           EQU 002H ; Timer 0 Clock Select                              
CKCON0_T0M__PRESCALE        EQU 000H ; Counter/Timer 0 uses the clock defined by the     
                                     ; prescale field, SCA.                              
CKCON0_T0M__SYSCLK          EQU 004H ; Counter/Timer 0 uses the system clock.            
                                                                                         
CKCON0_T1M__BMASK           EQU 008H ; Timer 1 Clock Select                              
CKCON0_T1M__SHIFT           EQU 003H ; Timer 1 Clock Select                              
CKCON0_T1M__PRESCALE        EQU 000H ; Timer 1 uses the clock defined by the prescale    
                                     ; field, SCA.                                       
CKCON0_T1M__SYSCLK          EQU 008H ; Timer 1 uses the system clock.                    
                                                                                         
CKCON0_T2ML__BMASK          EQU 010H ; Timer 2 Low Byte Clock Select                     
CKCON0_T2ML__SHIFT          EQU 004H ; Timer 2 Low Byte Clock Select                     
CKCON0_T2ML__EXTERNAL_CLOCK EQU 000H ; Timer 2 low byte uses the clock defined by T2XCLK 
                                     ; in TMR2CN0.                                       
CKCON0_T2ML__SYSCLK         EQU 010H ; Timer 2 low byte uses the system clock.           
                                                                                         
CKCON0_T2MH__BMASK          EQU 020H ; Timer 2 High Byte Clock Select                    
CKCON0_T2MH__SHIFT          EQU 005H ; Timer 2 High Byte Clock Select                    
CKCON0_T2MH__EXTERNAL_CLOCK EQU 000H ; Timer 2 high byte uses the clock defined by T2XCLK
                                     ; in TMR2CN0.                                       
CKCON0_T2MH__SYSCLK         EQU 020H ; Timer 2 high byte uses the system clock.          
                                                                                         
CKCON0_T3ML__BMASK          EQU 040H ; Timer 3 Low Byte Clock Select                     
CKCON0_T3ML__SHIFT          EQU 006H ; Timer 3 Low Byte Clock Select                     
CKCON0_T3ML__EXTERNAL_CLOCK EQU 000H ; Timer 3 low byte uses the clock defined by T3XCLK 
                                     ; in TMR3CN0.                                       
CKCON0_T3ML__SYSCLK         EQU 040H ; Timer 3 low byte uses the system clock.           
                                                                                         
CKCON0_T3MH__BMASK          EQU 080H ; Timer 3 High Byte Clock Select                    
CKCON0_T3MH__SHIFT          EQU 007H ; Timer 3 High Byte Clock Select                    
CKCON0_T3MH__EXTERNAL_CLOCK EQU 000H ; Timer 3 high byte uses the clock defined by T3XCLK
                                     ; in TMR3CN0.                                       
CKCON0_T3MH__SYSCLK         EQU 080H ; Timer 3 high byte uses the system clock.          
                                                                                         
;------------------------------------------------------------------------------
; CKCON1 Enums (Clock Control 1 @ 0xA6)
;------------------------------------------------------------------------------
CKCON1_T4ML__BMASK          EQU 001H ; Timer 4 Low Byte Clock Select                     
CKCON1_T4ML__SHIFT          EQU 000H ; Timer 4 Low Byte Clock Select                     
CKCON1_T4ML__EXTERNAL_CLOCK EQU 000H ; Timer 4 low byte uses the clock defined by T4XCLK 
                                     ; in TMR4CN0.                                       
CKCON1_T4ML__SYSCLK         EQU 001H ; Timer 4 low byte uses the system clock.           
                                                                                         
CKCON1_T4MH__BMASK          EQU 002H ; Timer 4 High Byte Clock Select                    
CKCON1_T4MH__SHIFT          EQU 001H ; Timer 4 High Byte Clock Select                    
CKCON1_T4MH__EXTERNAL_CLOCK EQU 000H ; Timer 4 high byte uses the clock defined by T4XCLK
                                     ; in TMR4CN0.                                       
CKCON1_T4MH__SYSCLK         EQU 002H ; Timer 4 high byte uses the system clock.          
                                                                                         
CKCON1_T5ML__BMASK          EQU 004H ; Timer 5 Low Byte Clock Select                     
CKCON1_T5ML__SHIFT          EQU 002H ; Timer 5 Low Byte Clock Select                     
CKCON1_T5ML__EXTERNAL_CLOCK EQU 000H ; Timer 5 low byte uses the clock defined by T5XCLK 
                                     ; in TMR5CN0.                                       
CKCON1_T5ML__SYSCLK         EQU 004H ; Timer 5 low byte uses the system clock.           
                                                                                         
CKCON1_T5MH__BMASK          EQU 008H ; Timer 5 High Byte Clock Select                    
CKCON1_T5MH__SHIFT          EQU 003H ; Timer 5 High Byte Clock Select                    
CKCON1_T5MH__EXTERNAL_CLOCK EQU 000H ; Timer 5 high byte uses the clock defined by T5XCLK
                                     ; in TMR5CN0.                                       
CKCON1_T5MH__SYSCLK         EQU 008H ; Timer 5 high byte uses the system clock.          
                                                                                         
;------------------------------------------------------------------------------
; TCON Enums (Timer 0/1 Control @ 0x88)
;------------------------------------------------------------------------------
TCON_IT0__BMASK   EQU 001H ; Interrupt 0 Type Select  
TCON_IT0__SHIFT   EQU 000H ; Interrupt 0 Type Select  
TCON_IT0__LEVEL   EQU 000H ; INT0 is level triggered. 
TCON_IT0__EDGE    EQU 001H ; INT0 is edge triggered.  
                                                      
TCON_IE0__BMASK   EQU 002H ; External Interrupt 0     
TCON_IE0__SHIFT   EQU 001H ; External Interrupt 0     
TCON_IE0__NOT_SET EQU 000H ; Edge/level not detected. 
TCON_IE0__SET     EQU 002H ; Edge/level detected      
                                                      
TCON_IT1__BMASK   EQU 004H ; Interrupt 1 Type Select  
TCON_IT1__SHIFT   EQU 002H ; Interrupt 1 Type Select  
TCON_IT1__LEVEL   EQU 000H ; INT1 is level triggered. 
TCON_IT1__EDGE    EQU 004H ; INT1 is edge triggered.  
                                                      
TCON_IE1__BMASK   EQU 008H ; External Interrupt 1     
TCON_IE1__SHIFT   EQU 003H ; External Interrupt 1     
TCON_IE1__NOT_SET EQU 000H ; Edge/level not detected. 
TCON_IE1__SET     EQU 008H ; Edge/level detected      
                                                      
TCON_TR0__BMASK   EQU 010H ; Timer 0 Run Control      
TCON_TR0__SHIFT   EQU 004H ; Timer 0 Run Control      
TCON_TR0__STOP    EQU 000H ; Stop Timer 0.            
TCON_TR0__RUN     EQU 010H ; Start Timer 0 running.   
                                                      
TCON_TF0__BMASK   EQU 020H ; Timer 0 Overflow Flag    
TCON_TF0__SHIFT   EQU 005H ; Timer 0 Overflow Flag    
TCON_TF0__NOT_SET EQU 000H ; Timer 0 did not overflow.
TCON_TF0__SET     EQU 020H ; Timer 0 overflowed.      
                                                      
TCON_TR1__BMASK   EQU 040H ; Timer 1 Run Control      
TCON_TR1__SHIFT   EQU 006H ; Timer 1 Run Control      
TCON_TR1__STOP    EQU 000H ; Stop Timer 1.            
TCON_TR1__RUN     EQU 040H ; Start Timer 1 running.   
                                                      
TCON_TF1__BMASK   EQU 080H ; Timer 1 Overflow Flag    
TCON_TF1__SHIFT   EQU 007H ; Timer 1 Overflow Flag    
TCON_TF1__NOT_SET EQU 000H ; Timer 1 did not overflow.
TCON_TF1__SET     EQU 080H ; Timer 1 overflowed.      
                                                      
;------------------------------------------------------------------------------
; TMOD Enums (Timer 0/1 Mode @ 0x89)
;------------------------------------------------------------------------------
TMOD_T0M__FMASK      EQU 003H ; Timer 0 Mode Select                               
TMOD_T0M__SHIFT      EQU 000H ; Timer 0 Mode Select                               
TMOD_T0M__MODE0      EQU 000H ; Mode 0, 13-bit Counter/Timer                      
TMOD_T0M__MODE1      EQU 001H ; Mode 1, 16-bit Counter/Timer                      
TMOD_T0M__MODE2      EQU 002H ; Mode 2, 8-bit Counter/Timer with Auto-Reload      
TMOD_T0M__MODE3      EQU 003H ; Mode 3, Two 8-bit Counter/Timers                  
                                                                                  
TMOD_CT0__BMASK      EQU 004H ; Counter/Timer 0 Select                            
TMOD_CT0__SHIFT      EQU 002H ; Counter/Timer 0 Select                            
TMOD_CT0__TIMER      EQU 000H ; Timer Mode. Timer 0 increments on the clock       
                              ; defined by T0M in the CKCON0 register.            
TMOD_CT0__COUNTER    EQU 004H ; Counter Mode. Timer 0 increments on high-to-low   
                              ; transitions of an external pin (T0).              
                                                                                  
TMOD_GATE0__BMASK    EQU 008H ; Timer 0 Gate Control                              
TMOD_GATE0__SHIFT    EQU 003H ; Timer 0 Gate Control                              
TMOD_GATE0__DISABLED EQU 000H ; Timer 0 enabled when TR0 = 1 irrespective of INT0 
                              ; logic level.                                      
TMOD_GATE0__ENABLED  EQU 008H ; Timer 0 enabled only when TR0 = 1 and INT0 is     
                              ; active as defined by bit IN0PL in register IT01CF.
                                                                                  
TMOD_T1M__FMASK      EQU 030H ; Timer 1 Mode Select                               
TMOD_T1M__SHIFT      EQU 004H ; Timer 1 Mode Select                               
TMOD_T1M__MODE0      EQU 000H ; Mode 0, 13-bit Counter/Timer                      
TMOD_T1M__MODE1      EQU 010H ; Mode 1, 16-bit Counter/Timer                      
TMOD_T1M__MODE2      EQU 020H ; Mode 2, 8-bit Counter/Timer with Auto-Reload      
TMOD_T1M__MODE3      EQU 030H ; Mode 3, Timer 1 Inactive                          
                                                                                  
TMOD_CT1__BMASK      EQU 040H ; Counter/Timer 1 Select                            
TMOD_CT1__SHIFT      EQU 006H ; Counter/Timer 1 Select                            
TMOD_CT1__TIMER      EQU 000H ; Timer Mode. Timer 1 increments on the clock       
                              ; defined by T1M in the CKCON0 register.            
TMOD_CT1__COUNTER    EQU 040H ; Counter Mode. Timer 1 increments on high-to-low   
                              ; transitions of an external pin (T1).              
                                                                                  
TMOD_GATE1__BMASK    EQU 080H ; Timer 1 Gate Control                              
TMOD_GATE1__SHIFT    EQU 007H ; Timer 1 Gate Control                              
TMOD_GATE1__DISABLED EQU 000H ; Timer 1 enabled when TR1 = 1 irrespective of INT1 
                              ; logic level.                                      
TMOD_GATE1__ENABLED  EQU 080H ; Timer 1 enabled only when TR1 = 1 and INT1 is     
                              ; active as defined by bit IN1PL in register IT01CF.
                                                                                  
;------------------------------------------------------------------------------
; SBCON1 Enums (UART1 Baud Rate Generator Control @ 0x94)
;------------------------------------------------------------------------------
SBCON1_BPS__FMASK     EQU 007H ; Baud Rate Prescaler Select                     
SBCON1_BPS__SHIFT     EQU 000H ; Baud Rate Prescaler Select                     
SBCON1_BPS__DIV_BY_12 EQU 000H ; Prescaler = 12.                                
SBCON1_BPS__DIV_BY_4  EQU 001H ; Prescaler = 4.                                 
SBCON1_BPS__DIV_BY_48 EQU 002H ; Prescaler = 48.                                
SBCON1_BPS__DIV_BY_1  EQU 003H ; Prescaler = 1.                                 
SBCON1_BPS__DIV_BY_8  EQU 004H ; Prescaler = 8.                                 
SBCON1_BPS__DIV_BY_16 EQU 005H ; Prescaler = 16.                                
SBCON1_BPS__DIV_BY_24 EQU 006H ; Prescaler = 24.                                
SBCON1_BPS__DIV_BY_32 EQU 007H ; Prescaler = 32.                                
                                                                                
SBCON1_BREN__BMASK    EQU 040H ; Baud Rate Generator Enable                     
SBCON1_BREN__SHIFT    EQU 006H ; Baud Rate Generator Enable                     
SBCON1_BREN__DISABLED EQU 000H ; Disable the baud rate generator. UART1 will not
                               ; function.                                      
SBCON1_BREN__ENABLED  EQU 040H ; Enable the baud rate generator.                
                                                                                
;------------------------------------------------------------------------------
; SBRLH1 Enums (UART1 Baud Rate Generator High Byte @ 0x96)
;------------------------------------------------------------------------------
SBRLH1_BRH__FMASK EQU 0FFH ; UART1 Baud Rate Reload High
SBRLH1_BRH__SHIFT EQU 000H ; UART1 Baud Rate Reload High
                                                        
;------------------------------------------------------------------------------
; SBRLL1 Enums (UART1 Baud Rate Generator Low Byte @ 0x95)
;------------------------------------------------------------------------------
SBRLL1_BRL__FMASK EQU 0FFH ; UART1 Baud Rate Reload Low
SBRLL1_BRL__SHIFT EQU 000H ; UART1 Baud Rate Reload Low
                                                       
;------------------------------------------------------------------------------
; SBUF1 Enums (UART1 Serial Port Data Buffer @ 0x92)
;------------------------------------------------------------------------------
SBUF1_SBUF1__FMASK EQU 0FFH ; Serial Port Data Buffer
SBUF1_SBUF1__SHIFT EQU 000H ; Serial Port Data Buffer
                                                     
;------------------------------------------------------------------------------
; SCON1 Enums (UART1 Serial Port Control @ 0xC8)
;------------------------------------------------------------------------------
SCON1_RI__BMASK             EQU 001H ; Receive Interrupt Flag                           
SCON1_RI__SHIFT             EQU 000H ; Receive Interrupt Flag                           
SCON1_RI__NOT_SET           EQU 000H ; New data has not been received by UART1.         
SCON1_RI__SET               EQU 001H ; UART1 received one or more data bytes.           
                                                                                        
SCON1_TI__BMASK             EQU 002H ; Transmit Interrupt Flag                          
SCON1_TI__SHIFT             EQU 001H ; Transmit Interrupt Flag                          
SCON1_TI__NOT_SET           EQU 000H ; A byte of data has not been transmitted by UART1.
SCON1_TI__SET               EQU 002H ; UART1 transmitted a byte of data.                
                                                                                        
SCON1_RBX__BMASK            EQU 004H ; Extra Receive Bit                                
SCON1_RBX__SHIFT            EQU 002H ; Extra Receive Bit                                
SCON1_RBX__LOW              EQU 000H ; The extra bit or the first stop bit is 0.        
SCON1_RBX__HIGH             EQU 004H ; The extra bit or the first stop bit is 1.        
                                                                                        
SCON1_TBX__BMASK            EQU 008H ; Extra Transmission Bit                           
SCON1_TBX__SHIFT            EQU 003H ; Extra Transmission Bit                           
SCON1_TBX__LOW              EQU 000H ; Set extra bit to 0 (low).                        
SCON1_TBX__HIGH             EQU 008H ; Set extra bit to 1 (high).                       
                                                                                        
SCON1_REN__BMASK            EQU 010H ; Receive Enable                                   
SCON1_REN__SHIFT            EQU 004H ; Receive Enable                                   
SCON1_REN__RECEIVE_DISABLED EQU 000H ; UART1 reception disabled.                        
SCON1_REN__RECEIVE_ENABLED  EQU 010H ; UART1 reception enabled.                         
                                                                                        
SCON1_PERR__BMASK           EQU 040H ; Parity Error Flag                                
SCON1_PERR__SHIFT           EQU 006H ; Parity Error Flag                                
SCON1_PERR__NOT_SET         EQU 000H ; Parity error has not occurred.                   
SCON1_PERR__SET             EQU 040H ; Parity error has occurred.                       
                                                                                        
SCON1_OVR__BMASK            EQU 080H ; Receive FIFO Overrun Flag                        
SCON1_OVR__SHIFT            EQU 007H ; Receive FIFO Overrun Flag                        
SCON1_OVR__NOT_SET          EQU 000H ; Receive FIFO overrun has not occurred.           
SCON1_OVR__SET              EQU 080H ; Receive FIFO overrun has occurred.               
                                                                                        
;------------------------------------------------------------------------------
; SMOD1 Enums (UART1 Mode @ 0x93)
;------------------------------------------------------------------------------
SMOD1_SBL__BMASK          EQU 001H ; Stop Bit Length                                 
SMOD1_SBL__SHIFT          EQU 000H ; Stop Bit Length                                 
SMOD1_SBL__SHORT          EQU 000H ; Short: Stop bit is active for one bit time.     
SMOD1_SBL__LONG           EQU 001H ; Long: Stop bit is active for two bit times (data
                                   ; length = 6, 7, or 8 bits) or 1.5 bit times (data
                                   ; length = 5 bits).                               
                                                                                     
SMOD1_XBE__BMASK          EQU 002H ; Extra Bit Enable                                
SMOD1_XBE__SHIFT          EQU 001H ; Extra Bit Enable                                
SMOD1_XBE__DISABLED       EQU 000H ; Disable the extra bit.                          
SMOD1_XBE__ENABLED        EQU 002H ; Enable the extra bit.                           
                                                                                     
SMOD1_SDL__FMASK          EQU 00CH ; Data Length                                     
SMOD1_SDL__SHIFT          EQU 002H ; Data Length                                     
SMOD1_SDL__5_BITS         EQU 000H ; 5 bits.                                         
SMOD1_SDL__6_BITS         EQU 004H ; 6 bits.                                         
SMOD1_SDL__7_BITS         EQU 008H ; 7 bits.                                         
SMOD1_SDL__8_BITS         EQU 00CH ; 8 bits.                                         
                                                                                     
SMOD1_PE__BMASK           EQU 010H ; Parity Enable                                   
SMOD1_PE__SHIFT           EQU 004H ; Parity Enable                                   
SMOD1_PE__PARITY_DISABLED EQU 000H ; Disable hardware parity.                        
SMOD1_PE__PARITY_ENABLED  EQU 010H ; Enable hardware parity.                         
                                                                                     
SMOD1_SPT__FMASK          EQU 060H ; Parity Type                                     
SMOD1_SPT__SHIFT          EQU 005H ; Parity Type                                     
SMOD1_SPT__ODD_PARITY     EQU 000H ; Odd.                                            
SMOD1_SPT__EVEN_PARITY    EQU 020H ; Even.                                           
SMOD1_SPT__MARK_PARITY    EQU 040H ; Mark.                                           
SMOD1_SPT__SPACE_PARITY   EQU 060H ; Space.                                          
                                                                                     
SMOD1_MCE__BMASK          EQU 080H ; Multiprocessor Communication Enable             
SMOD1_MCE__SHIFT          EQU 007H ; Multiprocessor Communication Enable             
SMOD1_MCE__MULTI_DISABLED EQU 000H ; RI will be activated if the stop bits are 1.    
SMOD1_MCE__MULTI_ENABLED  EQU 080H ; RI will be activated if the stop bits and extra 
                                   ; bit are 1. The extra bit must be enabled using  
                                   ; XBE.                                            
                                                                                     
;------------------------------------------------------------------------------
; UART1FCN0 Enums (UART1 FIFO Control 0 @ 0x9D)
;------------------------------------------------------------------------------
UART1FCN0_RXTH__FMASK     EQU 003H ; RX FIFO Threshold                                 
UART1FCN0_RXTH__SHIFT     EQU 000H ; RX FIFO Threshold                                 
UART1FCN0_RXTH__ZERO      EQU 000H ; RFRQ will be set anytime new data arrives in the  
                                   ; RX FIFO (when the RX FIFO is not empty).          
                                                                                       
UART1FCN0_RFLSH__BMASK    EQU 004H ; RX FIFO Flush                                     
UART1FCN0_RFLSH__SHIFT    EQU 002H ; RX FIFO Flush                                     
UART1FCN0_RFLSH__FLUSH    EQU 004H ; Initiate an RX FIFO flush.                        
                                                                                       
UART1FCN0_RFRQE__BMASK    EQU 008H ; Read Request Interrupt Enable                     
UART1FCN0_RFRQE__SHIFT    EQU 003H ; Read Request Interrupt Enable                     
UART1FCN0_RFRQE__DISABLED EQU 000H ; UART1 interrupts will not be generated when RFRQ  
                                   ; is set.                                           
UART1FCN0_RFRQE__ENABLED  EQU 008H ; UART1 interrupts will be generated if RFRQ is set.
                                                                                       
UART1FCN0_TXTH__FMASK     EQU 030H ; TX FIFO Threshold                                 
UART1FCN0_TXTH__SHIFT     EQU 004H ; TX FIFO Threshold                                 
UART1FCN0_TXTH__ZERO      EQU 000H ; TFRQ will be set when the TX FIFO is empty.       
                                                                                       
UART1FCN0_TFLSH__BMASK    EQU 040H ; TX FIFO Flush                                     
UART1FCN0_TFLSH__SHIFT    EQU 006H ; TX FIFO Flush                                     
UART1FCN0_TFLSH__FLUSH    EQU 040H ; Initiate a TX FIFO flush.                         
                                                                                       
UART1FCN0_TFRQE__BMASK    EQU 080H ; Write Request Interrupt Enable                    
UART1FCN0_TFRQE__SHIFT    EQU 007H ; Write Request Interrupt Enable                    
UART1FCN0_TFRQE__DISABLED EQU 000H ; UART1 interrupts will not be generated when TFRQ  
                                   ; is set.                                           
UART1FCN0_TFRQE__ENABLED  EQU 080H ; UART1 interrupts will be generated if TFRQ is set.
                                                                                       
;------------------------------------------------------------------------------
; UART1FCN1 Enums (UART1 FIFO Control 1 @ 0xD8)
;------------------------------------------------------------------------------
UART1FCN1_RIE__BMASK       EQU 001H ; Receive Interrupt Enable                          
UART1FCN1_RIE__SHIFT       EQU 000H ; Receive Interrupt Enable                          
UART1FCN1_RIE__DISABLED    EQU 000H ; The RI flag will not generate UART1 interrupts.   
UART1FCN1_RIE__ENABLED     EQU 001H ; The RI flag will generate UART1 interrupts when it
                                    ; is set.                                           
                                                                                        
UART1FCN1_RXTO__FMASK      EQU 006H ; Receive Timeout                                   
UART1FCN1_RXTO__SHIFT      EQU 001H ; Receive Timeout                                   
UART1FCN1_RXTO__DISABLED   EQU 000H ; The receive timeout feature is disabled.          
UART1FCN1_RXTO__TIMEOUT_2  EQU 002H ; A receive timeout will occur after 2 idle periods 
                                    ; on the UART RX line.                              
UART1FCN1_RXTO__TIMEOUT_4  EQU 004H ; A receive timeout will occur after 4 idle periods 
                                    ; on the UART RX line.                              
UART1FCN1_RXTO__TIMEOUT_16 EQU 006H ; A receive timeout will occur after 16 idle periods
                                    ; on the UART RX line.                              
                                                                                        
UART1FCN1_RFRQ__BMASK      EQU 008H ; Receive FIFO Request                              
UART1FCN1_RFRQ__SHIFT      EQU 003H ; Receive FIFO Request                              
UART1FCN1_RFRQ__NOT_SET    EQU 000H ; The number of bytes in the RX FIFO is less than or
                                    ; equal to RXTH.                                    
UART1FCN1_RFRQ__SET        EQU 008H ; The number of bytes in the RX FIFO is greater than
                                    ; RXTH.                                             
                                                                                        
UART1FCN1_TIE__BMASK       EQU 010H ; Transmit Interrupt Enable                         
UART1FCN1_TIE__SHIFT       EQU 004H ; Transmit Interrupt Enable                         
UART1FCN1_TIE__DISABLED    EQU 000H ; The TI flag will not generate UART1 interrupts.   
UART1FCN1_TIE__ENABLED     EQU 010H ; The TI flag will generate UART1 interrupts when it
                                    ; is set.                                           
                                                                                        
UART1FCN1_TXHOLD__BMASK    EQU 020H ; Transmit Hold                                     
UART1FCN1_TXHOLD__SHIFT    EQU 005H ; Transmit Hold                                     
UART1FCN1_TXHOLD__CONTINUE EQU 000H ; The UART will continue to transmit any available  
                                    ; data in the TX FIFO.                              
UART1FCN1_TXHOLD__HOLD     EQU 020H ; The UART will not transmit any new data from the  
                                    ; TX FIFO.                                          
                                                                                        
UART1FCN1_TXNF__BMASK      EQU 040H ; TX FIFO Not Full                                  
UART1FCN1_TXNF__SHIFT      EQU 006H ; TX FIFO Not Full                                  
UART1FCN1_TXNF__FULL       EQU 000H ; The TX FIFO is full.                              
UART1FCN1_TXNF__NOT_FULL   EQU 040H ; The TX FIFO has room for more data.               
                                                                                        
UART1FCN1_TFRQ__BMASK      EQU 080H ; Transmit FIFO Request                             
UART1FCN1_TFRQ__SHIFT      EQU 007H ; Transmit FIFO Request                             
UART1FCN1_TFRQ__NOT_SET    EQU 000H ; The number of bytes in the TX FIFO is greater than
                                    ; TXTH.                                             
UART1FCN1_TFRQ__SET        EQU 080H ; The number of bytes in the TX FIFO is less than or
                                    ; equal to TXTH.                                    
                                                                                        
;------------------------------------------------------------------------------
; UART1FCT Enums (UART1 FIFO Count @ 0xFA)
;------------------------------------------------------------------------------
UART1FCT_RXCNT__FMASK EQU 007H ; RX FIFO Count
UART1FCT_RXCNT__SHIFT EQU 000H ; RX FIFO Count
                                              
UART1FCT_TXCNT__FMASK EQU 070H ; TX FIFO Count
UART1FCT_TXCNT__SHIFT EQU 004H ; TX FIFO Count
                                              
;------------------------------------------------------------------------------
; UART1LIN Enums (UART1 LIN Configuration @ 0x9E)
;------------------------------------------------------------------------------
UART1LIN_SYNCDIE__BMASK      EQU 001H ; LIN Sync Detect Interrupt Enable                  
UART1LIN_SYNCDIE__SHIFT      EQU 000H ; LIN Sync Detect Interrupt Enable                  
UART1LIN_SYNCDIE__DISABLED   EQU 000H ; The SYNCD flag will not generate UART1 interrupts.
UART1LIN_SYNCDIE__ENABLED    EQU 001H ; The SYNCD flag will generate UART1 interrupts when
                                      ; it is set.                                        
                                                                                          
UART1LIN_SYNCTOIE__BMASK     EQU 002H ; LIN Sync Detect Timeout Interrupt Enable          
UART1LIN_SYNCTOIE__SHIFT     EQU 001H ; LIN Sync Detect Timeout Interrupt Enable          
UART1LIN_SYNCTOIE__DISABLED  EQU 000H ; The SYNCTO flag will not generate UART1           
                                      ; interrupts.                                       
UART1LIN_SYNCTOIE__ENABLED   EQU 002H ; The SYNCTO flag will generate UART1 interrupts    
                                      ; when it is set.                                   
                                                                                          
UART1LIN_BREAKDNIE__BMASK    EQU 004H ; LIN Break Done Interrupt Enable                   
UART1LIN_BREAKDNIE__SHIFT    EQU 002H ; LIN Break Done Interrupt Enable                   
UART1LIN_BREAKDNIE__DISABLED EQU 000H ; The BREAKDN flag will not generate UART1          
                                      ; interrupts.                                       
UART1LIN_BREAKDNIE__ENABLED  EQU 004H ; The BREAKDN flag will generate UART1 interrupts   
                                      ; when it is set.                                   
                                                                                          
UART1LIN_LINMDE__BMASK       EQU 008H ; LIN Mode Enable                                   
UART1LIN_LINMDE__SHIFT       EQU 003H ; LIN Mode Enable                                   
UART1LIN_LINMDE__DISABLED    EQU 000H ; If AUTOBDE is set to 1, sync detection and        
                                      ; autobaud will begin on the first falling edge of  
                                      ; RX.                                               
UART1LIN_LINMDE__ENABLED     EQU 008H ; A valid LIN break field and delimiter must be     
                                      ; detected prior to the hardware state machine      
                                      ; recognizing a sync word and performing autobaud.  
                                                                                          
UART1LIN_SYNCD__BMASK        EQU 010H ; LIN Sync Detect Flag                              
UART1LIN_SYNCD__SHIFT        EQU 004H ; LIN Sync Detect Flag                              
UART1LIN_SYNCD__NOT_SET      EQU 000H ; A sync has not been detected or is not yet        
                                      ; complete.                                         
UART1LIN_SYNCD__SYNC_DONE    EQU 010H ; A valid sync word was detected.                   
                                                                                          
UART1LIN_SYNCTO__BMASK       EQU 020H ; LIN Sync Timeout Flag                             
UART1LIN_SYNCTO__SHIFT       EQU 005H ; LIN Sync Timeout Flag                             
UART1LIN_SYNCTO__NOT_SET     EQU 000H ; A sync timeout has not occured.                   
UART1LIN_SYNCTO__TIMEOUT     EQU 020H ; A sync timeout occured.                           
                                                                                          
UART1LIN_BREAKDN__BMASK      EQU 040H ; LIN Break Done Flag                               
UART1LIN_BREAKDN__SHIFT      EQU 006H ; LIN Break Done Flag                               
UART1LIN_BREAKDN__NOT_SET    EQU 000H ; A LIN break has not been detected.                
UART1LIN_BREAKDN__BREAK      EQU 040H ; A LIN break was detected since the flag was last  
                                      ; cleared.                                          
                                                                                          
UART1LIN_AUTOBDE__BMASK      EQU 080H ; Auto Baud Detection Enable                        
UART1LIN_AUTOBDE__SHIFT      EQU 007H ; Auto Baud Detection Enable                        
UART1LIN_AUTOBDE__DISABLED   EQU 000H ; Autobaud is not enabled.                          
UART1LIN_AUTOBDE__ENABLED    EQU 080H ; Autobaud is enabled.                              
                                                                                          
;------------------------------------------------------------------------------
; UART1PCF Enums (UART1 Pin Configuration @ 0xDA)
;------------------------------------------------------------------------------
UART1PCF_RXSEL__FMASK    EQU 003H ; RX Input Select                           
UART1PCF_RXSEL__SHIFT    EQU 000H ; RX Input Select                           
UART1PCF_RXSEL__CROSSBAR EQU 000H ; RX is connected to the pin assigned by the
                                  ; crossbar.                                 
UART1PCF_RXSEL__CLU0     EQU 001H ; RX is connected to the CLU0 output signal.
UART1PCF_RXSEL__CLU1     EQU 002H ; RX is connected to the CLU1 output signal.
UART1PCF_RXSEL__CLU2     EQU 003H ; RX is connected to the CLU2 output signal.
                                                                              
;------------------------------------------------------------------------------
; SBUF0 Enums (UART0 Serial Port Data Buffer @ 0x99)
;------------------------------------------------------------------------------
SBUF0_SBUF0__FMASK EQU 0FFH ; Serial Data Buffer
SBUF0_SBUF0__SHIFT EQU 000H ; Serial Data Buffer
                                                
;------------------------------------------------------------------------------
; SCON0 Enums (UART0 Serial Port Control @ 0x98)
;------------------------------------------------------------------------------
SCON0_RI__BMASK             EQU 001H ; Receive Interrupt Flag                           
SCON0_RI__SHIFT             EQU 000H ; Receive Interrupt Flag                           
SCON0_RI__NOT_SET           EQU 000H ; New data has not been received by UART0.         
SCON0_RI__SET               EQU 001H ; UART0 received one or more data bytes.           
                                                                                        
SCON0_TI__BMASK             EQU 002H ; Transmit Interrupt Flag                          
SCON0_TI__SHIFT             EQU 001H ; Transmit Interrupt Flag                          
SCON0_TI__NOT_SET           EQU 000H ; A byte of data has not been transmitted by UART0.
SCON0_TI__SET               EQU 002H ; UART0 transmitted a byte of data.                
                                                                                        
SCON0_RB8__BMASK            EQU 004H ; Ninth Receive Bit                                
SCON0_RB8__SHIFT            EQU 002H ; Ninth Receive Bit                                
SCON0_RB8__NOT_SET          EQU 000H ; In Mode 0, the STOP bit was 0. In Mode 1, the 9th
                                     ; bit was 0.                                       
SCON0_RB8__SET              EQU 004H ; In Mode 0, the STOP bit was 1. In Mode 1, the 9th
                                     ; bit was 1.                                       
                                                                                        
SCON0_TB8__BMASK            EQU 008H ; Ninth Transmission Bit                           
SCON0_TB8__SHIFT            EQU 003H ; Ninth Transmission Bit                           
SCON0_TB8__NOT_SET          EQU 000H ; In Mode 1, set the 9th transmission bit to 0.    
SCON0_TB8__SET              EQU 008H ; In Mode 1, set the 9th transmission bit to 1.    
                                                                                        
SCON0_REN__BMASK            EQU 010H ; Receive Enable                                   
SCON0_REN__SHIFT            EQU 004H ; Receive Enable                                   
SCON0_REN__RECEIVE_DISABLED EQU 000H ; UART0 reception disabled.                        
SCON0_REN__RECEIVE_ENABLED  EQU 010H ; UART0 reception enabled.                         
                                                                                        
SCON0_MCE__BMASK            EQU 020H ; Multiprocessor Communication Enable              
SCON0_MCE__SHIFT            EQU 005H ; Multiprocessor Communication Enable              
SCON0_MCE__MULTI_DISABLED   EQU 000H ; Ignore level of 9th bit / Stop bit.              
SCON0_MCE__MULTI_ENABLED    EQU 020H ; RI is set and an interrupt is generated only when
                                     ; the stop bit is logic 1 (Mode 0) or when the 9th 
                                     ; bit is logic 1 (Mode 1).                         
                                                                                        
SCON0_SMODE__BMASK          EQU 080H ; Serial Port 0 Operation Mode                     
SCON0_SMODE__SHIFT          EQU 007H ; Serial Port 0 Operation Mode                     
SCON0_SMODE__8_BIT          EQU 000H ; 8-bit UART with Variable Baud Rate (Mode 0).     
SCON0_SMODE__9_BIT          EQU 080H ; 9-bit UART with Variable Baud Rate (Mode 1).     
                                                                                        
;------------------------------------------------------------------------------
; UART0PCF Enums (UART0 Pin Configuration @ 0xD9)
;------------------------------------------------------------------------------
UART0PCF_RXSEL__FMASK    EQU 003H ; RX Input Select                           
UART0PCF_RXSEL__SHIFT    EQU 000H ; RX Input Select                           
UART0PCF_RXSEL__CROSSBAR EQU 000H ; RX is connected to the pin assigned by the
                                  ; crossbar.                                 
UART0PCF_RXSEL__CLU0     EQU 001H ; RX is connected to the CLU0 output signal.
UART0PCF_RXSEL__CLU1     EQU 002H ; RX is connected to the CLU1 output signal.
UART0PCF_RXSEL__CLU2     EQU 003H ; RX is connected to the CLU2 output signal.
                                                                              
;------------------------------------------------------------------------------
; VDM0CN Enums (Supply Monitor Control @ 0xFF)
;------------------------------------------------------------------------------
VDM0CN_VDDSTAT__BMASK  EQU 040H ; Supply Status                                   
VDM0CN_VDDSTAT__SHIFT  EQU 006H ; Supply Status                                   
VDM0CN_VDDSTAT__BELOW  EQU 000H ; VDD is at or below the supply monitor threshold.
VDM0CN_VDDSTAT__ABOVE  EQU 040H ; VDD is above the supply monitor threshold.      
                                                                                  
VDM0CN_VDMEN__BMASK    EQU 080H ; Supply Monitor Enable                           
VDM0CN_VDMEN__SHIFT    EQU 007H ; Supply Monitor Enable                           
VDM0CN_VDMEN__DISABLED EQU 000H ; Supply Monitor Disabled.                        
VDM0CN_VDMEN__ENABLED  EQU 080H ; Supply Monitor Enabled.                         
                                                                                  
;------------------------------------------------------------------------------
; REF0CN Enums (Voltage Reference Control @ 0xD1)
;------------------------------------------------------------------------------
REF0CN_VREFSL__FMASK    EQU 0C0H ; Voltage Reference Output Select             
REF0CN_VREFSL__SHIFT    EQU 006H ; Voltage Reference Output Select             
REF0CN_VREFSL__NONE     EQU 000H ; The VREF pin is not driven by an on-chip    
                                 ; reference. It may be driven with an external
                                 ; reference.                                  
REF0CN_VREFSL__VREF_1P2 EQU 040H ; 1.2 V reference output to VREF pin.         
REF0CN_VREFSL__VREF_2P4 EQU 080H ; 2.4 V reference output to VREF pin.         
                                                                               
;------------------------------------------------------------------------------
; REG0CN Enums (Voltage Regulator 0 Control @ 0xC9)
;------------------------------------------------------------------------------
REG0CN_STOPCF__BMASK    EQU 008H ; Stop and Shutdown Mode Configuration              
REG0CN_STOPCF__SHIFT    EQU 003H ; Stop and Shutdown Mode Configuration              
REG0CN_STOPCF__ACTIVE   EQU 000H ; Regulator is still active in stop mode. Any       
                                 ; enabled reset source will reset the device.       
REG0CN_STOPCF__SHUTDOWN EQU 008H ; Regulator is shut down in stop mode (device enters
                                 ; Shutdown mode). Only the RSTb pin or power cycle  
                                 ; can reset the device.                             
                                                                                     
;------------------------------------------------------------------------------
; WDTCN Enums (Watchdog Timer Control @ 0x97)
;------------------------------------------------------------------------------
WDTCN_WDTCN__FMASK EQU 0FFH ; WDT Control
WDTCN_WDTCN__SHIFT EQU 000H ; WDT Control
                                         
;------------------------------------------------------------------------------
; EMI0CN Enums (External Memory Interface Control @ 0xE7)
;------------------------------------------------------------------------------
EMI0CN_PGSEL__FMASK EQU 00FH ; XRAM Page Select
EMI0CN_PGSEL__SHIFT EQU 000H ; XRAM Page Select
                                               
