(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.3 SW Build 2405991 on Thu Dec  6 23:39:10 MST 2018
# Start time    : Sat Jan 26 20:49:35 +0800 2019
# Command line  : sds++ -Wall -O3 -I../src -c -fmessage-length=0 -MTsrc/madd.o -MMD -MP -MFsrc/madd.d -MTsrc/madd.o -o src/madd.o ../src/madd.cpp -sds-hw mmult mmult.cpp -clkid 3 -sds-end -sds-hw madd madd.cpp -clkid 3 -sds-end -perf-root main -perf-est swdata.xml -perf-funcs mmult,madd -sds-sys-config a53_linux -sds-proc a53_linux -sds-pf zcu104
# Log file      : D:/xilinx/SDSoC_IDE/workspace/muladd/Release/_sds/reports/sds_madd.log
# Journal file  : D:/xilinx/SDSoC_IDE/workspace/muladd/Release/_sds/reports/sds_madd.jou
# Report file   : D:/xilinx/SDSoC_IDE/workspace/muladd/Release/_sds/reports/sds_madd.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : D:/xilinx/SDSoC_IDE/workspace/muladd/Release/_sds/vhls/madd/solution/syn/report/madd_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.454|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1035|  1035|  1035|  1035|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1033|  1033|        11|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      41|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      2|     296|     239|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      75|    -|
|Register         |        0|      -|     186|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     482|     387|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |madd_fadd_32ns_32bkb_U1  |madd_fadd_32ns_32bkb  |        0|      2|  296|  239|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  296|  239|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_84_p2        |     +    |      0|  0|  18|          11|           1|
    |ap_block_state12_pp0_stage0_iter10  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_78_p2           |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  41|          28|          19|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |A_blk_n                   |   9|          2|    1|          2|
    |B_blk_n                   |   9|          2|    1|          2|
    |C_blk_n                   |   9|          2|    1|          2|
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10  |   9|          2|    1|          2|
    |indvar_flatten_reg_63     |   9|          2|   11|         22|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  75|         16|   17|         36|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |A_read_reg_99             |  32|   0|   32|          0|
    |B_read_reg_104            |  32|   0|   32|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |exitcond_flatten_reg_90   |   1|   0|    1|          0|
    |indvar_flatten_reg_63     |  11|   0|   11|          0|
    |tmp_4_reg_109             |  32|   0|   32|          0|
    |exitcond_flatten_reg_90   |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 186|  32|  123|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     madd     | return value |
|ap_rst_n   |  in |    1| ap_ctrl_hs |     madd     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     madd     | return value |
|ap_done    | out |    1| ap_ctrl_hs |     madd     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     madd     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     madd     | return value |
|A_dout     |  in |   32|   ap_fifo  |       A      |    pointer   |
|A_empty_n  |  in |    1|   ap_fifo  |       A      |    pointer   |
|A_read     | out |    1|   ap_fifo  |       A      |    pointer   |
|B_dout     |  in |   32|   ap_fifo  |       B      |    pointer   |
|B_empty_n  |  in |    1|   ap_fifo  |       B      |    pointer   |
|B_read     | out |    1|   ap_fifo  |       B      |    pointer   |
|C_din      | out |   32|   ap_fifo  |       C      |    pointer   |
|C_full_n   |  in |    1|   ap_fifo  |       C      |    pointer   |
|C_write    | out |    1|   ap_fifo  |       C      |    pointer   |
+-----------+-----+-----+------------+--------------+--------------+

