INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:22:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.430ns  (required time - arrival time)
  Source:                 buffer14/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer4/dataReg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.110ns (22.767%)  route 3.765ns (77.233%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1264, unset)         0.508     0.508    buffer14/clk
    SLICE_X18Y125        FDRE                                         r  buffer14/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y125        FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer14/dataReg_reg[1]/Q
                         net (fo=2, routed)           0.497     1.259    buffer14/control/outs_reg[31]_1[1]
    SLICE_X16Y120        LUT3 (Prop_lut3_I1_O)        0.043     1.302 f  buffer14/control/outs[1]_i_1__0/O
                         net (fo=2, routed)           0.463     1.765    cmpi1/minusOp_carry_i_14_0[0]
    SLICE_X13Y119        LUT6 (Prop_lut6_I4_O)        0.043     1.808 r  cmpi1/minusOp_carry_i_63/O
                         net (fo=1, routed)           0.185     1.992    cmpi1/minusOp_carry_i_63_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     2.268 r  cmpi1/minusOp_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000     2.268    cmpi1/minusOp_carry_i_39_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.318 r  cmpi1/minusOp_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.318    cmpi1/minusOp_carry_i_18_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.368 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.368    cmpi1/minusOp_carry_i_9_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.418 r  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=39, routed)          0.474     2.892    buffer10/fifo/result[0]
    SLICE_X13Y127        LUT6 (Prop_lut6_I3_O)        0.043     2.935 f  buffer10/fifo/ctrlEnd_ready_i_3/O
                         net (fo=9, routed)           0.141     3.077    control_merge2/tehb/control/Memory_reg[0][0]
    SLICE_X13Y127        LUT6 (Prop_lut6_I1_O)        0.043     3.120 r  control_merge2/tehb/control/i___7_i_3/O
                         net (fo=15, routed)          0.338     3.457    buffer19/fifo/control_merge2_index
    SLICE_X14Y128        LUT3 (Prop_lut3_I0_O)        0.043     3.500 r  buffer19/fifo/i__i_23/O
                         net (fo=1, routed)           0.306     3.807    buffer10/fifo/buffer19_outs
    SLICE_X14Y129        LUT6 (Prop_lut6_I1_O)        0.043     3.850 f  buffer10/fifo/i__i_18/O
                         net (fo=1, routed)           0.238     4.087    buffer10/fifo/i__i_18_n_0
    SLICE_X14Y129        LUT6 (Prop_lut6_I3_O)        0.043     4.130 r  buffer10/fifo/i__i_7/O
                         net (fo=2, routed)           0.258     4.388    buffer10/fifo/i__i_7_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I3_O)        0.043     4.431 r  buffer10/fifo/i__i_2/O
                         net (fo=2, routed)           0.382     4.813    buffer8/control/dataReg_reg[0]
    SLICE_X13Y133        LUT6 (Prop_lut6_I2_O)        0.043     4.856 f  buffer8/control/join_inputs//i_/O
                         net (fo=2, routed)           0.225     5.082    buffer8/control/buffer5_outs_ready
    SLICE_X12Y133        LUT6 (Prop_lut6_I2_O)        0.043     5.125 r  buffer8/control/dataReg[31]_i_1__5/O
                         net (fo=32, routed)          0.259     5.383    buffer4/E[0]
    SLICE_X15Y133        FDRE                                         r  buffer4/dataReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1264, unset)         0.483     4.183    buffer4/clk
    SLICE_X15Y133        FDRE                                         r  buffer4/dataReg_reg[15]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X15Y133        FDRE (Setup_fdre_C_CE)      -0.194     3.953    buffer4/dataReg_reg[15]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 -1.430    




